COPS MICROCONTROLLERS DATABOOK

NATIONAL SEMICONDUCTOR CORPORATION



COPS MICROCONTROLLERS DATABOOK

NATIONAL SEMICONDUCTOR CORPORATION

Introduction COPS Family

Single-Chip Microcontrollers

COPS Application



ROMIess Microcontrollers	3
Piggyback Microcontrollers	4
MICROWIRE™ Peripherals	5
Standard Controllers	6
EPROMs and Support Circuits	7
Development Systems and User's Manuals	8

Appendix/Physical Dimensions



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

The COPS™ Family

The COPS Family of microcontrollers provides a flexible, cost-effective system solution in applications requiring timing, counting or other control functions. COPS can be used to replace discrete logic in high-volume consumer products and low-volume industrial products allowing you to add features, miniaturize and reduce component count.

All of the programmable microcontrollers in the COPS Family share a common architecture, pin-out and instruction set, so that once you have programmed one, you can design with the entire family. In addition, compatible standard peripherals and pre-programmed microcontrollers can add extra capability to your design at off-the-shelf prices.

National Semiconductor recognized the need for a family of controllers that would grow with our customers' needs. The COPS Family, with its programming and cost efficiency, versatility and ease of development is at the leading edge of technology. We are committed to keeping it there by continually phasing in new design concepts and fabrication methods. This systematic evolution brings you state-of-the-art devices to drive your products into the future.

COPS devices are produced on some of the largest fabrication lines in the semiconductor industry. Located around the world, these lines actually "second source" each other, ensuring you a steady supply of products when you need them. Availability, combined with the money that is saved by not having to retrain from one product to the next, has made the COPS Family a standard for many companies.

COPS: Cost-efficiency

The COPS Family was designed with efficiency in mind. The more the controller can do, the greater are your product alternatives. Several approaches have been taken to allow you to add capability to your products while lowering costs:

We've designed the industry's most ROM-efficient instruction set. Every COPS microcontroller uses the same ROM-efficienct instruction set, which often requires significantly less ROM to carry out a set of tasks than with other 4- or even 8-bit devices. As your program develops and you find that you require less (or more) ROM than you originally anticipated, you can easily go to other COPS devices—of larger or smaller ROM size—without starting over.

Our dual CPUs are an economical alternative to bigger memories. National is the first to develop an architecture that permits two CPUs to be placed onto a single device. Speed is increased because one CPU can process regular events while the other handles random tasks, eliminating the need to shuffle back and forth between diverse, time-critical operations. Since both CPUs access common memories, program efficiency is virtually doubled at little extra cost.

Standard peripherals inexpensively add distributed processing and unique capabilities. Two of these devices are of special interest for their ability to increase speed and reduce power requirements. The COP452 Frequency/Counter assists the processor in handling high-frequency information, increasing system speed by a factor of up to 100. The COP498 RAT™ Chip (CMOS RAM and Timer) allows the CPU to "sleep" and "wake up" under software control, reducing an NMOS controller's power consumption to a level approaching CMOS controllers at a much lower system cost. Both of these devices have other capabilities that are detailed in their respective data sheets.

MICROWIRETM makes efficient use of every I/O line. The COPS Family is designed with National's MICRO-WIRE system, which permits serial data exchange with only three wires. This reduces I/O lines, enabling the use of a more cost-effective package (i.e., fewer number of pins) or the addition of more features and capability to your final product.

COPS: Design Flexibility

Never before have so many options been available with a common architecture and pin-out. Once you choose the COPS Family, any of the following options can be selected or modified during the product development cycle:

- Capacity. Memories range from 0.5k ROM and 32 x 4-bit RAM to 4k ROM and 256 x 4-bit RAM. The 2k ROM-size devices are available with either single or dual CPUs.
- Environment COPS circuits can be fabricated by the optimum process technology for any application, from high-speed NMOS to low-power NMOS to very low-power CMOS. And operating temperature ranges are available from -55°C to +125°C.
- Mask-programmable options. Several options can be masked onto COPS devices simultaneously with the user's program. They include up to four basic clock oscillators, as well as an array of I/O configurations (i.e., LED drive, open-drain and TRI-STATE® circuitry). In addition, COPS devices can serve as "smart" microprocessor peripherals by selecting the MICROBUSTM option, National's standard interconnect for 8-bit data transfer.

COPS: Development Ease

The COPS Family places a variety of tools and professional support at your disposal to make designing easier. Several alternatives are available to you, depending on your in-house capabilities, product mix and marketing strategies. Regardless of which path you choose, National Semiconductor's field and factory applications specialists are available throughout the design process.

COP400 Product Development System (PDS). This
powerful, easily understood programming system
performs complex software development and debug
tasks with a minimum of effort — and investment.
You interact with the system via a teletype or CRT
console and can attach a printer for fast program
listings. Data is stored on a floppy diskette for fast,
easy access and for convenience in providing
National with the mask program. A real-time insystem emulator board allows you to develop and
debug your COPS™ device from within your
hardware environment.

National's complete PDS training course will teach you how to develop all of your products with the COPS Family. So if your company needs to develop in-house design capabilities for a minimal capital outlay. PDS makes a lot of sense.

• The COPS In-System Emulator (ISE™) Package is for companies who already own, or are considering, a STARPLEX™ Development System. A target board plugs directly into any STARPLEX or STARPLEX II™ system, giving it virtually the same diskette storage and real-time emulation capabilities as the COP400 PDS. The powerful STARPLEX system also supports National's state-of-the-art programmable microprocessors, making it ideal if your company uses a wide range of programmable products.

- Prototyping. ROMless or piggyback COPS devices can be interfaced with a standard PROM to facilitate development and debugging, particularly when premarket testing is desirable prior to masking the final part. They can also provide an effective alternative to mask-programming in low-volume applications or when your competitive environment demands fast product modifications.
- National's COPS Controller Engineering Group.
 New companies, or those with little time or in-house design expertise, can take advantage of our Controller Engineering Group. These professionals will put their vast COPS programming and applications experience to work in implementing your specifications into a COPS-controlled system.

A Mutual Commitment

National Semiconductor has committed extensive design and fabrication resources to providing you with a steady stream of cost-efficient, flexible, easily developed COPS devices. This data book will help familiarize you with the many alternatives that are currently available to help you bring your ideas to market.



Table of Contents

Section 1 Introduction COPS Family
COPS™ Microcontroller Family Guide1-3
COPS ROMIess Microcontroller Family Guide1-3
Section 2 Single-Chip Microcontrollers
COP410C/COP411C, COP310C/COP311C Fully Static, Single-Chip CMOS Microcontrollers2-3
COP410L/COP411L, COP310L/COP311L Single-Chip N-Channel Microcontrollers2-5
COP420/COP421/COP422, COP320/COP321/COP322 Single-Chip N-Channel Microcontrollers2-23
COP420C/COP421C_COP320C/COP321C
Single-Chip CMOS Microcontrollers2-45
COP4201 /COP4211 /COP4221 COP3201 /COP3211 /COP3221
Single-Chip N-Channel Microcontrollers2-64
COP440/COP441/COP442, COP340/COP341/COP342
Single-Chip N-Channel Microcontrollers2-88
COP444C/COP445C, COP344C/COP345C Single-Chip CMOS Microcontrollers2-111
COP444L/COP445L, COP344L/COP345L Single Chin N Channel Microcontrollers
COP464 and COP484 Single-Chip 3k and 4k Microcontrollers2-134
COP2440/COP2441/COP2442, COP2340/COP2341/COP2342
Single-Chip Dual CPU Microcontrollers2-135
Section 3 ROMless Microcontrollers
COP401L ROMIess N-Channel Microcontroller
COP402/COP402M, COP302/COP302M
ROMIess N-Channel Microcontrollers3-17
COP404/COP304 ROMIess N-Channel Microcontrollers3-36
COP404L/COP304L ROMIess N-Channel Microcontrollers3-46
COP2404/COP2304 ROMless Dual CPU Microcontrollers3-65
Section 4 Discribed, Missessaturalless
Section 4 Piggyback Microcontrollers
COP420R/COP444LR Piggyback-EPROM Microcontroller4-3



Table of Contents (continued)

Section 5 MICROWIRE™ Peripherals
COP431, COP432, COP434, COP438 8-Bit Serial I/O A/D Converters
with Multiplexer Options5-3
COP452/COP453, COP352/COP353 Frequency Generator and Counter5-13
COP470, COP370 V.F. Display Driver5-44
COP472 Liquid Crystal Display Controller5-51
COP498/COP398 Low Power CMOS RAM and Timer (RAT TM), COP499/COP399 Low Power CMOS Memory5-58
DS8906 AM/FM Digital Phase-Locked Loop Synthesizer
DS8907 AM/FM Digital Phase-Locked Loop Synthesizer5-76
DS8908 AM/FM Digital Phase-Locked Loop Frequency Synthesizer5-82
MM5445, MM5446, MM5447, MM5448 VF Display Drivers5-8
MM5450, MM5451 LED Display Drivers
MM5452, MM5453 Liquid Crystal Display Drivers
MM5480 LED Display Driver5-102
MM5481 LED Display Driver5-102
MM5484, MM5485 16-, 11-Segment LED Display Drivers5-108
MM58201 Multiplexed LCD Driver5-11
MM58248, MM58241 High Voltage Display Drivers5-116
MM58348, MM58341 High Voltage Display Drivers
Minisos46, Minisos41 migii voltage Display Differs
Section 6 Standard Controllers
MM57409 Super Number Cruncher6-3
MM57436 Decimal/Binary Up/Down Counter6-6
MM57455 Advanced Educational Arithmetic Game6-13
MM57459 8-Digit LED Direct-Drive Memory Calculator6-16
Section 7 EPROMS and Support Circuits
MM2716 16,384-Bit (2048 × 8) UV Erasable PROM7-
NMC27C16 16,384-Bit (2048 × 8) UV Erasable CMOS PROM7-1
MM2758 8192-Bit (1024 × 8) UV Erasable PROM7-1
MM54C373/MM74C373 TRI-STATE® Octal D-Type Latch
MM54C374/MM74C374 TRI-STATE Octal D-Type Flip-Flop7-2
DM54LS373/DM74LS373, DM54LS374/DM74LS374 Octal D-Type
Transparent Latches and Edge-Triggered Flip-Flops7-2



Table of Contents (continued)

Section 8	Development Systems and User's Manuals	
COP400-PDS	Product Development System	8–3
COP400 Prod	uct Development System User's Manual	8-5
COP400 In-Sy	stem Emulator Boards User's Manual	8-113
	Development System	
	™ Development System	
COPS™ In-Sy	stem Emulator (ISE™) Package	8–157
STARPLEX	COPS Cross-Assembler User's Manual	8–163
SPM-A15, SPI	M90/A15 COP400 Emulator User's Manual	8–240
Section 9	COPS Application	
	ily User's Guide	9_3
COP Note 1	Analog to Digital Conversion Techniques With COPS™	
	Family Microcontrollers	9–78
COP Note 2	COPS™ Television Controller	9–113
COP Note 3	Design Considerations for a COP420C-Based	
	Telephone-Line Powered Repetory Dialer	
COP Note 4	The COP444L Evaluation Device 444L-EVAL	
COP Note 5	Oscillator Characteristics of COPS $^{\text{TM}}$ Microcontrollers	
COP Note 6	Triac Control Using the COP400 Microcontroller Family	
COP Note 7	Testing of COPS™ Chips	
COP Brief 1	SIO Input/Output Register Description	
COP Brief 2	Easy Logarithms for COP400	
COP Brief 3	Use of Macro-Assembled Code	
COP Brief 4	Bus Considerations	9–181
COP Brief 5	Software and Opcode Differences in the COP444L Instruction Set	9_182
COP Brief 6	RAM Keep-Alive	9_183
COP Brief 7	MICROBUS™ Programming Considerations	
COP Brief 8	COPS™ Peripheral Chips	
COP Brief 9	Serial Interface Between COPSTM Microcontrollers	
OO! Blief o	and Peripheral Chips	9–187
COP Brief 11	Power Seat with Memory	9–189
COP Brief 12	An Automotive Diagnostics Display	9–193
	An Electronic Speedometer and Odometer with Permanent	
	Mileage Accumulation	
COP Brief 14	COP420C Voltage, Current, and Frequency	9–201
Section 10	Appendix	
	/N Preprogrammed Single-Chip Microcontroller for Musical Org	jan10-3
	B Digital Tuning System Controller:	
Ordering Info	rmation/Physical Dimensions	10-10



Alphanumerical Index

COP302	ROMIess N-Channel Microcontrollers	3–17
COP302M	ROMIess N-Channel Microcontrollers	3–17
COP304	ROMIess N-Channel Microcontrollers	3–36
COP304L	ROMIess N-Channel Microcontrollers	3-46
COP310C	Fully Static, Single-Chip CMOS Microcontroller	2-3
COP310L	Single-Chip N-Channel Microcontroller	2-5
COP311C	Fully Static, Single-Chip CMOS Microcontroller	2-5
COP311L	Single-Chip N-Channel Microcontroller	2-5
COP320	Single-Chip N-Channel Microcontroller	2-23
COP320C	Single-Chip CMOS Microcontroller	2-45
COP320L	Single-Chip N-Channel Microcontroller	2-64
COP321	Single-Chip N-Channel Microcontroller	2-23
COP321C	Single-Chip CMOS Microcontroller	2-45
COP321L	Single-Chip N-Channel Microcontroller	
COP322	Single-Chip N-Channel Microcontroller	2-23
COP322L	Single-Chip N-Channel Microcontroller	2-64
COP340	Single-Chip N-Channel Microcontroller	2-88
COP341	Single-Chip N-Channel Microcontroller	2-88
COP342	Single-Chip N-Channel Microcontroller	2-88
COP344C	Single-Chip CMOS Microcontroller	2–111
COP344L	Single-Chip N-Channel Microcontroller	2–112
COP345C	Single-Chip CMOS Microcontroller	2–111
COP345C	Single-Chip N-Channel Microcontroller	2–112
COP352	Frequency Generator and Counter	
COP353	Frequency Generator and Counter	5–13
COP370	V.F. Display Driver	
COP398	Low Power CMOS RAM and Timer (RATTM)	
COP399	Low Power CMOS Memory	
COP401L	ROMIess N-Channel Microcontroller	3-3
COP402	ROMIess N-Channel Microcontroller	
COP402M	ROMIess N-Channel Microcontroller	3–17
COP404	ROMless N-Channel Microcontroller	3–36
COP404L	ROMless N-Channel Microcontroller	3-46
COP410C	Fully Static, Single-Chip CMOS Microcontroller	
COP410L	Single-Chip N-Channel Microcontroller	2-5
COP411C	Fully Static, Single-Chip CMOS Microcontroller	
COP411L	Single-Chip N-Channel Microcontroller	
COP420	Single-Chip N-Channel Microcontroller	
COP420C	Single-Chip CMOS Microcontroller	
COP420L	Single-Chip N-Channel Microcontroller	2-64



Alphanumerical Index (continued)

COP420R	Piggyback-EPROM	4–3
COP421	Single-Chip N-Channel Microcontroller	2-23
COP421C	Single-Chip CMOS Microcontroller	2–45
COP421L	Single-Chip N-Channel Microcontroller	2-64
COP422	Single-Chip N-Channel Microcontroller	2-23
COP422L	Single-Chip N-Channel Microcontroller	
COP431	8-Bit Serial I/O A/D Converter	5–3
COP432	8-Bit Serial I/O A/D Converter with Multiplexer Options	5–3
COP434	8-Bit Serial I/O A/D Converter with Multiplexer Options	5–3
COP438	8-Bit Serial I/O A/D Converter with Multiplexer Options	5–3
COP440	Single-Chip N-Channel Microcontroller	2–88
COP440R	Piggyback-EPROM Microcontroller	4–18
COP441	Single-Chip N-Channel Microcontroller	2–88
COP442	Single-Chip N-Channel Microcontroller	2–88
COP444C	Single-Chip CMOS Microcontroller	. 2-111
COP444L	Single-Chip N-Channel Microcontroller	. 2-112
COP444LR	Piggyback-EPROM Microcontroller	
COP445C	Single-Chip CMOS Microcontroller	. 2-111
COP445L	Single-Chip N-Channel Microcontroller	. 2-112
COD452	Frequency Generator and Counter	5-13
COP453	Frequency Generator and Counter	5–13
COP464	Single-Chip 3k Microcontroller	. 2-134
COP470	V.F. Display Driver	5–44
COP472	Liquid Crystal Display Controller	5–51
COP484	Single-Chip 4k Microcontroller	
COP498	Low Power CMOS RAM and Timer (RAT™)	5–58
COP499	Low Power CMOS Memory	5–58
COP2304	ROMIess Dual CPU Microcontroller	3–65
COP2340	Single-Chip Dual CPU Microcontroller	. 2–135
COP2341	Single-Chip Dual CPU Microcontroller	. 2-135
COP2342	Single-Chip Dual CPU Microcontroller	. 2–135
COP2404	ROMIess Dual CPU Microcontroller	3–65
COP2440	Single-Chip Dual CPU Microcontroller	. 2–135
COP2440R	Piggyback-EPROM Microcontroller	4–18
COP2441	Single-Chip Dual CPU Microcontroller	. 2–135
COP2442	Single-Chip Dual CPU Microcontroller	. 2–135
DM54LS373	Octal D-Type Transparent Latch and Edge-Triggered Flip-Flop	7–27
DM54LS374	Octal D-Type Transparent Latch and Edge-Triggered Flip-Flop	7–27
DM74LS373	Octal D-Type Transparent Latch and Edge-Triggered Flip-Flop	7–27
DM74LS374	Octal D-Type Transparent Latch and Edge-Triggered Flip-Flop	7-27



Alphanumerical Index (continued)

DS8906	AM/FM Digital Phase-Locked Loop Synthesizer	5–70
DS8907	AM/FM Digital Phase-Locked Loop Frequency Synthesizer	5–76
DS8908	AM/FM Digital Phase-Locked Loop Frequency Synthesizer	5-82
MM2716	16,384-Bit (2048 × 8) UV Erasable PROM	6–3
MM2758	8192-Bit (1024 × 8) UV Erasable PROM	7–15
MM5445	V.F. Display Driver	5–89
MM5446	V.F. Display Driver	
MM5447	V.F. Display Driver	5–89
MM5448	V.F. Display Driver	5-89
MM5450	LED Display Driver	5-92
MM5451	LED Display Driver	5-92
MM5452	Liquid Crystal Display Driver	5-97
MM5453	Liquid Crystal Display Driver	5-97
MM5480	LED Display Driver	5-102
MM5481	LED Display Driver	5-105
MM5484	16-Segment LED Display Driver	5-108
MM5485	11-Segment LED Display Driver	5-108
MM57409	Super Number Cruncher	6-3
MM57436	Decimal/Binary Up/Down Counter	6-6
MM57455	Advanced Educational Arithmetic Game	6–13
MM57459	8-Digit LED Direct-Drive Memory Calculator	
MM58201	Multiplexed LCD Driver	5–111
MM58241	High Voltage Display Driver	5–116
MM58248	High Voltage Display Driver	5–116
MM58341	High Voltage Display Driver	
MM58348	High Voltage Display Driver	
MM54C373	TRI-STATE® Octal D-Type Latch	7–21
MM54C374	TRI-STATE® Octal D-Type Flip-Flop	7–21
MM74C373	TRI-STATE® Octal D-Type Latch	7–21
MM74C374	TRI-STATE® Octal D-Type Flip-Flop	7–21
NMC27C16	16 384-Bit (2048 × 8) LIV Frasable CMOS PROM	7_0



Section 1 Introduction COPS Family

1




			,	,										
COP:	410L	410C	411L	411C	420	420L	420C	Future 420C	421	421L	421C	Future 421C	422	422L
ROM × 8		5	512 1024											
RAM × 4		3	32						6	4				
Inputs			0				4				()		
Bidirectional TRI-STATE®1/0			8					,		3				
Bidirectional 1/0		4		3			4				4		2	
Outputs		4		2		4 . 4			2					
Serial I/O and External Event Counter		Υ	'es		Y	Yes SIO Yes SIO					Yes			
Internal Time Base Counter		1	10						Y	es				
Time Base Counter Programmable		No				No Yes			No		Yes	N	0	
Interrupt		No				Y	es				N	0		
Stack Levels			2							3				
MICROBUSTM Option		1	Vo.		Yes	No	Y	es			N	0		
Instruction Cycle (µs) Min.—Max.	15-40	4-DC	15-40	4-DC	4-10	15-40	15-245	4-DC	4-10	15-40	15-245	4-DC	4-10	15-40
Package Size (Pins)	kage Size (Pins) 24 20		24 20			24 20 28 24			20					
Availability	Now	Future	Now	Future		Now		Future		Now		Future	- No)W

National Semiconductor COPS™ Microcontroller Family Guide (continued)

COP:	444L	444C	445L	445C	440	441	442	2440	2441	2442	464	465	484	485
ROM × 8	2048					3072		4096						
RAM × 4	128						10	60			19	12	256	
Inputs		4)	4	1	0	4		0	4	0	4	0
Bidirectional TRI-STATE® I/O			8		16		8	16 8		8	8		8	
Bidirectional 1/0			4		8		4	8		4	4		4	
Outputs			4					4			4		4	
Serial·1/0 and External Event Counter		Υ	es			Yes		Yes		Yes				
Internal Time Base Counter		Y	es		Yes			Yes		Ye	s			
Time Base Counter Programmable	No	Yes	No	Yes		Yes		No		N	0			
Interrupt	Υ	es	. N	0	Ye Z Soul	1	Yes 2 Sources	Ye Z Soul	ļ	Yes 2 Sources	Yes	No	Yes	No
Stack Levels			3			4			4 per CPL	j	4		4	
MICDODIICTM Ontion	No	Vec	N	n	Ye	Yes No Yes No		No	N	0	N	0		
Instruction Cycle (µs) Min.—Max.	15-40	4-DC	15-40	4-DC			4-	-10			4-1	25	4-	25
Package Size (pins)	2	8	2	4	40	28	24	40	28	24	28	24	28	24
Availability	Now	Future	Now	Future			No)W			Futi	ure	Fut	ure

National Semiconductor COPS™ ROMless Microcontroller Family Guide


COP:	401L	402	402M	404C	404L	404	2404	408	409	
External ROM X8	Up to 512	Up to 1024			Up to	Up to 4096	Up to 32768			
RAM × 4	32	6	34	12	128		160		512	
Inputs	0		4		4		4	4		
Bidirectional TRI-STATE® I/O	8	8			8		16		В	
Bidirectional I/O	4		4		4		8	4		
Outputs	4		4		4	4		4		
Serial I/O and External Event Counter	Yes	Yes		Y	Yes		Yes		Yes	
Internal Time Base Counter	No	Yes		Yes		Yes		Yes		
Time Base Counter Programmable	No	1	No		No	Y	Yes		lo	
Interrupt	No	Yes	Yes No		es	Yes-4	sources	Υ	es	
Stack Levels	2		3		3	4	4 per CPU	4	8	
MICROBUS™ Option	No	No	Yes	Yes	No	Yes		N	lo	
Instruction Cycle (µs) Min.—Max.	15-40	4-10		4-DC	15-40	4–10		4-25		
Package Size (pins)	40		10	40/48	40		48	4	10	
Availability	Now	N	0W	Future	Now	N	ow	Future		





Section 2
Single-Chip
Microcontrollers

2





COP410C/COP411C and COP310C/COP311C Fully Static, Single-Chip CMOS Microcontrollers

General Description


The COP410C, COP411C, COP310C, and COP311C fully static, single-chip CMOS microcontrollers are members of the COPSTM family, fabricated using double-poly. silicon gate complementary MOS technology. These microcontrollers are complete microcomputers containing all system timing, internal logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of output configuration options, with an instruction set, internal architecture, and I/O scheme designed to facilitate keyboard input, display output, and BCD data manipulation. The COP411C is identical to the COP410C but with 16 I/O lines instead of 19. They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized Controller Oriented Processor at a low end product cost.

The COP310C/COP311C are exact functional equivalents, but extended temperature range versions of the COP410C/COP411C.

TRI-STATE is a registered trademark of National Semiconductor Corp. COPS and MICROWIRE are trademarks of National Semiconductor Corp.


Features

- Lowest power dissipation (40 µW typical)
- Low cost
- Power saving HALT mode with Continue function
- Powerful instruction set
- 512×8 ROM, 32×4 RAM
- 19 I/O lines (COP410C)
- Two-level subroutine stack
- DC to 4µs instruction time
- Single supply operation (2.4V to 5.5V)
- General purpose and TRI-STATE® outputs
- Internal binary counter register with MICROWIRE™ serial I/O capability
- LSTTL/CMOS compatible in and out
- Software/hardware compatible with other members of the COP400 family
- MICROWIRE™ compatible serial I/O
- Extended temperature range device available (-40°C to +85°C)



guie 1. COP410C/COP411C Block Diagram

Connection Diagrams





Functional Description

Oscillator

There are three basic clock oscillator configurations:

- a) Crystal Controlled Oscillator
- b) External Oscillator
- c) RC Controlled Oscillator

HALT Mode

The COP410C/COP411C is a *fully static* circuit; therefore, the user is able to either stop the system oscillator input (CKI), or place the device in its "HALT" mode by either software or hardware control. Once in the HALT mode, the internal circuitry does not receive any clock signal, and is therefore frozen in the exact state it was in at the moment of the HALT stimulus. Since the circuit is fully static, all information is retained. The HALT mode is also the minimum power dissipation state of the device.

I/O Options

- a) Standard (Push-Pull) An N-channel device to ground in conjunction with a P-channel device to V_{CC}, compatible with CMOS and LSTTL.
- b) Low Current This is the same as a) above except that the source current is approximately ten times smaller.
- c) Open Drain An N-channel device to ground only, allowing external pull-up as required by the user's application.

- d) Standard TRI-STATE® L Output A CMOS output buffer which may be disabled by program control.
- e) Low Current TRI-STATE L Output This is the same as d) above except that the source current is approximately ten times smaller.
- f) Open Drain TRI-STATE L Output This has only the N-channel device to ground, which may be disabled by program control.
- g) An on-chip pull-up load device to V_{CC} (input option).
- h) A Hi-Z input which must be driven by user logic.

CKO Pin Options

In a crystal-controlled oscillator system, CKO is used as an output to the crystal network. CKO will be forced high during the execution of a HALT instruction, thus inhibiting the crystal network. If a one-pin oscillator system is chosen (RC or external), CKO will be a conversational I/O port used to flag the execution of a HALT instruction. CKO can at any time and in any clock configuration be externally forced high to execute a Hardware Halt, but the continue function (force CKO low to restart the device) is only available when using a one-pin oscillator.

Instruction Set

Exactly the same as the COP410L/COP411L with the additional instruction:

HALT Halt System Oscillator



COP410L/COP411L and COP310L/COP311L Single-Chip N-Channel Microcontrollers

General Description

The COP410L and COP411L Single-Chip N-Channel Microcontrollers are members of the COPSTM family, fabricated using N-channel, silicon gate MOS technology. These Controller Oriented Processors are complete microcomputers containing all system timing, internal logic, ROM, RAM and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture and I/O scheme designed to facilitate keyboard input, display output and BCD data manipulation. The COP411L is identical to the COP410L, but with 16 I/O lines instead of 19. They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized Controller Oriented Processor at a low end-product cost.

The COP310L and COP311L are exact functional equivalents but extended temperature versions of COP410L and COP411L respectively.

The COP401L may be used for exact emulation.

Features

- Low cost
- Powerful instruction set
- 512 × 8 ROM, 32 × 4 RAM
- 19 I/O lines (COP410L)
- Two-level subroutine stack
- 16 µs instruction time
- Single supply operation (4.5-6.3V)
- Low current drain (6mA max.)
- Internal binary counter register with MICROWIRETM serial I/O capability
- General purpose and TRI-STATE® outputs
- LSTTL/CMOS compatible in and out
- Direct drive of LED digit and segment lines
- Software/hardware compatible with other members of COP400 family
- Extended temperature range device COP310L/COP311L (-40°C to +85°C)
- Wider supply range (4.5-9.5V) optionally available




Figure 1. COP410L/411L Block Diagram

COPS and MICROWIRE are trademarks of National Semiconductor Corp. TRI-STATE is a registered trademark of National Semiconductor Corp.

COP410L/COP411L

Absolute Maximum Ratings

Voltage at Any Pin Relative to GND -0.5V to +10V
Ambient Operating Temperature 0°C to +70°C
Ambient Storage Temperature -65°C to +150°C
Lead Temperature (Soldering, 10 seconds)
Power Dissipation
COP410L 0.75 Watt at 25°C

0.4 Watt at 70°C COP411L 0.65 Watt at 25°C 0.3 Watt at 70°C

Total Source Current 120 mA
Total Sink Current 100 mA

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

$\textbf{DC Electrical Characteristics} \quad 0^{\circ}\text{C} \leqslant \text{T}_{\text{A}} \leqslant +70^{\circ}\text{C}, \ 4.5\text{V} \leqslant \text{V}_{\text{CC}} \leqslant 9.5\text{V unless otherwise noted}.$

Parameter	Conditions	Min.	Max.	Units
Standard Operating Voltage (V _{CC})	Note 1	4.5	6.3	V
Optional Operating Voltage (V _{CC})		4.5	9.5	- V
Power Supply Ripple	peak to peak		0.5	V
Operating Supply Current	all inputs and outputs open		6	mA
Input Voltage Levels				
CKI Input Levels				
Ceramic Resonator Input (÷8)				
Logic High (V _{IH})		2.0	0.4	V
Logic Low (V _{IL})		-0.3	0.4	V
Schmitt Trigger Input (÷4)		0.7.1		1
Logic High (V _{IH}) Logic Low (V _{II})		0.7 V _{CC} -0.3	0.6	V
RESET Input Levels	(Sahmitt Trigger Innut)	0.0	0.0	
Logic High	(Schmitt Trigger Input)	0.7 V _{CC}		V
Logic Low		-0.3	0.6	V
SO Input Level (Test mode)	Note 2	2.0	2.5	V
All Other Inputs				
Logic High	V _{CC} = Max.	3.0		V .
Logic High	with TTL trip level options	2.0		V
Logic Low	selected, $V_{CC} = 5V \pm 5\%$	-0.3	0.8	V
Logic High	with high trip level options	3.6		V
Logic Low	selected	-0.3	1.2	V
Input Capacitance			7	pF
Hi-Z Input Leakage		-1	+1	μΑ
Output Voltage Levels				}
LSTTL Operation	$V_{CC} = 5V \pm 5\%$	*		}
Logic High (V _{OH})	$I_{OH} = -25\mu A$	2.7	2.4	V
Logic Low (V _{OL})	I _{OL} = 0.36mA		0.4	V
CMOS Operation				
Logic High	$I_{OH} = -10 \mu A$	V _{CC} - 1	-	· V
Logic Low	$I_{OL} = +10 \mu A$		0.2	V

Note 1: V_{CC} voltage change must be less than 0.5V in a 1ms period to maintain proper operation.

Note 2: SO output "0" level must be less than 0.8V for normal operation.

COP410L/COP411L

DC Electrical Characteristics (continued) 0°C ≤ T _A ≤ +70°C, 4.5V ≤ V _{CC} ≤ 9.5V unless otherwise noted.								
Parameter	Conditions	Min.	Max.	Units				
Output Current Levels								
Output Sink Current								
SO and SK Outputs (I _{OL})	$V_{CC} = 9.5V, V_{OL} = 0.4V$	1.8		mA				
	$V_{CC} = 6.3V, V_{OL} = 0.4V$ $V_{CC} = 4.5V, V_{OL} = 0.4V$	1.2 0.9		mA mA				
I I Outpute C C and				mA				
L_0-L_7 Outputs, G_0-G_3 and LSTTL D_0-D_3 Outputs (I_{OL})	$V_{CC} = 9.5V, V_{OL} = 0.4V$ $V_{CC} = 6.3V, V_{OL} = 0.4V$	0.8 0.5		mA mA				
20112 20 23 24(24)2 (10[)	$V_{CC} = 4.5V, V_{OL} = 0.4V$	0.4		mA				
D ₀ -D ₃ Outputs with High	$V_{CC} = 9.5V, V_{OL} = 1.0V$	15		mA				
Current Options (I _{OL})	$V_{CC} = 6.3V, V_{OL} = 1.0V$	11		mA				
	$V_{CC} = 4.5V, V_{OL} = 1.0V$	7.5		mA				
D ₀ -D ₃ Outputs with Very	$V_{CC} = 9.5V, V_{OL} = 1.0V$	30		mA				
High Current Options (I _{OL})	$V_{CC} = 6.3V, V_{OL} = 1.0V$	22 15		mA'				
OKL (Cia ala aia BO a aillatan)	$V_{CC} = 4.5V, V_{OL} = 1.0V$			mA				
CKI (Single-pin RC oscillator) CKO	$V_{CC} = 4.5V, V_{IH} = 3.5V$ $V_{CC} = 4.5V, V_{OL} = 0.4V$	0.2		mA mA				
Output Source Current	VCC - 4.5 V, VOL = 0.4 V	J.2		11175				
Standard Configuration.	V95V V20V	-140	-800	μA				
All Outputs (I _{OH})	$V_{CC} = 9.5V, V_{OH} = 2.0V$ $V_{CC} = 6.3V, V_{OH} = 2.0V$	-75	-480 -480	μA				
	$V_{CC} = 4.5V, V_{OH} = 2.0V$	-30	-250	μA				
Push-Pull Configuration	$V_{CC} = 9.5V, V_{OH} = 4.75V$	-1.4	·	mA				
SO and SK Outputs (I _{OH})	$V_{CC} = 6.3V, V_{OH} = 2.4V$	-1.4		mA				
	$V_{CC} = 4.5V, V_{OH} = 1.0V$	-1.2		mA				
LED Configuration, L ₀ -L ₇								
Outputs, Low Current	$V_{CC} = 9.5V, V_{OH} = 2.0V$	-1.5	-18	mA				
Driver Option (I _{OH})	$V_{CC} = 6.0V, V_{OH} = 2.0V$	-1.5	-13	mA				
LED Configuration, L ₀ -L ₇ Outputs, High Current	$V_{CC} = 9.5V, V_{OH} = 2.0V$	-3.0	-35	mA				
Driver Option (I _{OH})	$V_{CC} = 6.0V, V_{OH} = 2.0V$	-3.0	-25	mA				
TRI-STATE® Configuration,	$V_{CC} = 9.5V, V_{OH} = 5.5V$	-0.75		mA				
Lo-La Outputs, Low	$V_{CC} = 6.3V$. $V_{CH} = 3.2V$	-0.8		mA				
Current Driver Option (I _{OH})	$V_{CC} = 4.5V, V_{OH} = 1.5V$	-0.9		mA				
TRI-STATE® Configuration,	$V_{CC} = 9.5V, V_{OH} = 5.5V$	-1.5		mA				
L ₀ -L ₇ Outputs, High	$V_{CC} = 6.3V, V_{OH} = 3.2V$	-1.6		mA				
Current Driver Option (I _{OH})	$V_{CC} = 4.5V, V_{OH} = 1.5V$	-1.8	4.40	mA				
Input Load Source Current	$V_{CC} = 5.0V, V_{IL} = 0V$	-10	-140	μΑ				
CKO Output								
RAM Power Supply Option Power Requirement	V - 2 2V		1.5	mA				
	$V_R = 3.3V$		1.5	IIIA				
TRI-STATE® Output Leakage Current		-2.5	+2.5	μΑ				
		2.5	12.0	μΛ				
Total Sink Current Allowed			400					
All Outputs Combined D Port			100 100	mA mA				
L ₇ -L ₄ , G Port			4	mA mA				
L ₇ -L ₄ , G Port L ₃ -L ₀	•		4	mA mA				
Any Other Pin			2.0	mA				
Total Source Current Allowed			0	"				
All I/O Combined			120	mA				
L ₇ -L ₄			60	mA				
L ₇ -L ₄ L ₃ -L ₀			60	mA				
Each L Pin			25	mA				
Any Other Pin			1.5	mA				
,				L				

COP310L/COP311L

Absolute Maximum Ratings

Voltage at Any Pin Relative to GND Ambient Operating Temperature Ambient Storage Temperature Lead Temperature (Soldering, 10 seconds)

-40°C to +85°C -65°C to +150°C 300°C

-0.5V to +10V

Power Dissipation COP310L

0.75 Watt at 25°C 0.25 Watt at 85°C 0.65 Watt at 25°C

COP311L

0.20 Watt at 85°C 120 mA 100 mA

Total Source Current Total Sink Current

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifica-

damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $-40^{\circ}\text{C} \leqslant T_{A} \leqslant +85^{\circ}\text{C}$, $4.5\text{V} \leqslant V_{CC} \leqslant 7.5\text{V}$ unless otherwise noted.

Parameter	Conditions	Min.	Max.	Units
Standard Operating Voltage (V _{CC})	Note 1	4.5	5.5	V
Optional Operating Voltage (V _{CC})		4.5	7.5	V
Power Supply Ripple	peak to peak		0.5	V :
Operating Supply Current	all inputs and outputs open		8	mA
nput Voltage Levels			7-00-00-00-00-00-00-00-00-00-00-00-00-00	
Ceramic Resonator Input(÷8) Crystal Input				
Logic High (V _{IH})		2.2		V
Logic Low (V _{IL})		-0.3	0.3	V
Schmitt Trigger Input (÷4)		0.7.1/		V
Logic High (V _{IH}) Logic Low (V _{II})		0.7 V _{CC} -0.3	0.4	V
RESET Input Levels	(Schmitt Trigger Input)		-	
Logic High	(commit mager mpos,	0.7 V _{CC}		V
Logic Low		-0.3	0.4	V
SO Input Level (Test mode)	Note 2	2.2	2.5	·V
All Other Inputs				
Logic High	V _{CC} = Max.	3.0		V
Logic High	with TTL trip level options	2.2		V
Logic Low	selected, $V_{CC} = 5V \pm 5\%$	-0.3	0.6	V
Logic High	with high trip level options	3.6		V
Logic Low	selected	-0.3	1.2	V
nput Capacitance			7	pF
li-Z Input Leakage		-2	+2	μΑ
Output Voltage Levels				
LSTTL Operation	$V_{CC} = 5V \pm 5\%$			
Logic High (V _{OH})	$I_{OH} = -20\mu A$	2.7		V
Logic Low (V _{OL})	I _{OL} = 0.36mA		0.4	V
CMOS Operation				
Logic High	$I_{OH} = -10 \mu A$	V _{CC} – 1		V
Logic Low	$I_{OL} = +10 \mu A$		0.2	V

Note 1: V_{CC} voltage change must be less than 0.5V in a 1ms period to maintain proper operation.


Note 2: SO output "0" level must be less than 0.6V for normal operation.

COP310L/COP311L


DC Electrical Characte	Pristics (continued) -40° C $\leq T_A \leq +85^{\circ}$ C, 4	.5V ≤ V _{CC} ≤ 7.	5V unless othe	rwise noted.
Parameter	Conditions	Min.	Max.	Units
Output Current Levels				
Output Sink Current				
SO and SK Outputs (I _{OL})	$V_{CC} = 7.5V, V_{OL} = 0.4V$	1.4		mA
	$V_{CC} = 5.5V, V_{OL} = 0.4V$	1.0		mA
	$V_{CC} = 4.5V, V_{OL} = 0.4V$	0.8		mA
L_0-L_7 Outputs, G_0-G_3 and	$V_{CC} = 7.5V, V_{OL} = 0.4V$	0.6 0.5		mA mA
LSTTL, D_0 - D_3 Outputs (I_{OL})	$V_{CC} = 5.5V, V_{OL} = 0.4V$ $V_{CC} = 4.5V, V_{OL} = 0.4V$	0.5		mA mA
D ₀ -D ₃ Outputs with High	$V_{CC} = 7.5V, V_{OL} = 1.0V$	12		mA
Current Options (I _{OL})	$V_{CC} = 5.5V, V_{OL} = 1.0V$	9		mA
	$V_{CC} = 4.5V, V_{OL} = 1.0V$	7		, mA
D ₀ -D ₃ Outputs with Very	$V_{CC} = 7.5V, V_{OL} = 1.0V$	24		mA
High Current Options (I _{OL})	$V_{CC} = 5.5V, V_{OL} = 1.0V$	18		mA
	$V_{CC} = 4.5V, V_{OL} = 1.0V$	14		mA
CKI (Single-pin RC oscillator)	$V_{CC} = 4.5V, V_{IH} = 3.5V$	1.5		mA.
ско	$V_{CC} = 4.5V, V_{OL} = 0.4V$	0.2		mA
Output Source Current				
Standard Configuration,	$V_{CC} = 7.5V, V_{OH} = 2.0V$	-100	-900	μΑ
All Outputs (I _{OH})	$V_{CC} = 5.5V, V_{OH} = 2.0V$ $V_{CC} = 4.5V, V_{OH} = 2.0V$	-55 -28	-600 -350	μ Α μ Α
Push-Pull Configuration	$V_{CC} = 7.5V, V_{OH} = 3.75V$	-0.85		mA
SO and SK Outputs (I _{OH})	$V_{CC} = 7.5V, V_{OH} = 3.75V$ $V_{CC} = 5.5V, V_{OH} = 2.0V$	-1.1		mA
TO THE DIVISION (VOH)	$V_{CC} = 4.5V, V_{OH} = 1.0V$	-1.2		mA
LED Configuration, L ₀ -L ₇	$V_{CC} = 7.5V, V_{OH} = 2.0V$	-1.4	-27	mA
Outputs, Low Current	$V_{CC} = 5.5V, V_{OH} = 2.0V$	-0.7	-15	μΑ
Driver Option (I _{OH})				
LED Configuration, L ₀ -L ₇	$V_{CC} = 7.5V, V_{OH} = 2.0V$	-2.7	-54	mA.
Outputs, High Current	$V_{CC} = 5.5V, V_{OH} = 2.0V$	-1.4	-30	μΑ
Driver Option (I _{OH})	75777 407	0.7		
TRI-STATE® Configuration,	V _{CC} = 7.5V, V _{OH} = 4.0V	-0.7 -0.6	-	mA mA
Current Driver Option (I _{OH})	V _{CC} = 4.5V, V _{OH} = 1.5V	-0.9	Ì	mA
TRI-STATE® Configuration,	$V_{CC} = 7.5V, V_{OH} = 4.0V$	-1.4		mA
L ₀ -L ₇ Outputs, High	$V_{CC} = 5.5V, V_{OH} = 2.7V$	-1.2		mA
Current Driver Option (I _{OH})	$V_{CC} = 4.5V, V_{OH} = 1.5V$	-1.8		mA
Input Load Source Current	$V_{CC} = 5.0V, V_{IL} = 0V$	-10	-200	μΑ
CKO Output				
RAM Power Supply Option				
Power Requirement	V _R = 3.3V		2.0	mA
TRI-STATE® Output Leakage		_	_	
Current		-5	+5	μΑ
Total Sink Current Allowed				
All Outputs Combined			100	mA
D Port	•	}	100	mA
L ₇ -L ₄ , G Port			4	mA
L ₃ -L ₀ All Other Pins			1.5	mA mA
			1.5	mA
Total Source Current Allowed All I/O Combined			100	
			120	mA mA
L ₇ -L ₄ L ₃ -L ₀			60	mA mA
Each L Pin			60 25	mA mA
All Other Pins			1.5	mA
			1	

AC Electrical Characteristics COP410L/411L: $0^{\circ}C \le T_A \le 70^{\circ}C$, $4.5V \le V_{CC} \le 9.5V$ unless otherwise noted. COP310L/311L: $-40^{\circ}C \le T_A \le +85^{\circ}C$, $4.5V \le V_{CC} \le 7.5V$ unless otherwise noted.

	<u> </u>	, 00		
Parameter	Conditions	Min.	Max.	Units
Instruction Cycle Time — t _C		15	40	μS
CKI				
Input Frequency — f _I	÷8 mode ÷4 mode	0.2 0.1	0.5 0.26	MHz MHz
Duty Cycle		30	60	%
Rise Time	$f_1 = 0.5 \text{MHz}$		500	ns
Fall Time			200	ns
CKI Using RC (÷4)	R = $56 kΩ \pm 5\%$ C = $100 pF \pm 10\%$			
Instruction Cycle Time		15	28	μS
CKO as SYNC Input			-	
tsync	·	400		ns
INPUTS:				
G ₃ -G ₀ , L ₇ -L ₀			1	1
tsetup			8.0	μS
t _{HOLD}	•=	į	1.3	μS
SI	,		ľ	
t _{SETUP}			2.0	μS
t _{HOLD}			1.0	μS
OUTPUT PROPAGATION DELAY	Test condition:			
	$C_L = 50 pF, R_L = 20 k\Omega, V_{OUT} = 1.5 V$	•	ŀ ·	
SO, SK Outputs			į	
t _{pd1} , t _{pd0}			4.0	μS
All Other Outputs	· ·	(
t _{pd1} , t _{pd0}			5.6	μS



Order Number COP410L/N, COP310L/N NS Package N24A



Order Number COP411L/N, COP311L/N NS Package N20A

Pin	Description	Pin	Description
L _{7,} - L ₀	8 bidirectional I/O ports with TRI-STATE®	SK	Logic-controlled clock (or general purpose output)
$G_3 - G_0$	4 bidirectional I/O ports (G ₂ -G ₀ for COP411L)	CKI	System oscillator input
. •	4 bidirectional ino ports (dg dg loi coi 4112)	CKO	System oscillator output (or RAM power
$D_3 - D_0$	4 general purpose outputs (D ₁ -D ₀ for		supply or SYNC input) (COP410L only)
	COP411L)	RESET	System reset input
SI	Serial input (or counter input)	V _{CC}	Power supply
so	Serial output (or general purpose output)	GND	Ground

Figure 2. Connection Diagrams




Figure 3. Input/Output Timing Diagrams (Ceramic Resonator Divide-by-8 Mode)




Figure 3a. Synchronization Timing

Functional Description

A block diagram of the COP410L is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic "1" (greater than 2 volts). When a bit is reset, it is a logic "0" (less than 0.8 volts).

All functional references to the COP410L/COP411L also apply to the COP310L/COP311L.

Drogram Mamory

Program Memory consists of a 512-byte ROM. As can be seen by an examination of the COP410L/411L instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, ROM must often be thought of as being organized into 8 pages of 64 words each.

ROM addressing is accomplished by a 9-bit PC register. Its binary value selects one of the 512 8-bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 9-bit binary count value. Two levels of subroutine nesting are implemented by the 9-bit subroutine save registers, SA and SB, providing a last-in, first-out (LIFO) hardware subroutine stack.

ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

Data Memory

Data memory consists of a 128-bit RAM, organized as 4 data registers of 8 4-bit digits. RAM addressing is implemented by a 6-bit B register whose upper 2 bits (Br)

select 1 of 4 data registers and lower 3 bits of the 4-bit Bd select 1 of 8 4-bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) is usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into the Q latches or loaded from the L ports. RAM addressing may also be performed directly by the XAD 3,15 instruction. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

The most significant bit of Bd is not used to select a BAM digit. Hence each physical digit of BAM may be selected by two different values of Bd as shown in Figure 4 below. The skip condition for XIS and XDS instructions will be true if Bd changes between 0 and 15, but NOT between 7 and 8 (see Table 3).




Figure 4. RAM Digit Address to Physical RAM Digit Mapping

Internal Logic

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Bd portion of the B register, to load 4 bits of the 8-bit Q latch data, to input 4 bits of the 8-bit L I/O port data and to perform data exchanges with the SIO register.

A 4-bit adder performs the arithmetic and logic functions of the COP410L/411L, storing its results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a

sync clock each instruction cycle time. (See XAS instruction and EN register description, below.)

The G register contents are outputs to 4 general-

purpose bidirectional I/O ports.

The Q register is an internal, latched, 8-bit register, used to hold data loaded from M and A, as well as 8-bit data from ROM. Its contents are output to the L I/O ports when the L drivers are enabled under program control. (See LEI instruction.)

The 8 L drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of L may be read directly into A and M. L I/O ports can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with Q data being outputted to the Sa-Sg and decimal point segments of the display.

The SIO register functions as a 4-bit serial-in/serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description, below.) Its contents can be exchanged with A, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers.

The XAS instruction copies C into the SKL Latch. In the counter mode, SK is the output of SKL in the shift register mode, SK outputs SKL ANDed with internal instruction cycle clock.

The EN register is an internal 4-bit register loaded under program control by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register (EN₃-EN₀).

- 1. The least significant bit of the enable register, EN₀, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With EN₀ set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse ("1" to "0") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of EN₃. With EN₀ reset, SIO is a serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output
- each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.

 2. EN₁ is not used. It has no effect on COP410L/COP411L operation.
- With EN₂ set, the L drivers are enabled to output the data in Q to the L I/O ports. Resetting EN₂ disables the L drivers, placing the L I/O ports in a highimpedance input state.

EN₃, in conjunction with EN₀, affects the SO output.

With EN₀ set (binary counter option selected) SO will output the value loaded into EN₃. With EN₀ reset (serial shift register option selected), setting EN₃ enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN₃ with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to "0." Table'I provides a summary of the modes associated with EN₃ and EN₀.

Initialization

The Reset Logic will initialize (clear) the device upon power-up if the power supply rise time is less than 1ms and greater than 1ms. If the power supply rise time is greater than 1ms, the user must provide an external RC

Enable Register Modes — Bits EN₃ and EN₀

EN ₃	EN_0	SIO	SI	so	SK
0	0	Shift Register	Input to Shift Register	0	If SKL = 1, SK = Clock
					If $SKL = 0$, $SK = 0$
1	0	, Shift Register	Input to Shift Register	Serial Out	If SKL = 1, SK = Clock
					If $SKL = 0$, $SK = 0$
0	1	Binary Counter	Input to Binary Counter	0	If SKL = 1, SK = 1
					If $SKL = 0$, $SK = 0$
-1	1 .	Binary Counter	Input to Binary Counter	· 1,	If SKL = 1, SK = 1
					If $SKL = 0$, $SK = 0$

network and diode to the $\overline{\text{RESET}}$ pin as shown below (Figure 5). The $\overline{\text{RESET}}$ pin is configured as a Schmitt trigger input. If not used it should be connected to V_{CC} -initialization will occur whenever a logic "0" is applied to the $\overline{\text{RESET}}$ input, provided it stays low for at least three instruction cycle times.





Figure 5. Power-Up Clear Circuit

Upon initialization, the PC register is cleared to 0 (ROM address 0) and the A, B, C, D, EN, and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA.




Ceramic Resonator Oscillator

Resonator	Component Values				
Value	R1 (Ω)	R2 (Ω)	C1 (pF)	C2 (pF)	
455 kHz	4.7k	1M	220	220	

Oscillator

There are four basic clock oscillator configurations available as shown by Figure 6.

- a. Resonator Controlled Oscillator. CKI and CKO are connected to an external ceramic resonator. The instruction cycle frequency equals the resonator frequency divided by 8. This is not available in the COP411L.
- b. External Oscillator. CKI is an external clock input signal. The external frequency is divided by 8 to give the instruction frequency time. CKO is now available to be used as the RAM power supply (V_R), as a SYNC input, or no connection. (Note: No CKO on COP411L)
- c. RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is available as the RAM power supply (V_R) or no connection.
- d. Externally Synchronized Oscillator. Intended for use in multi-COP systems, CKO is programmed to function as an input connected to the SK output of another COP chip operating at the same frequency (COP chip with L or C suffix) with CKI connected as shown. In this configuration, the SK output connected to CKO must provide a SYNC (instruction cycle) signal to CKO, thereby allowing synchronous data transfer between the COPs using only the SI and SO serial I/O pins in conjunction with the XAS instruction. Note that on power-up SK is automatically enabled as SYNC output. (See Functional Description, Initialization, above.) This is not available in the COP411L.



RC Controlled Oscillator

R (k Ω)	C (pF)	Instruction Cycle Time in μs)
51	100	19 ± 15%
82	56	19 ± 13%

Note: $200 \text{ k}\Omega \geqslant R \geqslant 25 \text{ k}\Omega$ $360 \text{ pF} \geqslant C \geqslant 50 \text{ pF}$

Figure 6. COP410L/411L Oscillator

CKO Pin Options

In a resonator controlled oscillator system, CKO is used as an output to the resonator network. As an option CKO can be a SYNC input as described above. As another option, CKO can be a RAM power supply pin (V_R), allowing its connection to a standby/backup power supply to maintain the integrity of RAM data with minimum power drain when the main supply is inoperative or shut down to conserve power. Using no connection option is appropriate in applications where the COP410L system timing configuration does not require use of the CKO pin.

RAM Keep-Alive Option

Selecting CKO as the RAM power supply (V_R) allows the user to shut off the chip power supply (V_{CC}) and maintain data in the RAM. To insure that RAM data integrity is maintained, the following conditions must be met:

- RESET must go low before V_{CC} goes below spec during power-off; V_{CC} must be within spec before RESET goes high on power-up.
- 2. During normal operation, V_R must be within the operating range of the chip with $(V_{CC} 1) \le V_R \le V_{CC}$.
- V_R must be ≥ 3.3V with V_{CC} off.

I/O Options

COP410L/411L inputs and outputs have the following optional configurations, illustrated in Figure 7:

g. TRI-STATE® Push-Pull (L Output)

- a. Standard an enhancement mode device to ground in conjunction with a depletion-mode device to V_{CC}, compatible with LSTTL and CMOS input requirements. Available on SO, SK, and all D and G outputs.
- b. Open-Drain an enhancement-mode device to ground only, allowing external pull-up as required by the user's application. Available on SO, SK, and all D and G outputs.
- c. Push-Pull an enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to V_{CC}. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads. Available on SO and SK outputs only.
- d. Standard L same as a., but may be disabled. Available on L outputs only.
- e. Open Drain L same as b., but may be disabled. Available on L outputs only.
- f. LED Direct Drive an enhancement mode device to ground and to V_{CC}, meeting the typical current sourcing requirements of the segments of an LED display. The sourcing device is clamped to limit current flow. These devices may be turned off under program control (see Functional Description, EN Register), placing the outputs in a high-impedance state to provide required LED segment blanking for a multiplexed display. Available on L outputs only.

i. Hi Z Input




Figure 7. Input and Output Configurations

h. Input with Load

- g. TRI-STATE® Push-Pull an enhancement-mode device to ground and V_{CC} . These outputs are TRI-STATE® outputs, allowing for connection of these outputs to a data bus shared by other bus drivers. Available on L outputs only.
- h. An on-chip depletion load device to V_{CC}.
- A Hi-Z input which must be driven to a "1" or "0" by external components.

The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1-6, respectively). Minimum and maximum current ($l_{\rm OUT}$ and $V_{\rm OUT}$) curves are given in Figure 8 for each of these devices to allow the designer to effectively use these I/O configurations in designing a COP410L/411L system.

The SO, SK outputs can be configured as shown in a., b., or c. The D and G outputs can be configured as


shown in **a.** or **b.** Note that when inputting data to the G ports, the G outputs should be set to "1." The L outputs can be configured as in **d.**, **e.**, **f.**, or **g.**


An important point to remember if using configuration d. or f. with the L drivers is that even when the L drivers are disabled, the depletion load device will source a small amount of current. (See Figure 8, device 2.) However, when the L port is used as input, the disabled depletion device CANNOT be relied on to source sufficient current to pull an input to a logic "1".


COP411L


If the COP410L is bonded as a 20-pin device, it becomes the COP411L, illustrated in Figure 2, COP410L/411L Connection Diagrams. Note that the COP411L does not contain D2, D3, G3, or CKO. Use of this option of course precludes use of D2, D3, G3, and CKO options. All other options are available for the COP411L.


Typical Performance Curves


















Figure 8a. COP410L/COP411L I/O DC Current Characteristics


2-15















Output Sink Current for L0-L7






Figure 8a. COP410L/COP411L I/O DC Current Characteristics (continued)




Figure 8b. COP310L/COP311L Input/Output Characteristics

COP410L/411L INSTRUCTION SET

Table 2 is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table 3 provides the mnemonic, operand, machine code, data flow, skip conditions and description associated with each instruction in the COP410L/411L instruction set.

Table 2. COP410L/411L Instruction Set Table Symbols

Symbol	Definition	Symbol	Definition
INTERNA	AL ARCHITECTURE SYMBOLS	INSTRU	CTION OPERAND SYMBOLS
Α	4-bit Accumulator	d .	4-bit Operand Field, 0-15 binary (RAM Digit Select)
B	6-bit RAM Address Register	r	2-bit Operand Field, 0-3 binary (RAM Register
Br	Upper 2 bits of B (register address)		Select)
Bd	Lower 4 bits of B (digit address)	а	9-bit Operand Field, 0-511 binary (ROM Address)
C	1-bit Carry Register	, · y	4-bit Operand Field, 0-15 binary (Immediate Data)
D	4-bit Data Output Port	RAM(s)	Contents of RAM location addressed by s
EN	4-bit Enable Register	ROM(t)	Contents of ROM location addressed by t
G	4-bit Register to latch data for G I/O Port		
L .	8-bit TRI-STATE I/O Port		
М	4-bit contents of RAM Memory pointed to by B	OPERAT	FIONAL SYMBOLS
	Register	+	Plus
PC	9-bit ROM Address Register (program counter)	. –	Minus
Q	8-bit Register to latch data for L I/O Port	-	Replaces
SA	9-bit Subroutine Save Register A		Is exchanged with
SB	9-bit Subroutine Save Register B	=	Is equal to
SIO	4-bit Shift Register and Counter	Ā	The one's complement of A
SK	Logic-Controlled Clock Output	•	Exclusive-OR
			Range of values

Table 3. COP410L/411L Instruction Set

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
ARITHMET	TIC INSTRU	CTIONS				
ASC		30	0 0 1 1 0 0 0 0	A + C + RAM(B) → A Carry → C	Carry	Add with Carry, Skip on Carry
ADD		31	00110001	A + RAM(B) → A	None	Add RAM to A
AISC	У	5-	0 1 0 1 y	A + y → A	Carry	Add Immediate, Skip on Carry (y ≠ 0)
CLRA		00	00000000	0 → A	None	Clear A
COMP		40	0 1 0 0 0 0 0 0	Ā → A	None	One's complement of A to A
NOP		44	01000100	None	None	No Operation
RC		32	00110010	"0" → C	None	Reset C
SC		22	00100010	"1" → C	None	Set C
XOR		02	00000010	A ⊕ RAM(B) → A	None	Exclusive-OR RAM with A

Table 3	COP410L/411L	Instruction	Set	(continued)	
ים סועם ט.	COFFICE	monuchon	301	(COIILIIIGEA)	

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
TRANSFE	R OF CONT	ROL INST	RUCTIONS			
JID		FF	[1.1 1 1 1 1 1 1 1]	ROM (PC ₈ ,A,M) → PC _{7:0}	None	Jump Indirect (Note 2)
JMP	а	6- 	0 1 1 0 0 0 0 a ₈	a → PC	None	Jump
JP	a		1 a _{6:0} (pages 2,3 only)	a → PC _{6:0}	None	Jump within Page (Note 3)
			or 11 a _{5:0} (all other pages)	a → PC _{5:0}		
JSRP	a		10 a _{5:0}	PC + 1 → SA → SB	None	Jump to Subroutine Page (Note 4)
		•		010 → PC _{8:6} a → PC _{5:0}		
JSR	а	6- 	0110 100 a8 a _{7:0}	PC + 1 → SA → SB a → PC	None	Jump to Subroutine
RET		48	01001000	SB → SA → PC	None	Return from Subroutine
RETSK		49	01001001	SB → SA → PC	Always Skip on Return	Return from Subroutine then Skip
MEMORY	REFERENC	E INSTRU	JCTIONS			•
CAMQ		33 3C	[0 0 1 1 0 0 1 1] [0 0 1 1 1 1 0 0]	A → Q _{7:4} RAM(B) → Q _{3:0}	None	Copy A, RAM to Q
LD	r	-5	00 10101	RAM(B) → A Br ⊕ r → Br	None	Load RAM into A, Exclusive-OR Br with r
LQID		BF	[1011]1111	$ROM(PC_8,A,M) \rightarrow Q$ $SA \rightarrow SB$	None	Load Q Indirect (Note 2)
RMB	0 1 2 3	4C 45 42 43	0 1 0 0 1 1 0 0 0 1 0 0 0 1 0 1 0 1 0 0 0 0	0 → RAM(B) ₀ 0 → RAM(B) ₁ 0 → RAM(B) ₂ 0 → RAM(B) ₃	None	Reset RAM Bit
SMB	0 1 2 3	4D 47 46 4B	0 1 0 0 1 1 0 1 0 1 0 0 0 1 1 1 0 1 0 0 0 1 1 1 0 1 0 0 0 1 1 0 0 1 0 0 1 0 1	1 RAM(B) ₀ 1 RAM(B) ₁ 1 RAM(B) ₂ 1 RAM(B) ₃	None	Set RAM Bit
STII	у	7-	0 1 1 1 y	y → RAM(B) Bd + 1 → Bd	None	Store Memory Immediate and Increment Bd
X	r	-6	00 r 0110	$\begin{array}{c} RAM(B) \longleftrightarrow A \\ Br \oplus r \to Br \end{array}$	None	Exchange RAM with A, Exclusive-OR Br with r
XAD	3,15	23 BF	00100011	RAM(3,15) ← A	None	Exchange A with RAM (3,15)
XDS	r	-7	00 r 0111	RAM(B) ← A Bd − 1 → Bd Br ⊕ r → Br	Bd decrements past 0	Exchange RAM with A and Decrement Bd, Exclusive-OR Br with r
XIS	r	-4	00 r 0100	RAM(B) ← A Bd + 1 → Bd	Bd increments past 15	Exchange RAM with A and Increment Bd,

Table 3. COP410L/411L Instruction Set (continued)

Mnemonic (perand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
REGISTER F	REFERENC	E INSTRI	JCTIONS			
CAB		50	01010000	A → Bd	None	Copy A to Bd
CBA		4E -	0100 1110	Bd → A	None	Copy Bd to A
LBI	r,d		$0 \ 0 \ r \ (d-1)$ (d = 0, 9:15)	r,d → B	Skip until not a LBI	Load B Immediate with r,d (Note 5)
ĽEI	y	33 6-	0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0	y → EN	None	Load EN Immediate (Note 6)
TEST INSTR	UCTIONS			<u> </u>		
SKC		20	0 0 1 0 0 0 0 0		C = "1"	Skip if C is True
SKE		21	00100001		A = RAM(B)	Skip if A Equals RAM
SKGZ		33 21	0.0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1		$G_{3:0} = 0$	Skip if G is Zero (all 4 bits)
SKGBZ	0 .	33 01 11	0 0 1 1 0 0 1 1 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1	1st byte	$G_0 = 0$ $G_1 = 0$	Skip if G Bit is Zero
	2	03 13	0 0 0 0 0 0 1 1		$G_2 = 0$ $G_3 = 0$	
SKMBZ	0 1 2 3	01 11 03 13	0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0		$RAM(B)_0 = 0$ $RAM(B)_1 = 0$ $RAM(B)_2 = 0$ $RAM(B)_3 = 0$	Skip if RAM Bit is Zero
INPUT/OUTP	UT INSTR	UCTIONS	. ,			
ING		33 2A	0 0 1 1 0 0 1 1	G → A	None	Input G Ports to A
INL		33 2E	0 0 1 1 0 0 1 1	L _{7:4} → RAM(B) L _{3:0} → A	None	Input L Ports to RAM, A
OBD		33 3E	0 0 1 1 0 0 1 1	Bd → D	None	Output Bd to D Outputs
ОМС		33 3A	00110011	RAM(B) → G	None	Output RAM to G Ports
XAS		4F	01001111	A ←→ SIO, C → SKL	None	Exchange A with SIO (Note 2)

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, A₃ indicates the most significant (left-most) bit of the 4-bit A register.

Note 2: For additional information on the operation of the XAS, JID, and LQID instructions, see below.

Note 3: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64-word page. JP may not jump to the last word of a page.

Note 4: A JSRP transfers program control to subroutine page 2 (0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3. JSRP may not jump to the last word in page 2.

Note 5: The machine code for the lower 4 bits of the LBI instruction equals the binary value of the "d" data minus 1, e.g., to load the lower four bits of B (Bd) with the value 9 (1001₂), the lower 4 bits of the LBI instruction equal 8 (1000₂). To load 0, the lower 4 bits of the LBI instruction should equal 15 (1111₂).

Note 6: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a "1" or "0" in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP410L/411L programs.

XAS Instruction

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above.) If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

JID Instruction

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the *contents* of ROM addressed by the 9-bit word, PC₈, A, M. PC₈ is not affected by this instruction.

Note that JID requires 2 instruction cycles to execute.

LQID Instruction

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 9-bit word PC8, A, M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC + 1 → SA → SB) and replaces the least significant 8 bits of PC as follows: A → PC7-4, RAM(B) → PC_{3·0}, leaving PC₈ unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SB → SA → PC), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SA → SB, the previous contents of SB are lost. Also, when LQID pops the stack, the previously pushed contents of SA are left in SB. The net result is that the contents of SA are placed in SB (SA → SB). Note that LQID takes two instruction cycle times to execute.

Instruction Set Notes

- a. The first word of a COP410L/411L program (ROM address 0) must be a CLRA (Clear A) instruction.
- b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths except JID and LQID take the same number of cycle times whether instructions are skipped or executed. JID and LQID instructions take 2 cycles if executed and 1 cycle if skipped.
- c. The ROM is organized into 8 pages of 64 words each. The Program Counter is a 9-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page 3 or 7 will access data in the next group of 4 pages.

Option List

The COP410L/411L mask-programmable options are assigned numbers which correspond with the COP410L pins.

The following is a list of COP410L options. When specifying a COP411L chip, Option 2 must be set to 3, Options 20, 21, and 22 to 0. The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry.

Option 1 = 0: Ground Pin — no options available

Option 2: CKO Output (no option available for COP411L)

- = 0: Clock output to ceramic resonator
- = 1: Pin is RAM power supply (V_R) input
- = 2: Multi-COP SYNC input
- = 3: No connection

Option 3: CKI Input

- = 0: Oscillator input divided by 8 (500 kHz max.)
- = 1: Single-pin RC controlled oscillator divided by 4= 2: External Schmitt trigger level clock divided by 4
- Option 4: RESET Input
 - = 0: Load device to V_{CC}
 - = 1: Hi-Z input

Option 5: L7 Driver

- = 0: Standard output
- = 1: Open-drain output
- = 2: High current LED direct segment drive output
- = 3: High current TRI-STATE® push-pull output
- = 4: Low-current LED direct segment drive output
- =5: Low-current TRI-STATE® push-pull output

Option 6: L₆ Driver same as Option 5

Option 7: L₅ Driver same as Option 5

Option 8: L₄ Driver

Option 9: V_{CC} Pin

= 0: 4.5V to 6.3V operation

= 1: 4.5V to 9.5V operation

Option 10: L₃ Driver same as Option 5

Option 11: L₂ Driver same as Option 5

Option 12: L₁ Driver same as Option 5

Option 13: L₀ Driver same as Option 5

Option 14: SI Input

- = 0: load device to V_{CC}
- = 1: HI-Z input

Option 15: SO Driver

- = 0: Standard Output
- = 1: Open-drain output
- = 2: Push-pull output

Option 16: SK Driver same as Option 15

Option 17: G₀ I/O Port

= 0: Standard output= 1: Open-drain output

Option 18: G₁ I/O Port same as Option 17

Option 19: G₂ I/O Port same as Option 17

Option 20: G₃ I/O Port (no option available for COP411L) same as Option 17

Option 21: D₃ Output (no option available for COP411L)

=0: Very-high sink current standard output

= 1: Very-high sink current open-drain output

= 2: High sink current standard output

= 3: High sink current open-drain output

= 4: Standard LSTTL output (fanout = 1) = 5: Open-drain LSTTL output (fanout = 1)

Option 22: D₂ Output (no option available for COP411L) same as Option 21

Option 23: D₁ Output same as Option 21

Option 24: D₀ Output same as Option 21 Option 25: L Input Levels

= 0: Standard TTL input levels ("0" = 0.8 V, "1" = 2.0 V)

= 1: Higher voltage input levels ("0" = 1.2 V, "1" = 3.6 V)

Option 26: G Input Levels same as Option 25

Option 27: SI Input Levels same as Option 25

Option 28: COP Bonding

= 0: COP410L (24-pin device)

= 1: COP411L (20-pin device)

= 2: Both 24- and 20-pin versions

Test Mode (Non-Standard Operation)

The SO output has been configured to provide for standard test procedures for the custom-programmed COP410L. With SO forced to logic "1", two test modes are provided, depending upon the value of SI:

a. RAM and Internal Logic Test Mode (SI = 1)

b. ROM Test Mode (SI = 0)

These special test modes should not be employed by the user; they are intended for manufacturing test only.



COP420/COP421/COP422 and COP320/COP321/COP322 Single-Chip N-Channel Microcontrollers

General Description

The COP420, COP421, COP422, COP320, COP321 and COP322 Single-Chip N-Channel Microcontrollers are members of the COPSTM family, fabricated using Nchannel, silicon gate MOS technology. They are complete microcomputers containing all system timing, internal logic, ROM, RAM and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture and I/O scheme designed to facilitate keyboard input, display output and BCD data manipulation. The COP421 is identical to the COP420, except with 19 I/O lines instead of 23; the COP422 has 15 I/O lines. They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized Controller Oriented Processor at a low end-product cost.

The COP320 is the extended temperature range version of the COP420 (likewise the COP321 and COP322 are the extended temperature range versions of the COP421/COP422). The COP320/321/322 are exact functional equivalents of the COP420/421/422.

Features

- Low cost
- Powerful instruction set
- $1 \text{ 1k} \times 8 \text{ ROM}, 64 \times 4 \text{ RAM}$
- 23 I/O lines (COP420, COP320)
- True vectored interrupt, plus restart
- Three-level subroutine stack
- 4.0 us instruction time
- Single supply operation
- Internal time-base counter for real-time processing
- Internal binary counter register with MICROWIRETM compatible serial I/O capability
- General purpose and TRI-STATE® outputs
- TTL/CMOS compatible in and out
- LED direct drive outputs
- MICROBUSTM compatible
- Software/hardware compatible with other members of COP400 family
- Extended temperature range device COP320/COP321/ COP322 (-40°C to +85°C)




Figure 1. COP420/COP421/COP422, COP320/COP321/COP322 Block Diagram

COP420/COP421/COP422 and COP320/COP321/COP322

Absolute Maximum Ratings

Voltage at Any Pin Operating Temperature Range COP420/COP421/COP422 COP320/COP321/COP322

Storage Temperature Range **Total Sink Current**

Total Source Current

-0.3V to +7V 0°C to 70°C -40°C to +85°C

-65°C to +150°C

Package Power Dissipation 24 and 28 pin

20 pin

Package Power Dissipation

750 mW at 25°C 400 mW at 70°C 250 mW at 85°C

650 mW at 25°C 300 mW at 70°C 200 mW at 85°C

75 mA 95 mA Lead Temperature (soldering, 10 sec.)

300°C

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

COP420/COP421/COP422

DC Electrical Characteristics $0^{\circ}\text{C} \le T_A \le 70^{\circ}\text{C}$, $4.5\text{V} \le \text{V}_{CC} \le 6.3\text{V}$ unless otherwise noted.

Parameter	Parameter Conditions		Max.	Units	
Operation Voltage		4.5	6.3	V	
Power Supply Ripple	Peak to Peak (Note 3)		0.4	V	
Supply Current	Outputs Open		38	mA	
Supply Current	Outputs Open, V _{CC} = 5V, T _A = 25°C		30	mA	
Input Voltage Levels					
CKI Input Levels					
Crystal Input					
Logic High	V _{CC} = Max.	3.0			
Logic High	$V_{CC} = 5V \pm 5\%$	2.0		V	
Logic Low		-0.3	0.4	\ \ \ \ \	
TTL Input	$V_{CC} = 5V \pm 5\%$				
Logic High	· · · · · · · · · · · · · · · · · · ·	2.0		V	
Logic Low		-0.3	0.8	V	
Schmitt Trigger Inputs					
RESET, CKI (÷4)					
Logic High	(· · · · · · · · · · · · · · · · · · ·	0.7 V _{CC}	^^	V	
Logic Low		-0.3	0.6	V	
SO Input Level (Test Mode)		2.0	3.0	V .	
All Other Inputs				1	
Logic High	$V_{CC} = Max.$	3.0		V	
Logic High	$V_{CC} = 5V \pm 5\%$	2.0 -0.3	0.8	V V	
Logic Low		-0.3	0.8	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
Input Levels High Trip Option Logic High		3.6		V	
Logic High Logic Low		-0.3	1.2	V	
- .	V 5V V 6V	0.5	1.2	"	
Input Load Source Current	$V_{CC} = 5V$, $V_{IN} = 0V$				
CKO		-4	-800	μΑ	
All Others		-100	-800	μΑ	
Input Capacitance			7	pF	
Hi-Z Input Leakage	V _{CC} = 5V	-1	+1	μΑ	
Output Voltage levels					
Standard Outputs			-		
TTL Operation	$V_{CC} = 5V \pm 5\%$	'	ı		
Logic High	$I_{OH} = -100 \mu A$	2.4		V	
Logic Low	I _{OL} = 1.6 mA	-0.3	0.4	V	
CMOS Operation		.			
Logic High	$I_{OH} = -10 \mu A$	V _{CC} -1	,	V	

COP420/COP421/COP422

DC Electrical Characteristics (Cont'd) 0° C \leq TA \leq 70°C, 4.5V \leq V_{CC} \leq 6.3V unless otherwise noted.

Parameter	Conditions	Min.	Max.	Units	
Output Current Levels					
LED Direct Drive Output	$V_{CC} = 6V$,		
Logic High	$V_{OH} = 2.0V$	2.5	14	mA	
CKI Sink Current (R/C Option)	$V_{IN} = 3.5V$	2		mA	
CKO (RAM Supply Current)	V _R = 3.3V		3	mA	
TRI-STATE® or Open Drain					
Leakage Current	V _{CC} = 5V	-2.5	+2.5	μΑ	
Output Current Levels					
Output Sink Current (IOL)	$V_{CC} = 6.3 \text{ V}, V_{Cl} = 0.4 \text{ V}$	-2.0		mA	
, , , , , , , , , , , , , , , , , , , ,	$V_{CC} = 4.5 \text{ V}, V_{OL} = 0.4 \text{ V}$	-1.0]	mA	
Output Source Current (IOH)	•	*			
Standard Configuration			1		
All Outputs	$V_{CC} = 6.3 \text{ V}, V_{OH} = 3.0 \text{ V}$	-200	-900	μΑ	
	$V_{CC} = 4.5 \text{ V}, V_{OH} = 2.0 \text{ V}$	-100	-500 _{si}	μΑ	
Push-Pull Configuration					
SO, SK Outputs	$V_{CC} = 6.3 \text{ V}, V_{OH} = 3.0 \text{ V}$	-1.0		mA	
	$V_{CC} = 4.5 \text{ V}, V_{OH} = 2.0 \text{ V}$	-0.4		mA	
TRI-STATE Configuration			1		
L ₀ -L ₇ Outputs	$V_{CC} = 6.3 \text{ V}, V_{OH} = 3.0 \text{ V}$	-2.0		mA	
	$V_{CC} = 4.5 \text{ V}, V_{OH} = 2.0 \text{ V}$	-0.8	Ì	mΑ	
LED Configuration					
L ₀ -L ₇ Outputs	$V_{CC} = 6.3 \text{ V}, V_{OH} = 3.0 \text{ V}$	-1.0		mΑ	
	$V_{CC} = 4.5 \text{ V}, V_{OH} = 2.0 \text{ V}$	-0.5		mΑ	
Allowable Sink Current					
Per Pin (L, D, G)			10	mA	
Per Pin (All Others) Per Port (L)			16	mA mA	
Per Port (D, G)			10	mA	
Allowable Source Current		1		11171	
Per Pin (L)			-15	mA	
Per Pin (All Others)			-1.5	mΑ	

COP320/COP321/COP322

DC Electrical Characteristics $-40^{\circ}\text{C} \leqslant T_{A} \leqslant +85^{\circ}\text{C}, 4.5\text{V} \leqslant V_{CC} \leqslant 5.5\text{V}$ unless otherwise noted.

Parameter	Conditions Mi		Max.	Units	
Operation Voltage		4.5	5.5	· V	
Power Supply Ripple	Peak to Peak (Note 3)		0.4	٧	
Supply Current	$T_A = -40$ °C, Outputs Open		40	mA	
Input Voltage Levels					
CKI Input Levels				į	
Crystal Input	•			Į	
Logic High		2.2		V	
Logic Low		-0.3	0.3	V	
TTL Input	$V_{CC} = 5V \pm 5\%$	0.0			
Logic High Logic Low	•	2.2 -0.3	0.6	V	
Schmitt Trigger Inputs		0.0	0.0	•	
RESET, CKI (÷4)					
Logic High		0.7 V _{CC}		V	
Logic Low		-0.3	0.4	V	
SO Input Level (Test Mode)		2.0	3.0	V	
All Other Inputs					
Logic High	$V_{CC} = Max.$	3.0		V	
Logic High Logic Low	$V_{CC} = 5V \pm 5\%$	2.2 -0.3	0.6	V	
Input Levels High Trip Option		0.0	0.0		
Logic High		3.6		l v	
Logic Low		-0.3	1.2	V	
Input Load Source Current	$V_{CC} = 5V, V_{IN} = 0V$				
ско		-4	-800	μΑ	
All Others		-100	-800	μΑ	
Input Capacitance			7 -	pF	
Hi-Z Input Leakage	$V_{CC} = 5V$	-2	+2	μΑ	
Output Voltage levels					
Standard Outputs					
TTL Operation	$V_{CC} = 5V \pm 5\%$		* "		
Logic High	$I_{OH} = -75 \mu A$	2.4		V	
Logic Low	$I_{OL} = 1.6 \mathrm{mA}$	-0.3	0.4	V	
CMOS Operation				١.,	
Logic High	$I_{OH} = -10 \mu\text{A}$	V _{CC} – 1 –0.3	0.2	V	
Logic Low	$I_{OL} = 10 \mu\text{A}$	0.3	0.2	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
Output Current Levels	V = 5V (Nictor 4)				
LED Direct Drive Output Logic High	$V_{CC} = 5V$ (Note 4) $V_{OH} = 2.0V$	1.0	12	mA.	
CKI Sink Current (R/C Option)	$V_{IN} = 3.5V$	2		mA	
CKO (RAM Supply Current)	$V_R = 3.3V$		4	mA	
TRI-STATE® or Open Drain	·H = 0.0 ·		7	"	
Leakage Current	$V_{CC} = 5V$	-5	+5	μΑ	
Allowable Sink Current					
Per Pin (L, D, G)	·		10	mA	
Per Pin (All Others)			2	mA	
Per Port (L)			16	mA	
Per Port (D, G)			10	mA.	
Allowable Source Current			45	·	
Per Pin (L) Per Pin (All Others)			−15 −1.5	mA mA	
Tel Fill (All Others)			1.5		

AC Electrical Characteristics

COP420/COP421/COP422 0°C \leq T_A \leq 70°C, 4.5V \leq V_{CC} \leq 6.3V unless otherwise noted. COP320/COP321/COP322 -40°C \leq T_A \leq +85°C, 4.5V \leq V_{CC} \leq 5.5V unless otherwise noted.

Parameter	Conditions	Min.	Max.	Units
nstruction Cycle Time		4	10	μS
Operating CKI Frequency	÷16 mode	1.6	4.0	MHz
	÷8 mode	0.8	2.0	MHz
CKI Duty Cycle (Note 1)		40	60	%
Rise Time	Freq. = 4 MHz		60	ns
Fall Time	Freq. = 4 MHz		40	ns
CKI Using RC (Figure 8c)	÷4 mode			
Frequency	$R = 15 k\Omega \pm 5\%$, $C = 100 pF \pm 10\%$	0.5	1.0	MHz
Instruction Cycle Time		4	8	μS
CKO as SYNC input (Figure 8d)				
t _{SYNC}	Figure 3a	50		ns
inputs:				
SI			·	
t _{SETUP}	1	0.3	,	μS
t _{HOLD}		250		ns
All Other Inputs tsetup	l l	1.7		μS
t _{HOLD}		300		ns ns
Output Propagation Delay	Test Conditions:	300		ns
· · · · · · · · · · · · · · · · · · ·	$R_L = 5 k\Omega$, $C_L = 50 pF$, $V_{OUT} = 1.5V$	000		110
SO and SK			·	
t _{pd1}			1.0	μS
t _{pd0}		.	1.0	μS
ско			0.05	_
t _{pd1} t _{pd0}			0.25 0.25	μS μS
All Other Outputs		·	0.23	μο
t _{pd1}			1.4	μS
t _{pd0}			1.4	μS
MICROBUS TM Timina	$C_1 = 100 \text{ pF}, V_{CC} = 5V \pm 5\%$			
Read Operation (Figure 4)			ĺ	
Chip Select Stable before RD-t _{CSR}		65		ns
Chip Select Hold Time for RD—t _{RCS}	}	20		ns
RD Pulse Width—t _{RR}		400		ns
Data Delay from RD—t _{RD}			375	ns
RD to Data Floating—toF			250	ns
Write Operation (Figure 5)		Ì		
Chip Select Stable before WR—t _{CSW}		65		ns
Chip Select Hold Time for WR—twcs		20		ns
WR Pulse Width—tww		400		ns
Data Set-Up Time for WR—t _{DW}		320		ns
Data Hold Time for WR—twD		100		ns
INTR Transition Time from WR-twi			700	ns


Note 1: Duty cycle = $t_{W1}/(t_{W1} + t_{W0})$.

Note 2: See Figure 9 for additional I/O characteristics.

Note 3: Voltage change must be less than 0.5 volts in a 1 ms period.

Note 3: voltage change must be less than 0.5 volts in a 1 ms period.

Note 4: Exercise great care not to exceed maximum device power dissipation limits when direct driving LEDs (or sourcing similar loads) at high temperature.



COP420, COP320

COP421, COP321

COP422, COP322

Order Number COP420N, COP320N NS Package N28A

Order Number COP421N, COP 321N NS Package N24A

Order Number COP422N, COP322N NS Package N20A

Figure 2. Connection Diagrams

Pin	Description	Pin	Description	
L ₇ -L ₀	8 bidirectional I/O ports with TRI-STATE®	SK	Logic-controlled clock (or general	
$G_3 - G_0$	4 bidirectional I/O ports		purpose output)	
D ₃ -D ₀	4 general purpose outputs	CKI	System oscillator input	
IN ₃ -IN ₀	4 general purpose inputs (COP420/320 only)	ско	System oscillator output (or general purpose input or RAM power supply)	
SI	Serial input (or counter input)	RESET	System reset input	
so '	Serial output (or general purpose output)	V _{CC}	Power supply	
	certai output (or general purpose output)	GND	Ground	




Figure 3. Input/Output Timing Diagrams (crystal divide by 16 mode)




Figure 3A. Synchronization Timing




Figure 3B. CKO Output Timing




Figure 4. MICROBUSTM Read Operation Timing




Figure 5. MICROBUSTM Write Operation Timing

Functional Description COP420/COP421/COP422, COP320/COP321/COP322

For ease of reading this description, only COP420 and/or COP421 are referenced; however, all such references apply equally to the COP422, COP322, COP320 and/or COP321, respectively.

A block diagram of the COP420 is given in figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic "1" (greater than 2 volts). When a bit is reset, it is a logic "0" (less than 0.8 volts).

Program Memory

Program Memory consists of a 1,024 byte ROM. As can be seen by an examination of the COP420/421 instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, ROM must often be thought of as being organized into 16 pages of 64 words each.

ROM addressing is accomplished by a 10-bit PC register. Its binary value selects one of the 1,024 8-bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 10-bit binary count value. Three levels of subroutine nesting are implemented by the 10-bit subroutine save registers, SA, SB and SC, providing a last-in, first-out (LIFO) hardware subroutine stack.

ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

Data Memory

Data memory consists of a 256-bit RAM, organized as 4 data registers of 16 4-bit digits. RAM addressing is implemented by a 6-bit **B register** whose upper 2 bits (Br) select 1 of 4 data registers and lower 4 bits (Bd) select 1

of 16 4-bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) is usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into or from the Q latches or loaded from the L ports. RAM addressing may also be performed directly by the LDD and XAD instructions based upon the 6-bit contents of the operand field of these instructions. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

Internal Logic

The 4-bit A register (accumulator) is the source and destination register for most I/O. arithmetic, logic and data memory access operations. It can also be used to load the Br and Bd portions of the B register, to load and input 4 bits of the 8-bit Q latch data, to input 4 bits of the 8-bit L I/O port data and to perform data exchanges with the SIO register.

A 4-bit adder performs the arithmetic and logic functions of the COP420/421, storing its results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below.)

Four general-purpose inputs, IN_3-IN_0 , are provided; IN_1 , IN_2 and IN_3 may be selected, by a mask-programmable option, as Read Strobe, Chip Select and Write Strobe inputs, respectively, for use in MICROBUSTM applications

The **D** register provides 4 general purpose outputs and is used as the destination register for the 4-bit contents of Bd.

The **G register** contents are outputs to 4 general-purpose bidirectional I/O ports. G_0 may be mask-programmed as an output for MICROBUSTM applications.

The **Q register** is an internal, latched, 8-bit register, used to hold data loaded to or from M and A, as well as 8-bit data from ROM. Its contents are output to the L I/O ports when the L drivers are enabled under program control. (See LEI instruction). With the MICROBUS™ option selected, Q can also be loaded with the 8-bit contents of the L I/O ports upon the occurrence of a write strobe from the host CPU.

The **8** L drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of L may be read directly into A and M. As explained above, the MICROBUSTM option allows L I/O port data to be latched into the Q register. L I/O ports can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with Q data being outputted to the Sa-Sg and decimal point segments of the display.

The SIO register functions as a 4-bit serial-in/serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description, below.) Its contents can be exchanged with A, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers. For example of additional parallel output capacity see Application #2.

The XAS instruction copies C into the SKL latch. In the counter mode, SK is the output of SKL; in the shift register mode, SK outputs SKL ANDed with the clock.

The **EN register** is an internal 4-bit register loaded under program control by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register (EN₃-EN₀).

- 1. The least significant bit of the enable register, EN₀, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With EN₀ set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse ("1" to "0") ocurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of EN₃. With EN₀ reset, SIO is a serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.
- With EN₁ set the IN₁ input is enabled as an interrupt input. Immediately following an interrupt, EN₁ is reset to disable further interrupts.
- With EN₂ set, the L drivers are enabled to output the data in Q to the L I/O ports. Resetting EN₂ disables the L drivers, placing the L I/O ports in a highimpedance input state.
- 4. EN₃, in conjunction with EN₀, affects the SO output. With EN₀ set (binary counter option selected) SO will output the value loaded into EN₃. With EN₀ reset (serial shift register option selected), setting EN₃ enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN₃ with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to "0." The table below provides a summary of the modes associated with EN₃ and EN₀.

Enable Register Modes - Bits EN3 and EN0

l						
	EN ₃	EN ₀	SIO	SI	so	SK
	0	0	Shift Register	Input to Shift Register	0	If SKL = 1, SK = CLOCK
						If $SKL = 0$, $SK = 0$
	1	0	Shift Register	Input to Shift Register	Serial Out	If SKL = 1, SK = CLOCK
i i			•			If $SKL = 0$, $SK = 0$
	0	1	Binary Counter	Input to Binary Counter	0	If SKL = 1, SK = 1
						If $SKL = 0$, $SK = 0$
	1	1	Binary Counter	Input to Binary Counter	1	If SKL = 1, SK = 1
					•	If $SKL = 0$, $SK = 0$

Interrupt

The following features are associated with the IN_1 interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.

- a. The interrupt, once acknowledged as explained below, pushes the next sequential program counter address (PC+1) onto the stack, pushing in turn the contents of the other subroutine-save registers to the next lower level (PC+1 \rightarrow SA \rightarrow SB \rightarrow SC). Any previous contents of SC are lost. The program counter is set to hex address 0FF (the last word of page 3) and EN1 is reset.
- b. An interrupt will be acknowledged only after the following conditions are met:
 - 1. EN₁ has been set.
 - 2. A low-going pulse ("1" to "0") at least two instruction cycles wide occurs on the IN₁ input.
 - A currently executing instruction has been completed.
 - 4. All successive transfer of control instructions and successive LBIs have been completed (e.g., if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed.
- c. Upon acknowledgement of an interrupt, the skip logic status is saved and later restored upon popping of the stack. For example, if an interrupt occurs during the execution of ASC (Add with Carry, Skip on Carry) instruction which results in carry, the skip logic status is saved and program control is transferred to the interrupt servicing routine at hex address OFF. At the end of the interrupt routine, a RET instruction is executed to "pop" the stack and return program control to the instruction following the original ASC. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Suproutines and LQID instructions should not be nested within the interrupt service routine, since their popping the stack will enable any previously saved main program skips, interfering with the orderly execution of the interrupt routine.
- d. The first instruction of the interrupt routine at hex address 0FF must be a NOP.
- e. A LEI instruction can be put immediately before the RET to re-enable interrupts.

Microbus™ Interface

The COP420 has an option which allows it to be used as a peripheral microprocessor device, inputting and outputting data from and to a host microprocessor (μP). IN₁, IN₂ and IN₃ general purpose inputs become MICROBUSTM compatible read-strobe, chip-select, and write-strobe lines, respectively. IN₁ becomes $\overline{RD} - a$ logic "0" on this input will cause Q latch data to be enabled to the L ports for input to the μP . IN₂ becomes $\overline{CS} - a$ logic "0" on this line selects the COP420 as the μP peripheral device by enabling the operation of the \overline{RD} and \overline{WR} lines and allows for the selection of one of several peripheral components. IN₃ becomes $\overline{WR} - a$ logic "0" on this line will write bus data from the L ports to the Q latches for input to the COP420. G_0 becomes INTR a "ready" output, reset by a write pulse from the

 μP on the \overline{WR} line, providing the "handshaking capability necessary for asynchronous data transfer between the host CPU and the COP420.

This option has been designed for compatibility with National's MICROBUS™ — a standard interconnect system for 8-bit parallel data transfer between MOS/LSI CPUs and interfacing devices. (See MICROBUS™ National Publication.) The functioning and timing relationships between the COP420 signal lines affected by this option are as specified for the MICROBUS™ interface, and are given in the AC electrical characteristics and shown in the timing diagrams (figures 4 and 5). Connection of the COP420 to the MICROBUS™ is shown in Figure 6.




Figure 6. MICROBUSTM Option Interconnect

Initialization

The Reset Logic, internal to the COP420/421, will initialize (clear) the device upon power-up if the power supply rise time is less than 1ms and greater than 1 μ s. If the power supply rise time is greater than 1ms, the user must provide an external RC network and diode to the RESET pin as shown below. The RESET pin is contigured as a Schmitt trigger input. If not used it should be connected to V_{CC}. Initialization will occur whenever a logic "0" is applied to the RESET input, provided it stays low for at least three instruction cycle times.

Upon initialization, the PC register is cleared to 0 (ROM address 0) and the A, B, C, D, EN, and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA.




Figure 7. Power-Up Clear Circuit

Oscillator

There are four basic clock oscillator configurations available as shown by figure 8.

- a. Crystal Controlled Oscillator. CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency divided by 16 (optional by 8).
- b. External Oscillator. CKI is an external clock input signal. The external frequency is divided by 16 (optional by 8) to give the instruction cycle time. CKO is now available to be used as the RAM power supply (V_B) or as a general purpose input.
- c. RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is available for non-timing functions.
- d. Externally Synchronized Oscillator. Intended for use in multi-COP systems, CKO is programmed to function as an input connected to the SK output of another COP420/421 with CKI connected as shown. In this configuration, the SK output connected to CKO must provide a SYNC (instruction cycle) signal to CKO, thereby allowing synchronous data transfer between the COPs using only the SI and SO serial I/O pins in conjunction with the XAS instruction. Note that on power-up SK is automatically enabled as a SYNC output (See Functional Description, Initialization, above).


CKO Pin Options


In a crystal controlled oscillator system, CKO is used as an output to the crystal network. As an option CKO can be a SYNC input as described above. As another option CKO can be a general purpose input, read into bit 2 of A (accumulator) upon execution of an INIL instruction. As another option, CKO can be a RAM power supply pin (V_R), allowing its connection to a standby/backup power supply to maintain the integrity of RAM data with minimum power drain when the main supply is inoperative or shut down to conserve power. Using either option is appropriate in applications where the COP420/421 system timing configuration does not require use of the CKO pin.

RAM Keep-Alive Option (Not available on COP422)

Selecting CKO as the RAM power supply (V_R) allows the user to shut off the chip power supply (V_{CC}) and maintain data in the RAM. To insure that RAM data integrity is maintained, the following conditions must be met:

- RESET must go low before V_{CC} goes below spec during power off; V_{CC} must be within spec before RESET goes high on power up.
- 2. V_R must be within the operating range of the chip, and equal to $V_{CC} \pm 1V$ during normal operation.
- V_B must be ≥3.3V with V_{CC} off.





Externally Synchronized Oscillator

Crystal Oscillator

Component Values				
R1 (Ω)	R2 (Ω)	C (pF)		
1k	1M	27		
1k	1M	27		
1k	1M	56		
	R1 (Ω) 1k 1k	R1 (Ω) R2 (Ω) 1k 1M 1k 1M		

RC Controlled Oscillator

R (kΩ)	C (pF)	Instruction Cycle Time (μs)
12	100	5 ± 20%
6.8	220	$5.3 \pm 23\%$
8.2	300	$8 \pm 29\%$
22	100	$8.6 \pm 16\%$

Note: $50 \text{ k}\Omega \ge R \ge 5 \text{ k}\Omega$ $360 \text{ pF} \ge C \ge 50 \text{ pF}$

Figure 8. COP420/421/COP320/321 Oscillator

I/O Options

COP420/421 outputs have the following optional configurations, illustrated in Figure 9a:

- a. Standard an enhancement mode device to ground in conjunction with a depletion-mode device to V_{CC}, compatible with TTL and CMOS input requirements. Available on SO, SK, and all D and G outputs.
- b. Open-Drain an enhancement-mode device to ground only, allowing external pull-up as required by the user's application. Available on SO, SK, and all D and G outputs.
- c. Push-Pull An enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to V_{CC}. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads. Available on SO and SK outputs only.
- d. Standard L same as a., but may be disabled.
 Available on L outputs only.
- e. Open Drain L same as b., but may be disabled.
 Available on L outputs only.
- Available on L outputs only.
 f. LED Direct Drive an enhancement-mode device to ground and to V_{CC}, meeting the typical current sourcing requirements of the segments of an LED display. The sourcing device is clamped to limit current flow. These devices may be turned off under program control (See Functional Description, EN Register), placing the outputs in a high-impedance state to provide required LED segment blanking for a multiplexed display.
- g. TRI-STATE® Push-Pull an enhancement-mode device to ground and V_{CC}. These outputs are TRI-STATE outputs, allowing for connection of these outputs to a data bus shared by other bus drivers.

g. TRI-STATE® Push-Pull (L Output)

COP420/COP421 inputs have the following optional configurations:

- h. An on-chip depletion load device to V_{CC}.
- A Hi-Z input which must be driven to a "1" or "0" by external components.

The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1-6, respectively). Minimum and maximum current (I_{OUT} and V_{OUT}) curves are given in Figure 9b for each of these devices to allow the designer to effectively use these I/O configurations in designing a COP420/421 system.

The SO, SK outputs can be configured as shown in **a.**, **b.**, or **c.** The D and G outputs can be configured as shown in **a.** or **b.** Note that when inputting data to the G ports, the G outputs should be set to "1." The L outputs can be configured as in **d.**, **e.**, **f.** or **g.**

An important point to remember if using configuration d. or f. with the L drivers is that even when the L drivers are disabled, the depletion load device will source a small amount of current (see Figure 9b, device 2); however, when the L lines are used as inputs, the disabled depletion device can *not* be relied on to source sufficient current to pull an input to logic "1".

COP421

If the COP420 is bonded as a 24-pin device, it becomes the COP421, illustrated in Figure 2, COP420/421 Connection Diagrams. Note that the COP421 does not contain the four general purpose IN inputs (IN $_3$ -IN $_0$). Use of this option precludes, of course, use of the IN options, interrupt feature, and the MICROBUSTM option which uses IN $_1$ -IN $_3$. All other options are available for the COP421.

i. Hi-Z Input








Figure 9a. Input/Output Configurations


h. Input with Load

























Figure 9b. COP420/COP421 Input/Output Characteristics




















LED OUTPUT DEVICE LED DRIVE






Figure 9c. COP320/COP321 Input/Output Characteristics

COP420/COP421/COP422/COP320/COP321/COP322 Instruction Set

Table 1 is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table 2 provides the mnemonic, operand, machine code, data flow, skip conditions, and description associated with each instruction in the COP420/COP421/COP422 instruction set.

Table 2. COP420/421/422/320/321/322 Instruction Set Table Symbols

Symbo	Definition Definition	Symbol	Definition	
INTER	NAL ARCHITECTURE SYMBOLS	DLS INSTRUCTION OPERAND SYMBOLS		
A B	4-bit Accumulator 6-bit RAM Address Register	d	4-bit Operand Field, 0-15 binary (RAM Digit Select)	
Br Bd	Upper 2 bits of B (register address) Lower 4 bits of B (digit address)	r .	2-bit Operand Field, 0-3 binary (RAM Registe Select)	
C D	1-bit Carry Register 4-bit Data Output Port	a	10-bit Operand Field, 0-1023 binary (ROM Address)	
EN G	4-bit Enable Register 4-bit Register to latch data for G I/O Port	ý	4-bit Operand Field, 0-15 binary (Immediate Data)	
IL	Two 1-bit latches associated with the $\ensuremath{\text{IN}_3}$ or $\ensuremath{\text{IN}_0}$ inputs	• • •	Contents of RAM location addressed by s Contents of ROM location addressed by t	
IN L	4-bit Input Port 8-bit TRI-STATE® I/O Port	OPERA	TIONAL SYMBOLS	
M	4-bit contents of RAM Memory pointed to by B Register	+	Plus	
PC	10-bit ROM Address Register (program counter)	- - →	Minus Replaces	
Q SA	8-bit Register to latch data for L I/O Port 10-bit Subroutine Save Register A	↔	Is exchanged with	
SB	10-bit Subroutine Save Register B	= Ā	Is equal to The one's complement of A	
SC SIO	10 Subroutine Save Register A 4-bit Shift Register and Counter	Φ	Exclusive-OR	
SK	Logic-Controlled Clock Output	:	Range of values	

Table 2. COP420/421/422/320/321/322 Instruction Set

Mnemonic Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
ARITHMETIC INSTRU	JCTIONS	3			
ASC	30	00110000	A + C + RAM(B) → A Carry → C	Carry	Add with Carry, Skip on Carry
ADD	31	0011 0001	A + RAM(B) → A	None	Add RAM to A
ADT	4A	0100 1010	A + 10 ₁₀ → A	None	Add Ten to A
AISC y	5-	0101 y	A + y → A	Carry	Add Immediate, Skip on Carry (y \neq 0)
CASC	10	0001 0000	\overline{A} + RAM(B) + C \rightarrow A Carry \rightarrow C	Carry	Complement and Add with Carry, Skip on Carry
CLRA	00	0000 0000	0 → A	None	Clear A
COMP	40 ·	0100000	$\overline{A} \rightarrow A$	None	One's complement of A to
NOP	44	01000100	None	None	No Operation
RC	32	00110010	"0" → C	None	Reset C
sc	22	00100010	"1" → C	None	Set C
XOR	02	0000 0010	A ⊕ RAM(B) → A	None	Exclusive-OR RAM with A

Table 2. COP420/421/422/320/321/322 Instruction Set (continued)

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
TRANSFE	R OF CONT	ROL IN	STRUCTIONS			
JID		FF	11111111	ROM (PC _{9:8} , A,M) → PC _{7:0}	None	Jump Indirect (Note 3)
JMP	а	6-	0 1 1 0 0 0 a _{9:8}	a → PC	None	Jump
JP	a .		[1] a _{6:0} (pages 2,3 only) or	a → PC _{6:0}	None	Jump within Page (Note 4)
			11 a _{5:0} (all other pages)	a → PC _{5:0}		
JSRP	a		10 a _{5:0}	$PC + 1 \rightarrow SA \rightarrow SB \rightarrow SC$ $0010 \rightarrow PC_{9:6}$ $a \rightarrow PC_{5:0}$	None	Jump to Subroutine Page (Note 5)
JSR	a ·	6- 	0 1 1 0 1 0 a _{9:8}	$PC+1 \rightarrow SA \rightarrow SB \rightarrow SC$ a $\rightarrow PC$	None	Jump to Subroutine
RET		48	0100 1000	SC → SB → SA → PC	None	Return from Subroutine
RETSK		49	0100 1001	SC → SB → SA → PC	Always Skip on Return	Return from Subroutine then Skip
MEMORY	REFERE	NCE IN	ISTRUCTIONS			
CAMQ		33 3C	0011 0011	$A \rightarrow Q_{7:4}$ RAM(B) $\rightarrow Q_{3:0}$	None	Copy A, RAM to Q
CQMA		33 2C	0011 0011	$Q_{7:4} \rightarrow RAM(B)$ $Q_{3:0} \rightarrow A$	None	Copy Q to RAM, A
LD	r	-5	00 r 0101	RAM(B) → A	None	Load RAM into A,
LDD	r,d	23 	00100011 00 r d	RAM(r,d) → A	None	Load A with RAM pointed to directly by r,d
LQID		BF	[1011]1111	ROM(PC _{9:8} ,A,M) → Q SB → SC	None	Load Q Indirect (Note 3)
RMB	0	4C	0100 1100	0 → RAM(B) ₀	None	Reset RAM Bit
	1	45	01000101	0 → RAM(B) ₁		•
	2	42	01000010	0 → RAM(B) ₂		
	3	43	01000011	0 → RAM(B) ₃		
SMB	0	4D	01001101	1 → RAM(B) ₀	None	Set RAM Bit
	1	47	01001101	1 → RAM(B) ₁		
	2	46	01000110	1 → RAM(B) ₂		
	3	4B	0100 1011	1 → RAM(B) ₃		

Table 2. COP420/421/422/320/321/322 Instruction Set (continued)

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
MEMORY F	REFERENC	E INST	RUCTIONS (continue	ed)		
STII	у	7-	[0111] y	y → RAM(B) Bd + 1 →Bd	None	Store Memory Immediate and Increment Bd
х	. r .	-6	00 r 0110	RAM(B) ↔ A Br ⊕ r → Br	None	Exchange RAM with A, Exclusive-OR Br with r
XAD	r,d	23 	0010 0011 10 r d	RAM(r,d) ↔ A	None	Exchange A with RAM pointed to directly by r,d
XDS	r	-7	00 r 0111	$RAM(B) \leftrightarrow A$ $Bd - 1 \rightarrow Bd$ $Br \oplus r \rightarrow Br$	Bd decrements past 0	Exchange RAM with A and Decrement Bd, Exclusive-OR Br with r
XIS	r	-4 ,	00 r 0100	RAM(B) ↔ A Bd + 1 → Bd Br ⊕ r → Br	Bd increments past 15	Exchange RAM with A and Increment Bd, Exclusive-OR Br with r
REGISTER	REFEREN	ICE INS	TRUCTIONS			
CAB		50	0101 0000	A → Bd	None	Copy A to Bd
СВА		4E	0100 1110	Bd → A	None	Copy Bd to A
LBI	r,d	 *	$ 0 \ 0 \ r \ (d-1) $ (d = 0, 9:15)	r,d → B	Skip until not a LBI	Load B Immediate with r,d (Note 6)
		33	or 0011 0011 10 r d (any d)			
LEI	, y	33 6-	0011 0011 0110 y	y → EN	None	Load EN Immediate (Note
XABR		12	00010010	A ↔ Br (0,0 → A ₃ ,A ₂)	None	Exchange A with Br
TEST INS	TRUCTIO	NS				
SKC		20	00100000		C="1"	Skip if C is True
SKE		21	00100001		A = RAM(B)	Skip if A Equals RAM
SKGZ		33 21	00110011		$G_{3:0} = 0$	Skip if G is Zero (all 4 bits
SKGBZ	0	33 01	00110011	1st byte	G ₀ = 0	Skip if G Bit is Zero
	1 2 3	03 13	00010001	2nd byte	$G_1 = 0$ $G_2 = 0$ $G_3 = 0$	
SKMBZ	0	01 11	00000001		$RAM(B)_0 = 0$ $RAM(B)_1 = 0$	Skip if RAM Bit is Zero
	2 3	03 13	00000011		$RAM(B)_2 = 0$ $RAM(B)_3 = 0$	
SKT		41	01000001		A time-base counter carry has occurred since last test	Skip on Timer (Note 3)

Table 2. COP420/421/422/320/321/322 Instruction Set (continued)

Mnemonic Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
INPUT/OUTPUT INST	RUCTIO	NS			
ING	33 2A	00110011	G → A	None	Input G Ports to A
ININ	33 28	00110011	IN → A	None	Input IN Inputs to A (Note 2)
INIL	33 29	00110011	IL ₃ , CKO, "0", IL ₀ → A	None	Input IL Latches to A (Note 3)
INL	33 2E	0011 0011	L _{7:4} → RAM(B) L _{3:0} → A	None	Input L Ports to RAM,A
OBD	33 3E	0011 0011	Bd → D	None	Output Bd to D Outputs
OGI y	33 5-	0011 0011 0101 y	y → G	None	Output to G Ports Immediate
OMG	33 3A	00110011	RAM(B) → G	None	Output RAM to G Ports
XAS	4F	0100 1111	A ↔ SIO, C → SKL	None	Exchange A with SIO (Note 3)

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, A3 indicates the most significant (left-most) bit of the 4-bit A register.

Note 2: The ININ instruction is not available on the COP421/COP321 and COP422/COP322 since these devices do not contain the IN inputs.

Note 3: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see below.

instruction should equal 15 (11112).

Note 4: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64-word page. JP may not jump to the last word of a page.

Note 5: A JSRP transfers program control to subroutine page 2 (0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3. JSRP

Note 6: LBI is a single-byte instruction if d = 0, 9, 10, 11, 12, 13, 14, or 15. The machine code for the lower 4 bits equals the binary value of the "d" data *minus* 1, e.g., to load the lower four bits of B (Bd) with the value 9 (1001₂), the lower 4 bits of the LBI instruction equal 8 (1000₂). To load 0, the lower 4 bits of the LBI

Note 7: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a "1" or "0" in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP420/421 programs.

XAS Instruction

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above.) If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

JID Instruction

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the *contents* of ROM addressed by the 10-bit word, PC_{9:8}, A, M. PC₉ and PC₈ are not affected by this instruction.

Note that JID requires 2 instruction cycles to execute.

INIL Instruction

INIL (Input IL Latches to A) inputs 2 latches, IL₃ and IL₀ (see figure 10) and CKO into A. The IL3 and IL0 latches are set if a low-going pulse ("1" to "0") has occurred on the IN3 and IN0 inputs since the last INIL instruction, provided the input pulse stavs low for at least two instruction times. Execution of an INIL inputs IL3 and IL₀ into A3 and A0 respectively, and resets these latches to allow them to respond to subsequent low-going pulses on the IN3 and IN0 lines. If CKO is mask programmed as a general purpose input, an INIL will input the state of CKO into A2. If CKO has not been so programmed, a "1" will be placed in A2. A "0" is always placed in A1 upon the execution of an INIL. The general purpose inputs IN3-IN0 are input to A upon execution of an ININ instruction. (See table 2, ININ instruction.) INIL is useful in recognizing pulses of short duration or pulses which occur too often to be read conveniently by an ININ instruction.

Note: IL latches are not cleared on reset.




Figure 10.

LQID Instruction

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 10-bit word PC9, PC8, A, M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC+1 → SA → SB →SC) and replaces the least significant 8 bits of PC as follows: A \rightarrow PC_{7.4}, RAM(B) \rightarrow PC_{3.0}, leaving PC₉ and PC₈ unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SC → SB → SA →PC), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SB → SC, the previous contents of SC are lost. Also, when LQID pops the stack, the previously pushed contents of SB are left in SC. The net result is that the contents of SB are placed in SC (SB → SC). Note that LQID takes two instruction cycle times to execute.

SKT Instruction

The SKT (Skip On Timer) instruction tests the state of an internal 10-bit time-base counter. This counter divides the instruction cycle clock frequency by 1024 and provides a latched indication of counter overflow. The SKT instruction tests this latch, executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction, therefore, allow the COP420/421 to generate its own time-base for real-time processing rather than relying on an external input signal.

For example, using a 2.097 MHz crystal as the time-base to the clock generator, the instruction cycle clock frequency will be 131 kHz (crystal frequency ÷ 16) and the binary counter output pulse frequency will be 128 Hz. For time-of-day or similar real-time processing, the SKT instruction can call a routine which increments a "seconds" counter every 128 ticks.

Instruction Set Notes

- a. The first word of a COP420/421 program (ROM address 0) must be a CLRA (Clear A) instruction.
- b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths take the same number of cycle times whether instructions are skipped or executed except JID and LQID. LQID and JID take two cycle times if executed and one if skipped.
- c. The ROM is organized into 16 pages of 64 words each. The Program Counter is an 10-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page 3, 7, 11 or 15 will access data in the next group of four pages.

Option List

Option 2: CKO Pin

The COP420/421/422 mask-programmable options are assigned numbers which correspond with the COP420 pins. The following is a list of COP420 options. When specify-

ing a COP421 or COP422 chip. Options 9, 10, 19, 20 and 29 must all be set to zero. When specifying a COP422

chip, Options 21, 22, 27 and 28 must also be zero, and Option 2 must not be a 1. The options are programmed

at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry.

Option 1 = 0: Ground Pin - no options available

=0: clock generator output to crystal (0 not available if option 3 = 4 or 5) = 1: pin is RAM power supply (V_R) input

(Not available on COP422/COP322) = 2: general purpose input with load device = 3: multi-COP SYNC input

= 4: general purpose Hi Z input

Option 3: CKI Input =0: crystal input divided by 16

= 1: crystal input divided by 8 = 2: TTL external clock input divided by 16

= 3: TTL external clock input divided by 8 = 4: single-pin RC controlled oscillator (÷4)

= 5: Schmitt trigger clock input (+4)

Option 4: RESET Pin

= 0: Load devices to V_{CC} = 1: Hi-Z input

Option 5: L7 Driver

= 0: Standard output (figure 9D) = 1: Open-Drain output (E)

= 2: LED direct drive output (F)

= 3: IRI-STATE push-pull output (G)

Option 6: L6 Driver same as Option 5

Option 7: L₅ Driver same as Option 5

Option 8: L₄ Driver same as Option 5

Option 9: IN₁ Input = 0: load device to V_{CC} (H)

= 1: Hi-Z input (I) Option 10: IN2 Input

same as Option 9 Option 11 = 0: V_{CC} Pin — no options available

Option 12: L₃ Driver same as Option 5

Option 13: L2 Driver same as Option 5

Option 14: L₁ Driver same as Option 5 Option 15: Lo Driver

same as Option 5 Option 16: SI Input same as Option 9 Option 17: SO Driver = 0: standard output (A)

= 1: open-drain output (B)

= 2: push-pull output (C)

Option 18: SK Driver same as Option 17

Option 19: INn Input same as Option 9 Option 20: INa Input

same as Option 9 Option 21: Go I/O Port =0: Standard output (A)

= 1: Open-Drain output (B) Option 22: G₁ I/O Port same as Option 21

Option 23: G2 I/O Port same as Option 21

Option 24: G₃ I/O Port same as Option 21

Option 25: D₃ Output = 0: Standard output (A) = 1: Open-Drain output (B)

Option 26: D2 Output same as Option 25 Option 27: D₁ Output

same as Option 25 Option 28: Dn Output same as Option 25

Option 29: COP Function =0: normal operation = 1: MICROBUSTM option

Option 30, COP Bonding = 0: COP420 (28-pin device)

= 1: COP421 (24-pin device) = 2: 28- and 24-pin device

= 3: COP422 (20-pin device) = 4: 28- and 20-pin device = 5: 24- and 20-pin device

= 6: 28-, 24- and 20-pin device Option 31: IN Input Levels =0: normal input levels

= 1: Higher voltage input levels ("0" = 1.2V, "1" = 3.6V)Option 32: G Input Levels

same as Option 31 Option 33: L Input Levels same as Option 31

Option 34: CKO Input Levels same as Option 31

Option 35: SI Input Levels same as Option 31

TEST MODE (Non-Standard Operation)

The SO output has been configured to provide for standard test procedures for the custom-programmed COP420. With SO forced to logic "1," two test modes are provided, depending upon the value of SI:

- a. RAM and Internal Logic Test Mode (SI = 1)
- b. ROM Test Mode (SI = 0)


These special test modes should not be employed by the user; they are intended for manufacturing test only.

APPLICATION #1: COP420 General Controller

Figure 8 shows an interconnect diagram for a COP420 used as a general controller. Operation of the system is as follows:

 The L₇-L₀ outputs are configured as LED Direct Drive outputs, allowing direct connection to the segments of the display.

- The D₃-D₀ outputs drive the digits of the multiplexed display directly and scan the columns of the 4×4 keyboard matrix.
- The IN₃-IN₀ inputs are used to input the 4 rows of the keyboard matrix. Reading the IN lines in conjunction with the current value of the D outputs allows detection, debouncing, and decoding of any one of the 16 keyswitches.
- 4. CKI is configured as a single-pin oscillator input allowing system timing to be controlled by a singlepin RC network. CKO is therefore available for use as a V_R RAM power supply pin. RAM data integrity is thereby assured when the main power supply is shut down (see RAM Keep-Alive Option description).
- SI is selected as the input to a binary counter input. With SIO used as a binary counter, SO and SK can be used as general purpose outputs.
- 6. The 4 bidirectional G I/O ports (G₃-G₀) are available for use as required by the user's application.



*SI, SO and SK may also be used for serial I/O

Figure 11. COP420 Keyboard/Display Interface

APPLICATION #2: Musical Organ and Music Box

Play Mode: Twenty-five musical keys and 25 LEDs are provided to denote F to F with half notes in between. All the keys and LEDs are directly detected and driven by the microprocessor. Depression of the key will give the corresponding musical note and light up the corresponding LED.

Clear: Memory is provided to store a played tune. Depression of the CLEAR key erases the memory and the microprocessor is ready to store new musical notes. A maximum of 28 notes can be stored where each note can be of one to eight musical beats. (Two bytes of memory are required to store one musical note. Any note longer than eight musical beats will require additional memory space for storage.)

Playback: Depression of this button will playback the tune stored in the memory since last "clear."

Preprogrammed Tunes: There are ten preprogrammed tunes (each has an average of 55 notes) masked in the chip. Any tune can be recalled by depressing the "Tune Button" followed by the corresponding "Sharp Key."

Learn Mode: This mode is for the player to learn the ten preprogrammed tunes. By pressing the "Learn Button"

followed by the corresponding "Sharp Key," the LEDs will be lighted up one by one to indicate the notes of the selected tune. The LED will remain "on" until the player presses the correct musical key; the LED for the next note will then be lighted up.


Pause: In addition to the 25 musical keys, there is a special pause key. The depression of this key generates a blank note to the memory.

Note: In the Learn Mode when playing "Oh Susanna," the pause key must be used.


Tempo: This is a control input to the musical beat time oscillator for varying the speed of the musical tunes.

Vibrato: This is a switch control to vary the frequency vibration of the note.


Tunes Listing: The following is a listing of the ten preprogrammed tunes: 1) Jingle Bells, 2) Twinkle, Twinkle Little Star, 3) Happy Birthday, 4) Yankee Doodle, 5) Silent Night, 6) This Old Man, 7) London Bridge Is Falling Down, 8) Auld Lang Syne, 9) Oh Susanna, 10) Clementine.



Circuit Diagram of COP420 Musical Organ




Music Box Application with Direct Key Access



This additional circuit provides tinkling effect for the musical note.

Bell Sound Circuit



This circuit automatically turns off the musical organ if none of the keys are pressed with in approximately 30 seconds.

Auto Power Shut-Off Circuit

COP420C/COP421C and COP320C/COP321C Single-Chip CMOS Microcontrollers

General Description


The COP420C, COP421C, COP320C, and COP321C Single-Chip CMOS Microcontrollers are members of the COPS™ family, fabricated using complementary MOS technology. They are complete microcomputers containing all system timing, internal logic, ROM, RAM and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation. a variety of output configuration options, with an instruction set, internal architecture and I/O scheme designed to facilitate keyboard input, display output and BCD and binary data manipulation. The COP421C is identical to the COP420C, except with 19 I/O lines instead of 23. They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized Control Oriented Processor at a low end-product cost.

The COP320C is the extended temperature range version of the COP420C (likewise the COP321C is the extended temperature range version of the COP421C). The COP320C/321C are exact functional equivalents of the COP420C/421C.

Features

- Lowest power dissipation (50 µW typical)
- Power saving "Idle" state
- Powerful instruction set
- 1k × 8 ROM, 64 × 4 RAM, 23 I/O lines (COP420C)
- True vectored interrupt, plus restart
- Three-level subroutine stack
- 15µs instruction time, plus software selectable oscillators
- Single supply operation (2.4-5.5V)
- Internal time-base counter for real-time processing
- MICROWIRE™ compatible serial I/O
- General purpose and TRI-STATE® outputs
- LSTTL/CMOS compatible
- MICROBUSTM compatible
- Software/hardware compatible with other members of COP400 family
 - Extended temperature range device COP320C/COP321C (-40°C to +85°C)

COP420C/421C and COP320C/321C Block Diagram



2

COP420C/COP421C and COP320C/COP321C

Absolute Maximum Ratings

Voltage at Any Pin Operating Temperature Range -0.3V to $V_{CC} + 0.3V$ Package Power Dissipation

700 mW at 25°C 300 mW at 70°C

COP420C/COP421C

0°C to 70°C

150 mW at 85°C

COP320C/COP321C Storage Temperature Range -40°C to +85°C

Total Sink Current

40 mA

-65°C to +150°C

Total Source Current

Lead Temperature (Soldering, 10 seconds)

300°C

40 mA

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics

COP420C/421C: 0°C \leq T_A \leq 70°C, 2.4V \leq V_{CC} \leq 5.5V unless otherwise noted. COP320C/321C: -40°C \leq T_A \leq +85°C, 3.0V \leq V_{CC} \leq 5.3V unless otherwise noted.

Parameter	Conditions	Min.	Max.	Units
Operation Voltage	COP420C/421C	2.4	5.5	٧
·	COP320C/321C	3.0	5.3	V
Power Supply Ripple	peak to peak (Note 1)		0.1 V _{CC}	٧
Supply Current	$V_{CC} = 2.4V$, $f_{IN} = 32$ kHz (÷8 mode)		35	. μΑ
	$V_{CC} = 5.0V$, $f_{IN} = 32 \text{ kHz}$ (÷8 mode)		100	μΑ
	$V_{CC} = 5.0V$, $f_{IN} = Max. (÷8 mode)$		800	μΑ
	$V_{CC} = 5.0V$, $f_{IN} = Max$. (÷16 mode)		1200	μA
Idle State Current	$V_{CC} = 2.4V$, $f_{IN} = 32 \text{ kHz}$		15 250	μΑ
	$V_{CC} = 5.0V$, $f_{IN} = Max$.		250	μΑ
Input Voltage Levels		}		
Schmitt Trigger Inputs				
RESET; DO (as clock)		0.01		.,
Logic High Logic Low		0.9 V _{CC}	0.1 V _{CC}	V V
All Other Inputs			0.1 466	. •
Logic High		0.6 V _{CC}		٧
Logic Low			0.25 V _{CC}	٧
Output Voltage levels				
Standard Outputs				
LSTTL Operation	$V_{CC} = 5V \pm 5\%$			
Logic High	$I_{OH} = -100 \mu A$	2.7		٧
Logic Low	$I_{OL} = 0.4 \mathrm{mA}$		0.4	V
CMOS Operation	V _{CC} > 3V			
Logic High Logic Low	$I_{OH} = -10 \mu A$ $I_{OL} = 10 \mu A$	V _{CC} - 0.2	0.2	V
	10L = 10μΛ		0.2	V
Output Current Levels Sink Current	V -V			
CKO Current	$V_{OUT} = V_{CC}$	100		
All Others	V _{CC} = 5V	1.2		μA mA
All Others	$V_{CC} = 5V$ $V_{CC} = Min.$	0.2		mA mA
**		0.2		IIIA
Source Current	$V_{OUT} = 0V$	100		
CKO	$V_{CC} = 5V$	-100 -0.2		μΑ
All Others All Others	V _{CC} = 5V	-0.2 -0.1		mA m^
All Officis	V _{CC} = Min.	-0.1	<u> </u>	mA

DC Electrical Characteristics (Cont'd) COP420C/421C: $0^{\circ}\text{C} \leqslant T_{A} \leqslant 70^{\circ}\text{C}$, $2.4\text{V} \leqslant V_{CC} \leqslant 5.5\text{V}$ unless otherwise noted. COP320C/321C: $-40^{\circ}\text{C} \leqslant T_{A} \leqslant +85^{\circ}\text{C}$, $3.0\text{V} \leqslant V_{CC} \leqslant 5.3\text{V}$ unless otherwise noted.

Parameter	ter Conditions		Max.	Units
Allowable Sink Current				
Per Pin (SO, SK, CKO)		,	2	mA
Per Pin (All Others)			8	mA
Per Port (L)			16	mA
Per Port (D, G)			8	mA
Allowable Source Current				
Per Pin			-5	mA
nput Load Source Current	$V_{CC} = 5V, V_{IN} = 0$	-25	-300	μΑ
	$V_{CC} = Min., V_{IN} = 0$	-6	-75	μΑ
Hi-Z Input Leakage	$V_{CC} = 5V (COP420C/421C)$	-1	+1	μΑ
-	V _{CC} = 5V (COP320C/321C)	-2	+2	μΑ
TRI-STATE® or Open Drain	(COP420C/421C)	-2.5	+2.5	μΑ
Leakage Current	(COP320C/321C)	-5	+5	μA

AC Electrical Characteristics COP420C/COP421C: 0° C \leq T_A \leq 70°C, 2.4V \leq T_A \leq 5.5V unless otherwise noted. COP320C/COP321C: -40° C \leq T_A \leq +85°C, 3.0V \leq V_{CC} \leq 5.3V unless otherwise noted.

Conditions	Min.	Max.	Units
V _{CC} ≥ 4.5 V V _{CC} ≥ 2.4 V	15 50	245 245	μs μs
÷8 mode ÷16 mode ÷32 mode V _{CC} ≥ 4.5 V Dual Clk or IT	32 64 128	500 1000 2097 500	kHz kHz kHz kHz
÷8 mode ÷16 mode ÷32 mode V _{CC} ≥ 2.4 V Dual Clk or IT	32 64 128	160 320 640 160	kHz kHz kHz kHz
V _{CC} > 4.5V V _{CC} > 3.0V	20 50	125 125	μs μs
÷8 mode ÷16 mode ÷32 mode V _{CC} ≥ 4.5 V Dual Clk or IT	64 128 256	400 800 1600 400	kHz kHz kHz kHz
÷8 mode ÷16 mode ÷32 mode V _{CC} ≥ 3.0 V Dual Clk or IT	64 128 256	160 320 640 160	kHz kHz kHz kHz
,	30	50	%
	2.0 0.6		μ s μ s
Test Conditions: $V_{CC} > 4.5V$, $R_L = 5k\Omega$, $C_L = 50 pF$, $V_{OUT} = 1.5V$		6 6	μ s μ s
$C_L = 50 pF, V_{CC} = 5V \pm 5\%$			
	65 20 400	375 250	ns ns ns ns
	65 20 400 320 100		ns ns ns ns
	V_{CC} ≥ 4.5 V V_{CC} ≥ 2.4 V ÷8 mode ÷16 mode ÷32 mode V_{CC} ≥ 4.5 V Dual Cik or IT ÷8 mode ÷16 mode ÷32 mode V_{CC} ≥ 2.4 V Dual Cik or IT V_{CC} > 4.5 V V_{CC} > 3.0 V ÷8 mode ÷16 mode ÷32 mode V_{CC} ≥ 4.5 V Dual Cik or IT ÷8 mode ÷16 mode ÷32 mode V_{CC} ≥ 3.0 V Dual Cik or IT ∴8 mode ÷16 mode ÷32 mode V_{CC} ≥ 3.0 V Dual Cik or IT Test Conditions: V_{CC} > 4.5 V, V_{CC} > 3.0 V Test Conditions: V_{CC} > 4.5 V, V_{CC} > 1.5 V V_{C	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

Note 1: Voltage change must be less than 0.5 volts in a 1ms period.

Note 2: Supply current is measured on the V_{CC} pin with a square wave clock, all inputs at V_{CC} , SO = 1, L_0 - L_7 = 0 and outputs open. See COP Brief #14 for further information.





Figure 2. Connection Diagrams

NS Package N24A

NS Package N28A






Figure 3. Input/Output Timing Diagrams (divide by 8 mode)




Figure 4. MICROBUSTM Read Operation Timing




Figure 5. MICROBUSTM Write Operation Timing

Functional Description

For ease of reading this description, only COP420C and/ or COP421C are referenced; however, all such references apply equally to COP320C and/or COP321C, respectively.

A block diagram of the COP420C is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic "1". When a bit is reset, it is a logic "0".

Program Memory

Program Memory consists of a 1,024-byte ROM. As can be seen by an examination of the COP420C/421C instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, ROM must often be thought of as being organized into 16 pages of 64 words each.

ROM addressing is accomplished by a 10-bit PC register. Its binary value selects one of the 1,024 8-bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 10-bit binary count value. Three levels of subroutine nesting are implemented by the 10-bit binary subroutine save registers, SA, SB and SC, providing a last-in, first-out (LIFO) hardware subroutine stack.

ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

Data Memory

Data Memory consists of a 256-bit RAM, organized as 4 data registers of 16 4-bit digits. RAM addressing is implemented by a 6-bit **B-register** whose upper 2 bits (Br) select 1 of 4 data registers and lower 4 bits (Bd)

select 1 of 16 4-bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) is usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into or from the Q latches or loaded from the L ports. RAM addressing may also be performed directly by the LDD and XAD instructions based upon the 6-bit contents of the operand field of these instructions. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

Internal Logic

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Br and Bd portions of the B register, to load and input 4 bits of the 8-bit Q latch data, to input 4 bits of the 8-bit L I/O port data and to perform data exchanges with the SIO register.

A 4-bit adder performs the arithmetic and logic functions of the COP420C/421C, storing its results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register, in conjuction with the XAS instruction and the EN register, also serves to control the SK output, C can be outputted directly to SK or can enable the SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below.)

Four general-purpose inputs, IN₃-IN₀, are provided; IN₁, IN₂ and IN₃ may be selected, by a mask-programmable option, as Read Strobe, Chip Select and Write Strobe inputs, respectively, for use in MICROBUSTM applications.

The **D register** provides 4 general purpose outputs and is used as the destination register for the 4-bit contents of Bd. In the dual clock mode, D-register bit 0 controls the clock selection (see dual oscillator below).

The **G register** contents are outputs to 4 general-purpose bidirectional I/O ports. G_0 may be mask-programmed as an output for MICROBUSTM applications.

The **Q register** is an internal, latched, 8-bit register, used to hold data loaded to or from M and A, as well as 8-bit data from ROM. Its contents are output to the L I/O ports when the L drivers are enabled under program control (see LEI instruction). With the MICROBUSTM option selected, Q can also be loaded with the 8-bit contents of the L I/O ports upon the occurence of a write strobe from the host CPU.

The **8 L drivers**, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of L may be read directly into A and M. As explained above, the MICROBUSTM option allows L I/O port data to be latched into the Q register.

The SIO register functions as a 4-bit serial-in/serial-out serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time (see 4 below). The

SK output becomes a logic-controlled clock. The SIO contents can be exchanged with A, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers.

The XAS instruction copies C into the **SKL Latch**. SK outputs SKL ANDed with the internal instruction cycle clock.

The **EN Register** is an internal 4-bit register loaded under program control by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register (EN₃-EN₀).

- 1. EN_0 controls the SO and SK outputs. With EN_0 reset, SK is a logic-controlled clock and SO is serial data out. With EN_0 set, SO and SK become general-purpose outputs.
- 2. With EN_1 set the IN_1 input is enabled as an interrupt input. Immediately following an interrupt, EN_1 is reset to disable further interrupts.
- With EN₂ set, the L drivers are enabled to output the data in Q to the L I/O ports. Resetting EN₂ disables the L drivers, placing the L I/O ports in a high-impedance input state. If the MICROBUS™ option is being used, EN₂ does not affect the L drivers.
- 4. EN₃, in conjunction with EN₀, affects the SO output. If EN₀ = 0, setting EN₃ enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN₃ disables SO as the shift register output: data continues to be shifted through SIO and can be exchanged with A via an XAS instruction, but SO remains reset to "0". If EN₀ = 1, SO will output the value of EN₃. The table below provides a summary of EN₃ and EN₀.

WARNING: If EN_0 is set, do NOT use the contents of SIO

Enable Register Modes — Bits EN₃ and EN₀

EN ₃	EN ₀	SIO	SI	SO	SK	
0	0	Shift Register	Input to Shift Register	0	If SKL = 1, SK = Clock	
					If $SKL = 0$, $SK = 0$	
1	0	Shift Register	Input to Shift Register	Serial Out	If SKL = 1, SK = Clock	
					If $SKL = 0$, $SK = 0$	
0 .	1	Not Used	Not Used	0	If SKL = 1, SK = 1	
					If $SKL = 0$, $SK = 0$	
1	1	Not Used	Not Used	1	If SKL = 1, SK = 1	
			· ·		If $SKL = 0$, $SK = 0$	

COP420C/421C and COP430C/321C Instruction Set

Table 1 is a symbol table providing internal architecture, instruction operand, and operational symbols used in the instruction set table.

Table 2 provides the mnemonic, operand, machine code, data flow, skip conditions, and description associated with each instruction in the COP420C/421C/320C/321C instruction set.

Table 1. COP420C/421C and COP320C/321C Instruction Set Table Symbols

Symbol	Definition	Symbol	Definition
INTERN	IAL ARCHITECTURE SYMBOLS	INSTRU	ICTION OPERAND SYMBOLS
A B	4-bit Accumulator 6-bit RAM Address Register	d	4-bit Operand Field, 0-15 binary (RAM Digit Select)
Br Bd	Upper 2 bits of B (register address) Lower 4 bits of B (digit address)	r	2-bit Operand Field, 0-3 binary (RAM Registe Select)
C D	1-bit Carry Register 4-bit Data Output Port	a ,	9-bit Operand Field, 0-511 binary (ROM Address)
EN G	4-bit Enable Register 4-bit Register to latch data for G I/O Port	у	4-bit Operand Field, 0-15 binary (Immediate Data)
iL	Two 1-bit Latches Associated with the IN ₃ or IN ₀ inputs		Contents of RAM location addressed by s Contents of ROM location addressed by t
IN L M	4-bit Input port 8-bit TRI-STATE® I/O Port 4-bit contents of RAM Memory pointed to by		TIONAL SYMBOLS
	B Register	+	Plus
PC	10-bit ROM Address Register (program counter)	-	Minus Replaces
Q SA	8-bit Register to latch data for L I/O Port 10-bit Subroutine Save Register A	↔	Is exchanged with
SB	10-bit Subroutine Save Register B	=	Is equal to
SC	10-bit Subroutine Save Register C	Ā ⊕	The one's complement of A Exclusive-OR
SIO SK	4-bit Shift Register and Counter Logic-Controlled Clock Output	:	Range of values

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
ARITHMET	IC INSTRU	ICTIONS				
ASC		30	00110000	A + C + RAM(B) → A Carry → C	Carry	Add with Carry, Skip on Carry
ADD		31	00110001	A + RAM(B) → A	None	Add RAM to A
ADŢ		4A	01001010	A + 10 ₁₀ → A	None	Add Ten to A
AISC	у	5-	0101 y	A + y → A	Carrý	Add Immediate, Skip on Carry (y \neq 0)
CASC		10	00010000	A + RAM(B) + C → A Carry → C	Carry	Complement and Add with Carry, Skip on Carry
CLRA		00	0000 0000	0 -> A	None	Clear A
СОМР		40	01000000	$\overline{A} \rightarrow A$	None	One's complement of A to
NOP		44	01000100	None	None	No Operation
RC		32	00110010	"0" → C	None	Reset C
SC		22	00100010	"1" → C	None	Set C
XOR		02	00000010	A ⊕ RAM(B) → A	None	Exclusive-OR RAM with A

Table 2. COP420C/421C, COP320C/321C Instruction Set Table (continued)

Masa'	0	Hex	Machine Language Code	Date Flore	Okin One distant	Dee!-At
Mnemonic		Code	(Binary) STRUCTIONS	Data Flow	Skip Conditions	Description
JID	101 0011	FF	1111 1111	ROM (PC9:8, A,M) → PC7:0	None	Jump Indirect (Note 3)
			<u> </u>			, , ,
JMP	а	6-	0 1 1 0 0 0 a _{9:8}	a → PC	None	Jump
JP	а		[1] a _{6:0} (pages 2,3 only)	a → PC _{6:0}	None	Jump within Page (Note 4)
			or $\begin{bmatrix} 1 & 1 \\ a_{5:0} \end{bmatrix}$ (all other pages)	a → PC _{5:0}		
JSRP	а		10 a _{5:0}	$PC + 1 \rightarrow SA \rightarrow SB \rightarrow SC$ $0010 \rightarrow PC_{9:6}$ $a \rightarrow PC_{5:0}$	None	Jump to Subroutine Page (Note 5)
JSR	а	6-	0 1 1 0 1 0 a _{9:8}	$PC + 1 \rightarrow SA \rightarrow SB \rightarrow SC$ $a \rightarrow PC$	None	Jump to Subroutine
RET		48	0100 1000	$SC \rightarrow SB \rightarrow SA \rightarrow PC$	None	Return from Subroutine
RETSK		49	0100 1001	SC → SB → SA → PC	Always Skip on Return	Return from Subroutine then Skip
IT		33 39	0011 0011 0011 1001	PC → PC		Idle till Timer overflows then continue
MEMORY	REFERE	NCE IN	STRUCTIONS			
CAMQ		33 3C	[0011]0011] [0011]1100]	$A \rightarrow Q_{7:4}$ RAM(B) $\rightarrow Q_{3:0}$	None	Copy A, RAM to Q
CQMA		33	0011 0011	$Q_{7:4} \rightarrow RAM(B)$ $Q_{3:0} \rightarrow A$	None	Copy Q to RAM, A
LD	r	-5	00 r 0101	$RAM(B) \rightarrow A$ Br \oplus r \rightarrow Br	None	Load RAM into A, Exclusive-OR Br with r
LDD	r,d	23 	0010 0011 00 r d	$RAM(r,d) \rightarrow A$	None	Load A with RAM pointed to directly by r,d
LQID	•	BF	[1011]1111]	$ROM(PC_{9:8},A,M) \rightarrow Q$ SB \rightarrow SC	None	Load Q Indirect (Note 3)
RMB	0	4C	0100 1100	0 → RAM(B) ₀	None	Reset RAM Bit
	1	45	0100 0101	$0 \rightarrow RAM(B)_1$		
	2	42	01000010	0 → RAM(B) ₂	•	
	3	43	0100 0011	$0 \rightarrow RAM(B)_3$		
SMB	0	4D	0100 1101	1 → RAM(B) ₀	None	Set RAM Bit
	1	47	0100 1101	1 → RAM(B) ₁		
	2	46	01000110	$1 \rightarrow RAM(B)_2$		
	3	4B	0100 1011	1 → RAM(B) ₃		

Table 2. COP420C/421C, COP320C/321C Instruction Set Table (continued)

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
MEMORY	REFERENCI	INSTRU	JCTIONS (continued)			
STII	у	7	0111 y	$y \rightarrow RAM(B)$ Bd + 1 \rightarrow Bd	None	Store Memory Immediat and Increment Bd
X .	r	-6	00 r 0110	RAM(B) ↔ A Br ⊕ r → Br	None	Exchange RAM with A, Exclusive-OR Br with r
XAD	r,d	23 	00100011 10 r d	RAM(r,d) ← A	None	Exchange A with RAM pointed to directly by r,c
XDS	r	-7	0 0 r 0 1 1 1	RAM(B) ↔ A Bd - 1 → Bd Br ⊕ r → Br	Bd decrements past 0	Exchange RAM with A and Decrement Bd, Exclusive-OR Br with r
XIS	r ·	-4	[00 r 0100]	RAM(B) ↔ A Bd + 1 → Bd Br ⊕ r → Br	Bd increments past 15	Exchange RAM with A and Increment Bd, Exclusive-OR Br with r
REGISTER	REFERENC	E INSTF	RUCTIONS			
CAB		50	01010000	A → Bd	None	Copy A to Bd
CBA		4E	01001110	Bd → A	None	Copy Bd to A
LBI	r,d		$0 \ 0 \ r \ \ (d-1) \ $ (d = 0, 9:15)	r,d → B	Skip until not a LBI	Load B Immediate with r,d (Note 6)
		33 	or 0 0 1 1 0 0 1 1 1 0 r d (any d)			
LEI .	y	33 6-	0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0	y → EN	None	Load EN Immediate (Note 7)
XABR		12 -	00010010	A ←→ Br (0,0 → A ₃ ,A ₂)	None	Exchange A with Br
TEST INS	TRUCTIONS					
SKC		20	00100000		C = "1"	Skip if C is True
SKE		21	00100001		A = RAM(B)	Skip if A Equals RAM
SKGZ		33 21	00110011		$G_{3:0} = 0$	Skip if G is Zero (all 4 bits)
SKGBZ	0	33 01 11	00110011	1st byte	$G_0 = 0$ $G_1 = 0$	Skip if G Bit is Zero
	2	03 13	0 0 0 0 0 0 1 1	2nd byte	$G_2 = 0$ $G_3 = 0$	
SKMBZ	0	01 11	00000001		$RAM(B)_0 = 0$ $RAM(B)_1 = 0$	Skip if RAM Bit is Zero
•	2 3	03 13	00000011		$RAM(B)_2 = 0$ $RAM(B)_3 = 0$	
SKT		41	01000001		A time-base counter overflow has occurred since last test	Skip on Timer (Note 3)

Table 2. COP420C/421C, COP320C/321C Instruction Set Table (continued)

Mnemonic Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
INPUT/OUTPUT INST	TRUCTIO	NS			
ING	33	0011 0011	$G \rightarrow A$	None	Input G Ports to A
	2A	00101010			
ININ	33	0011 0011	IN → A	None	Input IN Inputs to A
	28	00101000			(Note 2)
INIL	33	[0011]0011]	IL3, "0", IL ₀ → A	None	Input IL Latches to A
	29	00101001			(Note 3)
INL	33	0011 0011	L _{7:4} → RAM(B)	None	Input L Ports to RAM,A
	2E	001011110	L _{3:0} → A		
OBD	33	0011 0011	Bd → D	None	Output Bd to D Outputs
	3E	001111110			
OGI y	33	00110011	y → G	None	Output to G Ports Immediate
	5-	0101 y			•
ома	33	00110011	RAM(B) → G	None	Output RAM to G Ports
	3A	00111010	,		
XAS	4F	0 1 0 0 1 1 1 1	A ↔ SIO, C → SKL	None	Exchange A with SIO (Note 3)

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, A₃ indicates the most significant (left-most) bit of the 4-bit A register.

Note 2: The ININ instruction is not available on the 24-pin COP421C since this device does not contain the IN inputs.

Note 3: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see below.

Note 4: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64-word page. JP may not jump to the last word of a page.

Note 5: A JSRP transfers program control to subroutine page 2 (0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3. JSRP may not jump to the last word in page 2.

Note 6: I Bl is a single-byte instruction if d = 0.9.10.11.12.13.14 or 15. The machine code for the lower 4 bits assigned to the bit assignment of the first single byte instruction if d = 0.9.10.11.12.13.14 or 15. The machine code for the lower 4 bits assigned to the bits assignment of the first single byte instruction if d = 0.9.10.11.12.13.14 or 15. The machine code for the lower 4 bits assignment of the first single byte instruction if d = 0.9.10.11.12.13.14 or 15. The machine code for the lower 4 bits assignment of the first single byte instruction if d = 0.9.10.11.12.13.14 or 15. The machine code for the lower 4 bits assignment of the first single byte instruction if d = 0.9.10.11.12.13.14 or 15. The machine code for the lower 4 bits assignment of the first single byte instruction if d = 0.9.10.11.12.13.14 or 15. The machine code for the lower 4 bits assignment of the first single byte instruction if d = 0.9.10.11.12.13.14 or 15. The machine code for the lower 4 bits assignment of the first single byte instruction if d = 0.9.10.11.12.13.14 or 15. The machine code for the lower 4 bits assignment of the first single byte instruction if d = 0.9.10.11.12.13.14 or 15. The machine code for the lower 4 bits assignment of the first single byte instruction if d = 0.9.10.11.12.13.14 or 15. The machine code for the lower 4 bits assignment of the first single byte instruction if d = 0.9.10.11.12.13.14 or 15. The machine code for the lower 4 bits assignment of the first single byte instruction if d = 0.9.10.11.12.13.14 or 15. The machine code for the lower 4 bits assignment of the first single byte instruction if d = 0.9.10.11.12.13.14 or 15. The machine code for the lower 4 bits assignment of the first single byte instruction if d = 0.9.10.11.12.13.14 or 15. The machine code for the lower 4 bits assignment of the lower 4 b

Note 6: LBI is a single-byte instruction if d = 0.9, 10, 11, 12, 13, 14 or 15. The machine code for the lower 4 bits equals the bits of the lower 4 bits of the LBI instruction equal 8 (1000₂). To load 0, the lower 4 bits of the LBI instruction should equal 15 (1111₂).

Note 7: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a "1" or "0" in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)

Interrupt

The following features are associated with the $\rm IN_1$ interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.

- a. The interupt, once acknowledged as explained below, pushes the next sequential program counter address (PC+1 → SA → SB → SC). Any previous contents of SC are lost. The program counter is set to hex address OFF (the last word of page 3) and EN₁ is reset.
- b. An interrupt will be acknowledged only after the following conditions are met:
 - 1) EN₁ has been set.
 - A low-going pulse ("1" to "0") of at least two instruction cycles wide occurs on the IN₁ input.
 - A currently executing instruction has been completed.
 - 4) All successive transfer of control instructions and successive LBIs have been completed (e.g., if the main program is executing a JP instruction which transfers program control to another JP instruction the interrupt will not be acknowledged until the second JP instruction has been executed.
- c. Upon acknowledgement of an interrupt, the skip logic status is saved and later restored upon the popping of the stack. For example, if an interrupt occurs during the execution of ASC (Add with Carry, Skip on Carry) instruction which results in carry, the skip logic status is saved and program control is transferred to the interrupt servicing routine at hex address OFF. At the end of the interrupt routine, a RET instruction is executed to "pop" the stack and return program control to the instruction following the original ASC. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Subroutines and the LQID instruction should not be nested within the interrupt servicing routine since their popping of the stack enables any previously saved main program skips, interfering with the orderly execution of the interrupt routine.
- d. The first instruction of the interrupt routine at hex address 0FF must be a NOP.
- e. A LEI instruction can be put immediately before the RET to re-enable interrupts.

MICROBUS™ Interface

The COP420C has an option which allows it to be used as a peripheral microprocessor device, inputting and outputting data from and to a host microprocessor (uP). IN₁, IN₂, and IN₃ general purpose inputs become MICROBUS™ compatible read-strobe, chip-select, and write-strobe lines, respectively. IN₁ becomes RD - a logic "0" on this input will cause Q latch data to be enabled to the L ports for input to the µP. IN2 becomes CS — a logic 0 selects the COP420C as a µP peripheral device and allows for the selection of one of several peripheral components. IN₃ becomes WR — a logic "0" on this line will write bus data from the L ports to the Q latches for input to the COP420C. Go becomes INTR a "ready" output, reset by a write pulse from the µP on the WR line, providing the "handshaking" capability necessary for asynchronous data transfer between the host CPU and the COP420C.

This option has been designed for compatibility with National's MICROBUS™ — a standard interconnect system for 8-bit parallel data transfer between MOS/LSI CPUs and interfacing devices. (See MICROBUS™, National Publication.) The functioning and timing relationships between the COP420C signal lines affected by this option are as specified for the MICROBUS™ interface, and are given in the AC electrical characteristics and shown in the timing diagrams (Figures 4 and 5). Connection of the COP420C to the MICROBUS™ is shown in Figure 6.




Figure 6. MICROBUSTM Option Interconnect

Initialization

The Reset Logic, internal to the COP420C/421C, will initialize (clear) the device upon power-up if the power supply rise time is less than 1ms and greater than 1µs. If the power supply rise time is greater than 1ms, the user must provide an external RC network and diode to the RESET pin as shown below. The RESET pin is configured as a Schmitt trigger input. If not used it should be connected to V_{CC} . Initialization will occur whenever a logic "0" is applied to the RESET input, provided it stays low for at least three instruction cycle times.

Upon initialization, the PC register is cleared to 0 (ROM address 0) and the A, B, C, D, EN, and G registers are cleared. The SK output is enabled as a SYNC clock, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA.




Figure 7. Power-Up Clear Circuit

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP420C/421C programs.

XAS Instruction

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register data. An XAS instruction will also affect the SK output, providing a logic controlled clock. An XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

JID Instruction

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 10-bit word, PC9:8, A, M. PC9 and PC8 are not affected by this instruction.

Note that JID requires 2 instruction cycles to execute.

INIL Instruction

INIL (Input IL Latches to A) inputs 2 latches, IL3 and IL0 (see Figure 8) and CKO into A. The IL3 and IL0 latches are set if a low-going pulse ("1" to "0") has occurred on the IN₃ and IN₀ inputs since the last INIL instruction, provided the input pulse stays low for at least two instruction times. Execution of an INIL inputs IL3 and IL0 into A₃ and A₀ respectively, and resets these latches to allow them to respond to subsequent low-going pulses on the IN3 and IN0 lines. If CKO is mask programmed as a general purpose input, an INIL will input the state of CKO into A2. If CKO has not been so programmed, a "1" will be placed in A2. A "0" is always placed in A1 upon the execution of an init. The general purpose inputs ing-IN₀ are input to A upon execution of an ININ instruction. (See Table 2, ININ instruction.) INIL is useful in recognizing pulses of short duration or pulses which occur too often to be read conveniently by an ININ instruction. Note that IL latches are not cleared on reset. IL latches are not available on the COP421C.




Figure 8. INIL Hardware Implementation

LQID Instruction

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 10-bit word PC9, PC8, A, M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC + 1 → SA → SB →SC) and replaces the least significant 8 bits of PC as follows: A - $PC_{7:4}$, RAM(B) $\rightarrow PC_{3:0}$, leaving PC_9 and PC_8 unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SC \rightarrow SB \rightarrow SA \rightarrow PC), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SB → SC, the previous contents of SC are lost. Also, when LQID pops the stack, the previously pushed contents of SB are left in SC. The net result is that the contents of SB are placed in SC (SB → SC). Note that LQID takes two instruction cycle times to execute.

SKT Instruction

The SKT (Skip On Timer) instruction tests the state of an internal 10-bit time base counter. This counter divides the instruction cycle clock frequency by 1024 and provides a latched indication of counter overflow. The SKT instruction tests this overflow latch, executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction, therefore, allow the COP420C/421C to generate its own time base for real-time processing rather than relying on an external input signal.

For example, using a 32kHz watch crystal for the oscillator, the counter pulse frequency will be 4Hz. For time-of-day or similar real-time processing, the SKT instruction can call a routine which increments a "seconds" counter every 4 ticks.

IT Instruction

The user may choose to use the IT function instead of the SKT function. The IT (Idle till Timer) instruction halts the processor and puts it in an idle state. This idle state reduces current drain since all logic (except the oscillator and time base counter) is stopped. The time base counter always divides CKI by 8192 regardless of the divide-by option selected (see Figures 10 and 11).

If in the divide-by-8 mode, the chip will come out of the idle state when the time base counter overflows. If in the divide-by-16 mode, the chip will come out of the idle state after the time base counter overflows TWICE. The IT instruction cannot be used in the divide-by-32 mode.

Therefore, the number of instruction cycles that the chip remains in the idle state is the SAME for both divide-by-8 and divide-by-16. For example, if CKI is 262kHz (divide-by-16) or is 131kHz (divide-by-8), the chip will come out of idle 16 times per second.

If using the dual clock feature, the user MUST switch the processor to the CKI oscillator (D0 = 0) before executing the IT instruction.

Note: If using the dual clock feature or the IT instruction, contact the factory for emulation assistance.

Using Both SKT and IT Instructions

If specific guidelines are adhered to, the SKT instruction may be used when the IT instruction is enabled. (option 31 = 4 to 7).

- 1. Use divide by 8 CKI (option 3 = 1).
- If using Dual clock, execute SKT only when operating from CKI clock.
- After executing an SKT which gives a skip, execute another SKT instruction.

Sample Code:

YES:	SKT JP SKT NOP	NO	; test timer ; no overflow ; do another SKT ; defeat skip ; process timer overflow
	:		
	(cc	ntinue p	orogram)

NO:

; no timer overflow, continue

Using this technique, a careful programmer can use both SKT and IT.


Oscillator


There are three basic clock oscillator configurations available as shown by Figure 9.


- a. Crystal Controlled Oscillator. CKI and CKO are connected to an external crystal (or resonator). The instruction cycle time equals the crystal frequency divided by 32, 16 or 8.
- b. External Oscillator. CKI is connected to an external clock input signal. CKO is now available to be used as a general purpose input.
- c. Dual Oscillator. By selecting the dual clock option, pin D0 is now a clock input. The user may connect a 32 kHz watch crystal to CKI and CKO and up to a 500 kHz clock to D0 (R/C or external). The user may then software select between the D0 oscillator for faster processing (D0 = 1) or the crystal for minimum current drain (D0 = 0). The time-base counter runs off the CKI oscillator even when the user selects D0 as the clock. Thus, a real time clock can be maintained by the IT instruction even when running off the RC oscillator. The SKT instruction is restricted when using the dual clock feature.

CKO Pin Options

In a crystal controlled oscillator system, CKO is used as an output to the crystal network. As an option CKO can be a general purpose input, read into bit 2 of A (accumulator) upon execution of an INIL instruction.







DUAL CLOCK

Crystal Oscillator

Crystal	. 0	omponent Val	ues
Value	R1*	C1	C2
2.097 MHz	1k	5-36pF	30pF
32kHz	220k	5-36pF	30pF
500kHz	4.7k	47pF	82pF

^{*}Selected based on Crystal used.

R/C Oscillator

R (Ω)	V _{cc}	Instruction Cycle Time
120k ± 10%	4.5 to 5.5V	15μs to 60μs
160k	3V	30μs to 120μs
180k	2.4V	50 μs to 200 μs

Figure 9.




Figure 10a. Oscillator Options Block Diagram Using SKT Instruction




Figure 10b. Oscillator Options Block Diagram Using IT Instruction




Figure 11. Dual Clock Option Block Diagram

I/O Options

COP420C/421C outputs have the following optional configurations, illustrated in Figure 13:

- a. Standard An N-channel device to ground in conjunction with a P-channel device to V_{CC}, compatible with CMOS and LSTTL.
- b. Open-Drain An N-channel device to ground only, allowing external pull-up as required by the user's application.
- c. TRI-STATE® L Output A CMOS output buffer which may be disabled by program control. These outputs meet the requirements associated with the MICROBUS™ option.
- d. Standard L Output This is the same configuration as c. above except that the sourcing current is standard.
- e. Open Drain L Output— This has the N-channel device to ground only.

COP420C/421C inputs have the following options:


- f. An on-chip pullup load device to V_{CC}.
- g. A Hi-Z input which must be driven by user logic.


The above input and output configurations share common devices. Specifically, all configurations use one or more of four devices (numbered 1–4, respectively). Minimum and maximum current (I_{OUT} and V_{OUT}) curves are given in Figure 12 for each of these devices to allow the designer to effectively use these I/O configurations.


COP421C


If the COP420C is bonded as a 24-pin device, it becomes the COP421C, illustrated in Figure 2, COP420C/421C Connection Diagrams. Note that the COP421C does not contain the four general purpose IN inputs (IN₃-IN₀). Use of this option precludes, of course, use of the IN options, interrupt feature, and the MICROBUS™ option which uses IN₁-IN₃. All other options are available for the COP421C.

COP420C/421C I/O Characteristics













COP320C/321C I/O Characteristics










Instruction Set Notes


- a. The first word of a program (ROM address 0) must be a CLRA (Clear A) instruction.
- b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths except LQID or JID take the same number of cycle times whether instructions are skipped or executed. LQID and JID take two cycle times if executed and one if skipped.
- c. The ROM is organized into 16 pages of 64 words each. The Program Counter is an 10-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page 3, 7, 11, or 15 will access data in the next group of 4 pages.

COP420C Power Dissipation

The lowest power configuration is at minimum voltage and lowest frequency. The user should take care that all inputs swing to full supply levels to insure that there are no DC current paths on inputs. An external square wave oscillator will use less current than a crystal or resonator since an input from a crystal is slow to transcend logic levels. For example: at 500 kHz, a crystal (or resonator)

VCC
P #2
N #1
a. Standard





will typically cause the 420C to draw $100\,\mu\text{A}$ more than with a square wave oscillator input. Power will increase with loading capacitance and frequency of the outputs.

The lowest possible current drain is when the processor is in the idle mode (see IT instruction).

Another method to reduce power is to use the dual clock option. The overall current drain will be an average of the low frequency current and the high frequency current, based on the amount of time spent at each frequency.

COP420C TTL Interface


The COP420C outputs can directly drive one standard LSTTL load. A pull-up device should be selected on inputs driven by TTL in order to bring the input signal up to the required logic "1" level.


TEST MODE (Non-Standard Operation)


The SO output has been configured to provide for standard test procedures for the custom-programmed COP420C. With SO forced to logic "1", two test modes are provided, depending upon the value of SI:

- a. RAM and Internal Logic Test Mode (SI = 1)
- b. ROM Test Mode (SI = 0)

These special test modes should not be employed by the user; they are intended for manufacturing test only.







f. Input with Load



Figure 13. I/O Configurations

Option List

The COP420C/320C mask-programmable options are assigned numbers which correspond with the COP420C

The following is a list of COP420C options. When specifying a COP421C chip, Options 9, 10, 19, and 20 must all be set to zero. The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry.

Option 1 = 0: Ground Pin

Not an option

Option 2: CKO Output 00 = Oscillator Output

02 = General Input, V_{CC} Load 04 = General Input, Hi-Z

Option 3: CKI Input 00 = Oscillator IN (÷16) 01 = Oscillator IN (÷8) 02 = Oscillator IN (÷32)

Option 4: RESET Input $00 = Load V_{CC}$ 01 = Hi-Z

Option 5: L7 Driver 00 = Standard Output 01 = Open Drain

02 = High Current TRI-STATE® Option 6: L₆ Driver same as Option 5

Option 7: L₅ Driver same as Option 5 Option 8: L₄ Driver same as Option 5

Option 9: IN₁ Input UU = LUAU VCC 01 = Hi-Z

Option 10: IN2 Input same as Option 9

Option 11: V_{CC} pin not an option Option 12: L₃ Driver

same as Option 5 Option 13: L2 Driver same as Option 5

Option 14: L₁ Driver same as Option 5 Option 15: L₀ Driver

same as Option 5

Option 16: SI Input same as Option 9 Option 17: SO Driver

00 = Standard Output 01 = Open Drain

Option 18: SK Driver same as Option 17 Option 19: IN₀ Input

same as Option 9 Option 20: IN₃ Input same as Option 9 Option 21: Go I/O Port

Option 22: G₁ I/O Port same as Option 17 Option 23: G2 I/O Port

same as Option 17

same as Option 17 Option 24: G₃ I/O Port same as Option 17

Option 25: D₃ Output same as Option 17

Option 26: D2 Output same as Option 17 Option 27: D₁ Output

same as Option 17

Option 28: D₀ Output 00 = Standard Output

Ci - Open Drain (or Duai Ciock)

Option 29: COP Function 00 = Normal 01 = MICROBUSTM

Option 30: COP Bonding 00 = COP420C (28-pin package)

01 = COP421C (24-pin package) 02 = COP420C and COP421C, same ROM (same die

purchased in both 24- and 28-pin versions)

Option 31: Clock/Timer Mode 02 = Xtal/Ext. Osc. in; SKT instruction enabled; no IT 04* = Xtal/Ext. Osc. in; IT instruction enabled; SKT

restricted 06* = Xtal/Ext. Osc. in; Dual Clock (RC); IT enabled SKT restricted

07* = Xtal/Ext. Osc. in; Dual Clock (Ext.) IT enabled; SKT restricted

*Contact factory for emulation assistance. Also note CKI maximum frequency specifications (page 3).



COP420L/COP421L/COP422L and COP320L/COP321L/COP322L Single-Chip N-Channel Microcontrollers

General Description


The COP420L, COP421L, COP422L, COP320L, COP321L, and COP322L Single-Chip N-Channel Microcontrollers are members of the COPSTM family, fabricated using N-channel, silicon gate MOS technology. These controller oriented processors are complete microcomputers containing all system timing, internal logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture, and I/O scheme designed to facilitate keyboard input, display output, and BCD data manipulation. The COP421L and COP422L are identical to the COP420L, but with 19 and 15 I/O lines, respectively, instead of 23. They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized controller oriented processor at a low end-product cost.

The COP320L, COP321L, and COP322L are exact functional equivalents, but extended temperature range versions, of the COP420L, COP421L, and COP422L respectively.

COPS and MICROWIRE are trademarks of National Semiconductor Corp. TRI-STATE is a registered trademark of National Semiconductor Corp.

Features

- Low cost
- Powerful instruction set
- 1k×8 ROM, 64×4 RAM
- 23 I/O lines (COP420L)
- True vectored interrupt, plus restart
- Three-level subroutine stack
- 16µs instruction time
- Single supply operation (4.5-6.3V)
- Low current drain (8mA max.)
- Internal time-base counter for real-time processing
- Internal binary counter register with MICROWIRE™ compatible serial I/O
- General purpose and TRI-STATE® outputs
- LSTTL/CMOS compatible in and out
- Direct drive of LED digit and segment lines
- Software/hardware compatible with other members of COP400 family
- Extended temperature range device COP320L/COP321L/COP322L (-40°C to +85°C)
- Wider supply range (4.5V 9.5V) optionally available



Units

Max.

COP420L/COP421L/COP422L

Absolute Maximum Ratings

Parameter

Voltage at Any Pin Relative to GND -0.5V to +10V **Ambient Operating Temperature** 0°C to +70°C Ambient Storage Temperature -65°C to +150°C Lead Temperature (Soldering, 10 seconds) 300°C Power Dissipation COP420L/COP421L 0.75 Watt at 25°C 0.4 Watt at 70°C COP422L 0.65 Watt at 25°C 0.3 Watt at 70°C **Total Source Current** 120 mA **Total Sink Current** 120 mA

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0^{\circ}\text{C} \le T_A \le +70^{\circ}\text{C}$, $4.5\text{V} \le V_{CC} \le 9.5\text{V}$ unless otherwise noted.

Conditions

Min.

Standard Operating Voltage (V _{CC})	Note 1	4.5	6.3	V
Optional Operating Voltage (V _{CC})		4.5	9.5	v .
Power Supply Ripple	peak to peak		0.5	V
Operating Supply Current	all inputs and outputs open		9	mA
Input Voltage Levels				
CKI Input Levels Crystal Input (÷32, ÷16, ÷8) Logic High (V _{IH}) Logic Low (V _{IL})		2.0 -0.3	0.4	V
Schmitt Trigger Input (÷4) Logic High (V _{IH}) Logic Lon (V _{IL})		0.7 V _{CC} -0.3	0.6	V V
RESET Input Levels Logic High Logic Low	Schmitt Trigger Input	0.7 V _{CC} -0.3	0.6	V V
SO Input Level (Test mode)		2.0	2.5	V
All Other Inputs				
Logic High	V _{CC} = Max.	3.0		V
Logic High Logic Low	with TTL trip level options selected, $V_{CC} = 5V \pm 5\%$	2.0 -0.3	0.8	V V
Logic High	with high trip level options	3.6	0.0	v
Logic Low	selected	-0.3	1.2	V
Input Capacitance			7	pF
Hi-Z Input Leakage		-1	+1	μΑ
Output Voltage Levels				
LSTTL Operation Logic High (V _{OH}) Logic Low (V _{OL})	$V_{CC} = 5V \pm 5\%$ $I_{OH} = -25\mu A$ $I_{OL} = 0.36 m A$	2.7	0.4	V
CMOS Operation				
Logic High Logic Low	$I_{OH} = -10 \mu\text{A}$ $I_{OL} = +10 \mu\text{A}$	V _{CC} – 1	0.2	V V

Note 1: V_{CC} voltage change must be less than 0.5V in a 1ms period to maintain proper operation.

COP420L/COP421L/COP422L

DC Electrical Characteristics (continued) 0°C ≤ T_A ≤ +70°C, 4.5V ≤ V_{CC} ≤ 9.5V unless otherwise noted

Parameter	Conditions	Min.	Max.	Units
Output Current Levels				
Output Sink Current				
SO and SK Outputs (I _{OL})	$V_{CC} = 9.5V$, $V_{OL} = 0.4V$	1.8		mA
•	$V_{CC} = 6.3V, V_{OL} = 0.4V$	1.2		mA
	$V_{CC} = 4.5V, V_{OL} = 0.4V$	0.9		mA
L ₀ -L ₇ Outputs and Standard	$V_{CC} = 9.5V, V_{OL} = 0.4V$	0.8		mA
G ₀ -G ₃ , D ₀ -D ₃ Outputs (I _{OL})	$V_{CC} = 6.3V, V_{OL} = 0.4V$	0.5		mA.
	$V_{CC} = 4.5V, V_{OL} = 0.4V$	0.4		mA
G ₀ -G ₃ and D ₀ -D ₃ Outputs with	$V_{CC} = 9.5V, V_{OL} = 1.0V$	15		mA
High Current Options (I _{OL})	$V_{CC} = 6.3V, V_{OL} = 1.0V$	11		mA
	$V_{CC} = 4.5V, V_{OL} = 1.0V$	7.5		mA ·
G ₀ -G ₃ and D ₀ -D ₃ Outputs with	$V_{CC} = 9.5V, V_{OL} = 1.0V$	30		mA
Very High Current Options (I _{OL})	$V_{CC} = 6.3V, V_{OL} = 1.0V$	22		mA
	$V_{CC} = 4.5V, V_{OL} = 1.0V$	15		mA
CKI (Single-pin RC oscillator)	$V_{CC} = 4.5V, V_{IH} = 3.5V$	2		mA
ско	$V_{CC} = 4.5V, V_{OL} = 0.4V$	0.2		mA
Output Source Current				
Standard Configuration,	$V_{CC} = 9.5V, V_{OH} = 2.0V$	-140	-800	μΑ
All Outputs (I _{OH})	$V_{CC} = 6.3V$, $V_{OH} = 2.0V$	-75	-480	μΑ
, carpate (IOH)	$V_{CC} = 4.5V, V_{OH} = 2.0V$	-30	-250	μA
Push-Pull Configuration	$V_{CC} = 9.5V, V_{OH} = 4.75V$	-1.4		mA
SO and SK Outputs (I _{OH})	$V_{CC} = 9.3V$, $V_{OH} = 4.73V$ $V_{CC} = 6.3V$, $V_{OH} = 2.4V$	-1.4		mA
OO and Ort Outputs (IOH)	$V_{CC} = 4.5V, V_{OH} = 1.0V$	-1.2		mA
LED Configuration	VCC = 110 1, VOH = 110 1			
LED Configuration, L ₀ -L ₇ Outputs, Low Current	$V_{CC} = 9.5V, V_{OH} = 2.0V$	-1.5	-18	mA
Driver Option (I _{OH})	$V_{CC} = 6.0V$, $V_{OH} = 2.0V$	-1.5	-13	mA
	·CC = 5.5 V, VOH = 2.5 V			
LED Configuration, L ₀ -L ₇	$V_{CC} = 9.5V, V_{OH} = 2.0V$	-3.0	-35	mA
Outputs, High Current Driver Option (I _{OH})	$V_{CC} = 9.3V, V_{OH} = 2.0V$ $V_{CC} = 6.0V, V_{OH} = 2.0V$	-3.0 -3.0	-35 -25	mA
* ***			20	i
TRI-STATE® Configuration,	$V_{CC} = 9.5V, V_{OH} = 5.5V$	-0.75		mA -
L ₀ -L ₇ Outputs, Low Current Driver Option (I _{OH})	$V_{CC} = 6.3V$, $V_{OH} = 3.2V$ $V_{CC} = 4.5V$, $V_{OH} = 1.5V$	-0.8 -0.9		mA mA
TRI-STATE® Configuration,	$V_{CC} = 9.5V, V_{OH} = 5.5V$	-1.5		mA
L ₀ -L ₇ Outputs, High	$V_{CC} = 6.3V, V_{OH} = 3.2V$	-1.6		mA mA
Current Driver Option (I _{OH})	$V_{CC} = 4.5V, V_{OH} = 1.5V$	-1.8		mA
Input Load Source Current	$V_{CC} = 5.0V, V_{IL} = 0V$	-10	-140	μΑ
CKO Output				
RAM Power Supply Option				
Power Requirement	$V_R = 3.3V$		3.0	mA
TRI-STATE® Output Leakage				
Current		-2.5	+2.5	μΑ
Total Sink Current Allowed				
			120	
All Outputs Combined				mA mA
D, G Ports			120	mA
L ₇ -L ₄			4	mA.
L ₃ -L ₀			4	mA
All Other Pins			1.5	mA
Total Source Current Allowed				
All I/O Combined			120	mA
L ₇ -L ₄			60	mA
L ₃ -L ₀			60	mA
Each L Pin			30	mA
All Other Pins	•		1.5	mA.
All Other Fills		1	1.5	

COP320L/COP321L/COP322L

Absolute Maximum Ratings

Voltage at Any Pin Relative to GND -0.5V to +10V Ambient Operating Temperature -40°C to +85°C -65°C to +150°C **Ambient Storage Temperature** 300°C

Lead Temperature (Soldering, 10 seconds)

Power Dissipation COP320L/COP321L

0.75 Watt at 25°C 0.4 Watt at 85°C 0.65 Watt at 25°C

Total Source Current

COP322L

Total Sink Current

Logic Low

0.20 Watt at 85°C 120 mA 120 mA

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $-40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$, $4.5\text{V} \le \text{V}_{CC} \le 7.5\text{V}$ unless otherwise noted.

Parameter	Conditions	Min.	Max.	Units
Standard Operating Voltage (V _{CC})	Note 1	4.5	5.5	V
Optional Operating Voltage (V _{CC})		4.5	7.5	V
Power Supply Ripple	peak to peak		0.5	V
Operating Supply Current	all inputs and outputs open		11	mA
Input Voltage Levels				
CKI Input Levels Crystal Input Logic High (V _{IH}) Logic Low (V _{II})		2.2	0.3	V
Schmitt Trigger Input Logic High (V _{IH}) Logic Low (V _{II})		0.7 V _{CC} -0.3	0.4	V
RESET Input Levels Logic High Logic Low	Schmitt Trigger Input	0.7 V _{CC} -0.3	0.4	V V
SO Input Level (Test mode)		2.2	2.5	V
All Other Inputs Logic High Logic High Logic Low Logic High	$V_{CC} = Max.$ with TTL trip level options selected, $V_{CC} = 5V \pm 5\%$ with high trip level options	3.0 2.2 -0.3 3.6	0.6	V V V
Logic Low	selected	-0.3	1.2	v
Input Capacitance			7	pF
Hi-Z Input Leakage		-2	+2	μΑ
Output Voltage Levels LSTTL Operation Logic High (V _{OH}) Logic Low (V _{OL})	$V_{CC} = 5V \pm 5\%$ $I_{OH} = -20\mu A$ $I_{OL} = 0.36m A$	2.7	0.4	V
CMOS Operation Logic High	I _{OH} = -10 μA	V _{CC} - 1		V

 $I_{OL} = +10 \mu A$ Note 1: V_{CC} voltage change must be less than 0.5V in a 1ms period to maintain proper operation. 0.2


COP320L/COP321L/COP322L

DC Electrical Characteristics (continued) $-40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$, $4.5\text{V} \le V_{CC} \le 7.5\text{V}$ unless otherwise noted.

Parameter	Conditions	Min.	Max.	Units
	Conditions	1	Muxi	Oiiito
Output Current Levels Output Sink Current				
SO and SK Outputs (I _{OI})	$V_{CC} = 7.5 \text{ V}, \ V_{OL} = 0.4 \text{ V}$	1.4		mA.
Co and critical parts (IOL)	$V_{CC} = 5.5V, V_{OL} = 0.4V$	1.0		mA
	$V_{CC} = 4.5V, V_{OL} = 0.4V$	0.8		mA .
L ₀ -L ₇ Outputs and Standard	$V_{CC} = 7.5 V, V_{OL} = 0.4 V$	0.6	,	mA
G_0-G_3 , D_0-D_3 Outputs (I_{OL})	$V_{CC} = 5.5V, V_{OL} = 0.4V$	0.5		mA
O O and D D Outputs with	$V_{CC} = 4.5 \text{V}, V_{OL} = 0.4 \text{V}$	0.4		mA
G_0 – G_3 and D_0 – D_3 Outputs with High Current Options (I_{OL})	$V_{CC} = 7.5 \text{V}, V_{OL} = 1.0 \text{V}$ $V_{CC} = 5.5 \text{V}, V_{OL} = 1.0 \text{V}$	12 9		mA mA
riigii Ganoni Optiono (IOE)	$V_{CC} = 4.5V$, $V_{OL} = 1.0V$	7		mA
G ₀ -G ₃ and D ₀ -D ₃ Outputs with	$V_{CC} = 7.5 \text{V}, V_{OL} = 1.0 \text{V}$	24		mA
Very High Current Options (I _{OL})	$V_{CC} = 5.5V, V_{OL} = 1.0V$	18		mA
	$V_{CC} = 4.5 V, V_{OL} = 1.0 V$	14		mA
CKI (Single-pin RC oscillator)	$V_{CC} = 4.5V, V_{IH} = 3.5V$	2		mA .
ско	$V_{CC} = 4.5 V, V_{OL} = 0.4 V$	0.2		mA
Output Source Current				
Standard Configuration, All Outputs (I _{OH})	$V_{CC} = 7.5V, V_{OH} = 2.0V$	-100 -55	-900 -600	μΑ
All Outputs (IOH)	$V_{CC} = 5.5 \text{ V}, V_{OH} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}, V_{OH} = 2.0 \text{ V}$	-28	-350	μ Α μ Α
Push-Pull Configuration	$V_{CC} = 7.5 \text{V}, V_{OH} = 3.75 \text{V}$	-0.85		mA
SO and SK Outputs (I _{OH})	$V_{CC} = 5.5V, V_{OH} = 2.0V$	-1.1		mA
*	$V_{CC} = 4.5 V, V_{OH} = 1.0 V$	-1.2		mA
LED Configuration, L ₀ -L ₇	$V_{CC} = 7.5V, V_{OH} = 2.0V$	-1.4	-27	mA
Outputs, Low Current	$V_{CC} = 6.0 \text{V}, V_{OH} = 2.0 \text{V}$	-1.4 -0.7	−17 −15	mA .
Driver Option (I _{OH})	$V_{CC} = 5.5V, V_{OH} = 2.0V$	-0.7		mA
LED Configuration, L ₀ -L ₇ Outputs, High Current	$V_{CC} = 7.5 \text{V}, V_{OH} = 2.0 \text{V}$ $V_{CC} = 6.0 \text{V}, V_{OH} = 2.0 \text{V}$	-2.7 -2.7	−54 −34	mA mA
Driver Option (I _{OH})	$V_{CC} = 5.5V, V_{OH} = 2.0V$	-1.4	-30	mA
TRI-STATE® Configuration,	$V_{CC} = 7.5V, V_{OH} = 4.0V$	-0.7		mA
L ₀ -L ₇ Outputs, Low	$V_{CC} = 5.5V, V_{OH} = 2.7V$	-0.6		mA
Current Driver Option (I _{OH})	$V_{CC} = 4.5 \text{V}, V_{OH} = 1.5 \text{V}$	-0.9		mA
TRI-STATE® Configuration,	$V_{CC} = 7.5V, V_{OH} = 4.0V$	-1.4 -1.2		mA mA
L ₀ -L ₇ Outputs, High Current Driver Option (I _{OH})	$V_{CC} = 5.5V, V_{OH} = 2.7V$ $V_{CC} = 4.5V, V_{OH} = 1.5V$	-1.2 -1.8		mA
Input Load Source Current	$V_{CC} = 5.0V, V_{IL} = 0V$	-10	-200	μΑ
CKO Output	100 110 t, t			F
RAM Power Supply Option				
Power Requirement	$V_{R} = 3.3 V$		4.0	mA
TRI-STATE® Output Leakage				
Current		-5	+5	μΑ
Total Sink Current Allowed				
All Outputs Combined		-	120	mA ·
D, G Ports			120	mA
L ₇ -L ₄			4	mA
L ₃ -L ₀			4	mA
All Other Pins			1.5	mA .
Total Source Current Allowed	•			
All I/O Combined		1	120	mA
L ₇ -L ₄			60	mA
L ₃ -L ₀ Each L Pin			60	mA
All Other Pins			30 1.5	mA mA
All Other Fills		l	1.5	IIIA IIIA

AC Electrical Characteristics
COP420L/COP421L/COP422L: $0^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 70^{\circ}\text{C}$, $4.5\text{V} \leq \text{V}_{\text{CC}} \leq 9.5\text{V}$ unless otherwise noted.
COP320L/COP321L/COP322L: $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +85^{\circ}\text{C}$, $4.5\text{V} \leq \text{V}_{\text{CC}} \leq 7.5\text{V}$ unless otherwise noted.

Parameter	Conditions	Min.	Max.	Units
Instruction Cycle Time — t _C		15	40	μS
CKI				1
Input Frequency — f	÷32 mode	0.8	2.1	MHz
, .	÷16 mode	0.4	1.0	MHz
	÷8 mode	0.2	0.5	MHz
	÷4 mode	0.1	0.26	MHz
Duty Cycle		30	60	%
Rise Time	$f_1 = 2 MHz$		120	ns
Fall Time			80	ns .
CKI Using RC (÷4)	$R = 56 k\Omega \pm 5\%$			
	$C = 100 pF \pm 10\%$	į		'
Instruction Cycle Time		15	28	μS
CKO as SYNC Input				,
tsync		400		ns
INPUTS:		 		
IN ₃ -IN ₀ , G ₃ -G ₀ , L ₇ -L ₀				
tsetup			8.0	μS
tHOLD			1.3	μS
SI				,
t _{SETUP}			2.0	μS
tHOLD			1.0	μs
OUTPUT PROPAGATION DELAY	Test condition:			
	$C_L = 50 pF, R_L = 20 k\Omega, V_{OUT} = 1.5 V$			
SO, SK Outputs	=			
t _{pd1} , t _{pd0}	,		4.0	μS
All Other Outputs				
t _{pd1} , t _{pd0}		1	5.6	μs



Order Number COP420L/N, COP320L/N
NS Package N28A
Order Number COP421L/N, COP321L/N
NS Package N28A
Order Number COP422L/N, COP322L/N
NS Package N24A
NS Package N20A

Figure 2. Connection Diagrams

Pin	Description	Pin .	Description
L7-L0	8 bidirectional I/O ports with TRI-STATE®	SK	Logic-controlled clock (or general purpose output)
G_3-G_0	4 bidirectional I/O ports	CKI	System oscillator input
$D_3 - D_0$	4 general purpose outputs	СКО	System oscillator output (or general
$IN_3 - IN_0$	4 general purpose inputs (COP420L only)		purpose input, RAM power supply or SYNC input)
SI	Serial input (or counter input)	RESET	System reset input
so	Serial output (or general purpose output)		•
		V _{CC}	Power supply
		GND	Ground




Figure 3. Input/Output Timing Diagrams (Crystal Divide-by-16 Mode)




Figure 3a. Synchronization Timing

Functional Description

For ease of reading this description, only COP420L and/ or COP421L are referenced; however, all such references apply also to COP320L, COP321L, COP322L, or COP422L.

A block diagram of the COP420L is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic "1" (greater than 2 volts). When a bit is reset, it is a logic "0" (less than 0.8 volts).

Program Memory

Program Memory consists of a 1,024 byte ROM. As can be seen by an examination of the COP420L/421L instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, ROM must often be thought of as being organized into 16 pages of 64 words each.

ROM addressing is accomplished by a 10-bit PC register. Its binary value selects one of the 1,024 8-bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 10-bit binary count value. Three levels of subroutine nesting are implemented by the 10-bit subroutine save registers, SA, SB and SC, providing a last-in, first-out (LIFO) hardware subroutine stack.

ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

Data Memory

Data memory consists of a 256-bit RAM, organized as 4 data registers or 10 4-bit digits. HAM addressing is implemented by a 6-bit B register whose upper 2 bits (Br) select 1 of 4 data registers and lower 4 bits (Bd) select 1 of 16 4-bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) is usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into or from the Q latches or loaded from the L ports. RAM addressing may also be performed directly by the LDD and XAD instructions based upon the 6-bit contents of the operand field of these instructions. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

Internal Logic

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Br and Bd portions of the B register, to load and input 4 bits of the 8-bit Q latch data, to input 4 bits of the 8-bit L I/O port data and to perform data exchanges with the SIO register.

A 4-bit adder performs the arithmetic and logic functions of the COP420/421L, storing its results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register,

also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below.)

Four general-purpose inputs, IN₃-IN₀, are provided.

The D register provides 4 general-purpose outputs and is used as the destination register for the 4-bit contents of Bd. The D outputs can be directly connected to the digits of a multiplexed LED display.

The G register contents are outputs to 4 general-purpose bidirectional I/O ports. G I/O ports can be directly connected to the digits of a multiplexed LED display.

The Q register is an internal, latched, 8-bit register, used to hold data loaded to or from M and A, as well as 8-bit data from ROM. Its contents are outputted to the L I/O ports when the L drivers are enabled under program control. (See LEI instruction.)

The 8 L drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of L may be read directly into A and M. L I/O ports can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with Q data being outputted to the Sa-Sg and decimal point segments of the display.

The SIO register functions as a 4-bit serial-in/serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description, below.) Its contents can be exchanged with A, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers. For example of additional parallel output capacity see Application #2.

The XAS instruction copies C into the SKL latch. In the counter mode, SK is the output of SKL; in the shift register mode, SK outputs SKL ANDed with the clock.

The EN register is an internal 4-bit register loaded under program contol by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register (EN_3-EN_0) .

- 1. The least significant bit of the enable register, EN₀, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With EN₀ set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse ("1" to "0") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of EN₃. With EN₀ reset, SIO is a serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.
- With EN₁ set the IN₁ input is enabled as an interrupt input. Immediately following an interrupt, EN₁ is reset to disable further interrupts.
- 3. With EN₂ set, the L drivers are enabled to output the data in Q to the L I/O ports. Resetting EN₂ disables

the L drivers, placing the L I/O ports in a highimpedance input state.

4 . EN₃, in conjunction with EN₀, affects the SO output. With EN₀ set (binary counter option selected) SO will output the value loaded into EN₃. With EN₀ reset (serial shift register option selected), setting EN₃ enables SO as the output of the SIO shift register,

outputting serial shifted data each instruction time. Resetting EN₃ with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to "0." The table below provides a summary of the modes associated with EN₃ and EN₀.

Enable Register Modes - Bits EN3 and EN0

EN ₃	EN ₀	SIO	SI	so	SK
. 0	0	Shift Register	Input to Shift Register	0	If SKL = 1, SK = Clock
					If $SKL = 0$, $SK = 0$
1	0	Shift Register	Input to Shift Register	Serial Out	If SKL = 1, SK = Clock
					If $SKL = 0$, $SK = 0$
0	1	Binary Counter	Input to Binary Counter	0	If SKL = 1, SK = 1
					If $SKL = 0$, $SK = 0$
. 1	¹ 1	Binary Counter	Input to Binary Counter	1	If SKL = 1, SK = 1
					If SKL = 0, SK = 0

Interrupt

The following features are associated with the IN_1 interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.

- a. The interrupt, once acknowledged as explained below, pushes the next sequential program counter address (PC+1) onto the stack, pushing in turn the contents of the other subroutine-save registers to the next lower level (PC+1 → SA → SB → SC). Any previous contents of SC are lost. The program counter is set to hex address 0FF (the last word of page 3) and EN₁ is reset.
- An interrupt will be acknowledged only after the following conditions are met:
 - 1. EN₁ has been set.
 - 2. A low-going pulse ("1" to "0") at least two instruction cycles wide occurs on the IN_1 input.
 - A currently executing instruction has been completed.
 - 4. All successive transfer of control instructions and successive LBIs have been completed (e.g., if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed).
- c. Upon acknowledgement of an interrupt, the skip logic status is saved and later restored upon popping of the stack. For example, if an interrupt occurs during the execution of ASC (Add with Carry, Skip on Carry) instruction which results in carry, the skip logic status is saved and program control is transferred to the interrupt servicing routine at hex address 0FF. At the end of the interrupt routine, a RET instruction is executed to "pop" the stack and return program control to the instruction following the original ASC. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Subroutines and LQID instructions should not be nested


within the interrupt servicing routine since their popping the stack will enable any previously saved main program skips, interfering with the orderly execution of the interrupt routine.

- d. The first instruction of the interrupt routine at hex address 0FF must be a NOP.
- A LEI instruction can be put immediately before the RET to re-enable interrupts.

Initialization

The Reset Logic will initialize (clear) the device upon power-up if the power supply rise time is less than 1ms and greater than 1 μ s. If the power supply rise time is greater than 1ms, the user must provide an external RC network and diode to the RESET pin as shown below. The RESET pin is configured as a Schmitt trigger input. If not used it should be connected to V_{CC} . Initialization will occur whenever a logic "0" is applied to the RESET input, provided it stays low for at least three instruction cycle times.

Upon initialization, the PC register is cleared to 0 (ROM address 0) and the A, B, C, D, EN, and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA.



Power-Up Clear Circuit

Oscillator

There are four basic clock oscillator configurations available as shown by Figure 4.

- a. Crystal Controlled Oscillator. CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency divided by 32 (optional by 16 or 8).
- b. External Oscillator. CKI is an external clock input signal. The external frequency is divided by 32 (optional by 16 or 8) to give the instruction cycle time. CKO is now available to be used as the RAM power supply (V_R), as a general purpose input, or as a SYNC input.
- c. RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is available as the RAM power supply (V_B) or as a general purpose input.
- d. Externally Synchronized Oscillator. Intended for use in multi-COP systems, CKO is programmed to function as an input connected to the SK output of another COP chip operating at the same frequency (COP chip with L or C suffix) with CKI connected as shown. In this configuration, the SK output connected to CKO must provide a SYNC (instruction cycle) signal to CKO, thereby allowing synchronous data transfer between the COPs using only the SI and SO serial I/O pins in conjunction with the XAS instruction. Note that on power-up SK is automatically enabled as a

CKI CKO

R2

CKI CKO

CKI CKO

CKI CKO

CKI CKO

CKI CKO

CKI CKO

PURPOSE INPUT
POR GENERAL
PURPOSE INPUT
POR SYNCETNO

CLOCK OR GENERAL
PURPOSE INPUT
POR SYNCETNO

CHOCK OR GENERAL
PURPOSE INPUT
POR GENERAL
PURPOSE

Crystal Oscillator

Crystal		Compone	nt Values	
Value	R1 (Ω)	R2 (Ω)	C1 (pF)	C2 (pF)
455 kHz	4.7k	1M	220	220
2.097 MHz	1k	1M	30	6-36

SYNC output (See Functional Description, Initialization, above).


CKO Pin Options

In a crystal controlled oscillator system, CKO is used as an output to the crystal network. As an option CKO can be a SYNC input as described above. As another option CKO can be a general purpose input, read into bit 2 of A (accumulator) upon execution of an INIL instruction. As another option, CKO can be a RAM power supply pin (V_R), allowing its connection to a standby/backup power supply to maintain the integrity of RAM data with minimum power drain when the main supply is inoperative or shut down to conserve power. Using either option is appropriate in applications where the COP420L/421L system timing configuration does not require use of the CKO pin.

RAM Keep-Alive Option (Not available on COP422L)

Selecting CKO as the RAM power supply (V_R) allows the user to shut off the chip power supply (V_{CC}) and maintain data in the RAM. To insure that RAM data integrity is maintained, the following conditions must be met:

- RESET must go low before V_{CC} goes below spec during power-off; V_{CC} must be within spec before RESET goes high on power-up.
- 2. During normal operation V_R must be within the operating range of the chip, with $(V_{CC}-1) \le V_R \le V_{CC}$.
- 3. V_R must be \geq 3.3V with V_{CC} off.



RC Controlled Oscillator

R (k Ω)	C (pF)	Instruction Cycle Time (µs)
51	100	19 ± 15%
82	56	19 ± 13%

Note: $200k \ge R \ge 25k$ $360 pF \ge C \ge 50 pF$

Figure 4. COP420/421L Oscillator

I/O Options

COP420L/421L outputs have the following optional configurations, illustrated in Figure 5:

- a. Standard an enhancement mode device to ground in conjunction with a depletion-mode device to V_{CC}, compatible with LSTTL and CMOS input requirements. Available on SO, SK, and all D and G outputs.
- b. Open-Drain an enhancement-mode device to ground only, allowing external pull-up as required by the user's application. Available on SO, SK, and all D and G outputs.
- c. Push-Pull An enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to V_{CC}. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads. Available on SO and SK outputs only.
- d. Standard L same as a., but may be disabled. Available on L outputs only.
- Open Drain L same as b., but may be disabled.
 Available on L outputs only.
- f. LED Direct Drive an enhancement-mode device to ground and to V_{CC}, meeting the typical current sourcing requirements of the segments of an LED display. The sourcing device is clamped to limit current flow. These devices may be turned off under program control (See Functional Description, EN Register), placing the outputs in a high-impedance state to provide required LED segment blanking for a multiplexed display. Available on L outputs only.
- g. TRI-STATE® Push-Pull an enhancement-mode device to ground and V_{CC} . These outputs are TRI-STATE outputs, allowing for connection of these outputs to a data bus shared by other bus drivers. Available on L outputs only.

COP420L/COP421L inputs have the following optional configurations:

- **h.** An on-chip depletion load device to V_{CC} .
- A Hi-Z input which must be driven to a "1" or "0" by external components.

The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1-6, respectively). Minimum and maximum current (I_{OUT} and V_{OUT}) curves are given in Figure 6 for each of these devices to allow the designer to effectively use these I/O configurations in designing a COP420L/421L system.

The SO, SK outputs can be configured as shown in a., b., or c. The D and G outputs can be configured as shown in a. or b. Note that when inputting data to the G ports, the G outputs should be set to "1". The L outputs can be configured as in d., e., f. or g.

An important point to remember if using configuration d. or f. with the L drivers is that even when the L drivers are disabled, the depletion load device will source a small amount of current (see Figure 6, device 2); however, when the L lines are used as inputs, the disabled depletion device cannot be relied on to source sufficient current to pull an input to a logic 1.

COP421L

If the COP420L is bonded as a 24-pin device, it becomes the COP421L, illustrated in Figure 2, COP420L/421L Connection Diagrams. Note that the COP421L does not contain the four general purpose IN inputs (IN $_3$ -IN $_0$). Use of this option precludes, of course, use of the IN options and the interrupt feature. All other options are available for the COP421L.

COP422L


If the COP421L is bonded as a 20-pin device, it becomes the COP422L, as illustrated in Figure 2. Note that the COP422L contains all the COP421L pins except D_0 , D_1 , G_0 , and G_1 . COP422L also does not allow RAM power supply input as a valid CKO pin option.




a. Standard Output




b. Open-Drain Output




c. Push-Pull Output




d. Standard L Output




e. Open-Drain L Output




f. LED (L Output)




g. TRI-STATE® Push-Pull (L Output)




h. Input with Load



i. Hi-Z Input





Input current for




Source current for SO and SK in push-pull configuration 1.5 IMAX @ VCC=9.5V 1MIN @ VCC=9.5V 0.5 5 7 8 9 10 DEVICE c#2 VOH(VOLTS)


AND #3










Source current for





2-75





















Figure 6. COP420/COP421L/COP422L Input/Output Characteristics



COP420L/COP421L Instruction Set

Table 1 is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table 2 provides the mnemonic, operand, machine code, data flow, skip conditions, and description associated with each instruction in the COP420L/421L instruction set.

Table 1. COP420L/421L Instruction Set Table Symbols

Symbol	Definition	Symbol	Definition
INTERN	NAL ARCHITECTURE SYMBOLS	INSTRUCT	ION OPERAND SYMBOLS
A B	4-bit Accumulator 6-bit RAM Address Register	d	4-bit Operand Field, 0-15 binary (RAM Digit Select)
Br Bd	Upper 2 bits of B (register address) Lower 4 bits of B (digit address)	r	2-bit Operand Field, 0-3 binary (RAM Register Select)
С	1-bit Carry Register	a	10-bit Operand Field, 0 - 1023 binary (ROM Address)
D EN	4-bit Data Output Port 4-bit Enable Register	y	4-bit Operand Field, 0-15 binary (Immediate Data)
G IL	4-bit Register to latch data for G I/O Port Two 1-bit Latches associated with the IN ₃ or	RAM(s) ROM(t)	Contents of RAM location addressed by s Contents of ROM location addressed by t
IN .	IN ₀ Inputs 4-bit Input Port	- TOW(t)	,
L	8-bit TRI-STATE I/O Port		
М	4-bit contents of RAM Memory pointed to by B Register	OPERATIO	NAL SYMBOLS
PC	10-bit ROM Address Register (program counter)	+	Plus Minus
Q	8-bit Register to latch data for L I/O Port	→ '	Replaces
SA	10-bit Subroutine Save Register A	, ↔	Is exchanged with
SB	10-bit Subroutine Save Register B	=	Is equal to
SC	10-bit Subroutine Save Register C	- A	The ones complement of A
SIO	4-bit Shift Register and Counter	. •	Exclusive-OR
SK	Logic-Controlled Clock Output	:	Range of values

Table 2. COP420L/421L Instruction Set

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
ARITHMET	TIC INSTRU	CTIONS	3			
ASC		30	0011 0000	$A + C + RAM(B) \rightarrow A$ Carry $\rightarrow C$	Carry	Add with Carry, Skip on Carry
ADD		31	0011 0001	$A + RAM(B) \rightarrow A$	None	Add RAM to A
ADT		4A	0100 1010	$A+10_{10} \rightarrow A$	None	Add Ten to A
AISC	у	5-	0101 y	A + y → A	Carry	Add Immediate, Skip on Carry (y \neq 0)
CASC		10	0001 0000	\overline{A} + RAM(B) + C \rightarrow A Carry \rightarrow C	Carry	Complement and Add with Carry, Skip on Carry
CLRA		00	0000 0000	0 → A	None	Clear A
СОМР		40	0100 0000	$\overline{A} \rightarrow A$	None	Ones complement of A to A
NOP		44	01000100	None	None	No Operation
RC		32	0011 0010	"0" → C	None	Reset C
sc		22	00100010	"1" → C	None	Set C
XOR		02	00000010	A ⊕ RAM(B) → A	None	Exclusive-OR RAM with A
TRANSFE	R OF CON	FROL IN	ISTRUCTIONS			1.
JID		FF	[1111]1111	ROM (PC _{9:8} , A,M) → PC _{7:0}	None	Jump Indirect (Note 3)
JMP	а	6-	0 1 1 0 0 0 a _{9:8}	a → PC	None	Jump
			a _{7:0}			
JP	а		[1] a _{6:0} (pages 2,3 only)	a → PC _{6:0}	None	Jump within Page (Note 4)
	`		or 111 a _{5:0} (all other pages)	a → PC _{5·0}		
JSRP	а		10 a _{5:0}	$PC + 1 \rightarrow SA \rightarrow SB \rightarrow SC$ $0010 \rightarrow PC_{9:6}$ $a \rightarrow PC_{5:0}$	None	Jump to Subroutine Page (Note 5)
JSR	a	. 6-	0 1 1 0 1 0 a _{9:8}	$PC + 1 \rightarrow SA \rightarrow SB \rightarrow SC$ a $\rightarrow PC$	None	Jump to Subroutine
RET		48	0100 1000	$SC \rightarrow SB \rightarrow SA \rightarrow PC$	None	Return from Subroutine
RETSK		49	0100 1001	$SC \rightarrow SB \rightarrow SA \rightarrow PC$	Always Skip on Return	Return from Subroutine then Skip

Table 2. COP420L/421L Instruction Set (continued)

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
MEMORY	REFERENC	E INST	RUCTIONS			
САМО	. ,	33 3C	0011 0011	A → Q _{7:4} RAM(B) → Q _{3:0}	None	Copy A, RAM to Q
CQMA		33 2C	0011 0011	$Q_{7:4} \rightarrow RAM(B)$ $Q_{3:0} \rightarrow A$	None	Copy Q to RAM, A
LD	r	-5	00 r 0101	RAM(B) → A Br ⊕ r → Br	None	Load RAM into A, Exclusive-OR Br with r
LDD	r,d	23	0010 0011 00 r d	$RAM(r,d) \rightarrow A$	None	Load A with RAM pointed to directly by r,d
LQID		BF	1011 1111	$ROM(PC_{9:8},A,M) \rightarrow Q$ SB \rightarrow SC	None	Load Q Indirect (Note 3)
RMB	0 1 2 3	4C 45 42 43	0100 1100 0100 0101 0100 0010 0100 0011	$0 \rightarrow RAM(B)_0$ $0 \rightarrow RAM(B)_1$ $0 \rightarrow RAM(B)_2$ $0 \rightarrow RAM(B)_3$	None	Reset RAM Bit
SMB	0 1 2 3	4D 47 46 4B	0100 1101 0100 1101 0100 0110 0100 1011	1 → RAM(B) ₀ 1 → RAM(B) ₁ 1 → RAM(B) ₂ 1 → RAM(B) ₃	None	Set RAM Bit
STII	у	7-	0111 y	y → RAM(B) Bd + 1 →Bd	None	Store Memory Immediate and Increment Bd
x	r	-6	00 r 0110	$RAM(B) \leftrightarrow A$ $Br \oplus r \rightarrow Br$	None	Exchange RAM with A, Exclusive-OR Br with r
KAD	r,d	23 	0010 0011 10 r d	RAM(r,d) ↔ A	None	Exchange A with RAM pointed to directly by r,d
XDS	r	-7	00 r 0111	RAM(B) ↔ A Bd – 1 → Bd Br ⊕ r → Br	Bd decrements past 0	Exchange RAM with A and Decrement Bd, Exclusive-OR Br with r
xis	r	-4	00 r 0100	RAM(B) ↔ A Bd + 1 → Bd Br ⊕ r → Br	Bd increments past 15	Exchange RAM with A and Increment Bd, Exclusive-OR Br with r
REGISTER	REFEREN	CE INS	FRUCTIONS		·	
CAB		50	0101 0000	A → Bd	None	Copy A to Bd
СВА		4E	0100 1110	Bd → A	None	Copy Bd to A
_BI	r,d		00 r (d-1) (d = 0, 9:15)	$r,d \rightarrow B$	Skip until not a LBI	Load B Immediate with r,d (Note 6)
		33	or 0011 0011 10 r d (any d)			
LEI	у	33 6-	0011 0011 0110 y	y → EN	None	Load EN Immediate (Note
XABR		12	[0 0 0 1 0 0 1 0]	A ↔ Br (0,0 → A ₃ ,A ₂)	None	Exchange A with Br

Table 2. COP420L/421L Instruction Set (continued)

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
TEST INST	RUCTIONS	;				
SKC		20	[0010]0000]		C="1"	Skip if C is True
SKE		21	00100001		A = RAM(B)	Skip if A Equals RAM
SKGZ		33	00110011		$G_{3:0} = 0$	Skip if G is Zero (all 4 bits)
		21	00100001			
SKGBZ ·		33	0011 0011	1st byte		Skip if G Bit is Zero
	0	01	00000001	•	$G_0 = 0$	
	1	11	00010001	2nd byte	$G_1 = 0$	
	2	03	00000011	Zild byte	$G_2 = 0$	
	3	13	00010011	•	$G_3 = 0$	
SKMBZ	0	01	00000001		$RAM(B)_0 = 0$	Skip if RAM Bit is Zero
	1	11	00010001		$RAM(B)_1 = 0$	
	2	03	00000011		$RAM(B)_2 = 0$	
	3	13	0001 0011		$RAM(B)_3 = 0$	
SKT		41	01000001		A time-base counter carry has occurred since last test	Skip on Timer (Note 3)
INPUT/OUT	PUT INSTE	RUCTIO	 NS			
ING		33	[0011]0011]	G → A	None	Input G Ports to A
		2A	00101010			
ININ		33	00110011	IN → A	None	Input IN Inputs to A (Note 2
		28	00101000			
INIL		33	0011 0011	IL ₃ , CKO, "0", IL ₀ → A	None	Input IL Latches to A
		29	00101001			(Note 3)
INL.		. 33	0011 0011	L _{7:4} → RAM(B)	None	Input L Ports to RAM,A
		22	00:01::0	Lo.u A		
OBD		33	00110011	$Bd \rightarrow D$	None	Output Bd to D Outputs
		3E	00111110			
OGI	у	33	00110011	y → G	None	Output to G Ports Immediat
		5-	0101 y			
OMG		33	00110011	$RAM(B) \rightarrow G$	None	Output RAM to G Ports
		3A	00111010			
XAS		4F	0100 1111	A ↔ SIO, C → SKL	None	Exchange A with SIO (Note 3)

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, A3 indicates the most significant (left-most) bit of the 4-bit A register.

Note 2: The ININ instruction is only available on the 28-pin COP420L as the other devices do not contain the IN inputs.

Note 3: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see below.

Note 4: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64-word page. JP may not jump to the last word of a page.

Note 5: A JSRP transfers program control to subroutine page 2 (0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3. JSRP may not jump to the last word in page 2.

Note 6: LBI is a single-byte instruction if d = 0, 9, 10, 11, 12, 13, 14, or 15. The machine code for the lower 4 bits equals the binary value of the "d" data minus 1, e.g., to load the lower four bits of B (Bd) with the value 9 (1001₂), the lower 4 bits of the LBI instruction equal 8 (1000₂). To load 0, the lower 4 bits of the LBI instruction should equal 15 (1111₂).

Note 7: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a "1" or "0" in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP420L/421L programs.

XAS Instruction

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above.) If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

JID Instruction

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the *contents* of ROM addressed by the 10-bit word, PC_{9:8}, A, M. PC₉ and PC₈ are not affected by this instruction.

Note that JID requires 2 instruction cycles to execute.

INIL Instruction

INIL (Input IL Latches to A) inputs 2 latches, IL3 and IL0 (see Figure 8) and CKO into A. The IL3 and IL0 latches are set if a low-going pulse ("1" to "0") has occurred on the IN3 and IN0 inputs since the last INIL instruction, provided the input pulse stays low for at least two instruction times. Execution of an INIL inputs IL3 and IL0 into A3 and A0 respectively, and resets these latches to allow them to respond to subsequent low-going pulses on the IN₂ and IN₀ lines. If CKO is mask programmed as a general purpose input, an INIL will input the state of CKO into A2. If CKO has not been so programmed, a "1" will be placed in A2. A "0" is always placed in A1 upon the execution of an INIL. The general purpose inputs IN3-IN0 are input to A upon execution of an ININ instruction. (See Table 2, ININ instruction.) INIL is useful in recognizing pulses of short duration or pulses which occur too often to be read conveniently by an ININ instruction. IL latches are not cleared on reset.

LQID Instruction

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 10-bit word PC9, PC8, A, M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC+1 → SA → SB →SC) and replaces the least significant 8 bits of PC as follows: A \rightarrow PC_{7:4}, RAM(B) \rightarrow PC_{3:0}, leaving PC₉ and PC₈ unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SC → SB → SA →PC), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SB → SC, the previous contents of SC are lost. Also, when LQID pops the stack, the previously pushed contents of SB are left in SC. The net result is that the contents of SB are placed in SC (SB → SC). Note that LQID takes two instruction cycle times to execute.




Figure 8. INIL Hardware Implementation

SKT Instruction

The SKT (Skip On Timer) instruction tests the state of an internal 10-bit time-base counter. This counter divides the instruction cycle clock frequency by 1024 and provides a latched indication of counter overflow. The SKT instruction tests this latch, executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction, therefore, allow the COP420L/421L to generate its own time-base for real-time processing rather than relying on an external input signal.

For example, using a 2.097 MHz crystal as the time-base to the clock generator, the instruction cycle clock frequency will be 65kHz (crystal frequency +32) and the binary counter output pulse frequency will be 64Hz. For time-of-day or similar real-time processing, the SKT instruction can call a routine which increments a "seconds" counter every 64 ticks.

Instruction Set Notes

- a. The first word of a COP420L/421L program (ROM address 0) must be a CLRA (Clear A) instruction.
- b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths except JID and LQID take the same number of cycle times whether instructions are skipped or executed. JID and LQID instructions take 2 cycles if executed and 1 cycle if skipped.
- c. The ROM is organized into 16 pages of 64 words each. The Program Counter is a 10-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page 3, 7, 11, or 15 will access data in the next group of four pages.

Option List The COP420L/421L mask-programmable options are assigned numbers which correspond with the COP420L pins. The following is a list of COP420L options. When specifying a COP421L chip, Options 9, 10, 19, and 20 must all be set to zero. When specifying a COP422L chip, options 9, 10, 19, and 20 must all be set to zero; options 21 and 22 may not be set to one, three or five; and option 2 may not be set to one. The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry. Option 1 = 0: Ground Pin — no options available Option 18: SK Driver same as Option 17 Option 2: CKO Output =0: clock generator output to crystal/resonator Option 19: INo Input (0 not allowable value if Option 3 = 3) same as Option 9 = 1: pin is RAM power supply (V_R) input (not Option 20: IN₃ Input available on the COP422L) same as Option 9 = 2: general purpose input with load device to V_{CC} Option 21: Go I/O Port = 3: general purpose input, Hi-Z = 0: very-high current standard output = 4: multi-COP SYNC input (CKI ÷ 32, CKI ÷ 16) = 1: very-high current open-drain output = 5: multi-COP SYNC input (CKI ÷ 8) = 2: high current standard output Option 3: CKI Input = 3: high current open-drain output = 0: oscillator input divided by 32 (2 MHz max.)

= 3: single-pin RC controlled oscillator (÷4) = 4: Schmitt trigger clock input (÷4) Option 4: RESET Input =0: load device to V_{CC} = 1: Hi-Z input

= 1: oscillator input divided by 16 (1 MHz max.)

= 2: oscillator input divided by 8 (500 kHz max.)

Option 5: L7 Driver =0: Standard output = 1: Open-drain output =2: High current LED direct segment drive output

= 3: High current TRI-STATE® push-pull output = 4: Low-current LED direct segment drive output =5: Low-current TRI-STATE® push-pull output Option 6: L6 Driver

same as Option 5 Option 8: L₄ Driver same as Option 5 Option 9: IN₁ Input = 0: load device to V_{CC}

same as Option 5

Option 7: L₅ Driver

= 1: Hi-Z input Option 10: IN2 Input same as Option 9 Option 11: V_{CC} pin

=0: Standard V_{CC} = 1: Optional higher voltage V_{CC} Option 12: L₃ Driver

Option 13: L2 Driver same as Option 5 Option 14: L₁ Driver same as Option 5

Option 15: L₀ Driver

same as Option 5

same as Option 5

Option 16: SI Input same as Option 9 Option 17: SO Driver =0: standard output

= 1: open-drain output = 2: push-pull output

= 4: standard LSTTL output (fanout = 1) = 5: open-drain LSTTL output (fanout = 1) Option 22: G1 I/O Port same as Option 21 Option 23: G2 I/O Port same as Option 21 Option 24: G₃ I/O Port same as Option 21

Option 26: D2 Output same as Option 21 Option 27: D₁ Output same as Option 21 Option 28: Do Output same as Option 21

Option 25: D₃ Output

same as Option 21

Option 29: L Input Levels =0: standard TTL input levels ("0" = 0.8V, "1" = 2.0V)= 1: higher voltage input levels ("0" = 1.2V, "1" = 3.6V)

Option 30: IN Input Levels same as Option 29 Option 31: G Input Levels same as Option 29

Option 32: SI Input Levels same as Option 29 Option 33: RESET Input

= 0: Schmitt trigger input = 1: standard TTL input levels = 2: higher voltage input levels Option 34: CKO Input Levels (CKO = input; Option

2 = 2,3same as Option 29 Option 35 COP Bonding

= 0: COP420L (28-pin device) = 1: COP421L (24-pin device) = 2: 28- and 24-pin versions = 3: COP422L (20-pin device)

= 4: 28- and 20-pin versions = 5: 24- and 20-pin versions = 6: 28-, 24-, and 20-pin versions

TEST MODE (Non-Standard Operation)

The SO output has been configured to provide for standard test procedures for the custom-programmed COP420L. With SO forced to logic "1", two test modes are provided, depending upon the value of SI:

- a. RAM and Internal Logic Test Mode (SI = 1)
- b. ROM Test Mode (SI = 0)

These special test modes should not be employed by the user; they are intended for manufacturing test only.

APPLICATION #1: COP420L General Controller

Figure 9 shows an interconnect diagram for a COP420L used as a general controller. Operation of the system is as follows:

 The L₇-L₀ outputs are configured as LED Direct Drive outputs, allowing direct connection to the segments of the display.

- 2. The D_3 - D_0 outputs drive the digits of the multiplexed display directly and scan the columns of the 4×4 keyboard matrix.
- The IN₃-IN₀ inputs are used to input the 4 rows of the keyboard matrix. Reading the IN lines in conjunction with the current value of the D outputs allows detection, debouncing, and decoding of any one of the 16 keyswitches.
- 4. CKI is configured as a single-pin oscillator input allowing system timing to be controlled by a single-pin RC network. CKO is therefore available for use as a V_R RAM power supply pin. RAM data integrity is thereby assured when the main power supply is shut down (see RAM Keep-Alive option description).
- SI is selected as the input to a binary counter input. With SIO used as a binary counter, SO and SK can be used as general purpose outputs.
- 6. The 4 bidirectional G I/O ports (G₃-G₀) are available for use as required by the user's application.





Figure 9. COP420L Keyboard/Display Interface

APPLICATION #2: Digitally Tuned Radio Controller and Clock



Keyboard Matrix Configuration




Figure 10. Digital Tuning System Block

Functional Description

Logic I/Os

CKI Input: This input accepts an external 500kHz signal. divides it by eight and outputs the quotient at the CLK output as the system clock.

RST Input: Schmitt trigger input to clear device upon initialization.

SDT Input: Interrupt input for station detection. The SDT signal is generated by the radio's station detector and used by the COP420L-HSB to determine if there is a valid station on the active frequency. The status of the SDT input is only relevant during station searching mode. A high on SDT will temporarily terminate the search mode for eight seconds.

ALM Input: A high on ALM will activate alarm output via slave device at alarm time. A low on the input will disable alarm function.

DATA Output: Push-pull output providing serial data to external devices.

CLK Output: Push-pull output providing system clock at data transmitting time.

50Hz Input: A normally high input to accept a 50Hz external time base for real-time calculation.

Momentary Keys Description

MEM 1-MEM 10: Each memory represents data of a favorite station in a certain band. Depression of one of these keys will recall the previous stored data and transmit it to the PLL. The PLL will in turn change the radio's receiving frequency as well as the band if necessary. Memory recall keys can also turn on the radio.

UP: This key will manually increment receiving frequency. The first four steps of increment will be for fine tuning a station, after which will be fast slewing meant for manual receive frequency changing.

DOWN: Has the same function as UP key except that frequency is decremented.

MEMORY SCAN: This will start the radio scanning through all ten memories automatically at eight seconds per memory starting from Memory 1. This will also turn on the radio if it was off.

MEMORY STORE: Enables the memory store mode which lasts for three seconds. Depression of any memory key will store the active frequency and band in that memory and disable the store mode. Any function key will also disable the mode to prevent memory data being accidentally destroyed.

HALT: Depression of the HALT key will stop the search and scan functions at current frequency or memory. HALT also turns on the radio during off time and recall frequency display in single display mode.

SEARCH: Activates station searching in the current band. Search speed is 50ms per frequency step with wrapping around at end of band. An 8-second stop will take place on reaching a valid station. The HALT key or any function key will terminate the search. Search direction will normally be upwards unless the DOWN key has been depressed prior to the SEARCH key or during the search function in which case search direction will be downwards.

OFF: Turns off the radio or alarm when active.

AM/FM: Radio band switch.

SLEEP: Activates sleep mode, turns on radio on depression and off radio at the end of sleep period. Setting of sleep period is done by depressing the SLEEP and MINUTE key simultaneously.

ALARM: Enables alarm time setting. Depressing the HOUR or MINUTE key and ALARM key simultaneously will set the alarm hour and minute respectively.

HOUR: Sets the hour digits of time-related functions.

MINUTE: Sets the minute digits of time-related functions.

Diode Straps Connections

STRAP 0: Controls the on and off of radio. In applications where a toggle type ON/OFF switch is used, momentary OFF key can be omitted; connecting the strap will turn on the radio and vice versa. Must be connected to use momentary OFF key.

STRAP 1, 2: Selects the AM IF options.

STRAP 2: 12/24-hour clock select.

STRAP 4: 3/5kHz AM step size select.

STRAP 5. 6: FM IF offsets select.

	STRAP 0	STRAP 3	STRAP 4
Connected	Radio ON	12 hour	5kHz step
Open	Radio OFF	24 hour	3kHz step

AM/FM IF Options:

AM	STRAP 1	STRAP 2
455kHz	Х	X
460kHz	Χ ,	~
450kHz	· /	X
260 kHz	~	~
FM	STRAP 5	STRAP 6
FM 10.7 MHz	STRAP 5	STRAP 6
10.7 MHz	X	X

X = No connection.

Indirect Features and Options

As indicated in Figure 10, there are a few options and indirect features provided via the help of a slave device, namely the Phase Lock Loop, DS8906N.

Display Options

As mentioned above, the COP420L-HSB is MICRO-WIRE® compatible. Internal circuitry enables it to directly interface with all of National's serial input MICRO-WIRE compatible display drivers whether they are of a direct drive or multiplex drive format. On Figure 10 is a list of drivers available for the system. EN1 and EN2 are optional enable outputs meant for a dual display system in which EN3 will not be used. By dual display, it means that one display will be constantly showing time informa-

⁼ Dioded inserted

tion and the other showing frequency information. Whereas in conventional single display systems, the display shows both time and frequency information in a time-sharing method. The National system provides a time-prioritized display-sharing method. That is, whenever a tuning function is completed, the frequency information will stay on the display for eight seconds then time display will take over. This is achieved by using EN3 for the driver's enable logic.

Control Outputs

Six open collector outputs controlled by the COP420L-HSB are provided from DS8906N, the phase lock loop for controlling radio switching circuits.

Radio ON/OFF: A high from this output indicates that the radio should be switched on and vice yersa.

AM/FM: Output for controlling the AM/FM bandswitch. A high level output indicates FM and a low indicates the AM band.

MUTE: For muting the audio output when performing any frequency related function. The output will go high prior to the frequency change except when doing fine tuning.

ALARM ENABLE: Active high output for turning on the alarm circuit at alarm time.


50kHz IND: For driving the 50kHz indicator in FM band or the LSB in a 5-digit display. Output is active high.


MEM STORE IND: For driving the memory store mode indicator. Output is active high.

Typical Implementation Alternatives

A full keyboard or any portion of it can be implemented with various applications for features/functions vs. cost/size.

Figure 11 shows two keyboard configurations with 22-key and 11-key keyboards for a desk top/tuner system or auto-radio system respectively.





Desk Top DTR Keyboard

Car DTR Keyboard

Figure 11.



COP440/COP441/COP442 and COP340/COP341/COP342 Single-Chip N-Channel Microcontrollers


General Description

The COP440, COP441, COP442, COP340, COP341, and COP342 Single-Chip N-Channel Microcontrollers are members of the COPS™ family, fabricated using Nchannel, silicon gate MOS technology. These are complete microcontrollers with all system timing, internal logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, various output configuration options, and an instruction set, internal architecture, and I/O scheme designed to facilitate kevboard input, display output, and data manipulation. The COP440 is a 40-pin chip and the COP441 is a 28-pin version of the same circuit (12 I/O lines removed). The COP442 is a 24-pin version (4 more input lines removed). The COP340, COP341, COP342 are functional equivalents of the above devices respectively, but operate with an extended temperature range (-40°Cto +85°C). Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized controller oriented processor at a low end-product cost.

Features

- Enhanced, more powerful instruction set
- 2k×8 ROM, 160×4 RAM
- 35 I/O lines (COP440)
- Zero-crossing detect circuitry with hysteresis
- True multi-vectored interrupt from 4 selectable sources (plus restart)
- Four-level subroutine stack (in RAM)
- 4 us cycle time
- Single supply operation (4.5V-6.3V)
- Programmable time-base counter
- Internal binary counter/register with MICROWIRE™ compatible serial I/O
- General purpose and TRI-STATE® outputs
- TTL/CMOS compatible in and out
- LED drive capability
- MICROBUS™ compatible
- Software/hardware compatible with other members of the COP400 family
- Extended temperature range devices COP340, COP341, COP342 (-40°C to +85°C)
- Compatible dual CPU device available (COP2440 series)

COPS, MICROBUS, and MICROWIRE are trademarks of National Semiconductor Corp. TRI-STATE is a registered trademark of National Semiconductor Corp.



COP440/COP441/COP442 Absolute Maximum Ratings

Voltage at Zero-Crossing Detect Pin

Relative to GND
Voltage at Any Other Pin Relative to GND

-1.2V to +15V -0.5V to +7V

Ambient Operating Temperature

Parameter

0°C to +70°C

Ambient Storage Temperature

-65°C to +150°C

Lead Temperature (Soldering, 10 seconds)

300°C

Power Dissipation

0.75 Watt at 25°C 0.4 Watt at 70°C

Total Source Current

150 mA

Total Sink Current

75 m A

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are

to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0^{\circ}C \le T_A \le +70^{\circ}C$, $4.5V \le V_{CC} \le 6.3V$ unless otherwise noted.

Conditions

Min.

Max.

Units

Parameter	Conditions	Min.	IVIAX.	Units
Operating Voltage (V _{CC})	Note 3	4.5	6.3	V
Power Supply Ripple	(peak to peak)		0.4	V
Operating Supply Current	(All inputs and outputs open) $T_A = 0^{\circ}C$ $T_A = 25^{\circ}C$ $T_A = 70^{\circ}C$		41 35 27	mA mA mA
Input Voltage Levels		* -		
CKI Input Levels Crystal Input (÷16, ÷8)				
Logic High (V _{IH})	$V_{CC} = Max.$	2.5		V
Logic High (V _{IH})	$V_{CC} = 5V \pm 5\%$	2.0 -0.3	0.4	V V
Logic Low (V _{IL})		-0.3	0.4	\ \ \ \
Schmitt Trigger Input (÷4) Logic High (V _{IH})		0.7V _{CC}		V
Logic Low (V _{IL})		-0.3	0.6	V
RESET Input Levels	(Schmitt Triager Input)	0.71		1
Logic High		0.7V _{CC} -0.3	0.6	V
Logic Low	0 5 7	-0.3	0.6	V
Zero-Crossing Detect Input Trip Point	See Figure 7	-0.15	0.15	. v
Logic High (V _{IH}) Limit		0.13	12	ľ
Logic Low (V _{II}) Limit		-0.8	12	ľ
SO Input Level (Test Mode)		2.0	2.5	V
All Other Inputs				
Logic High	$V_{CC} = Max.$	2.5		V
Logic High	$V_{CC} = 5V \pm 5\%$	2.0		V .
Logic Low		-0.3	0.8	V
Input Levels High Trip Option				
Logic High		3.6		V
Logic Low		-0.3	1.2	V
Input Capacitance			7.0	pF
Hi-Z Input Leakage		-1.0	+1.0	μΑ

Note 1: Duty Cycle = $t_{WI}/(t_{WI} + t_{WO})$.

Note 2: See Figure for additional I/O Characteristics.

Note 3: V_{CC} voltage change must be less than 0.5 V in a 1ms period to maintain proper operation.

Note 4: Exercise great care not to exceed maximum device power dissipation limits when direct-driving LEDs (or sourcing similar loads) at high temperature.

COP440/COP441/COP442 DC Electrical Characteristics (Cont'd)

Parameter	Conditions	Min.	Max.	Units
Output Voltage Levels				
Standard Output				
TTL Operation				
Logic High (V _{OH})	$I_{OH} = -100 \mu A$	2.4		v
Logic Low (V _{OL})	I _{OL} = 1.6 mA		0.4	V
CMOS Operation				
Logic High (V _{OH})	$I_{OH} = -10 \mu A$	V _{CC} - 0.4		V
Logic Low (V _{OL})	$I_{OL} = 10 \mu A$		0.2	V
Output Current Levels				
Standard Output Source Current	$V_{CC} = 4.5 \text{V}, V_{OH} = 2.4 \text{V}$	-100	-650	μА
LED Direct Drive Output	$V_{CC} = 6V$,
Logic High (I _{OH})	V _{OH} = 2V	-2.5	-17	mA
TRI-STATE® Output Leakage Current	TON 21	-2.5	+2.5	μA
CKO Output			. 2.0	μ.,
Oscillator Output Option				
Logic High	$V_{OH} = 2V$	-0.2		mA
Logic Low	$V_{OI} = 0.4V$	0.4		mA
V _B RAM Power Supply Option				
Supply current	$V_{R} = 3.3V$		3.0	mA
CKI Sink Current (RC Option)	$V_{IH} = 3.5 V, V_{CC} = 4.5 V$	2.0		mA
Input Current Levels	- III	,		
Zero-Crossing Detect Input				
Resistance	$V_{1H} = 1.0V$	1.5	4.6	kΩ
Input Load Source Current	$V_{IH} = 2.0V$, $V_{CC} = 4.5V$	1.5	230	
<u> </u>	VIH = 2.0 V, VCC = 4.5 V	. 14	230	μΑ
Total Sink Current Allowed				
All I/O Combined			75	mA
Each L, R Port		.	20	mA
Each D, G, H Port			10	mA
SO, SK			2.5	mA
Total Source Current Allowed				,
All I/O Combined			150	mA
L Port			120	mA .
L ₇ -L ₄			70	mA
L ₃ -L ₀			70	mA.
Each L Pin			23	mA
All Other Output Pins		1	1.6	mA

COP340/COP341/COP342 **Absolute Maximum Ratings**

Voltage at Zero-Crossing Detect Pin Relative to GND

-1.2V to +15V Voltage at Any Other Pin Relative to GND -0.5V to +7V

- 40°C to +85°C **Ambient Operating Temperature**

-65°C to +150°C **Ambient Storage Temperature**

300°C

Lead Temperature (Soldering, 10 seconds)

Power Dissipation

0.75 Watt at 25°C 0.25 Watt at 85°C

Total Source Current

150 mA

Total Sink Current

75mA

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are

not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics

Parameter	Conditions	Min.	Max.	Units
Operating Voltage (V _{CC})	Note 3	4.5	5.5	V
Power Supply Ripple	(peak to peak)		0.4	V
Operating Supply Current	(All inputs and outputs open) $T_A = -40^{\circ}C$ $T_A = 25^{\circ}C$ $T_A = 85^{\circ}C$		54 35 25	mA mA mA
Input Voltage Levels				
CKI Input Levels Crystal Input (÷16, ÷8)				
Logic High (V _{IH}) Logic Low (V _{IL})		2.2 -0.3	0.3	V
Schmitt Trigger Input (÷4) Logic High (V _{IH}) Logic Low (V _{IL})		0.7V _{CC} -0.3	0.4	V
RESET Input Levels	(Schmitt Trigger Input)			
Logic High		-0.3 V _{CC}	0.4	v
Zero-Crossing Detect Input	See Figure 7			
Trip Point Logic High (V _{IH}) Limit		-0.15	0.15 12	V
Logic Low (V _{II}) Limit		-0.8	12	ľ
SO Input Level (Test Mode)		2.2	2.4	V
All Other Inputs Logic High		2.2	0.0	V
Logic Low		-0.3	0.6	V
Input Levels High Trip Option Logic High		3.6	4.0	V
Logic Low		-0.3	1.2	1
Input Capacitance			7.0	pF
Hi-Z Input Leakage		-2.0	+2.0	μΑ

COP340/COP341/COP342 DC Electrical Characteristics (Cont'd)

Parameter	Conditions	Min.	Max.	Units
Output Voltage Levels				
Standard Output				
TTL Operation				
Logic High (V _{OH})	$I_{OH} = -100 \mu A$	2.4		V.
Logic Low (VOL)	I _{OL} = 1.6 mA		0.4	٧
CMOS Operation				
Logic High (V _{OH})	$I_{OH} = -10 \mu A$	V _{CC} - 0.5		٧
Logic Low (V _{OL})	$I_{OL} = 10 \mu\text{A}$		0.2	V
Output Current Levels				
Standard Output Source Current	$V_{CC} = 4.5V, V_{OH} = 2.4V$	-100	-800	μΑ
LED Direct Drive Output	V _{CC} = 5V (Note 4)			
Logic High (I _{OH})	V _{OH} = 2V	-1.5	-15	mA
TRI-STATE® Output Leakage Current		-5.0	+5.0	μΑ
CKO Output		0.0		, .
Oscillator Output Option				
Logic High	$V_{OH} = 2V$	-0.2		mA
Logic Low	V _{OL} = 0.4V	0.4		mA
V _R RAM Power Supply Option	OL SITT		•	
Supply current	$V_{R} = 3.3V$		4.0	mA
CKI Sink Current (RC Option)	$V_{CC} = 4.5V$, $V_{IH} = 3.5V$	2.0		mA
Input Current Levels	VCC = 4.5 V, VIH = 5.5 V	2.0		- ""
•				
Zero-Crossing Detect Input Resistance	V _{IH} = 1.0V	1.4	4.6	kΩ
		1		
Input Load Source Current	$V_{IH} = 2.0V, V_{CC} = 4.5V$	14	280	μΑ
Total Sink Current Allowed				
All I/O Combined			75	mA
Each L, R Port			20	mA
Each D, G, H Port			10	mA
SO, SK			2.5	mA
Total Source Current Allowed	· · · · · · · · · · · · · · · · · · ·			
All I/O Combined			150	mA
L Port			120	mA
L ₇ -L ₄			70	mA
L ₃ -L ₀			70	mA
Each L Pin			23	mA.
All Other Output Pins			1.6	mA

ns

ns

ns

AC Electrical Characteristics

COP440/COP441/COP442: 0°C \leq T_A \leq +70°C. 4.5V \leq V_{CC} \leq 6.3V unless otherwise noted

Parameter	Conditions	Min.	Max.	Units
nstruction Cycle Time — t _E		4.0	10	μS
CKI Frequency	÷16 mode ÷8 mode ÷4 mode	1.6 0.8 0.4	4.0 2.0 1.0	MHz MHz MHz
Duty Cycle (Note 1) Rise Time Fall Time	f ₁ = 4 MHz f ₁ = 4 MHz external clock f ₁ = 4 MHz external clock	30	60 60 40	% ns ns
CKI Using RC (Figure 9c) Frequency Instruction Execution Time — t _E	\div 4 mode R = 15 kΩ ±5%, C = 100 pF ± 10%	0.5 4.0	1.0 8.0	MHz μs
NPUTS: (Figure 4)				
SI tsetup tHOLD All Other Inputs		0.3 300		μs ns
tsetup though		1.7 300		μs ns
OUTPUT PROPAGATION DELAY	Test Condition: $C_L = 50 \text{pF}, V_{\text{OUT}} = 1.5 \text{V}$			
CKO tpd1, tpd0 tpd1, tpd0	Crystal Input Schmitt Trigger Input		0.17 0.3	μS μS
SO, SK t _{pd1} , t _{pd0} All Other Outputs	$R_L = 2.4 kΩ$ $R_I = 5.0 kΩ$,	1.0 1.4	μS μS
MICROBUS™ TIMING Read Operation (Figure 2a)	$C_L = 100 \text{pF}, V_{CC} = 5V \pm 5\%$ TRI-STATE® outputs			
Chip Select Stable Before RD—t _{CSR} Chip Select Hold Time for RD—t _{RCS} RD Pulse Width—t _{RR}		65 20 400		ns ns ns
Data Delay from RD—t _{RD} RD to Data Floating—t _{DF}		400	375 ∠ɔ∪	ns
·Write Operation (Figure 2b) Chip Select Stable Before WR—t _{CSW} Chip Select Hold Time for WR—t _{WCS}		65 20		ns ns
WR Pulse Width—t _{WW}		400		ns




Figure 2a. MICROBUSTM Read Operation Timing

Data Set-Up Time for WR-t_{DW}

INTR Transition Time from \overline{WR} — t_{WI}


Data Hold Time for WR-twD

Figure 2b. MICROBUS Write Operation Timing

320

100

700



Order Number COP440N, COP340N NS Package N40A

Order Number COP441N, COP341N NS Package N28A Order Number COP442N, COP342N NS Package N24A

Figure 3. Connection Diagrams

Pin	Description	Pin	Description
L7-L0	8-bit bidirectional I/O port with	CKI	System oscillator input
	TRI-STATE®	ско	System oscillator output (or general
G_3-G_0	4-bit bidirectional I/O port		purpose input or RAM power supply)
D ₃ -D ₀	4-bit general purpose output port	RESET	System reset input
$IN_3 - IN_0$	4-bit general purpose input port (not	V _{CC}	Power supply
	available on COP442/COP342)	GND	Ground
SI	Serial input	H ₃ -H ₀	4-bit bidirectional I/O port
SO	Serial output (or general purpose output)		(COP440/COP340 only)
SK	Logic-controlled clock (or general purpose output)	R ₇ -R ₀	8-bit bidirectional I/O port with TRI-STATE® (COP440/COP340 only)




Figure 4. Input/Output Timing Diagrams (Divide by 16 Mode)

Functional Description

The block diagram of the COP440 is shown in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic "1" (greater than 2.0 volts). When a bit is reset, it is a logic "0" (less than 0.8 volts).

Program Memory

Program Memory consists of a 2,048 byte ROM. As can be seen by an examination of the COP440 instruction set, these words may be program instructions, constants, or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID, LQID, and LID instructions, ROM must often be thought of as being organized into 32 pages of 64 words each.

ROM addressing is accomplished by an 11-bit PC register. Its binary value selects one of the 2,048 8-bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 11-bit binary count value.

ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

Data Memory

Data memory consists of a 640-bit RAM, organized as 10 data registers of 16 4-bit digits. RAM addressing is implemented by an 8-bit B register whose upper 4 bits (Br) select 1 of 10 (0-9) data registers and lower 4 bits (Bd) select 1 of 16 4-bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) is usually loaded into, or from, or exchanged with the A register (accumulator), it may also be loaded into or from the Q latches, L port, R port, EN register, and T counter (Internal time pase counter), naivi may also be loaded from 4 bits of a ROM word. RAM addressing may also be performed directly to the lower 8 registers by the LDD and XAD instructions based upon the 7-bit contents of the operand field of these instructions. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs. RAM register 8 (Br = 8) also serves as a subroutine stack. Note that it is possible, but not recommended, to alter the contents of the stack by normal data memory access commands.

Internal Logic

The 4-bit A register (accumulator) is the source and destination register for most I/O arithmetic, logic, and data memory access operations. It can also be used to load the Br and Bd portions of the B register, N register, to load and input 4 bits of the 8-bit Q latch, EN register, or T counter, to input 4 bits of a ROM word, L or R I/O port data, to input 4-bit G, H, or IN ports, and to perform data exchanges with the SIO register. The accumulator is cleared upon reset.

A 4-bit adder performs the arithmetic and logic functions of the COP440, storing its results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below.)

The 8-bit T counter is a binary up counter which can be loaded to and from M and A. The input to this counter is software selectable from two sources: the first coming from a divide-by-four prescaler (from instruction cycle frequency) thus providing a 10-bit time base counter; the second coming from $\rm IN_2$ input, changing the T counter into an 8-bit external event counter (see EN register below). In this mode, a low-going pulse ("1" to "0") of at least 2 instruction cycles wide will increment the counter. When the counter overflows, an overflow flag will be set (see SKT insruction below) and an interrupt signal will be sent to processor X. The T counter is cleared on reset.

Four general-purpose inputs, IN_3-IN_0 , are provided; IN_1 , IN_2 and IN_3 may be selected, by a mask-programmable option, as Read Strobe, Chip Select, and Write Strobe inputs, respectively, for use in MICROBUSTM applications; IN_1 , by another mask-programmable option, can be selected as a true zero-crossing detector with the output triggering an interrupt or being interrogated by an instruction. These two mask-programmable options are mutually exclusive.

The D register provides 4 general-purpose outputs and is used as the destination register for the 4-bit contents of Bd.

The G register contents are outputs to a 4-bit general-purpose bidirectional I/O port. G_0 may be mask-programmed as an output for MICROBUS applications.

The H register contents are outputs to a 4-bit general-purpose bidirectional I/O port.

The Q register is an internal, latched, 8-bit register, used to hold data loaded to or from M and A, as well as 8-bit data from ROM. Its contents are outputted to the L I/O ports when the L drivers are enabled under program control. With the MICROBUS option selected, Q can also be loaded with the 8-bit contents of the L I/O ports upon the occurence of a write strobe from the host CPU. Note that unlike most other COPS™ controllers, Q is cleared on reset.

The 8 L drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of L may be read directly into A and M. As explained above, the MICROBUS option allows L I/O port data to be latched into the Q register. The L I/O port can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with Q data being outputted to the Sa-Sg and decimal point segments of the display.

The R register, when enabled, outputs to an 8-bit general-purpose, bidirectional, I/O port.

The SIO register functions as a 4-bit serial-in/serial-out shift register for MICROWIRETM I/O and COPSTM peripherals, or as a binary counter (depending on the contents of the EN register; see EN register description, below). Its contents can be exchanged with A, allowing it to input or output a continuous serial data stream.

The XAS instruction copies the C flag into the SKL latch. In the counter mode, SK is the output of SKL, in the shift register mode, SK outputs SKL ANDed with the instruction cycle clock.

The 2-bit N register is a stack pointer to the data memory register 8 where the subroutine return address is located. It points to the next location where the address may be stored and increments by 1 after each push of the stack, and decrements by 1 before each pop. The N register can be accessed by exchanging its value with A and is cleared on reset. The stack is 4 addresses deep, 12 bits wide, and does not check for overflow or empty conditions. The RAM digit locations where the addresses are stored are shown in Figure 5. The LSBs of the addresses are at digits 0, 4, 8, and 12. The MSBs of digits 2, 6, 10, and 14 contain an interrupt status bit (see Interrupt description, below). The four unused digits (3, 7, 11, and 15) can be used as general data storage. When a subroutine call or interrupt occurs, an 11-bit return address and an interrupt status bit are stored in the stack. The N register is then incremented. When a RET or RETSK instruction is executed, the N register is decremented and then the return address is fetched and loaded into the program counter. The address and interrupt status bits remain in the stack, but will be overwritten when the next subroutine call or interrupt occurs.




Figure 5. Subroutine Return Address Stack Organization

The EN register is an internal 8-bit register loaded under program control by the LEI instruction (lower 4 bits) or by the CAME instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register:

- 0. The least significant bit of the enable register, EN₀, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With EN₀ set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse ("1" to "0") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of EN₃. With EN₀ reset, SIO is a serial shift register left shifting 1 bit each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. The SK output becomes a logic-controlled clock.
- With EN₁ set, interrupt is enabled with EN₄ and EN₅ selecting the interrupt source. Immediately following an interrupt, EN₁ is reset to disable further interrupts.
- 2. With EN $_2$ set, the L drivers are enabled to output the data in Q to the L I/O port. Resetting EN $_2$ disables the L drivers, placing the L I/O port in a high-impedance input state. A special feature of the COP440 and COP441 is that the MICROBUSTM option will change the function of this bit to disable any writing into G_0 when EN $_2$ is set.
- 3. EN_3 , in conjunction with EN_0 , affects the SO output. With EN_0 set (binary counter option selected) SO will output the value loaded into EN_3 . With EN_0 reset (serial shift register option selected), setting EN_3 enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN_3 with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains set to "0." Table 1 below provides a summary of the modes associated with EN_3 and EN_0 .

Table 1. Enable Register Modes — Bits EN₃ and EN₀

EN ₃	EN ₀	SIO	SI	so	SK
0	0	Shift Register	Input to Shift Register	0	If SKL = 1, SK = Clock If SKL = 0, SK = 0
1 .	0	Shift Register	Input to Shift Register	Serial Out	If $SKL = 1$, $SK = Clock$ If $SKL = 0$, $SK = 0$
0	1	Binary Counter	Input to Binary Counter	0	If $SKL = 1$, $SK = 1$ If $SKL = 0$, $SK = 0$
1 .	1	Binary Counter	Input to Binary Counter	1	If SKL = 1, SK = 1 If SKL = 0, SK = 0

- 4, EN₅ and EN₄ select the source of the interrupt signal.
- 5. The possible sources are as follows:

EN₅ EN₄ Interrupt Source

0 0 IN₁ (low-going pulse)

- 0 1 CKO input (if mask-programmed as an input)
- 1 0 Zero-crossing (or IN₁ level transition)
- 1 1 T counter overflows

EN₄ determines the interrupt routine location.

- With EN₆ set, the internal 8-bit T counter will use IN₂ as its input. With EN₆ reset, the input to the T counter is the output of a divide by four prescaler (from instruction cycle frequency), thus providing a 10-bit time-base counter.
- 7. With EN₇ set, the R outputs are enabled; if EN₇ = 0, the R outputs are disabled.

Interrupt

The following features are associated with the interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.

- a. The interrupt, once acknowledged as explained below, pushes the next sequential program counter address (PC + 1) together with an interrupt status bit, onto the program counter stack residing in data memory. Any previous contents at the bottom of the stack are lost. The program counter is set to hex address OFF (the last word of page 3) and EN₁ is reset. If EN₄ is reset, the next program address is hex 100; if EN₄ is set, the next program address is hex 300; thus providing a different interrupt location for different interrupt sources.
- b. An interrupt will be acknowledged only after the following conditions are met:
 - 1. EN₁ has been set.
 - Tor an external interrupt imput, the signal pulse must be at least two instruction cycles wide.
 - 3. A currently executing instruction has been completed.
 - 4. All successive transfer of control instructions and successive LBIs have been completed (e.g., if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed.
- c. The instruction at hex address 0FF must be a NOP.
- d. A CAME or LEI instruction may be put immediately before the RET instruction to re-enable interrupts.
- If the interrupt signal source is being changed, the interrupt must be disabled prior to, or at, the same time with the change to avoid false interrupts. An

interrupt may be enabled only if the interrupt source is not changing. A sample code for changing the interrupt source and enabling the interrupt is as follows:

CAME ; disable interrupt & alter interrupt source

SMB 1 ; set interrupt enable bit CAME : enable interrupt

f. An interrupt status bit is stored together with the return address in the stack. The status bit is set if an interrupt occurs at a point in the program where the next instruction is to be skipped; upon returning from the interrupt routine, this set status bit will cause the next instruction to be skipped. Subroutine and interrupt nesting inside interrupt routines are allowed. Note that this differs from the COP420/420C/420L/444L

MICROBUS™ Interface (not available in COP442, COP342)

series.

The COP440 series have an option which allows them to be used as peripheral microprocessor devices, inputting and outputting data from and to a host microprocessor (µP). IN1, IN2 and IN3 general purpose inputs become MICROBUS-compatible read-strobe, chip-select, and write-strobe lines, respectively. IN₁ becomes \overline{RD} — a logic "0" on this input will cause Q latch data to be enabled to the L ports for input to the µP. IN2 becomes CS — a logic"0" on this line selects the COPS™ processor as the µP peripheral device by enabling the operation of the RD and WR lines and allows for the selection of one of several peripheral components. IN₃ becomes WR — a logic "0" on this line will write bus data from the L ports to the Q latches for input to the COPS processor. Go becomes INTR, a "ready" output, reset by a write pulse from the μP on the \overline{WR} line, providing the "handshaking" capability necessary for asynchronous data transfer hatween the host CPII and the COPS processor. Go output can be separated from other G outputs by the EN2 bit (see EN description above).

This option has been designed for compatibility with National's MICROBUS — a standard interconnect system for 8-bit parallel data transfer between MOS/LSI CPUs and interfacing devices. (See MICROBUS National Publication.) The functional and timing relationships between the COPS processor signal lines affected by this option are as specified for the MICROBUS interface, and are given in the AC electrical characteristics and shown in the timing diagrams (Figure 2). Connection of the COP440 to the MICROBUS is shown in Figure 6.

Note: TRI-STATE® outputs must be used on L port.




Figure 6. MICROBUSTM Option Interconnect

Zero-Crossing Detection (not available on the COP442, COP342)


The following features are associated with the IN_1 pin: ININ and INIL instructions input the state of IN_1 to A_1 ; IN_1 interrupt generates an interrupt pulse when a lowgoing transition ("1" to "0") occurs on IN_1 ; zero-crossing interrupt generates an interrupt pulse when an IN_1 transition occurs (both "1" to "0" and "0" to "1").

If the zero-crossing detector is mask-programmed in (see Figure 7a), the INIL instruction and zero-crossing interrupt will input the state of IN $_1$ through the true zero-crossing detector ("1" if input > 0V, "0" if input < 0V). The ININ instruction and IN $_1$ interrupt will then have unique logic HIGH and LOW levels depending on the IN port input level chosen. If normal (TTL) level is chosen, logic HIGH level is 3.0V (3.3V for COP340/341) and logic LOW level is 0.8V (0.6V for COP340/341); if high trip level is chosen, logic HIGH level is 5.4V and logic LOW level is 1.2V. If the zero-crossing detector is not mask-programmed in

(see Figure 7b), IN₁ will have logic HIGH and LOW levels that are defined for the IN port (see option list).


The zero-crossing detector input contains a small hysteresis (50 mV typical) to eliminate signal noise, and is not a high impedance input but contains a resistive load to ground. Since this input can withstand a voltage range of -0.8V to +12V, an external clamping diode is needed for most input signals, as shown in Figure 7a, to limit the voltage below ground. An external resistor, $R_{\rm S}$ may be needed for the following two cases:

- a. Input signal exceeds 12V; R_S and the internal resistor act as a voltage divider to reduce the voltage at the input pin to below 12V.
- b. Signal comes from a low impedance source; when the voltage at the pin is clamped to −0.7V by the forward bias voltage of an external diode, R_S limits the current going through the diode.



*NOTE: THIS INPUT HAS A DIFFERENT SET OF LOGIC HIGH AND LOW LEVELS; SEE ABOVE DESCRIPTION

a. Zero-Crossing Detect Logic Option



ININ

b. IN, without Zero-Crossing Detect Logic

Figure 7. IN, Mask-Programmable Options

Initialization

The reset logic, internal to the COP440, will initialize the device upon power-up if the power supply rise time is less than 1ms and greater than 1µs. If the power supply rise time is greater than 1ms, the user must provide an external RC network and diode to the RESET pin as in Figure 8. The RESET pin is configured as a Schmitt trigger input. If not used, it should be connected to V_{CC}. Initialization will occur whenever a logic "0" is applied to the RESET input, provided it stays low for at least three instruction cycle times.

Upon initialization, the PC register is cleared to 0 (ROM address 0) and the A, B, C, D, EN, G, H, IL, L, N, Q, R, and T registers are cleared. The SK output is enabled as a SYNC output by setting the SKL latch, thus providing a clock. RAM (data memory and stack) is not cleared. The first instruction at address 0 must be a CLRA.




Figure 8. Power-Up Clear Circuit

Oscillator

There are three basic clock oscillator configurations available, as shown by Figure 9.

a. Crystal Controlled Oscillator. CKI and CKO are connected to an external crystal. The cycle frequency equals the crystal frequency divided by 16 (optional by 8). Thus a 4 MHz crystal with the divide-by-16 option selected will give a 250kHz cycle frequency (4µs instruction cycle time).

- b. External Oscillator. CKI is an external clock input signal. The external frequency is divided by 16 (optional by 8 or 4) to give the cycle frequency. If the divide-by-4 option is selected, the CKI input level is the Schmitttrigger level. CKO is now available to be used as the RAM power supply (V_R) or as a general purpose input.
- c. RC Controlled Oscillator, CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The cycle frequency equals the oscillation frequency divided by 4. CKO is available for non-timing functions.


CKO Pin Options

As an option, CKO can be an oscillator output. In a crystal controlled oscillator system, this signal is used as an output to the crystal network. As another option, CKO can be an interrupt input or a general purpose input. reading into bit 2 of A (accumulator) through the INIL instruction. As another option, CKO can be a RAM power supply pin (V_B), allowing its connection to a standby/ backup power supply to maintain the data integrity of RAM registers 0-3 with minimum power drain when the main supply is inoperative or shut down to conserve power. Using either of the two latter options is appropriate in applications where the system configuration does not require use of the CKO pin for timing functions.


RAM Keep-Alive Option

Selecting CKO as the RAM power supply (V_R) allows the user to shut off the chip power supply (V_{CC}) and maintain data in the lower 4 registers of the RAM. To insure that RAM data integrity is maintained, the following conditions must be met:

- 1. RESET must go low before V_{CC} goes below spec during power-off; V_{CC} must be within spec before RESET goes high on power-up.
- 2. When V_{CC} is on, V_R must be within the operating voltage range of the chip, and within 1 volt of V_{CC}.
- 3. Ve must be # 3.39 with vcc oil.




a. Crystal Oscillator





b. External Oscillator





c. RC Controlled Oscillator

Crystal Oscillator

Crystal Value	R ₁
4 MHz	1k
3.58 MHz	1k
2.10 MHz	2k

RC Controlled Oscillator

R (kΩ)	C (pF)	Instruction Execution Time (µs)
13	100	5.0 ± 20%
6.8	220	$5.3 \pm 23\%$
8.2	300	$8.0 \pm 22\%$
22	100	8.2 ± 17%

Note: 5k0 ≤ R ≤ 50k0 50 pF ≤ C ≤ 360 pF

Figure 9. COP440/441/442 Oscillators

I/O Options

COP440 inputs have the following optional configurations, illustrated in Figure 10:

- a. An on-chip depletion load device to V_{CC}.
- A Hi-Z input which must be driven to a "1" or "0" by external components.
- c. A resistive load to GND for the zero-crossing input option (IN $_{1}$ only).


COP440 outputs have the following optional configura-


- d. Standard an enhancement mode device to ground in conjunction with a depletion-mode device to V_{CC}, compatible with TTL and CMOS input requirements. Available on SO, SK, D, G, and H outputs.
- e. Open-Drain an enhancement-mode device to ground only, allowing external pull-up as required by the user's application. Available on SO, SK, D, G, L, H, and R outputs.
- f. Push-Pull An enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to V_{CC}. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads. Available on SO and SK outputs only.
- g. Standard L,R same as d., but may be disabled. Available on L and R outputs only (disabled on reset).
- h. LED Direct Drive an enhancement-mode device to ground and V_{CC} together with a depletion device to V_{CC} meeting the typical current sourcing requirements of the segments of an LED display. The sourcing devices are clamped to limit current flow. These devices may be turned off under program control (See Functional Description, EN Register), placing the output in a high-impedance state to provide required LED segment blanking for a multiplexed display. Available on L outputs only.


Notes:

- When the driver is disabled, the depletion device may cause the output to settle down to an intermediate level between V_{CC} and GND. This voltage cannot be relied upon as a "1" level when reading the L inputs. The external signal must drive it to a "1" level.
- Much power is dissipated by this driver in driving an LED. Care must be taken to limit the power dissipation of the chip to within the absolute maximum ratings specified.
- i. TRI-STATE® Push-Pull an enhancement-mode device to ground and V_{CC}. These outputs are TRI-STATE outputs, allowing for connection of these outputs to a data bus shared by other bus drivers. Available on L and R outputs only (in TRI-STATE mode on reset).
- j. Push-Pull R same as f., but may be disabled. Available on R outputs only.
- k. Additional depletion pull-up a depletion load to V_{CC} with the same current sourcing capability as the input load a., in addition to the output drive chosen. Available on L and R outputs only. This device cannot be disabled; therefore, open-drain outputs with "1" output and TRI-STATE outputs do not show high-impedance characteristics. This device is useful in applications where a pull-up with low source current is desired, e.g., reading keyboards and switches.


The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1–6 respectively). Minimum and maximum current (I_{OUT} and V_{OUT}) curves are given in Figures 11 and 12 for each of these devices to allow the designer to effectively use these I/O configurations in designing a COP440 system.









d. Standard Output Source Current




Push-Pull Source Current




j. LED Output Source Current




b. Input Load Minimum Source Current




e. Standard Output Minimum Source Current






k. LED Output Minimum Source Current


Figure 11. COP440/441/442 I/O Characteristics




c. Zero-Crossing Detect Input Current



f. Output Sink Current




i. Depletion Load OFF Current



I. LED Output Direct LED Drive

2-101



Power Dissipation

In order not to damage the device by exceeding the absolute maximum power dissipation rating, the amount of power dissipated inside the chip must be carefully controlled. As an example, an application uses a COP440 in a room temperature (25°C) environment with a Voc power

a room temperature (25°C) environment with a V_{CC} power supply of 6V; IN and SI inputs have internal loads; G and D ports drive loads that may sink up to 2 mA into the chip; H port with standard output option reads switches; L port with the LED option drives a multiplexed seven-segment display; R, SO and SK drive MOS inputs that do not source or sink any current.

- a. At 25°C, maximum power dissipation allowed = 750 mW.
- b. Power dissipation by chip except I/O = $I_{CC} \times V_{CC} = 35 \text{ mA} \times 6V = 210 \text{ mW}$.
- c. Maximum power dissipation by IN, SI =
- $5 \times 0.3 \,\mathrm{mA} \times 6 \,\mathrm{V} = 9 \,\mathrm{mW}$
- d. G and D ports are sinking current from external loads; maximum output voltage with 2mA sink current is less than 0.4V. Power dissipation by G and D ports = $2mA \times 0.4V \times 8 = 6.4mW$
- e. Maximum power dissipation by H port = $4 \times 1.5 \,\text{mA} \times 6 \text{V} = 36 \,\text{mW}$
- f. When the seven segments of the LED are turned on, the output voltage is about 2V, so that the segment current is 17mA. Power dissipation by L port = 7 × 17mA × (6V - 2V) = 476 mW

This power dissipation caused by driving LEDs is usually the highest among the various sources.

g. R, SO, and SK do not dissipate any significant amount of power because they do not not need to source or sink any current.

Total power dissipation (TPD) inside the device is the sum of items b through a above.

$$TPD = 210 + 9 + 6 + 36 + 476 \,\text{mW} = 737 \,\text{mW}$$

This is within the 750 mW limit at room temperature. If this application has to operate at 70°C, then the power dissipation must be reduced to meet the limit at that temperature. Some ways to achieve this would be to limit the LED current or to use an external LED driver.

At 70°C the absolute maximum power dissipation rating drops to 400 mW. The user must be careful not to exceed this value.

COP440 Series Devices

If the COP440 is bonded as a 28- or 24-pin device, it becomes the COP441 or COP442, respectively, as illustrated in Figure 3. Note that the COP441 and COP442 do not include H and R ports. In addition, the COP442 does not include IN inputs; use of this option precludes the use of the IN options, the interrupt feature with IN as input, the zero-crossing detect option, IN $_2$ external event counter input, and the MICROBUS $^{\text{TM}}$ option. All other options are available.

COP340, COP341, and COP342 are extended temperature versions of the COP440, COP441, and COP442, respectively.

COP440 Series Instruction Set

Table 2 is a symbol table providing internal architecture, instruction operand and operation symbols used in the instruction set table.

I architecture,
Is used in the data flow, skip conditions and description associated with each instruction in the COP440 series instruction set.

Table 2. COP440 Series Instruction Set Symbols

Symbol	Definition	Symbol	Definition	
INTERNA	AL ARCHITECTURE SYMBOLS	ECTURE SYMBOLS INSTRUCTION OPERAND		
A B	4-bit Accumulator 8-bit RAM Address Register	d	4-bit Operand Field, 0-15 binary (RAM Digit Select)	
Br Bd	Upper 4 bits of B (register address) Lower 4 bits of B (digit address)	r	4-bit Operand Field, 0-9 binary (RAM Register Select)	
C D	1-bit Carry Register	a	11-bit Operand Field, 0-2047 binary (ROM Address)	
EN	4-bit Data Output Port 8-bit Enable Register	y _	4-bit Operand Field, 0-15 binary (Immediate Data)	
G H IL	4-bit Register to latch data for G I/O Port 4-bit Register to latch data for H I/O Port Two 1-bit Latches associated with the IN ₃ or IN ₀ Inputs	RAM(s) RAM _N	Content of RAM location addressed by s Content of RAM location addressed by stack pointer N	
IN -	4-bit Input Port	ROM(t)	Content of ROM location addressed by t	
IN₁Z L	Zero-Crossing Input 8-bit TRI-STATE® I/O Port			
М	4-bit contents of RAM Memory pointed to by B Register	OPERAT	IONAL SYMBOLS	
N PC	2-bit subroutine return address stack pointer 11-bit ROM Address Register (program counter)	+ - →	Plus Minus Replaces	
Q	8-bit Register to latch data for L I/O Port	+ +	Is exchanged with	
R	8-bit Register to latch data for R TRI-STATE I/O Port	= A	Is equal to The one's complement of A	
SIO	4-bit Shift Register and Counter	•	Exclusive-OR	
sĸ	Logic-Controlled Clock Output	:	Range of values	
Т	8-bit Binary Counter Register	V	OR	

Table 3. COP440 Series Instruction Set

Machine

	Operand	Code	(Binary)	Data Flow	Skip Conditions	Description
ARITHMET	IC/LOGIC	INSTRU	ICTIONS			
ASC		30	0011 0000	A + C + RAM(B) → A Carry → C	Carry	Add with Carry, Skip on Carry
ADD ,		31	00110001	A + RAM(B) → A	None	Add RAM to A
ADT		4A	01001010	A + 10 ₁₀ → A	None	Add Ten to A
AISC	у	5-	0101 y	$A + y \rightarrow A$	Carry	Add Immediate, Skip on Carry (y \neq 0)
CASC		10	00010000	A + RAM(B) + C → A Carry → C	Carry	Complement and Add with Carry, Skip on Carry
CLRA		00	0000 0000	0 → A	None	Clear A
СОМР	•	40	0100000	Ā → A	None	One's complement of A to
NOP		44	01000100	None	None	No Operation
OR		33 1A	00110011	AvM→A	None	OR RAM with A
RC		32	00110010	"0" → C	None	Reset C
sc		22	00100010	"1" → C	None	Set C
XOR		02	00000010	A ⊕ RAM(B) → A	None	Exclusive-OR RAM with A
TRANSFER	R OF CONT	ROL IN	STRUCTIONS		· · · · · · · · · · · · · · · · · · ·	
JID		FF	11111111	ROM (PC _{10:8} , A,M) → PC _{7:0}	None	Jump Indirect (Note 3)
JMP	а	6	0 1 1 0 0 a _{10:8}	a → PC	None	Jump
			a _{7:0}	÷		
JP	a . `		[1] a _{6:0} (pages 2,3 only) or	a → PC _{6:0}	None	Jump within Page (Note 4)
			1 1 a _{5:0} (all other pages)	a → PC _{5:0}		
JSRP	а		10 a _{5:0}	PC+1→ RAM _N	None	Jump to Subroutine Page
				$N+1 \rightarrow N$ $00010 \rightarrow PC_{10:6}$ $a \rightarrow PC_{5:0}$		(Note 5)
JSR	а	6-	0 1 1 0 1 a _{10:8}	PC+1 → RAM _N N+1 → N	None	Jump to Subroutine
		'	a _{7:0}	a → PC		
RET		48	0100 1000	N – 1 → N RAM _N → PC	None	Return from Subroutine
		49	0100 1001	N – 1 → N	Always Skip on Return	Return from Subroutine

Table 3. COP440 Series Instruction Set (continued)

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
MEMORY F	REFERENC	E INST	RUCTIONS			
CAME		33 1F	[0011[0011] [0001[1111]	$A \rightarrow EN_{7:4}$ $RAM(B) \rightarrow EN_{3:0}$	None	Copy A, RAM to EN
CAMQ		33 3C	00110011	$A \rightarrow Q_{7:4}$ RAM(B) $\rightarrow Q_{3:0}$	None	Copy A, RAM to Q
CAMT		33 3F	00110011	$A \rightarrow T_{7:4}$ $RAM(B) \rightarrow T_{3:0}$	None	Copy A, RAM to T
СЕМА		33 0F	0011 0011 0000 1111	$EN_{7:4} \rightarrow RAM(B)$ $EN_{3:0} \rightarrow A$	None	Copy EN to RAM, A
CQMA		33 2C	00110011	$Q_{7:4} \rightarrow RAM(B)$ $Q_{3:0} \rightarrow A$	None .	Copy Q to RAM, A
СТМА		33 2F	00110011	$T_{7:4} \rightarrow RAM(B)$ $T_{3:0} \rightarrow A$	None	Copy T to RAM, A
LD	r	-5	00 r 0101 r = 0:3	RAM(B) → A Br ⊕ r → Br	None	Load RAM into A, Exclusive-OR Br with r
LDD	r,d	23 	0 0 1 0 0 0 1 1 0 r d r = 0:7	RAM(r,d) → A	None	Load A with RAM pointed to directly by r,d
LID		33 19	00110011	ROM (PC _{10:8} ,A,M) →M,A	None	Load RAM, A Indirect
LQID		BF	1011 1111	ROM(PC _{10:8} ,A,M) → Q	None	Load Q Indirect (Note 3)
RMВ	0 1 2 3	4C 45 42 43	0100 1100 0100 0101 0100 0010 0100 0011	0 → RAM(B) ₀ 0 → RAM(B) ₁ 0 → RAM(B) ₂ 0 → RAM(B) ₃	None	Reset RAM Bit
SMB	0 1 2 3	4D 47 46 4B	0100 1101 0100 0111 0100 0110 0100 1011	1 → RAM(B) ₀ 1 → RAM(B) ₁ 1 → RAM(B) ₂ 1 → RAM(B) ₃	None	Set RAM Bit
STII	у .	7-	0111 y	y → RAM(B) Bd + 1 →Bd	None	Store Memory Immediate and Increment Bd
x	r	-6	00 r 0110 r=0:3	RAM(B) ↔ A Br ⊕ r → Br	None	Exchange RAM with A, Exclusive-OR Br with r
XAD	r,d	23 	0 0 1 0 0 0 1 1 1 r d r = 0:7	RAM(r,d) ↔ A	None	Exchange A with RAM pointed to directly by r,d
XDS	r	-7	00 r 0111 r=0:3	RAM(B) ↔ A Bd – 1 → Bd Br ⊕ r → Br	Bd decrements past 0	Exchange RAM with A and Decrement Bd, Exclusive-OR Br with r
XIS	r	-4	00 r 0100 r=0:3	RAM(B) ↔ A Bd + 1 → Bd Br ⊕ r → Br	Bd increments past 15	Exchange RAM with A and Increment Bd, Exclusive-OR Br with r

Table 3. COP440 Series Instruction Set (continued)

Mnemonic Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
REGISTER REFEREN	CE INS	TRUCTIONS			
CAB	50	0101 0000	A → Bd	None	Copy A to Bd
СВА	4E	0100 1110	Bd → A	None	Copy Bd to A
_BI r,d		$[0 \ 0] \ r \ (d-1)$ r=0:3,d=0,9:15	r,d → B	Skip until not a LBI	Load B Immediate with r,d (Note 6)
	33 	or 0 0 1 1 0 0 1 1 1 r d r = 0:7,any d			
.El y	33 6-	0011 0011 0110 y	y → EN _{3:0}	None	Load lower half of EN Immediate
KABR	12	00010010	A ↔ Br	None	Exchange A with Br
(AN	33 0B	0011 0011	$A \leftrightarrow N(0,0 \rightarrow A_3,A_2)$	None	Exchange A with N
TEST INSTRUCTIONS	S		<u> </u>		
SKC	20	00100000		C="1"	Skip if C is True
SKE	21	00100001		A = RAM(B)	Skip if A Equals RAM
SKGZ	33 21	0011 0011		$G_{3:0} = 0$	Skip if G is Zero (all 4 bits)
0 1 2 3	33 01 11 03 13	00110011 00000001 00010001 0000011	1st byte 2nd byte	$G_0 = 0$ $G_1 = 0$ $G_2 = 0$ $G_3 = 0$	Skip if G Bit is Zero
6KMBZ 0 1 2 3	01 11 03 13	0000 0001 0001 0001 0000 0011 0001 0011		RAM(B) ₀ = 0 RAM(B) ₁ = 0 RAM(B) ₂ = 0 RAM(B) ₃ = 0	Skip if RAM Bit is Zero
SKSZ	33 1C	00110011		SIO = 0	Skip if SIO is Zero
SKT	41	0100 0001		T counter carry has occurred since last test	Skip on Timer (Note 3)

Table 3. COP440 Series Instruction Set (continued)

Mnemonic Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
INPUT/OUTPUT INST	TRUCTIO	NS .			
CAMR	33 3D	0011 0011	$A \rightarrow R_{7:4}$ $RAM(B) \rightarrow R_{3:0}$	None	Output A,RAM to R Port
ING	33 2A	00110011	G - A	None	Input G Port to A
INH	33 2B	0011 0011 0010 1011	H → A	None	Input H Port to A
ININ	33 28	00110011	IN → A	None	Input IN inputs to A (Note 2)
INIL	33 29	00110011	IL ₃ , CKO, IN ₁ Z, IL ₀ \rightarrow A	None	Input IL Latches to A (Note 3)
INL	33 2E	00110011	$L_{7:4} \rightarrow RAM(B)$ $L_{3:0} \rightarrow A$	None	Input L Port to RAM,A
INR	33 2D	00110011	$R_{7:4} \rightarrow RAM(B)$ $R_{3:0} \rightarrow A$	None	Input R Port to RAM,A
OBD	33 3E	00110011	Bd → D	None	Output Bd to D Port
OGI y	33 5-	0011 0011 0101 y	y → G	None	Output to G Port Immediate
OMG	33 3A	0011 0011	RAM(B) → G	None	Output RAM to G Port
ОМН	33 3B	00110011	RAM(B) → H	None	Output RAM to H Port
XAS	4F	0100 1111	A ↔ SIO, C → SKL	None	Exchange A with SIO (Note 3)

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, A3 indicates the most significant (left-most) bit of the 4-bit A register.

Note 2: The ININ instruction is not available on the 24-pin COP442/COP342 since this device does not contain the IN inputs.

Note 3: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see below.

Note 4: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64-word page. JP may not jump to the last word of a page.

Note 5: A JSRP transfers program control to subroutine page 2 (00010 is loaded into the upper 5 bits of P). A JSRP may not be used when in pages 2 or 3. JSRP may not jump to the last word in page 2.

Note 6: LBI is a single-byte instruction if d = 0, 9, 10, 11, 12, 13, 14, or 15. The machine code for the lower 4 bits equals the binary value of the "d" data *minus* 1, e.g., to load the lower four bits of B (Bd) with the value 9 (1001₂), the lower 4 bits of the LBI instruction equal 8 (1000₂). To load 0, the lower 4 bits of the LBI instruction should equal 15 (1111₂).

Description of Selected Instructions

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP440 programs.

XAS Instruction

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN register, above). If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

JID Instruction

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the *contents* of ROM addressed by the 11-bit word, $PC_{10:8}$, A, M. PC_{10} , PC_{9} and PC_{8} are not affected by this instruction.

Note that JID requires 2 instruction cycles if executed, 1 instruction cycle time if skipped.

INIL Instruction

INIL (Input IL Latches to A) inputs 2 latches, IL $_3$ and IL $_0$, CKO and IN $_1$ into A (see Figure 13). The IL $_3$ and IL $_0$ latches are set if a low-going pulse ("1" to "0") has occurred on the IN $_3$ and IN $_0$ inputs since the last INIL instruction, provided the input pulse stays low for at least two instruction cycles. Execution of an INIL inputs IL $_3$ and IL $_0$ into A3 and A0 respectively, and resets these latches to allow them to respond to subsequent low-going pulses on the IN $_3$ and IN $_0$ lines. If CKO is mask-programmed as a general purpose input, an INIL will input the state of CKO into A2. If CKO has not been so programmed, a "1" will be placed in A2. Unlike the COP420/420C/420L/444L series, INIL will input IN $_1$ into A1. If zero-crossing detect is selected, the IN $_1$ input will go through the detection logic, thus allowing the user to interrogate the input,




Figure 13. INIL Hardware Implementation

sending a "1" if the input is above zero volts and a "0" if it is below zero volts. INIL is useful in recognizing pulses of short duration or pulses which occur too often to be read conveniently by an ININ instruction. It is also useful in checking the status of the zero-crossing detect input. The general purpose input IN_3-IN_0 are input to A upon execution of an ININ instruction, and the IN_1 input does not go through zero-crossing logic so that it has the same logic level as the other IN inputs for the ININ instruction (see Figure 9).

Note: IL latches are cleared on reset. This is different from the COP420/420C/420L/444L series.

LQID Instruction

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 11-bit word PC $_{10}$:PC $_{8}$, A, M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. Note that LQID takes two instruction cycles if executed and one instruction cycle if skipped. Unlike most other COPS $^{\text{TM}}$ processors, this instruction does not push the stack.

LID Instruction

LID (Load Indirect) loads M and A with the contents of ROM pointed to by the 11-bit word PC_{10} : PC_{8} , A, M. Note that LID takes three instruction cycles if executed and two if skipped.

SKT Instruction

The SKT (Skip On Timer) instruction tests the state of the T counter (see internal logic, above) overflow latch, executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction allow the processor to generate its own time-base for real-time processing, rather than relying on an external input signal.

Instruction Set Notes

- a. The first word of a COP440 program (ROM address 0) must be a CLRA (Clear A) instruction.
- b. Although skipped instructions are not executed, they are still fetched from program memory. Thus program paths take the same number of cycle times whether instructions are skipped or executed, except for LID, LQID, and JID.
- c. The ROM is organized into 32 pages of 64 words each. The Program Counter is an 11-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID, LQID, or LID instruction is the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page 3, 7, 11, 15, 19, 23, 27, or 31 will access data in the next group of four pages.

Option List

The COP440 mask-programmable options are assigned numbers which correspond with the COP440 pins.

- Option 1: L₁ I/O Port (see note below)
- =0: Standard output = 1: Open-drain output
- = 2: LED direct drive output
- = 3: TRI-STATE® output
- = 4: same as 0 with extra load device to V_{CC}
- = 5: same as 1 with extra load device to V_{CC}
- = 6: same as 2 with extra load device to Voc = 7: same as 3 with extra load device to V_{CC}
- Option 2: L₀ I/O Port (same as Option 1)
- Option 3: SI Input
 - = 0: Input with load device to V_{CC} = 1: Hi-Z input
- Option 4: SO Output = 0: Standard output
- = 1: Open-drain output
- = 2: Push-pull output
- Option 5: SK Output
- (same as Option 4)
- Option 6: INo Input (same as Option 3)
- Option 7: IN₃ Input (same as Option 3)
- Option 8: Go I/O Port
- = 0: Standard output
- = 1: Open-drain output
- Option 9: G₁ I/O Port (same as Option 8)
- Option 10: G₂ I/O Port leame as Ontion 8)
- Option 11: G₃ I/O Port (same as Option 8)
- Option 12: Ho I/O Port (same as Option 8)
- Option 13: H₁ I/O Port (same as Option 8)
- Option 14: H2 I/O Port (same as Option 8)
- Option 15: H₃ I/O Port (same as Option 8)
- Option 16: D₃ Output (same as Option 8)
- Option 17: D2 Output (same as Option 8)
- Option 18: D₁ Output (same as Option 8) Option 19: Do Output

(same as Option 8)

- Option 20: GND No options available
- Option 21: CKO Pin
 - = 0: Oscillator output
 - = 1: RAM power supply (V_R) input
 - = 2: General purpose input with load device to V_{CC}
 - = 3: General purpose Hi-Z input
- Option 22: CKI Input
- = 0: Crystal input divided by 16 = 1: Crystal input divided by 8
 - = 2: Single-pin RC controlled oscillator (÷4)
- = 3: Schmitt trigger clock input (+4) Option 23: RESET Input
- Option 24: R7 I/O Port (see note below)
- = 0: Standard output
- = 1: Open-drain output = 2: Push-pull output

(same as Option 3)

- = 3: TRI-STATE® output
- = 4: same as 0 with extra load device to V_{CC}
- = 5: same as 1 with extra load device to V_{CC}
- = 6: same as 2 with extra load device to V_{CC} = 7: same as 3 with extra load device to V_{CC}
- Option 25: R₆ I/O Port (same as Option 24)
- Option 26: R₅ I/O Port
- (same as Option 24) Option 27: R₄ I/O Port
- (same as Option 24) Option 28: R₃ I/O Port
- (same as Option 24)
- Option 29: R₂ I/O Port (same as Option 24)
- Option 30: R₁ I/O Port (same as Option 24)
- Option 31: R₀ I/O Port (same as Option 24)
- Option 32: L7 I/O Port (same as Option 1)
- Option 33: L₆ I/O Port (same as Option 1)
- Option 34: L₅ I/O Port (same as Option 1)
- Option 35: L4 I/O Port (same as Option 1)
 - Option 36: IN₁ Input = 0: Input with load device to V_{CC}
 - = 1: Hi-Z Input = 2: Zero-crossing detect input (Option 41 = 0)
- Option 37: IN2 Input (same as Option 3)
- Option 38: L₃ I/O Port (same as Option 1)

Option List (continued)

Option 39: L₂ I/O Port (same as Option 1)

Option 40: V_{CC} — no options available

Option 41: COP Function

= 0: Normal

= 1: MICROBUS™ option

Option 42: IN Input Levels

=0: Standard TTL input levels ("0" = 0.8V, "1" = 2.0V)

= 1: Higher voltage input levels ("0" = 1.2V, "1" = 3.6V)

Option 43: G Input Levels

(same as Option 42)

Option 44: L Input Levels (same as Option 42)

Option 45: CKO Input Levels (same as Option 42)

Note on L and R I/O Port Options

If L and R I/O Ports are used as inputs, the following must be observed:

- a. Open-Drain output (selection 1) is allowed only if external pull-up is provided.
- b. If L and R output ports are disabled when reading, an external pull-up is required unless selections 4, 5, 6, or 7 are chosen.
- c. If L output port is enabled, selections 3 and 7 are not allowed.
- d. If R output port is enabled, selections 2, 3, 6, and 7 are not allowed.

Option 46: SI Input Levels (same as Option 42)

Option 47: R Input Levels (same as Option 42)

Option 48: H Input Levels (same as Option 42)

Option 49: No option available

Option 50: COP Bonding

= 0: COP440 (40-pin device)

= 1: COP441 (28-pin device)

= 2: COP442 (24-pin device)

= 3: COP440 and COP441

= 4: COP440 and COP442

= 5: COP440, COP441, and COP442

=6: COP441 and COP442

Test Mode (Non-Standard Operation)

The SO output has been configured to provide for standard test procedures for the custom-programmed COP440. With SO forced to logic "1", two test modes are provided, depending upon the value of SI:

- a. RAM and Internal Logic Test Mode (SI = 1)
- b. ROM Test Mode (SI = 0)

These special test modes should not be employed by the user; they are intended for manufacturing test only.



COP444C/COP445C and COP344C/COP345C Single-Chip CMOS Microcontrollers

General Description

The COP444C, COP445C, COP344C, and COP345C Single-Chip CMOS Microcontrollers are members of the COPS™ family, fabricated using double-poly, silicon-gate CMOS technology. These controller-oriented processors are complete microcomputers containing all system timing, internal logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture and I/O scheme designed to facilitate keyboard input, display output and BCD data manipulation. The COP445C is identical to the COP444C, but with 19 I/O lines instead of 23. They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable highdensity fabrication techniques provide the medium to large volume customers with a customized controller oriented processor at a low end-product cost.

The COP344C and COP345C are exact functional equivalents, but extended temperature range versions of the COP444C and COP445C respectively.

COPS, MICROWIRE, and MICROBUS are trademarks of National Semiconductor Corp. TRI-STATE is a registered trademark of National Semiconductor Corp.

Features

- Lowest power dissipation (50µW typical)
- Power-saving IDLE state and HALT mode
- Powerful instruction set
- 2k×8 ROM. 128×4 RAM
- 23 I/O lines (COP444C)
- True vectored interrupt, plus restart
- Three-level subroutine stack
- 4µs instruction time, plus software selectable oscillators
- Single supply operation (2.4-5.5V)
- Programmable time-base counter for real-time processing
- Internal binary counter register with MICROWIRE™ serial I/O capability
- General purpose and TRI-STATE® outputs
- LSTTL/CMOS compatible
- MICROBUS™ compatible
- Software/hardware compatible with other members of COP400 family
- Extended temperature range devices COP344C/COP345C (-40°C to +85°C)




Figure 1. COP334C/COP345C, COP444C/COP445C Block Diagram



COP444L/COP445L and COP344L/COP345L Single-Chip N-Channel Microcontrollers

General Description


The COP444L, COP445L, COP344L, and COP345L Single-Chip N-Channel Microcontrollers are members of the COPS™ family, fabricated using N-channel, silicon gate MOS technology. These controller oriented processors are complete microcomputers containing all system timing, internal logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture and I/O scheme designed to facilitate keyboard input, display output and BCD data manipulation. The COP445L is identical to the COP444L, but with 19 I/O lines instead of 23. They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized controller oriented processor at a low end-product cost.

The COP344L and COP345L are exact functional equivalents, but extended temperature range versions of the COP444L and COP445L respectively.

COPS and MICROWIRE are trademarks of National Semiconductor Corp. TRI-STATE is a registered trademark of National Semiconductor Corp.

Features

- Low cost
- Powerful instruction set
- 2k×8 ROM, 128×4 RAM
- 23 I/O lines (COP444L)
- True vectored interrupt, plus restart
- Three-level subroutine stack
- 15µs instruction time
- Single supply operation (4.5-6.3V)
- Low current drain (11 mA max.)
- Internal time-base counter for real-time processing
- Internal binary counter register with MICROWIRETM serial I/O capability
- General purpose and TRI-STATE® outputs
- LSTTL/CMOS compatible in and out
- Direct drive of LED digit and segment lines
- Software/hardware compatible with other members of COP400 family
- Extended temperature range devices COP344L/COP345L (-40°C to +85°C)
- Wider supply range (4.5-9.5V) optionally available



COP444L/COP445L

Absolute Maximum Ratings

Voltage at Any Pin Relative to GND **Ambient Operating Temperature Ambient Storage Temperature**

-0.5V to +10V0°C to +70°C -65°C to +150°C

Lead Temperature (Soldering, 10 seconds) **Power Dissipation**

300°C 0.75 Watt at 25°C 0.4 Watt at 70°C

Total Source Current

120 mA

Total Sink Current

120 mA

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0^{\circ}C \le T_A \le +70^{\circ}C$, $4.5V \le V_{CC} \le 9.5V$ unless otherwise noted.

Parameter	Conditions	Min.	Max.	Units
Standard Operating Voltage (V _{CC})	Note 1	4.5	6.3	V
Optional Operating Voltage (V _{CC})	4.4	4.5	9.5	V
Power Supply Ripple	peak to peak		0.5	V
Operating Supply Current	all inputs and outputs open		13	mA
Input Voltage Levels CKI Input Levels Crystal Input (÷32, ÷16, ÷8)				
Logic High (V _{IH}) Logic Low (V _{IL})		2.0 -0.3	0.4	V V
Schmitt Trigger Input (÷4) Logic High (V _{IH}) Logic Low (V _{IL})		0.7 V _{CC} -0.3	0.6	V V
RESET Input Levels Logic High Logic Low	Schmitt trigger input	0.7 V _{CC} -0.3	0.6	V V
SO input Levei (Test mode)		2.0	2.5	Ÿ
All Other Inputs Logic High Logic High Logic Low Logic High Logic Low	V_{CC} = Max. with TTL trip level options selected, V_{CC} = 5V ± 5% with high trip level options selected	3.0 2.0 -0.3 3.6 -0.3	0.8	V V V V
Input Capacitance			7	pF
Hi-Z Input Leakage		-1	+1	μA
Output Voltage Levels LSTTL Operation Logic High (V _{OH}) Logic Low (V _{OL})	$V_{CC} = 5V \pm 5\%$ $I_{OH} = -25\mu A$ $I_{OL} = 0.36 \text{mA}$	2.7	0.4	V V
CMOS Operation Logic High Logic Low	$I_{OH} = -10 \mu\text{A}$ $I_{OL} = +10 \mu\text{A}$	V _{CC} - 1	0.2	V V

Note 1: V_{CC} voltage change must be less than 0.5V in a 1ms period to maintain proper operation.

COP444L/COP445L

DC Electrical Characteristics (continued) $0^{\circ}\text{C} \le T_{A} \le +70^{\circ}\text{C}$, $4.5\text{V} \le V_{CC} \le 9.5\text{V}$ unless otherwise noted.

Parameter	Conditions	Min.	Max.	Units
Output Current Levels				-
Output Sink Current				
SO and SK Outputs (I _{OL})	$V_{CC} = 9.5V, V_{OL} = 0.4V$	1.8		mA
	$V_{CC} = 6.3V, V_{OL} = 0.4V$	1.2	'	mA
	$V_{CC} = 4.5V, V_{OL} = 0.4V$	0.9		mA
L ₀ -L ₇ Outputs and Standard	$V_{CC} = 9.5V, V_{OL} = 0.4V$	0.8		mA
G_0-G_3 , D_0-D_3 Outputs (I_{OL})	$V_{CC} = 6.3V, V_{OL} = 0.4V$	0.5		mA
	$V_{CC} = 4.5V, V_{OL} = 0.4V$	0.4		mA
G ₀ -G ₃ and D ₀ -D ₃ Outputs with	$V_{CC} = 9.5V, V_{OL} = 1.0V$	15		mA
High Current Options (I _{OL})	$V_{CC} = 6.3V, V_{OI} = 1.0V$	11		mA
	$V_{CC} = 4.5V, V_{OL} = 1.0V$	7.5		mA
G ₀ -G ₃ and D ₀ -D ₃ Outputs with	$V_{CC} = 9.5V, V_{OL} = 1.0V$	30		mA
Very High Current Options (IoL)	$V_{CC} = 6.3V, V_{OL} = 1.0V$	22		mA
very riight outrent options (IOL)	$V_{CC} = 4.5V, V_{OL} = 1.0V$	15		mA
CKI (Single nin BC coellister)				
CKI (Single-pin RC oscillator) CKO	$V_{CC} = 4.5V, V_{IH} = 3.5V$	2		mA m^
	$V_{CC} = 4.5V, V_{OL} = 0.4V$	0.2		mA
Output Source Current				
Standard Configuration,	$V_{CC} = 9.5V, V_{OH} = 2.0V$	-140	-800	μΑ
All Outputs (I _{OH})	$V_{CC} = 6.3V, V_{OH} = 2.0V$	-75	-480	μA
	$V_{CC} = 4.5V, V_{OH} = 2.0V$	-30	-250	μΑ
Push-Pull Configuration	$V_{CC} = 9.5V, V_{OH} = 4.75V$	-1.4	, 1	mA
SO and SK Outputs (I _{OH})	$V_{CC} = 6.3V, V_{OH} = 2.4V$	-1.4		mA
	$V_{CC} = 4.5V, V_{OH} = 1.0V$	-1.2		.mA
LED Configuration, L ₀ -L ₇				
Outputs, Low Current	$V_{CC} = 9.5V, V_{OH} = 2.0V$	-1.5	-18	mA
Driver Option (I _{OH})	$V_{CC} = 6.0V, V_{OH} = 2.0V$	-1.5	-13	· mA
LED Configuration, L ₀ -L ₇				
Outputs, High Current	$V_{CC} = 9.5V, V_{OH} = 2.0V$	-3.0	-35	mΑ
Driver Option (I _{OH})	$V_{CC} = 6.0V, V_{OH} = 2.0V$	-3.0	-25	mA
TRI-STATE® Configuration,	$V_{CC} = 9.5V, V_{OH} = 5.5V$	-0.75	1	mA
L ₀ -L ₇ Outputs, Low	$V_{CC} = 6.3V, V_{OH} = 3.2V$	-0.8		mA
Current Driver Option (I _{OH})	$V_{CC} = 4.5V, V_{OH} = 1.5V$	-0.9		mA
TRI-STATE® Configuration,	$V_{CC} = 9.5V, V_{OH} = 5.5V$	-1.5		mA
L ₀ -L ₇ Outputs, High	$V_{CC} = 6.3V$, $V_{OH} = 3.2V$	-1.6		mA
Current Driver Option (I _{OH})	$V_{CC} = 4.5V, V_{OH} = 1.5V$	-1.8		mA
Input Load Source Current	$V_{CC} = 5.0V, V_{IL} = 0V$	-10	-140	μΑ
	VGC - 3.5 V, VIL = 0 V	10	140	μ^
CKO Output				
RAM Power Supply Option	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			
Power Requirement	V _R = 3.3V		3.0	. mA
TRI-STATE® Output Leakage				
Current		-2.5	+2.5	μΑ
Total Sink Current Allowed		ļ		
All Outputs Combined			120	mA
D, G Ports			120	mA
L ₇ -L ₄			- 4	mA
			4	mA
All Other Pins			1.5	
			1.5	mA
Total Source Current Allowed				
All I/O Combined			120	mA
L7-L4			60	mA
L3-L0		·	60	mA
Each L Pin			30	mA
			,	

COP344L/COP345L

Absolute Maximum Ratings

Voltage at Any Pin Relative to GND -0.5V to +10V **Ambient Operating Temperature** -40°C to +85°C **Ambient Storage Temperature** -65°C to +150°C Lead Temperature (Soldering, 10 seconds) 300°C Power Dissipation 0.25 Watt at 85°C **Total Source Current** 120 mA

0.75 Watt at 25°C

Total Sink Current 120 mA Absolute maximum ratings indicate limits beyond which damage

to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Flectrical Characteristics -40°C < T_A ≤ +85°C. 4.5V ≤ V_{CC} ≤ 7.5V unless otherwise noted

Parameter	Conditions	Min.	Max.	Units
Standard Operating Voltage (V _{CC})	Note 1	4.5	5.5	٧
Optional Operating Voltage (V _{CC})		4.5	7.5	V
Power Supply Ripple	peak to peak		0.5	V
Operating Supply Current	all inputs and outputs open		15	mA
Input Voltage Levels				
CKI Input Levels				
Crystal Input		0.0		.,
Logic High (V _{IH}) Logic Low (V _{II})		2.2 -0.3	0.3	V
Schmitt Trigger Input		0.0	0.0	
Logic High (V _{IH})		0.7 V _{CC}		V
Logic Low (V _{IL})	•	-0.3	0.4	V
RESET Input Levels	Schmitt Trigger Input	-		
Logic High Logic Low		0.7 V _{CC}	0.4	V
SO Input Level (Test mode)		2.2	2.5	v
All Other Inputs		2.2	2.5	
Logic High	$V_{CC} = Max.$	3.0		V
Logic High	with TTL trip level options	2.2		v
Logic Low	selected, $V_{CC} = 5V \pm 5\%$	-0.3	0.6	V
Logic High	with high trip level options	3.6		V
Logic Low	selected	-0.3	1.2	V
Input Capacitance			7	pF
Hi-Z Input Leakage		-2	+2	μΑ
Output Voltage Levels		-		
LSTTL Operation	$V_{CC} = 5V \pm 5\%$			
Logic High (V _{OH})	$I_{OH} = -20\mu A$	2.7	0.4	V
Logic Low (V _{OL})	I _{OL} = 0.36mA		0.4	V
CMOS Operation				
Logic High	$I_{OH} = -10 \mu\text{A}$	V _{CC} – 1	0.2	V
Logic Low	$I_{OL} = +10 \mu A$		0.2	V


Note 1: V_{CC} voltage change must be less than 0.5V in a 1ms period to maintain proper operation.

COP344L/COP345L

DC Electrical Characteristics (continued) $-40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$, $4.5\text{V} \le V_{CC} \le 7.5\text{V}$ unless otherwise noted.

Parameter .	Conditions	Min.	Max.	Units
Output Current Levels Output Sink Current				
SO and SK Outputs (I _{OL})	$V_{CC} = 7.5V, V_{OL} = 0.4V$	1.4		mA
	$V_{CC} = 5.5V, V_{OL} = 0.4V$	1.0		mA
_	$V_{CC} = 4.5V, V_{OL} = 0.4V$	0.8		mA.
L ₀ -L ₇ Outputs, and Standard	$V_{CC} = 7.5V, V_{OL} = 0.4V$	0.6		mA
G ₀ -G ₃ , D ₀ -D ₃ Outputs (I _{OL})	$V_{CC} = 5.5V, V_{OL} = 0.4V$	0.5		mA.
	$V_{CC} = 4.5V, V_{OL} = 0.4V$	0.4		mA.
G ₀ -G ₃ and D ₀ -D ₃ Outputs with	$V_{CC} = 7.5V, V_{OL} = 1.0V$	12		mA.
High Current Options (I _{OL})	$V_{CC} = 5.5V, V_{OL} = 1.0V$	9		mA
	$V_{CC} = 4.5V, V_{OL} = 1.0V$	7		mA.
G ₀ -G ₃ and D ₀ -D ₃ Outputs with	$V_{CC} = 7.5V, V_{OL} = 1.0V$	24		mA
Very High Current Options (I _{OL})	$V_{CC} = 5.5V, V_{OL} = 1.0V$	18		mA
OKI (Single pin BO III-I	$V_{CC} = 4.5V, V_{OL} = 1.0V$	14		mA
CKI (Single-pin RC oscillator) CKO	$V_{CC} = 4.5V, V_{IH} = 3.5V$ $V_{CC} = 4.5V, V_{OL} = 0.4V$	2 0.2		mA mA
	VCC - 4.5 V, VOL = 0.4 V	0.2		IIIA
Output Source Current	V 75V V 00V			
Standard Configuration,	$V_{CC} = 7.5V, V_{OH} = 2.0V$	-100 -55	-900 -600	μA Δ
All Outputs (I _{OH})	$V_{CC} = 5.5V$, $V_{OH} = 2.0V$ $V_{CC} = 4.5V$, $V_{OH} = 2.0V$	-55 -28	-350	μ Α μ Α
Push-Pull Configuration	$V_{CC} = 4.5V$, $V_{OH} = 2.5V$	-0.85		1
SO and SK Outputs (I _{OH})	$V_{CC} = 7.5V, V_{OH} = 3.75V$ $V_{CC} = 5.5V, V_{OH} = 2.0V$	-0.65 -1.1		mA mA
OO and OK Outputs (IOH)	$V_{CC} = 4.5V, V_{OH} = 1.0V$	-1.2		mA
LED Configuration, L ₀ -L ₇	$V_{CC} = 7.5V, V_{OH} = 2.0V$	-1.4	-27	mA.
Outputs, Low Current	$V_{CC} = 6.0V$, $V_{OH} = 2.0V$	-1.4	-17	mA
Driver Option (I _{OH})	$V_{CC} = 5.5V, V_{OH} = 2.0V$	-0.7	-15	mA
LED Configuration, L ₀ -L ₇	$V_{CC} = 7.5V, V_{OH} = 2.0V$	-2.7	-54	mA.
Outputs, High Current	$V_{CC} = 6.0V, V_{OH} = 2.0V$	-2.7	-34	mA
Driver Option (I _{OH})	$V_{CC} = 5.5V, V_{OH} = 2.0V$	-1.4	-30	mA
TRI-STATE® Configuration,	$V_{CC} = 7.5V$, $V_{OH} = 4.0V$	-0.7		mA
L ₀ -L ₇ Outputs, Low	$V_{CC} = 5.5V, V_{OH} = 2.7V$	-0.6		mA
Current Driver Option (I _{OH})	$V_{CC} = 4.5V, V_{OH} = 1.5V$	-0.9		mA
TRI-STATE® Configuration,	$V_{CC} = 7.5V, V_{OH} = 4.0V$	-1.4		mA
L ₀ -L ₇ Outputs, High	$V_{CC} = 5.5V, V_{OH} = 2.7V$	-1.2		mA
Current Driver Option (I _{OH})	$V_{CC} = 4.5V, V_{OH} = 1.5V$	-1.8		mA
nput Load Source Current	$V_{CC} = 5.0V$, $V_{IL} = 0V$	-10	-200	μΑ
CKO Output				
RAM Power Supply Option			1	
Power Requirement	V _R = 3.3V		4.0	mA
TRI-STATE® Output Leakage		<u>-</u>		
Current		-5	+5	μΑ
Total Sink Current Allowed				
All Outputs Combined			120	mA
D, G Ports	4.		120	,mA
L ₇ -L ₄			4	mA
L3-L ₀			4	mA
All Other Pins			1.5	mA
Total Source Current Allowed				
All I/O Combined			120	mA
L ₇ -L ₄			60	mA
L ₃ -L ₀	•		60	mA
Each L Pin	4		30	mA
All Other Pins			1.5	mA

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Parameter	Conditions	Min.	Max.	Units
Input Frequency — f	Instruction Cycle Time — t _C		15	40	μS
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	СКІ				
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Input Frequency — f	÷32 mode	0.8	2.1	MHz
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		÷16 mode			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					1
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		÷4 mode	1		1
Fall Time $ CKI \ Using \ RC \ (\div 4) \qquad \qquad R = 56 \ k\Omega \pm 5\% \\ C = 100 \ pF \pm 10\% \qquad \qquad 15 \qquad 28 \qquad \mu s $ $ CKO \ as \ SYNC \ Input \\ t_{SYNC} \qquad \qquad 400 \qquad \qquad ns $ $ INPUTS: \\ IN_3-IN_0, \ G_3-G_0, \ L_7-L_0 \\ t_{SETUP} \\ t_{HOLD} \qquad \qquad 1.3 \qquad \mu s $ $ SI \\ t_{SETUP} \\ t_{HOLD} \qquad \qquad 1.0 \qquad \mu s $ $ OUTPUT \ PROPAGATION \ DELAY \qquad Test \ condition: \\ C_L = 50 \ pF, \ R_L = 20 \ k\Omega, \ V_{OUT} = 1.5V $ $ SO, \ SK \ Outputs \\ t_{pd1}, t_{pd0} \\ All \ Other \ Outputs \qquad 4.0 \qquad \mu s $	Duty Cycle		30	60	%
CKI Using RC (÷4) $R = 56 k\Omega \pm 5\% \\ C = 100 \text{pF} \pm 10\%$ $15 \qquad 28 \qquad \mu \text{s}$ $CKO \text{ as SYNC Input} \\ t_{\text{SYNC}} \qquad $	Rise Time	$f_1 = 2 MHz$	1	120	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Fall Time			80	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	CKI Using RC (÷4)	$R = 56 k\Omega \pm 5\%$			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		$C = 100 pF \pm 10\%$			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Instruction Cycle Time		15	28	μS
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	CKO as SYNC Input]		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	'		400		ns
$\begin{array}{c} IN_{3}-IN_{0}, G_{3}-G_{0}, \ L_{7}-L_{0} \\ t_{SETUP} \\ t_{HOLD} \\ SI \\ t_{SETUP} \\ t_{HOLD} \\ \\ OUTPUT \ PROPAGATION \ DELAY \\ SO, SK \ Outputs \\ t_{pd1}, t_{pd0} \\ All \ Other \ Outputs \\ \end{array} \begin{array}{c} 8.0 \\ \mu s \\ 1.3 \\ \mu s \\ \hline \\ 2.0 \\ \mu s \\ 1.0 \\ \mu s \\ \\ 4.0 \\ \mu s \\ \\ 4.0 \\ \mu s \\ \\ 4.0 \\ \mu s \\ \\ \end{array}$			 		
$\begin{array}{c} t_{SETUP} \\ t_{HOLD} \\ SI \\ t_{SETUP} \\ t_{HOLD} \\ \\ \hline \\ OUTPUT PROPAGATION DELAY \\ SO, SK Outputs \\ t_{pd1}, t_{pd0} \\ All Other Outputs \\ \end{array} \begin{array}{c} 8.0 \\ \mu s \\ 1.3 \\ \mu s \\ \hline \\ 2.0 \\ \mu s \\ 1.0 \\ \\ \hline \\ L = 50 pF, R_L = 20 k\Omega, V_{OUT} = 1.5 V \\ \\ \hline \\ All Other Outputs \\ \\ \hline \end{array}$	1				
$\begin{array}{c} t_{HOLD} \\ SI \\ t_{SETUP} \\ t_{HOLD} \\ \\ \hline \\ OUTPUT \ PROPAGATION \ DELAY \\ SO, SK \ Outputs \\ t_{pd1}, t_{pd0} \\ All \ Other \ Outputs \\ \end{array}$			}	80	
SI $t_{SETUP} \\ t_{HOLD} \\ \\ OUTPUT PROPAGATION DELAY \\ C_L = 50 pF, R_L = 20 k\Omega, V_{OUT} = 1.5V \\ SO, SK Outputs \\ t_{pd1}, t_{pd0} \\ All Other Outputs \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$					
$ \begin{array}{c} t_{SETUP} \\ t_{HOLD} \end{array} \hspace{1cm} 2.0 \hspace{1cm} \mu s \\ 1.0 \hspace{1cm} \mu s \\ 1.0 \hspace{1cm} \mu s \\ \\ OUTPUT PROPAGATION DELAY \\ C_L = 50 pF, R_L = 20 k\Omega, V_{OUT} = 1.5 V \\ SO, SK Outputs \\ t_{pd1}, t_{pd0} \\ All Other Outputs \\ \end{array} \hspace{1cm} 4.0 \hspace{1cm} \mu s \\ \\ \mu s \\ \end{array} $				1.0	
t_{HOLD} 1.0 μs OUTPUT PROPAGATION DELAYTest condition: $C_L = 50 \text{pF}, R_L = 20 \text{k}\Omega, V_{OUT} = 1.5 \text{V}$ SO, SK Outputs t_{pd1}, t_{pd0} All Other Outputs4.0 μs				2.0	μs
OUTPUT PROPAGATION DELAY Test condition: $C_L = 50 \text{pF}, R_L = 20 \text{k}\Omega, V_{\text{OUT}} = 1.5 \text{V}$ SO, SK Outputs $t_{\text{pd1}}, t_{\text{pd0}}$ 4.0 μs All Other Outputs					
$C_{L}=50\text{pF},R_{L}=20\text{k}\Omega,V_{OUT}=1.5V$ SO, SK Outputs $t_{pd1},t_{pd0} \qquad \qquad 4.0 \qquad \mu\text{s}$ All Other Outputs		Test condition:			· ·
SO, SK Outputs $t_{pd1}, t_{pd0} \\ \text{All Other Outputs} \\ 4.0 \\ \mu \text{S}$	COTT OF THE AGAIN BLEAT				
t _{pd1} , t _{pd0} 4.0 μs All Other Outputs	SO SK Outputs	OL = 30 pr, nl = 20 ksz, v _{OUT} = 1.5 v			
All Other Outputs				4.0	e
				7.0	μο
tartas I I 56 I us	t _{pd1} , t _{pd0}			5.6	μS



Order Number COP444L/N, COP344L/N NS Package N28A Order Number COP445L/N, COP345L/N NS Package N24A

- G2

-SK

-50

Figure 2. Connection Diagrams

Pin	Description	Pin	Description
L7-L0	8 bidirectional I/O ports with TRI-STATE®	SK	Logic-controlled clock (or general purpose output)
G_3-G_0	4 bidirectional I/O ports	CKI	System oscillator input
D ₃ -D ₀	4 general purpose outputs	СКО	System oscillator output (or general purpose input, RAM power supply, or
IN ₃ -IN ₀	4 general purpose inputs (COP444L only)		SYNC input)
SI	Serial input (or counter input)	RESET	System reset input
SO -	Serial output (or general purpose output)	V _{CC}	Power supply
	, , 3	GND	Ground




Figure 3. Input/Output Timing Diagrams (Crystal Divide-by-16 Mode)




Figure 3a. Synchronization Timing

Functional Description

A block diagram of the COP444L is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic "1" (greater than 2 volts). When a bit is reset, it is a logic "0" (less than 0.8 volts).

All functional references to the COP444L/COP445L also apply to the COP344L/COP345L.

Program Memory

Program Memory consists of a 2048 byte ROM. As can be seen by an examination of the COP444L/445L instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID, and LQID instructions, ROM must often be thought of as being organized into 32 pages of 64 words each.

ROM addressing is accomplished by a 11-bit PC register. Its binary value selects one of the 2048 8-bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 11-bit binary count value. Three levels of subroutine nesting are implemented by the 11-bit subroutine save registers, SA, SB, and SC, providing a last-in, first-out (LIFO) hardware subroutine stack.

ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

Data Memory

Data memory consists of a 512-bit RAM, organized as 8 data registers of 16 4-bit dioits. RAM addressing is implemented by a 7-bit B register whose upper 3 bits (Br) select 1 of 8 data registers and lower 4 bits (Bd) select 1 of 16 4-bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) is usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into or from the Q latches or loaded from the L ports. RAM addressing may also be performed directly by the LDD and XAD instructions based upon the 7-bit contents of the operand field of these instructions. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

Internal Logic

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Br and Bd portions of the B register, to load and input 4 bits of the 8-bit Q latch data, to input 4 bits of the 8-bit L I/O port data and to perform data exchanges with the SIO register.

A 4-bit adder performs the arithmetic and logic functions, storing its results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register.

also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below.)

Four general-purpose inputs, IN3-IN0, are provided.

The D register provides 4 general-purpose outputs and is used as the destination register for the 4-bit contents of Bd. The D outputs can be directly connected to the digits of a multiplexed LED display.

The G register contents are outputs to 4 generalpurpose bidirectional I/O ports. G I/O ports can be directly connected to the digits of a multiplexed LED display.

The Q register is an internal, latched, 8-bit register, used to hold data loaded to or from M and A, as well as 8-bit data from ROM. Its contents are output to the L I/O ports when the L drivers are enabled under program control. (See LEI instruction.)

The 8 L drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of L may be read directly into A and M. L I/O ports can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with Q data being outputted to the Sa-Sg and decimal point segments of the display.

The SIO register functions as a 4-bit serial-in/serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description, below.) Its contents can be exchanged with A, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers.

The XAS instruction copies C into the SKL latch. In the counter mode, on is the output of one, in the shift register mode, SK outputs SKL ANDed with the clock.

The EN register is an internal 4-bit register loaded under program control by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register (EN $_3$ -EN $_0$).

- 1. The least significant bit of the enable register, EN₀, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With EN₀ set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse ("1" to "0") ocurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of EN₃. With EN₀ reset, SIO is a serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.
- With EN₁ set the IN₁ input is enabled as an interrupt input. Immediately following an interrupt, EN₁ is reset to disable further interrupts.

- With EN₂ set, the L drivers are enabled to output the data in Q to the L I/O ports. Resetting EN₂ disables the L drivers, placing the L I/O ports in a high-impedance input state.
- EN₃, in conjunction with EN₀, affects the SO output. With EN₀ set (binary counter option selected)
 SO will output the value loaded into EN₃. With EN₀
 reset (serial shift register option selected), setting

 EN_3 enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN_3 with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to "0". The table below provides a summary of the modes associated with EN_3 and EN_0 .

Enable Register Modes — Bits EN3 and EN0

EN ₃	EN ₀	SIO	SI	so	SK
0	0	Shift Register	Input to Shift Register	0	If SKL = 1, SK = CLOCK
					If $SKL = 0$, $SK = 0$
1	. 0	Shift Register	Input to Shift Register	Serial Out	If SKL = 1, SK = CLOCK
					If $SKL = 0$, $SK = 0$
0	-1	Binary Counter	Input to Binary Counter	0	If SKL = 1, SK = 1
			A second second	•	If $SKL = 0$, $SK = 0$
1	1	Binary Counter	Input to Binary Counter	1 ,	If SKL = 1, SK = 1
					If $SKL = 0$, $SK = 0$

Interrupt

The following features are associated with the IN_1 interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.


- a. The interrupt, once acknowledged as explained below, pushes the next sequential program counter address (PC + 1) onto the stack, pushing in turn the contents of the other subroutine-save registers to the next lower level (PC + 1 → SA → SB → SC). Any previous contents of SC are lost. The program counter is set to hex address OFF (the last word of page 3) and EN₁ is reset.
- b. An interrupt will be acknowledged only after the following conditions are met:
 - 1 . EN₁ has been set.
 - 2. A low-going pulse ("1" to "0") at least two instruction cycles wide occurs on the $\rm IN_1$ input.
 - 3. A currently executing instruction has been completed.
 - 4. All successive transfer of control instructions and successive LBIs have been completed (e.g., if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed.
- c. Upon acknowledgement of an interrupt, the skip logic status is saved and later restored upon popping of the stack. For example, if an interrupt occurs during the execution of ASC (Add with Carry, Skip on Carry) instruction which results in carry, the skip logic status is saved and program control is transferred to the interrupt servicing routine at hex address OFF. At the end of the interrupt routine, a RET instruction is executed to

"pop" the stack and return program control to the instruction following the original ASC. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Subroutines and LQID instructions should not be nested within the interrupt service routine, since their popping the stack will enable any previously saved main program skips, interfering with the orderly execution of the interrupt routine.

- d. The first instruction of the interrupt routine at hex address 0FF must be a NOP.
- e. A LEI instruction can be put immediately before the RET to re-enable interrupts.

Initialization

The Reset Logic will initialize (clear) the device upon power-up if the power supply rise time is less than 1 ms and greater than 1 μ s. If the power supply rise time is greater than 1 ms, the user use provide an external RC network and diode to the RESET pin as shown below. If the RC network is not used, the RESET pin must be pulled up to V_{CC} either by the internal load or by an external resistor (\geqslant 40 k Ω) to V_{CC} . The RESET pin is configured as a Schmitt trigger input. Initialization will occur whenever a logic "0" is applied to the RESET input, provided it stays low for at least three instruction cycle times.



Power-Up Clear Circuit


Upon initialization, the PC register is cleared to 0 (ROM address 0) and the A, B, C, D, EN, and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. *Data Memory (RAM) is not cleared upon initialization*. The first instruction at address 0 must be a CLRA.


Oscillator

There are four basic clock oscillator configurations available as shown by Figure 4.

- a. Crystal Controlled Oscillator. CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency divided by 32 (optional by 16 or 8).
- b. External Oscillator. CKI is an external clock input signal. The external frequency is divided by 32 (optional by 16 or 8) to give the instruction cycle time. CKO is now available to be used as the RAM power supply (V_R), as a general purpose input, or as a SYNC input.

- c. RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is available as the RAM power supply $(V_{\rm R})$ or as a general purpose input.
- d. Externally Synchronized Oscillator. Intended for use in multi-COP systems, CKO is programmed to function as an input connected to the SK output of another COP chip operating at the same frequency (COP chip with L or C suffix) with CKI connected as shown. In this configuration, the SK output connected to CKO must provide a SYNC (instruction cycle) signal to CKO, thereby allowing synchronous data transfer between the COPs using only the SI and SO serial I/O pins in conjunction with the XAS instruction. Note that on power-up SK is automatically enabled as a SYNC output. (See Functional Description, Initialization, above.)





Crystal Oscillator

Crystal		Compone	ent Values	
Value	R1 (Ω)	R2 (Ω)	C1 (pF)	C2 (pF)
455 kHz	4.7k	1M	220	220
2.097 MHz	1k	1M	30	6-36

RC Controlled Oscillator

R (kΩ)	C (pF)	Instruction Cycle Time (μs)
51	100	19 ± 15%
82	56	19 ± 13%

Note: $200 \text{ k}\Omega \geqslant R \geqslant 25 \text{ k}\Omega$ $360 \text{ pF} \geqslant C \geqslant 50 \text{ pF}$

Figure 4. COP444L/445L Oscillator

CKO Pin Options

In a crystal controlled oscillator system, CKO is used as an output to the crystal network. As an option CKO can be a SYNC input as described above. As another option CKO can be a general purpose input, read into bit 2 of A (accumulator) upon execution of an INIL instruction. As another option, CKO can be a RAM power supply pin (V_R), allowing its connection to a standby/backup power supply to maintain the integrity of RAM data with minimum power drain when the main supply is inoperative or shut down to conserve power. Using either option is appropriate in applications where the COP444L/445L system timing configuration does not require use of the CKO pin.

I/O Options

COP444L/445L outputs have the following optional configurations, illustrated in Figure 5:

- a. Standard an enhancement mode device to ground in conjunction with a depletion-mode device to $V_{\rm CC}$, compatible with LSTTL and CMOS input requirements. Available on SO, SK, and all D and G outputs.
- b. Open-Drain an enhancement-mode device to ground only, allowing external pull-up as required by the user's application. Available on SO, SK, and all D and G outputs.
- c. Push-Pull An enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to V_{CC}. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads. Available on SO and SK outputs only.
- d. Standard L same as a., but may be disabled.
 Available on L outputs only.
- e. Open Drain L same as b., but may be disabled.
 Available on L outputs only.
- f. LED Direct Drive an enhancement-mode device to ground and to V_{CC}, meeting the typical current sourcing requirements of the segments of an LED display. The sourcing device is clamped to limit current flow. These devices may be turned off under program control (See Functional Description, EN Register), placing the outputs in a highimpedance state to provide required LED segment blanking for a multiplexed display. Available on L outputs only.
- g. TRI-STATE® Push-Pull an enhancement-mode device to ground and V_{CC}. These outputs are TRI-STATE outputs, allowing for connection of these outputs to a data bus shared by other bus drivers. Available on L outputs only.

COP444L/COP445L inputs have the following optional configurations:

- h. An on-chip depletion load device to V_{CC}.
- A Hi-Z input which must be driven to a "1" or "0" by external components.

The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1–6, respectively). Minimum and maximum current (I_{OUT} and V_{OUT} curves are given in Figure 6 for each of these devices to allow the designer to effectively use these I/O configurations in designing a system.

The SO, SK outputs can be configured as shown in a., b., or c. The D and G outputs can be configured as shown in a. or b. Note that when inputting data to the G ports, the G outputs should be set to "1." The L outputs can be configured as in d., e., f. or g.

An important point to remember if using configuration **d**. or **f**. with the L drivers is that even when the L drivers are disabled, the depletion load device will source a small amount of current (see Figure 6, device 2); however, when the L-lines are used as inputs, the disabled depletion device can *not* be relied on to source sufficient current to pull an input to logic "1".


RAM Keep-Alive Option

Selecting CKO as the RAM power supply (V_R) allows the user to shut off the chip power supply (V_{CC}) and maintain data in the lower four (Br = 0,1,2,3) registers of RAM. To insure that RAM data integrity is maintained, the following conditions *must* be met:

- RESET must go low before V_{CC} goes low during power off; V_{CC} must go high before RESET goes high on power-up.
- 2. V_R must be within the operating range of the chip, and equal to $V_{CC} \pm 1V$ during normal operation.
- 3. V_R must be \geq 3.3V with V_{CC} off.

COP445L


If the COP444L is bonded as a 24-pin device, it becomes the COP445L, illustrated in Figure 2, COP444L/445L Connection Diagrams. Note that the COP445L does not contain the four general purpose IN inputs (IN $_3$ -IN $_0$). Use of this option precludes, of course, use of the IN options and the interrupt feature, which uses IN $_1$. All other options are available for the COP445L.




a. Standard Output




b. Open-Drain Output




c. Push-Pull Output




d. Standard L Output




e. Open Drain L Output



f. LED (L Output)



g. TRI-STATE® Push-Pull (L Output)




h. Input with Load


Figure 5. Output Configurations

Input Current for Lo through L7

when Output Programmed Off




i. Hi-Z Input



1.0 2.0 3.0 4.0 5.0 6.0 7.0 8.0 9.5


V_{IN} (VOLTS)

Source Current for SO and SK





by Software DEVICE d #2 -90 AND f #2 -80 IMAX @ Vcc = 9.5V _70 3 -60 IOUT OFF (-50 -40 -30 -20 IMIN @ VCC NIN @ VCC -10 1.0 2.0 V I/O

Source Current for L₀ through L7 in TRI-STATE" Configuration (High Current Option) 1.5 MAX @ MIN @ 1.0 =9.5V 10H(mA) IMAX @ VCC = 4.5V 0.5 IMIN @ VCC=4 =4.5V g#5 3 9 10 2 5 6 7 8 VOH(VOLTS)



2-123





COP444L/COP445L/COP344L/COP345L Instruction Set

Table 1 is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table 2 provides the mnemonic, operand, machine code, data flow, skip conditions, and description associated with each instruction in the COP444L/COP445L instruction set.

Table 1. COP444L/445L/344L/345L Instruction Table Symbols

Symbol	Definition	Symbol	Definition
INTERN	IAL ARCHITECTURE SYMBOLS	INSTRU	ICTION OPERAND SYMBOLS
A B	4-bit Accumulator 7-bit RAM Address Register	d	4-bit Operand Field, 0-15 binary (RAM Digit Select)
Br Bd	Upper 3 bits of B (register address) Lower 4 bits of B (digit address)	r	3-bit Operand Field, 0-7 binary (RAM Register Select)
C D	1-bit Carry Register 4-bit Data Output Port	а	11-bit Operand Field, 0-2047 binary (ROM Address)
EN G	4-bit Enable Register 4-bit Register to latch data for G I/O Port	у	4-bit Operand Field, 0-15 binary (Immediate Data)
IL IN	Two 1-bit latches associated with the IN ₃ or IN ₀ inputs 4-bit Input Port		Contents of RAM location addressed by s Contents of ROM location addressed by t
L	8-bit TRI-STATE® I/O Port	OPERA	TIONAL SYMBOLS
M	4-bit contents of RAM Memory pointed to by B Register	+	Plus
PC	11-bit ROM Address Register (program counter)	, , - →	Minus Replaces
Q	8-bit Register to latch data for L I/O Port	↔	Is exchanged with
SA SB	11-bit Subroutine Save Register A 11-bit Subroutine Save Register B	=	Is equal to
SC SIO	11-bit Subroutine Save Register C 4-bit Shift Register and Counter	Ā ⊕	The one's complement of A Exclusive-OR
SK	Logic-Controlled Clock Output	:	Range of values

Table 2. COP444L/445L Instruction Set

Mnemonic Opera	Hex nd Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
ARITHMETIC INS	TRUCTION	S			
ASC	30	00110000	$A + C + RAM(B) \rightarrow A$ Carry $\rightarrow C$	Carry	Add with Carry, Skip on Carry
ADD	31	0011 0001	A + RAM(B) → A	None	Add RAM to A
ADT	4A	0100 1010	A + 10 ₁₀ → A	None	Add Ten to A
AISC y	5-	0101 y	A + y - A	Carry	Add Immediate, Skip on Carry (y \neq 0)
CASC	10	[0001]0000]	$\overline{A} + RAM(B) + C \rightarrow A$ Carry $\rightarrow C$	Carry	Complement and Add with Carry, Skip on Carry
CLRA	00	00000000	0 - A	None	Clear A
COMP	40	01000000	$\overline{A} \to A$	None	Ones complement of A to A
NOP	. 44	01000100	None	None	No Operation
RC	32	00110010	"0" → C	None	Reset C
sc	22	00100010	"1" → C	None	Set C
XOR	02	00000010	A ⊕ RAM(B) → A	None	Exclusive-OR RAM with A
TRANSFER OF C	ONTROL II	NSTRUCTIONS			
JID	FF	[1111[1111]	ROM (PC _{10:8} , A,M) → PC _{7:0}	None	Jump Indirect (Note 3)
JMP a	6-	0 1 1 0 0 a _{10:8}	a - PC	None	Jump
		a _{7:0}			
JP a		[1] a _{6:0} (pages 2,3 only)	a → PC _{6:0}	None	Jump within Page (Note 4)
	,	[1 1] a _{5:0} (all other pages)	a → PC _{5:0}		
JSRP a		10 a _{5:0}	$PC + 1 \rightarrow SA \rightarrow SB \rightarrow SC$ $00010 \rightarrow PC_{10:6}$ $a \rightarrow PC_{5:0}$	None	Jump to Subroutine Page (Note 5)
JSR a	6- 	0 1 1 0 1 a _{10:8}	$PC + 1 \rightarrow SA \rightarrow SB \rightarrow SC$ $a \rightarrow PC$	None	Jump to Subroutine
RET	48	0100 1000	$SC \rightarrow SB \rightarrow SA \rightarrow PC$	None	Return from Subroutine
RETSK	49	0100 1001	$SC \rightarrow SB \rightarrow SA \rightarrow PC$	Always Skip on Return	Return from Subroutine then Skip

Table 2. COP444L/445L Instruction Set (continued)

Mnemonic	Operand	Hex Code	Language Code (Binary)	Data Flow	Skip Conditions	Description
MEMORY I	REFERENC	E IŅST	RUCTIONS			
CAMQ		33	00110011	A → Q7:4	None	Copy A, RAM to Q
		3C	001111100	RAM(B) → Q _{3:0}		•
CQMA		33	[0 0 1 1 0 0 1 1]	Q _{7:4} → RAM(B)	None	Copy Q to RAM, A
		2C	0010 1100	Q _{3:0} → A		
LD	r. ·	-5	00 r 0101	RAM(B) → A	None	Load RAM into A,
	• •		(r = 0:3)	Br ⊕ r → Br	,	Exclusive-OR Br with r
LDD	r,d	23	[0 0 1 0]0 0 1 1]	RAM(r,d) → A	None	Load A with RAM pointed
			0 r d			to directly by r,d
LQID		BF	1011 1111	ROM(PC _{10:8} ,A,M) → Q	None	Load Q Indirect (Note 3)
				SB → SC	110110	Load & manost (Note of
RMB	0	4C	[0 1 0 0 1 1 0 0	0 → RAM(B) ₀	None	Reset RAM Bit
	1	45	01000101	0 → RAM(B) ₁		
	2	42	0100010	0 → RAM(B) ₂		
	3	43	01000011	0 → RAM(B) ₃		
sмв	0 ,	4D	0100 1101	1 RAM(B) ₀	None	Set RAM Bit
	1	47	01001101	1 - RAM(B) ₁		
	2	46	01000110	1 - RAM(B) ₂		
	3	4B	01001011	1 → RAM(B) ₃		
STII	у	7 -	0111 y	y → RAM(B) Bd + 1 → Bd	None	Store Memory Immediate and Increment Bd
x	r	-6	[0 0] r [0 1 1 0]	RAM(B) ↔ A	None	Exchange RAM with A,
			(r = 0:3)	Br ⊕ r → Bṛ		Exclusive-OR Br with r
XAD	r,d	23	[0 0 1 0 0 0 1 1]	RAM(r,d) ↔ A	None	Exchange A with RAM
			1 r d			pointed to directly by r,d
XDS	r	-7	00 r 0111	RAM(B) ↔ A	Bd decrements past 0	Exchange RAM with A
			(r = 0:3)	$Bd - 1 \rightarrow Bd$ $Br \oplus r \rightarrow Br$		and Decrement Bd, Exclusive-OR Br with r
XIS	r	-4	$ \begin{array}{c c c} 0 & 0 & r & 0 & 1 & 0 & 0 \\ \hline (r = 0.3) \end{array} $	RAM(B) ↔ A Bd + 1 → Bd Br ⊕ r → Br	Bd increments past 15	Exchange RAM with A and Increment Bd, Exclusive-OR Br with r
REGISTER	REFEREN	CE INST	RUCTIONS			
CAB		50	01010000	A → Bd	None	Copy A to Bd
СВА		4E	0100 1110	Bd → A	None	Copy Bd to A
LBI	r,d		00 r (d – 1)	r,d → B	Skip until not a LBI	Load B Immediate with r,d
			(r = 0:3;			(Note 6)
			d = 0, 9:15) or			
		33	0011 0011	,	-	
			[1] r d			
			(any r, any d)			
LEI	. у	33	00110001	y → EN	None	Load EN Immediate (Note 7
		6-	0110 y		•	
XABR		12	[0 0 0 1 0 0 1 0]	A ↔ Br (0 → A ₃)	None	Exchange A with Br

Table 2. COP444L/445L Instruction Set (continued)

	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
TEST INST	RUCTIONS					
SKC		20	0 0 1 0 0 0 0 0		C = "1"	Skip if C is True
SKE		21	00100001		A = RAM(B)	Skip if A Equals RAM
SKGZ		33	[0 0 1 1 0 0 1 1]		$G_{3:0} = 0$	Skip if G is Zero
		21	00100001			(all 4 bits)
SKGBZ		33	00110011	1st byte		Skip if G Bit is Zero
	0	01	00000001		$G_0 = 0$	
	1	11	00010001	2nd byte	$G_1 = 0$	
	2 .	03	00000011	2nd byte	$G_2 = 0$	
	3	13	00010011		$G_3 = 0$	
SKMBZ	.0	01	[0 0 0 0]0 0 0 1]		$RAM(B)_0 = 0$	Skip if RAM Bit is Zero
	1	11	00010001		$RAM(B)_1 = 0$	
	2	03	0000011		$RAM(B)_2 = 0$	
	3	13	00010011		$RAM(B)_3 = 0$	
SKT		41	[0 1 0 0 0 0 0 1]		A time-base counter carry has occurred since last test	Skip on Timer (Note 3)
INPUT/OU	TPUT INSTE	RUCTIONS	3			
ING			10.0.1.110.0.1.11	G → A	None	Input G Ports to A
		33				
		33 2A	0 0 1 1 0 0 1 1		,,,,,,	input a Forto to 7.
				IN → A	None	Input IN Inputs to A
		2A	00101010	IN → A		·
		2A 33	0 0 1 0 1 0 1 0	IN → A IL3, CKO,"0", IL ₀ → A		Input IN Inputs to A (Note 2) Input IL Latches to A
ININ		2A 33 28	0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 1 0 0 0 1 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1		None	Input IN Inputs to A (Note 2)
ININ		2A 33 28 33	0 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 0 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1	IL ₃ , CKO,"0", IL ₀ → A	None	Input IN Inputs to A (Note 2) Input IL Latches to A
ININ INIL		2A 33 28 33 29	0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0		None	Input IN Inputs to A (Note 2) Input IL Latches to A (Note 3)
ININ INIL INL		2A 33 28 33 29	0 0 1 0 1 0 1 0 1 1 0 1 0 1 1 0 1 0 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 1 0 0 1 1 1 1 1 1 0 0 1	IL ₃ , CKO,"0", IL ₀ → A	None	Input IN Inputs to A (Note 2) Input IL Latches to A (Note 3)
ININ INIL		2A 33 28 33 29 33 2E	0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	IL ₃ , CKO,"0", IL ₀ → A	None	Input IN Inputs to A (Note 2) Input IL Latches to A (Note 3)
ININ INIL INL OBD	у	2A 33 28 33 29 33 2E 33	0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 1	IL ₃ , CKO,"0", IL ₀ → A	None	Input IN Inputs to A (Note 2) Input IL Latches to A (Note 3) Input I Porto to BAM A Output Bd to D Outputs Output to G Ports
ININ INIL INL	у	2A 33 28 33 29 33 2E 33 3E	0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 1 0 0 1 1 1 1 1 1 0 0 1 1 1 1 1 1 0 0 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 0 0 1 1 1 1 1 1 0 0 1 1 1 1 1 1 0 0 1 1 1 1 1 1 0 0 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	IL ₃ , CKO,"0", IL ₀ \rightarrow A $L_{7:4} = \text{TAW(C)}$ $L_{3:0} \rightarrow \text{A}$ $\text{Bd} \rightarrow \text{D}$	None None None	Input IN Inputs to A (Note 2) Input IL Latches to A (Note 3) Input IL Ports to BAM A Output Bd to D Outputs
ININ INIL INL OBD	y	2A 33 28 33 29 33 2E 33 3E 33	0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 1 0 0 1 1 1 1 1 1 0 0 1 1 1 1 1 1 0 0 1 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 1 0 1 1 1 1 1 1 0 1 1 1 1 1 1 0 1 1 1 1 1 1 0 1 1 1 1 1 1 0 1	IL ₃ , CKO,"0", IL ₀ \rightarrow A $\begin{array}{cccc} L_{3:0} & \rightarrow & A \\ L_{3:0} & \rightarrow & A \\ Bd & \rightarrow & D \\ y & \rightarrow & G \end{array}$	None None None	Input IN Inputs to A (Note 2) Input IL Latches to A (Note 3) Input I Ports to BAM A Output Bd to D Outputs Output to G Ports Immediate
ININ INIL INL OBD	у	2A 33 28 33 29 33 2E 33 3E 33 5-	0 0 1 0 1 0 1 0 1 1	IL ₃ , CKO,"0", IL ₀ \rightarrow A $L_{7:4} = \text{TAW(C)}$ $L_{3:0} \rightarrow \text{A}$ $\text{Bd} \rightarrow \text{D}$	None None None	Input IN Inputs to A (Note 2) Input IL Latches to A (Note 3) Input I Porto to BAM A Output Bd to D Outputs Output to G Ports

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, A3 indicates the most significant (left-most) bit of the 4-bit A register.

Note 3: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see below.

Note 2: The ININ instruction is not available on the 24-pin COP445L or COP345L since these devices do not contain the IN inputs.

Note 4: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64-word page. JP may not jump to the last word of a page.

Note 5: A JSRP transfers program control to subroutine page 2 (0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3. JSRP may not jump to the last word in page 2.

Note 6: LBI is a single-byte instruction if d = 0, 9, 10, 11, 12, 13, 14, or 15. The machine code for the lower 4 bits equals the binary value of the "d" data minus 1, e.g., to load the lower four bits of B (Bd) with the value 9 (1001₂), the lower 4 bits of the LBI instruction equal 8 (1000₂). To load 0, the lower 4 bits of the LBI instruction should equal 15 (1111₂).

Note 7: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a "1" or "0" in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP444L/445L programs.

XAS Instruction

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above.) If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

JID Instruction

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 11-bit word, PC10.8, A, M. PC10, PC9 and PC8 are not affected by this instruction.

Note that JID requires 2 instruction cycles to execute.

INIL Instruction

INIL (Input IL Latches to A) inputs 2 latches, IL3 and ILo (see Figure 7) and CKO into A. The ILo and ILo latches are set if a low-going pulse ("1" to "0") has occurred on the IN3 and IN0 inputs since the last INIL instruction, provided the input pulse stays low for at least two instruction times. Execution of an INIL inputs IL3 and IL0 into A3 and A0 respectively, and resets these latches to allow them to respond to subsequent low-going pulses on the IN3 and IN0 lines. If CKO is mask programmed as a general purpose input, an INIL will input the state of CKO into A2. If CKO has not been so programmed, a "1" will be placed in A2. A "0" is always placed in A1 upon the execution of an INIL. The general purpose inputs IN₃-IN₀ are input to A upon execution of an ININ instruction. (See Table 2, ININ instruction.) INIL is useful in recognizing pulses of short duration or pulses which occur too often to be read conveniently by an ININ instruction.

Note: IL latches are not cleared on reset; IL_3 and IL_0 not input on 445L

LQID Instruction

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 11-bit word PC_{10} , PC_{9} , PC_{8} , A, M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack $(PC+1\rightarrow SA\rightarrow SB\rightarrow SC)$ and replaces the least significant 8 bits of PC as follows: $A\rightarrow PC_{7:4}$, RAM(B) $\rightarrow PC_{3:0}$, leaving PC_{10} , PC_{9} and PC_{8} unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SC \rightarrow SB \rightarrow SA \rightarrow PC), restoring the saved




Figure 7. INIL Hardware Implementation

value of PC to continue sequential program execution. Since LQID pushes SB \rightarrow SC, the previous contents of SC are lost. Also, when LQID pops the stack, the previously pushed contents of SB are left in SC. The net result is that the contents of SB are placed in SC (SB \rightarrow SC). Note that LQID takes two instruction cycle times to execute.

SKT Instruction

The SKT (Skip On Timer) instruction tests the state of an internal 10-bit time-base counter. This counter divides the instruction cycle clock frequency by 1024 and provides a latched indication of counter overflow. The SKT instruction tests this latch, executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction, therefore, allow the COP444L/445L to generate its own time-base for real-time processing rather than relying on an external input signal.

For example, using a 2.097 MHz crystal as the time-base to the clock generator, the instruction cycle clock frequency will be 65kHz (crystal frequency + 32) and the binary counter output pulse frequency will be 64Hz. For time-of-day or similar real-time processing, the SKT instruction can call a routine which increments a "seconds" counter every 64 ticks.

Instruction Set Notes

- a. The first word of a COP444L/445L program (ROM address 0) must be a CLRA (Clear A) instruction.
- b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths except JID and LQID take the same number of cycle times whether instructions are skipped or executed. JID and LQID instructions take 2 cycles if executed and 1 cycle if skipped.
- c. The ROM is organized into 32 pages of 64 words each. The Program Counter is an 11-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last work of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page 3, 7, 11, 15, 19, 23, or 27 will access data in the next group of four pages.

Option List

The COP444L/445L mask-programmable options are assigned numbers which correspond with the COP444L

pins.

The following is a list of COP444L options. When specifying a COP445L chip, Options 9, 10, 19, and 20 must all be set to zero. The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry.

Option 1 = 0: Ground Pin — no options available

Option 2: CKO Output = 0: clock generator output to crystal/resonator

(0 not allowable value if option 3 = 3) = 1: pin is RAM power supply (V_R) input

= 2: general purpose input, load device to V_{CC} = 3: general purpose input, Hi-Z

= 4: multi-COP SYNC input (CKI ÷ 32, CKI ÷ 16) = 5: multi-COP SYNC input (CKI ÷ 8)

Option 3: CKI Input = 0: oscillator input divided by 32 (2 MHz max.)

= 1: oscillator input divided by 16 (1 MHz max.) = 2: oscillator input divided by 8 (500 kHz max.) = 3: single-pin RC controlled oscillator divided by 4

= 4: oscillator input divided by 4 (Schmitt) Option 4: RESET Input

= 0: load device to V_{CC} = 1: Hi-Z input

Option 5: L7 Driver

= 0: Standard output = 1: Open-drain output

= 2: High current LED direct segment drive output = 3: High current TRI-STATE® push-pull output

= 4: Low-current LED direct segment drive output =5: Low-current TRI-STATE® push-pull output Option 6: L6 Driver

same as Option 5 Option 7: L₅ Driver

same as Option 5 Option 8: L₄ Driver

same as Option 5 Option 9: IN₁ Input

= 0: load device to V_{CC} = 1: Hi-Z input

Option 10: IN2 Input same as Option 9

Option 11: V_{CC} pin = 0: 4.5 V to 6.3 V operation

= 1: 4.5V to 9.5V operation Option 12: L₃ Driver

same as Option 5 Option 13: L2 Driver same as Option 5

Option 14: L₁ Driver same as Option 5

Option 15: L₀ Driver same as Option 5 Option 16: SI Input same as Option 9

Option 17: SO Driver = 0: standard output = 1: open-drain output

= 2: push-pull output Option 18: SK Driver

same as Option 17 Option 19: INn Input same as Option 9

Option 20: IN₃ Input same as Option 9

Option 21: Go I/O Port

= 0: very-high current standard output = 1: very-high current open-drain output = 2: high current standard output

= 3: high current open-drain output = 4: standard LSTTL output (fanout = 1) = 5: open-drain LSTTL output (fanout = 1)

Option 22: G1 I/O Port same as Option 21

Option 23: G2 I/O Port same as Option 21 Option 24: G₃ I/O Port

same as Option 21 Option 25: D₃ Output same as Option 21

Option 26: D₂ Output same as Option 21 Option 27: D₁ Output

same as Option 21 Option 28: Do Output same as Ontion 21

Option 29: L Input Levels = 0: standard TTL input levels ("0" = 0.8 V, "1" = 2.0 V)= 1: higher voltage input levels

("0" = 1.2 V, "1" = 3.6 V)Option 30: IN Input Levels same as Option 29

Option 31: G Input Levels same as Option 29

Option 32: SI Input Levels

same as Option 29 Option 33: RESET Input

=0: Schmitt trigger input = 1: standard TTL input levels = 2: higher voltage input levels

Option 34: CKO Input Levels (CKO = input; Option 2 = 2,3) same as Option 29

Option 35 COP Bonding = 0: COP444L (28-pin device) = 1: COP445L (24-pin device)

= 2: both 28- and 24-pin versions

TEST MODE (Non-Standard Operation)

The SO output has been configured to provide for standard test procedures for the custom-programmed COP444L. With SO forced to logic "1," two test modes are provided, depending upon the value of SI:

- a. RAM and Internal Logic Test Mode (SI = 1)
- b. ROM Test Mode (SI = 0)

These special test modes should not be employed by the user; they are intended for manufacturing test only.

APPLICATION #1: COP444L General Controller

Figure 8 shows an interconnect diagram for a COP444L used as a general controller. Operation of the system is as follows:

- The L₇-L₀ outputs are configured as LED Direct Drive outputs, allowing direct connection to the segments of the display.
- The D₃-D₀ outputs drive the digits of the multiplexed display directly and scan the columns of the 4×4 keyboard matrix.
- The IN₃-IN₀ inputs are used to input the 4 rows of the keyboard matrix. Reading the IN lines in conjunction with the current value of the D outputs allows detection, debouncing, and decoding of any one of the 16 keyswitches.
- 4. CKI is configured as a single-pin oscillator input allowing system timing to be controlled by a single-pin RC network. CKO is therefore available for use as a general-purpose input.
- SI is selected as the input to a binary counter input. With SIO used as a binary counter, SO and SK can be used as general purpose outputs.
- The 4 bidirectional G I/O ports (G₃-G₀) are available for use as required by the user's application.
- 7. Normal reset operation is selected.

COP444L Evaluation (See COP Note 4)

The 444L-EVAL is a pre-programmed COP444L, containing several routines which facilitate user familiarization and evaluation of the COP444L operating characteristics. It may be used as an up/down counter or timer, interfacing to any combination of (1) an LED digit or lamps, (2) 4-digit LED Display Controller, (3) a 4-digit VF Display Controller, and/or (4) a 4-digit LCD Display Controller, alternatively, it may be used as a simple music synthesizer.

Sample Circuits

- By making only the oscillator, power supply and "L7" connections, (Fig. 9) an approximate 1Hz square wave will be produced at output "D1." This output may be observed with an oscilloscope, or connected to additional TTL or CMOS circuitry.
- 2. By making the indicated connections to a small LED digit (NSA1541A, NSA1166, or equiv. larger digits will be proportionately dimmer), the counter actions may be observed. Place the "up/down" switch in the "up" (open) position and apply a TTL-compatible signal at the "counter-input." Placing the "up/down" switch in the "down" (closed) position causes the count to decrement on each high-to-low input transition.
- All 4 digits of the counter may be displayed by connecting a standard display controller (COP470 for VF, COP472 for LCD, MM5450 for LED) as shown in Figure 9.

Any combination of the single LED digit and display controllers may be used simultaneously, and will display the same data.

4. The simple counter described above becomes a timer when the 1Hz output is connected to the "counter input." Up or down counting may be used with input frequencies up to 1kHz. Improved timing accuracies may be obtained by substituting the




Figure 8. COP444L Keyboard/Display Interface

2.097 MHz crystal oscillator circuit of Figure 4a for the RC network shown in Figure 9, or by connecting a more stable external frequency to the "counter input" in place of the 1Hz signal.

5. An "entertaining" use of the 444L-EVAL is as a simple music synthesizer (or electronic organ). By attaching a simple switch matrix (or keyboard), a speaker or piezo-ceramic transducer, and grounding "L7", the user can play "music" (Figure 10). Three modes of operation are available: Play a note, play one of four stored tunes, or record a tune for subsequent replay.

a. Play A Note

Twelve keys, representing the 12 notes in one octave, are labeled "C" through "B"; depressing a key causes a square wave of the corresponding frequency to be outputted to the speaker. Depressing "LShift" or "UShift" causes the next note to be shifted to the next lower octave (one-half frequency) or the next upper octave (double frequency), respectively.

b. Play Stored Tune

Depressing "Play" followed by "%", "%", "%", or "1" will cause one of 4 stored tunes to be played.

c. Record Tune

Any combination of notes and rests up to a total of 48 may be stored in RAM for later replay. To store a note, press the appropriate note key, followed by the duration of the note (%-note, %-note, 1/2-note, whole (1)-note, followed by "Store;" a rest is stored by selecting the duration and pressing "Store." When the tune is complete, press "Play"

followed by "Store:" the tune will be played for immediate audition. Subsequent depression of "Play" and "Store" will replay the last stored

Note: The accuracy of the tones produced is a function of the oscillator accuracy and stability; the crystal oscillator is recommended.




Figure 9. Counter/Timer




Figure 10. Music Synthesizer

COP464 and COP484 Single-Chip 3k and 4k Microcontrollers (COP464/COP465, COP364/COP365 and COP484/COP485, COP384/COP385)


General Description

The COP464, COP465, COP484 and COP485 Single-Chip Microcontrollers are members of the COPSTM family, fabricated using National's XMOS-II technology. These microcontrollers contain all system timing, internal logic, ROM, RAM and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, various output configuration options, and an instruction set, internal architecture and I/O scheme designed to facilitate keyboard input, display output and data manipulation. The COP464/465 have 3k of on-chip ROM and 192 digits of RAM, the COP484/485 have 4k of ROM and 256 digits of RAM. The COP464 and COP484 are 28-pin chips. The COP465 and COP485 are 24-pin versions (four inputs removed). The COP364/365 and COP384/385 are functional equivalents of the above devices, but operate with an extended temperature range (-40°C to +85°C). Standard test procedures and reliable high-density fabrication techniques provide the mediumto-large volume customers with a customized microcontroller at a low end-product cost. These microcontrollers are appropriate choices in many demanding control environments, especially those with human interface.

COPS and MICROWIRE are trademarks of National Semiconductor Corp. TRI-STATE is a registered trademark of National Semiconductor Corp.

Features

- Low cost
- Powerful instruction set
- 4k x 8 ROM, 256 x 4 RAM (COP484/485)
- 3k×8 ROM, 192×4 RAM (COP464/465)
- 23 I/O lines (COP464 and COP484)
- True vectored interrupt, plus restart
- Four-level subroutine stack
- 4 us execution time
- Single supply operation (4.5V-6.3V)
- Low current drain (14 mA at 25°C)
- Standby current = 2mA at 3.3V (Keep entire RAM
- Time-base counter for real-time processing
- Internal binary counter/register with MICROWIRETMcompatible serial I/O
- General purpose and TRI-STATE® outputs
- TTL/CMOS-compatible in and out
- LED drive capability
- Software/hardware compatible with other members of COP400 family
- Extended temperature range devices COP364/365 and COP384/385 (-40°C to 85°C)





COP2440/COP2441/COP2442 and COP2340/COP2341/COP2342 Single-Chip Dual CPU Microcontrollers

General Description

The COP2440, COP2441, COP2442, COP2340, COP2341, and COP2342 Single-Chip Dual CPU Microcontrollers are members of the COPSTM family, fabricated using N-channel, silicon gate MOS technology. These microcontrollers contain two identical CPUs with all system timing, internal logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, various output configuration options, and an instruction set, internal architecture, and I/O scheme designed to facilitate keyboard input, display output, and data manipulation. The COP2440 is a 40-pin chip and the COP2441 is a 28-pin version of the same circuit (12 I/O lines removed). The COP2442 is a 24-pin version (4 more input

lines removed). The COP2340, COP2341, COP2342 are

functional equivalents of the above devices respectively,

but operate with an extended temperature range (-40°C

to +85°C). Standard test procedures and reliable high-

density fabrication techniques provide the medium to

large volume customers with a customized dual CPU

microcontroller at a low end-product cost.

These microcontrollers are appropriate choices in many demanding control environments, especially those with human interface. Further, the high throughput and MICROBUSTM I/O facilitate numerous machine interface applications. The two CPUs provide the ability to handle two simultaneous but totally independent real time events on one chip.

Features

- Two independent processors
- Dual CPU simplifies task partitioning—easy to program
- Enhanced, more powerful instruction set
- 2k×8 ROM, 160×4 RAM
- 35 I/O lines (COP2440)
- Zero-crossing detect circuitry with hysteresis
- True multi-vectored interrupt from 4 selectable sources (plus restart)
- Four-level subroutine stack for each processor (in RAM)
- 4μs execution time per processor (non-overlapping)
- Single supply operation (4.5V-6.3V)
- Programmable time-base counter for real-time processing
- Internal binary counter/register with MICROWIRE™compatible serial I/O
- General purpose and TRI-STATE® outputs
- TTL/CMOS-compatible in and out
- LED drive capability
- MICROBUS-compatible
- Software/hardware compatible with other members of the COP400 family
- Extended temperature range devices COP2340, COP2341, COP2342 (-40°C to +85°C)
- Compatible single-processor device available (COP440 series)

COPS, MICROBUS, and MICROWIRE are trademarks of National Semiconductor Corp. TRI-STATE is a registered trademark of National Semiconductor Corp.




Figure 1. COP2440 Architecture

COP2440/COP2441/COP2442 Absolute Maximum Ratings

Voltage at Zero-Crossing Detect Pin Relative to GND

Voltage at Any Other Pin Relative to GND

-1.2V to +15V -0.5V to +7V

Ambient Operating Temperature
Ambient Storage Temperature

0°C to +70°C

Lead Temperature (Soldering, 10 seconds)

-65°C to +150°C 300°C

Power Dissipation

0.75 Watt at 25°C 0.4 Watt at 70°C

Total Source Current Total Sink Current 150 mA 75 mA

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0^{\circ}C \le T_A \le +70^{\circ}C$, $4.5V \le V_{CC} \le 6.3V$ unless otherwise noted.

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Parameter	Conditions	Min.	Max.	Units
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Operating Voltage (V _{CC})	Note 3	4.5	6.3	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Power Supply Ripple	(peak to peak)		0.4	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Operating Supply Current	T _A = 0°C T _A = 25°C		35	mA
	Input Voltage Levels				
Schmitt Trigger Input (÷4) Logic High (V _{IH}) Core Core	Crystal Input (÷16, ÷8) Logic High (V _{IH}) Logic High (V _{IH})		2.0	0.4	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Schmitt Trigger Input (÷4) Logic High (V _{IH}) Logic Low (V _{IL})	(Schmitt Trigger Input)		0.6	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Logic High Logic Low	(Schiller Higger Input)		0.6	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Trip Point Logic High (V _{IH}) Limit	See Figure 9			V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	SO Input Level (Test Mode)		2.0	2.5	V
Logic High 3.6 V Logic Low -0.3 1.2 V Input Capacitance 7.0 pF	Logic High Logic High		2.0	0.8	V
	Logic High			1.2 .	
Hi-Z Input Leakage -1.0 +1.0 μA	Input Capacitance			7.0	pF
	Hi-Z Input Leakage		-1.0	+1.0	μΑ

COP2440/COP2441/COP2442

Parameter	Conditions	Min.	Max.	Units
Output Voltage Levels				
Standard Output		ļ		
TTL Operation	·			
Logic High (V _{OH})	I _{OH} = -100 μA	2.4		v
Logic Low (VOI)	I _{OI} = 1.6 mA		0.4	V
CMOS Operation		1		·
Logic High (V _{OH})	$I_{OH} = -10 \mu A$	V _{CC} - 0.4		V
Logic Low (V _{OL})	$I_{OL} = 10 \mu\text{A}$		0.2	٧
Output Current Levels	,			
Standard Output Source Current	$V_{CC} = 4.5V, V_{OH} = 2.4V$	-100	-650	μΑ
LED Direct Drive Output	V _{CC} = 6V	17.00		•
Logic High (I _{OH})	$V_{OH} = 2V$	-2.5	-17	mA
TRI-STATE® Output Leakage Current		-2.5	+2.5	μΑ
CKO Output				
Oscillator Output Option	44			
Logic High	$V_{OH} = 2V$	-0.2		mA
Logic Low	$V_{OL} = 0.4V$	0.4		mA
V _R RAM Power Supply Option				
Supply current	$V_R = 3.3V$		3.0	mA
CKI Sink Current (RC Option)	$V_{IH} = 3.5V, V_{CC} = 4.5V$	2.0	·	mA
Input Current Levels				
Zero-Crossing Detect Input				
Resistance	$V_{IH} = 1.0V$	1.5	4.6	kΩ
Input Load Source Current	$V_{IH} = 2.0V, V_{CC} = 4.5V$	14	230	μΑ
Total Sink Current Allowed				
All I/O Combined			75	. mA
Each L, R Port			20	mA
Each D, G, H Port			10	mA
SO, SK		.	2.5	mA .
Total Source Current Allowed				
All I/O Combined			150	mA
L Port		i	120	mộ.
L ₇ -L ₄			70	mA mA
L ₃ -L ₀ Each L Pin			70 23	mA mA
All Other Output Pins			1.6	mA

COP2340/COP2341/COP2342 Absolute Maximum Ratings

Voltage at Zero-Crossing Detect Pin Relative to GND

Voltage at Any Other Pin Relative to GND

Ambient Operating Temperature

Ambient Storage Temperature
Lead Temperature (Soldering, 10 seconds)

Power Dissipation

-1.2V to +15V

-0.5V to +7V -40°C to +85°C

-65°C to +150°C

300°C

0.75 Watt at 25°C

0.25 Watt at 85°C

Total Source Current

150 mA

Total Sink Current

75 mA

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $-40^{\circ}\text{C} < T_A < +85^{\circ}\text{C}$, $4.5\text{V} < V_{CC} < 5.5\text{V}$ unless otherwise noted.

Parameter	Conditions	Min.	Max.	Units
Operating Voltage (V _{CC})	Note 3	4.5	5.5	V
Power Supply Ripple	(peak to peak)	.	0.4	V
Operating Supply Current	(All inputs and outputs open) $T_A = -40^{\circ}C$ $T_A = 25^{\circ}C$ $T_A = 85^{\circ}C$		54 35 25	mA mA mA
Input Voltage Levels				
CKI Input Levels			•	
Crystal Input (÷16, ÷8) Logic High (V _{IH}) Logic Low (V _{IL})		2.2 -0.3	0.3	V V
Schmitt Trigger Input (÷4) Logic High (V _{IH}) Logic Low (V _{IL})		0.7V _{CC} -0.3	0.4	v v
RESET Input Levels Logic High Logic Low	(Schmitt Trigger input)	0.7V _{CC} -0.3	0.4	V V
Zero-Crossing Detect Input Trip Point Logic High (V _{IH}) Limit Logic Low (V _{IL}) Limit	See figure 9	-0.15 -0.8	0.15 12	V V V
SO Input Level (Test Mode) All Other Inputs Logic High		2.2	2.4	v v
Logic Low		-0.3	0.6	V
Input Levels High Trip Option Logic High Logic Low		3.6 -0.3	1.2	V
Input Capacitance			7.0	pF
Hi-Z Input Leakage		-2.0	+2.0	μΑ

DC Electrical Characteristic		1		· · · · ·
Parameter	Conditions	Min.	Max.	Units
Output Voltage Levels				
Standard Output			•	
TTL Operation				
Logic High (V _{OH}) Logic Low (V _{OL})	$I_{OH} = -100 \mu\text{A}$ $I_{OL} = 1.6 \text{mA}$	2.4	0.4	V
CMOS Operation	IOL = I.OIIIA		0.4	'
Logic High (V _{OH})	$I_{OH} = -10 \mu\text{A}$	V _{CC} - 0.5		V
Logic Low (V _{OL})	$I_{OL} = 10 \mu\text{A}$		0.2	V
Output Current Levels				
Standard Output Source Current	V _{CC} = 4.5V, V _{OH} = 2.4V	-100	-800	μΑ
LED Direct Drive Output	V _{CC} = 5V (Note 4)			
Logic High (I _{OH})	V _{OH} = 2V	-1.5	-15	mA
TRI-STATE® Output Leakage Current	,	-5.0	+5.0	μA
CKO Output				
Oscillator Output Option				
Logic High	V _{OH} = 2V	-0.2		mA
Logic Low	$V_{OL} = 0.4V$	0.4		mA
V _R RAM Power Supply Option Supply current	V _R = 3.3V		4.0	mA
CKI Sink Current (RC Option)	$V_{CC} = 4.5V, V_{IH} = 3.5V$	2.0	4.0	mA
, , ,	VCC = 4.54, VIH = 5.54	2.0		1110
Input Current Levels				
Zero-Crossing Detect Input Resistance	V _{IH} = 1.0V	1.4	4.6	kΩ
Input Load Source Current	$V_{IH} = 1.0V$ $V_{IH} = 2.0V$, $V_{CC} = 4.5V$	14	280	μA
Total Sink Current Allowed	VIH = 2.0 V, VCC = 4.5 V	 	200	h h
	•		76	
All I/O Combined Each L, R Port			75 20	mA mA
Each D, G, H Port			10	mA
SO, SK			2.5	mA
Total Source Current Allowed				
All I/O Combined			150	mA
L Port			120	mA
L7-L4			-70	mA
<u>-30</u>		i	70	<u></u>
Each L Pin All Other Output Pins		1	23 1.6	mA mA

AC Electrical Characteristics COP2440/COP2441/COP2442: 0° C \leq T_A \leq +70 $^{\circ}$ C, 4.5V \leq V_{CC} \leq 6.3V unless otherwise noted. COP2340/COP2341/COP2442: -40° C \leq T_A \leq +85 $^{\circ}$ C, 4.5V \leq V_{CC} \leq 5.5V unless otherwise noted.

Parameter	Conditions	Min.	Max.	Units μs	
Instruction Execution Time — t _E	Each Processor (Figure 3)	4.0	10		
CKI Frequency	÷16 mode	1.6	4.0	MHz	
ord i requestoy	÷8 mode	0.8	2.0	MHz	
	+4 mode	0.4	1.0	MHz	
Duty Cycle (Note 1)	f ₁ = 4 MHz	30	60	%	
Rise Time	f ₁ = 4 MHz external clock	00	60	ns	
Fall Time	f _I = 4 MHz external clock		40	ns	
CKI Using RC (Figure 11c)	÷4 mode			* .	
Frequency	$R = 15 k\Omega \pm 5\%$, $C = 100 pF \pm 10\%$	0.5	1.0	MHz	
Instruction Execution Time — t _E		4.0	8.0	μS	
NPUTS: (Figure 3) SI		tangan di			
tsetup		0.3		μS	
tHOLD		300		ns	
All Other Inputs					
t _{SETUP}		1.7		μS	
thold		300		ns	
DUTPUT PROPAGATION DELAY	Test Condition:		ar ta u		
СКО	$C_L = 50 pF, V_{OUT} = 1.5 V$				
t _{pd1} , t _{pd0}	Crystal Input		0.17	μS	
t _{pd1} , t _{pd0}	Schmitt Trigger Input		0.3	μS	
so, sk					
t _{pd1} , t _{pd0}	$R_L = 2.4 k\Omega$		1.0	μS	
All Other Outputs	$R_L = 5.0 k\Omega$	-	1.4	μs	
MICROBUS™ TIMING	$C_L = 100 pF, V_{CC} = 5V \pm 5\%$		·		
Read Operation (Figure 6)	TRI-STATE® outputs				
Chip Select Stable Before RD—t _{CSR}		65		ns	
Chip Select Hold Time for RD—t _{RCS}		20		ns	
RD Pulse Width—t _{BB}		400		ns	
Data Delay from RD—t _{RD}	,	700	375	ns	
			250		
RD to Data Floating—t _{DF}			250	ns	
Write Operation (Figure 7)		0.5			
Chip Select Stable Before WR—t _{CSW}		65		ns	
Chip Select Hold Time for WR—t _{WCS}		20		ns	
WR Pulse Width—tww		400		ns	
Data Set-Up Time for WR—t _{DW}		320		ns	
Data Hold Time for WR—twD		100		ns	
INTR Transition Time from WR—twi	·		700	ns	

Note 1: Duty Cycle = $t_{WI}/(t_{WI} + t_{WO})$.

Note 2: See Figure for additional I/O Characteristics.

Note 3: V_{CC} voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.

Note 4: Exercise great care not to exceed maximum device power dissipation limits when direct-driving LEDs (or sourcing similar loads) at high temperature.




Figure 2. COP2440 Block Diagram





Figure 3. Input/Output Timing Diagrams (Divide by 16 Mode)



NS Package N28A

NS Package N24A

Figure 4. Connection Diagrams

NS Package N40A

Pin	Description	Pin	Description
L7-L0	8-bit bidirectional I/O port with	CKI	System oscillator input
	TRI-STATE®	ско	System oscillator output (or general
$G_3 - G_0$	4-bit bidirectional I/O port		purpose input or RAM power supply)
$D_3 - D_0$	4-bit general purpose output port	RESET	System reset input
IN_3-IN_0	4-bit general purpose input port (not	V _{CC}	Power supply
	available on COP2442/COP2342)	GND	Ground
SI	Serial input	H_3-H_0	4-bit bidirectional I/O port
so	Serial output (or general purpose output)		(COP2440/COP2340 only)
SK .	Logic-controlled clock (or general purpose output)	R ₇ -R ₀	8-bit bidirectional I/O port with TRI-STATE® (COP2440/COP2340 only)

Functional Description

The internal architecture of the COP2440 is shown in Figure 1 and a more detailed block diagram is given in Figure 2. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic "1" (greater than 2.0 volts). When a bit is reset, it is a logic "0" (less than 0.8 volts).

Dual Processor

The COP2440 provides an ease of programming and a degree of efficiency not previously available in a single chip microcontroller, the dual CPUs allow easy partitioning of tasks. Simultaneous events can be monitored and handled with ease. Furthermore, each CPU has complete access to all of the ROM and RAM. Both subroutines and main line codes can be shared and both processors can access the same code simultaneously or at different times so that very efficient programs can be written.

The chip contains two internal processors, X and Y. In order to distinguish between the two processors, start with the RESET pin low; the chip is then in the reset mode, with SK being a clock output; processor X executes when clock output is high and processor Y executes when the clock output is low. When the RESET pin goes high, both X and Y start at location 0 which contains a CLRA instruction, then Y jumps to location 401 followed by X to location 1. The processors will then alternately execute 1 byte of code each.

At maximum clock frequency, the *instruction execution* time (single byte instruction) for each processor is $4\mu s$,hence, the *instruction cycle* time for either processor is twice that amount, i.e., $8\mu s$.

Each processor has its own set of status registers: 4-bit A register (accumulator), 8-bit B register (data memory pointer), 1-bit O register (darry), and 2-bit N register (subroutine stack pointer). They function identically except for the following: XAS instruction and SIO register can only be used by X; processor Y treats XAS as a NOP instruction and can only alter bits 2 and 7 of EN register (to enable or disable L and R ports) while leaving the other bits unchanged, hence processor Y does not have the interrupt feature nor access to SO and SK outputs.

Program Memory

Program Memory consists of a 2,048 byte ROM. As can be seen by an examination of the COP2440 instruction set, these words may be program instructions, constants, or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID, LQID, and LID instructions, ROM must often be thought of as being organized into 32 pages of 64 words each.

ROM addressing for each processor is accomplished by its own 11-bit PC register. Its binary value selects one of the 2,048 8-bit words contained in ROM, i.e., each pro-

cessor can address any word in the program memory. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 11-bit binary count value. Since either of the two processors can address any part of the ROM, they can share any subroutines or codes.

ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

Data Memory

Data memory consists of a 640-bit RAM, organized as 10 data registers of 16 4-bit digits. RAM addressing for each processor is implemented by its own 8-bit B register whose upper 4 bits (Br) select 1 of 10 (0-9) data registers and lower 4 bits (Bd) select 1 of 16 4-bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) is usually loaded into, or from, or exchanged with the A register (accumulator), it may also be loaded into or from the Q latches, L port, R port, EN register, and T counter (internal time base counter). RAM may also be loaded from 4 bits of a ROM word. RAM addressing may also be performed directly to the lower 8 registers by the LDD and XAD instructions based upon the 7-bit contents of the operand field of these instructions. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs. The upper 2 registers of RAM also serve as subroutine stacks for the two processors. Processor X uses register 8 as its stack, and processor Y uses register 9. Note that it is possible, but not recommended, to alter the contents of the stack by normal data memory access commands.

Internal Logic

Each processor contains its own 4-bit A register (accumulator) which is the source and destination register for most I/O, arithmetic, logic, and data memory access operations. It can also be used to load the Br and Bd portions of the B register, N register, to load and input 4 bits of the 8-bit Q latch, EN register, or T counter, to input 4 bits of a ROM word, L or R I/O port data, to input 4-bit G, H, or IN ports, and to perform data exchanges with the SIO register. The accumulator is cleared upon reset.

A 4-bit adder performs the arithmetic and logic functions of the COP2440, storing its results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register of processor X, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below.)

The 8-bit T counter is a binary up counter which can be loaded to and from M and A. The input to this counter is software selectable from two sources: the first coming from a divide-by-four prescaler (from instruction cycle frequency) thus providing a 10-bit time base counter; the second coming from IN₂ input, changing the T counter into an 8-bit external event counter (see EN register below). In this mode, a low-going pulse ("1" to "0") of at least 1 instruction cycle wide will increment the counter. When the counter overflows, an overflow flag will be set (see SKT insruction below) and an interrupt signal will be sent to processor X. The T counter is cleared on reset.

Four general-purpose inputs, IN_3-IN_0 , are provided; IN_1 , IN_2 and IN_3 may be selected, by a mask-programmable option, as Read Strobe, Chip Select, and Write Strobe inputs, respectively, for use in MICROBUSTM applications; IN_1 , by another mask-programmable option, can be selected as a true zero-crossing detector with the output triggering an interrupt or being interrogated by an instruction. These two mask-programmable options are mutually exclusive.

The D register provides 4 general-purpose outputs and is used as the destination register for the 4-bit contents of Bd.

The G register contents are outputs to a 4-bit general-purpose bidirectional I/O port. G_0 may be mask-programmed as an output for MICROBUS applications.

The H register contents are outputs to a 4-bit generalpurpose bidirectional I/O port.

The Q register is an internal, latched, 8-bit register, used to hold data loaded to or from M and A, as well as 8-bit data from ROM. Its contents are outputted to the L I/O ports when the L drivers are enabled under program control. With the MICROBUS option selected, Q can also be loaded with the 8-bit contents of the L I/O ports upon the occurence of a write strobe from the host CPU. Note that unlike most other COPS™ controllers, Q is cleared on reset.

The 8 L drivers,when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of L may be read directly into A and M. As explained above, the MICROBUS option allows L I/O port data to be latched into the Q register. The L I/O port can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with Q data being outputted to the Sa-Sg and decimal point segments of the display.

The R register, when enabled, outputs to an 8-bit general-purpose, bidirectional, I/O port.

The SIO register functions as a 4-bit serial-in/serial-out shift register for MICROWIRETM I/O and COPS peripherals, or as a binary counter for processor X (depending on the contents of the EN register; see EN register description, below). Its contents can be exchanged with A, allowing it to input or output a continuous serial data stream.

The XAS instruction, when executed by processor X, copies the C flag into the SKL latch. In the counter mode, SK is the output of SKL; in the shift register mode, SK outputs SKL ANDed with the instruction cycle clock.

Each processor includes a 2-bit N register which is a stack pointer to the data memory register where the subroutine return address is located. It points to the next location where the address may be stored and increments by 1 after each push of the stack, and decrements by 1 before each pop. The N register can be accessed by exchanging its value with A and is cleared on reset. Processor X uses register 8 and processor Y uses register 9 of the data memory as its stack. Each stack is 4 addresses deep, 12 bits wide, and does not check for overflow or empty conditions. The RAM digit locations where the addresses are stored are shown in Figure 5. The LSBs of the addresses are at digits 0, 4, 8, and 12. The MSBs of digits 2, 6, 10, and 14 contain an interrupt status bit (see Interrupt description, below). The four unused digits (3, 7, 11, and 15) can be used as general data storage. When a subroutine call or interrupt occurs, an 11-bit return address and an interrupt status bit are stored in the stack. The N register is then incremented. When a RET or RETSK instruction is executed, the N register is decremented and then the return address is fetched and loaded into the program counter. The address and interrupt status bits remain in the stack, but will be overwritten when the next subroutine call or interrupt occurs.




Figure 5. Subroutine Return Address Stack Organization

The EN register is an internal 8-bit register loaded under program control by the LEI instruction (lower 4 bits) or by the CAME instruction. Processor Y can only load bits 2 and 7 of the register. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register:

0. The least significant bit of the enable register, ENo. selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With ENo set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse ("1" to "0") occurring on the SI input. Each pulse must be at least two

instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of EN3. With EN0 reset, SIO is a serial shift register left shifting 1 bit each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. The SK output becomes a logic-

- controlled clock. 1. With EN₁ set, interrupt is enabled with EN₄ and EN₅ selecting the interrupt source. Immediately following an interrupt, EN1 is reset to disable further interrupts.
- 2. With EN2 set, the L drivers are enabled to output the data in Q to the L I/O port. Resetting EN2 disables the L drivers, placing the L I/O port in a high-impedance input state. A special feature of the COP2440 and COP2441 is that the MICROBUS™ option will change the function of this bit to disable any writing into Go when EN2 is set.
- 3. EN₃, in conjunction with EN₀, affects the SO output. With EN₀ set (binary counter option selected) SO will output the value loaded into EN3. With EN0 reset (serial shift register option selected), setting EN3 enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN₃ with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains set to "0." Table 1 below provides a sum-

mary of the modes associated with EN₃ and EN₀.

- 4, EN₄ and EN₅ select the source of the interrupt signal.
- 5. The possible sources are as follows:

EN₅ EN₄ Interrupt Source

- 0 IN₁ (low-going pulse)
- CKO input (if mask-programmed as an input)
- 0 Zero-crossing (or IN₁ level transition) 1 T counter overflows 1

EN₄ determines the interrupt routine location.

- 6. With ENs set, the internal 8-bit T counter will use IN2 as its input. With EN₆ reset, the input to the T counter is the output of a divide by four prescaler (from instruction cycle frequency), thus providing a 10-bit time-base counter.
- 7. With EN₇ set, the R outputs are enabled; if $EN_7 = 0$, the R outputs are disabled.

Interrupt (Processor X only)

The following features are associated with the interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts. a. The interrupt, once acknowledged as explained

- below, pushes the next sequential program counter address (PC + 1) together with an interrupt status bit, onto the program counter stack residing in data memory. Any previous contents at the bottom of the stack are lost. The program counter is set to hex address 0FF (the last word of page 3) and EN1 is reset. If EN4 is reset, the next program address is hex 100; if EN4 is set, the next program address is hex 300; thus providing a different interrupt location for different interrupt sources.
- b. An interrupt will be acknowledged only after the following conditions are met:
 - EN₁ has been set.
 - 2. For an external interrupt input, the signal pulse must be at least one instruction cycle wide.
 - 3. A currently executing instruction has been com-
 - 4. All successive transfer of control instructions and successive LBIs have been completed (e.g., if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed.

Table 1. Enable Register Modes — Bits EN₃ and EN₀

EN ₃	EN ₀	SIO	SI	so	SK
0	0	Shift Register	Input to Shift Register	0	If SKL = 1, SK = Clock If SKL = 0, SK = 0
1	0	Shift Register	Input to Shift Register	Serial Out	If $SKL = 1$, $SK = Clock$ If $SKL = 0$, $SK = 0$
0	. 1	Binary Counter	Input to Binary Counter	0	If $SKL = 1$, $SK = 1$ If $SKL = 0$, $SK = 0$
1 .	. 1	Binary Counter	Input to Binary Counter	1	If $SKL = 1$, $SK = 1$ If $SKL = 0$, $SK = 0$

- c. The instruction at hex address 0FF must be a NOP.
- d. A CAME or LEI instruction may be put immediately before the RET instruction to re-enable interrupts.
- e. If the interrupt signal source is being changed, the interrupt must be disabled prior to, or at, the same time with the change to avoid false interrupts. An interrupt may be enabled only if the interrupt source is not changing. A sample code for changing the interrupt source and enabling the interrupt is as follows:

CAME ; disable interrupt & alter interrupt source SMB 1 ; set interrupt enable bit

CAME ; enable interrupt

f. An interrupt status bit is stored together with the return address in the stack. The status bit is set if an interrupt occurs at a point in the program where the next instruction is to be skipped; upon returning from the interrupt routine, this set status bit will cause the next instruction to be skipped. Subroutine and interrupt nesting inside interrupt routines are allowed. Note that this differs from the COP420/420C/420L/444L series.

MICROBUS™ Interface (not available in COP2442, COP2342)

The COP2440 series have an option which allows them to be used as peripheral microprocessor devices, inputting and outputting data from and to a host microproces-

sor (µP). IN₁, IN₂ and IN₃ general purpose inputs become MICROBUS-compatible read-strobe, chip-select, and write-strobe lines, respectively, IN₁ becomes RD - a logic "0" on this input will cause Q latch data to be enabled to the L ports for input to the µP. IN2 becomes CS a logic"0" on this line selects the COPS™ processor as the µP peripheral device by enabling the operation of the RD and WR lines and allows for the selection of one of several peripheral components, IN₂ becomes WR - a logic "0" on this line will write bus data from the L ports to the Q latches for input to the COPS processor. Go becomes INTR, a "ready" output, reset by a write pulse from the μP on the \overline{WR} line, providing the "handshaking" capability necessary for asynchronous data transfer between the host CPU and the COPS processor. G₀ output can be separated from other G outputs by the EN2 bit (see EN description above).

This option has been designed for compatibility with National's MICROBUS™ — a standard interconnect system for 8-bit parallel data transfer between MOS/LSI CPUs and interfacing devices. (See MICROBUS National Publication.) The functional and timing relationships between the COPS processor signal lines affected by this option are as specified for the MICROBUS interface, and are given in the AC electrical characteristics and shown in the timing diagrams (Figures 6 and 7). Connection of the COP2440 to the MICROBUS is shown in Figure 8.

Note: TRI-STATE® outputs must be used on L port.




Figure 6. MICROBUS™ Read Operation Timing




Figure 7. MICROBUS Write Operation Timing




Figure 8. MICROBUSTM Option Interconnect

Zero-Crossing Detection (not available on the COP2442, COP2342)

The following features are associated with the IN_1 pin: ININ and INIL instructions input the state of IN_1 to A_1 ; IN_1 interrupt generates an interrupt pulse when a low-going transition ("1" to "0") occurs on IN_1 ; zero-crossing interrupt generates an interrupt pulse when an IN_1 transi-

tion occurs (both "1" to "0" and "0" to "1").

If the zero-crossing detector is mask-programmed in (see Figure 9a), the INIL instruction and zero-crossing interrupt will input the state of IN₁ through the true zero-crossing detector ("1" if input > 0V, "0" if input < 0V). The ININ instruction and IN₁ interrupt will then have unique logic HIGH and LOW levels depending on the IN port input level chosen. If normal (TTL) level is chosen,


logic HIGH level is 3.0V (3.3V for COP2340/2341) and

 \mbox{HIGH} and \mbox{LOW} levels that are defined for the IN port (see option list).


The zero-crossing detector input contains a small hysteresis (50 mV typical) to eliminate signal noise, and is not a high impedance input but contains a resistive load to ground. Since this input can withstand a voltage range of -0.8V to +12V, an external clamping diode is needed for most input signals, as shown in Figure 9a, to limit the voltage below ground. An external resistor, $R_{\rm S}$ may be needed for the following two cases:

- a. Input signal exceeds 12V; $R_{\rm S}$ and the internal resistor act as a voltage divider to reduce the voltage at the input pin to below 12V.
- b. Signal comes from a low impedance source; when the voltage at the pin is clamped to -0.7V by the forward bias voltage of an external diode, R_S limits the current going through the diode.

logic LOW level is 0.8V (0.6V for COP2340/2341); if high trip level is chosen, logic HIGH level is 5.4V and logic LOW level is 1.2V. If the zero-crossing detector is not mask-programmed in (see Figure 9b), IN_1 will have logic



a. Zero-Crossing Detect Logic Option



b. IN₁ without Zero-Crossing Detect Logic

Figure 9. IN₁ Mask-Programmable Options

Initialization

The reset logic, internal to the COP2440, will initialize the device upon power-up if the power supply rise time is less than 1ms and greater than 1 μ s. If the power supply rise time is greater than 1ms, the user must provide an external RC network and diode to the RESET pin as in Figure 10. The RESET pin is configured as Schmitt trigger input. If not used, it should be connected to V_{CC}. Initialization will occur whenever a logic "0" is applied to the RESET input, provided it stays low for at least three instruction cycle times.

Upon initialization, the PC register is cleared to 0 (ROM address 0) and the A, B, C, D, EN, G, H, IL, L, N, Q, R, and T registers are cleared. The SK output is enabled as a SYNC output by setting the SKL latch, thus providing a clock. RAM (data memory and stack) is not cleared. The first instruction at address 0 must be a CLRA.




Figure 10. Power-Up Clear Circuit

Oscillator

There are three basic clock oscillator configurations available, as shown by figure 11.

a. Crystal Controlled Oscillator. CKI and CKO are connected to an external crystal. The execution frequency equals the crystal frequency divided by 16 (optional by 8). Thus a 4MHz crystal with the divide-by-16 option selected will give a 250 kHz execution frequency (4 μs execution time) and a 125 kHz instruction cycle frequency (8 μs instruction cycle time).

- b. External Oscillator. CKI is an external clock input signal. The external frequency is divided by 16 (optional by 8 or 4) to give the execution frequency. If the divide-by-4 option is selected, the CKI input level is the Schmitt-trigger level. CKO is now available to be used as the RAM power supply (V_R) or as a general purpose input.
- c.RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The execution frequency equals the oscillation frequency divided by 4. CKO is available for non-timing functions.


CKO Pin Options

As an option, CKO can be an oscillator output. In a crystal controlled oscillator system, this signal is used as an output to the crystal network. As another option, CKO can be an interrupt input or a general purpose input, reading into bit 2 of A (accumulator) through the INIL instruction. As another option, CKO can be a RAM power supply pin ($V_{\rm R}$), allowing its connection to a standby/backup power supply to maintain the data integrity of RAM registers 0–3 with minimum power drain when the main supply is inoperative or shut down to conserve power. Using either of the two latter options is appropriate in applications where the system configuration does not require use of the CKO pin for timing functions.

RAM Keep-Alive Option


Selecting CKO as the RAM power supply (V_R) allows the user to shut off the chip power supply (V_{CC}) and maintain data in the lower 4 registers of the RAM. To insure that RAM data integrity is maintained, the following conditions must be met:

- RESET must go low before V_{CC} goes below spec during power-off; V_{CC} must be within spec before RESET goes high on power-up.
- When V_{CC} is on, V_R must be within the operating voltage range of the chip, and within 1 volt of V_{CC}.
- 3. V_R must be \geq 3.3V with V_{CC} off.





b. External Oscillator



C

c. RC Controlled Oscillator

Crystal Oscillator

Crystal Value	R ₁
4 MHz	1k
3.58 MHz	1k
2.10 MHz	2k

RC Controlled Oscillator

R (kΩ)	C (pF)	Instruction Execution Time (µs)
13	100	5.0 ± 20%
6.8	220	5.3 ± 23%
8.2	300	$8.0 \pm 22\%$
22	100	8.2 ± 17%

Note: $5k\Omega \le R \le 50k\Omega$ $50 \, pF \le C \le 360 \, pF$

Figure 11. COP2440/2441/2442 Oscillators

I/O Options

COP2440 inputs have the following optional configurations, illustrated in figure 12:

- a. An on-chip depletion load device to V_{CC}.
- b. A Hi-Z input which must be driven to a "1" or "0" by external components.
- c. A resistive load to GND for the zero-crossing input option (IN₁ only).

COP2440 outputs have the following optional configurations:


- d. Standard an enhancement mode device to ground in conjunction with a depletion-mode device to V_{CC}, compatible with TTL and CMOS input requirements. Available on SO, SK, D, G, and H outputs.
- e. Open-Drain an enhancement-mode device to ground only, allowing external pull-up as required by the user's application. Available on SO, SK, D, G, L, H, and R outputs.
- f. Push-Pull An enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to V_{CC}. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads. Available on SO and SK outputs only.
- g. Standard L,R same as d., but may be disabled.
 Available on L and R outputs only (disabled on reset).
 b. LED Direct Drive an enhancement-mode device to
- h. LED Direct Drive an enhancement-mode device to ground and V_{CC} together with a depletion device to V_{CC} meeting the typical current sourcing requirements of the segments of an LED display. The sourcing devices are clamped to limit current flow. These devices may be turned off under program control (See Functional Description, EN Register), placing the output in a high-impedance state to provide required LED segment blanking for a multiplexed display. Available on L outputs only.

j. Push-Pull R Outputs

Notes:

- When the driver is disabled, the depletion device may cause the output to settle down to an intermediate level between V_{CC} and GND. This voltage cannot be relied upon as a "1" level when reading the L inputs. The external signal must drive it to a "1" level.
- Much power is dissipated by this driver in driving an LED. Care must be taken to limit the power dissipation of the chip to within the absolute maximum ratings specified.
- TRI-STATE® Push-Pull an enhancement-mode device to ground and V_{CC}. These outputs are TRI-STATE outputs, allowing for connection of these outputs to a data bus shared by other bus drivers. Available on L and R outputs only (in TRI-STATE mode on reset).
- Push-Pull R same as f., but may be disabled. Available on R outputs only.
- k. Additional depletion pull-up a depletion load to V_{CC} with the same current sourcing capability as the input load a., in addition to the output drive chosen. Available on L and R outputs only. This device cannot be disabled; therefore, open-drain outputs with "1" output and TRI-STATE outputs do not show high-impedance characteristics. This device is useful in applications where a pull-up with low source current is desired, e.g., reading keyboards and switches.

The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1–6 respectively). Minimum and maximum current (I_{OUT} and V_{OUT}) curves are given in Figures 13 and 14 for each of these devices to allow the designer to effectively use these I/O configurations in designing a COP2440 system.






Figure 12. Input/Output Configurations

Pull-Up




Figure 13. COP2440/2441/2442 I/O Characteristics




Figure 14. COP2340/2341/2342 I/O Characteristics

Power Dissipation

In order not to damage the device by exceeding the absolute maximum power dissipation rating, the amount of power dissipated inside the chip must be carefully controlled. As an example, an application uses a COP2440 in a room temperature (25°C) environment with a $V_{\rm CC}$ power supply of 6V; IN and SI inputs have internal loads; G and D ports drive loads that may sink up to 2 mA into the chip; H port with standard output option reads switches; L port with the LED option drives a multiplexed seven-segment display; R, SO and SK drive MOS inputs that do not source or sink any current.

- a. At 25°C, maximum power dissipation allowed = 750 mW.
- b. Power dissipation by chip except I/O = $I_{CC} \times V_{CC} =$ 35 mA \times 6V = 210 mW.
- c. Maximum power dissipation by IN, SI = $5 \times 0.3 \,\text{mA} \times 6\text{V} = 9 \,\text{mW}$
- d. G and D ports are sinking current from external loads; maximum output voltage with 2mA sink current is less than 0.4V. Power dissipation by G and D ports = $2 \text{ mA} \times 0.4 \text{V} \times 8 = 6.4 \text{ mW}$
- e. Maximum power dissipation by H port = $4 \times 1.5 \text{ mA} \times 6V = 36 \text{ mW}$
- f. When the seven segments of the LED are turned on, the output voltage is about 2V, so that the segment current is 17 mA. Power dissipation by L port = $7 \times 17 \text{ mA} \times (6\text{V} 2\text{V}) = 476 \text{ mW}$

This power dissipation caused by driving LEDs is usually the highest among the various sources.

g. R, SO, and SK do not dissipate any significant amount of power because they do not not need to source or sink any current.

Total power dissipation (TPD) inside the device is the sum of items b through g above.

$$TPD = 210 + 9 + 6 + 36 + 476 \,\text{mW} = 737 \,\text{mW}$$

This is within the 750 mW limit at room temperature. If this application has to operate at 70°C, then the power dissipation must be reduced to meet the limit at that temperature. Some ways to achieve this would be to limit the LED current or to use an external LED driver.

At 70°C the absolute maximum power dissipation rating drops to 400 mW. The user must be careful not to exceed this value.

COP2440 Series Devices

If the COP2440 is bonded as a 28- or 24-pin device, it becomes the COP2441 or COP2442, respectively, as illustrated in Figure 4. Note that the COP2441 and COP2442 do not include H and R ports. In addition, the COP2442 does not include IN inputs; use of this option precludes the use of the IN options, the interrupt feature with IN as input, the zero-crossing detect option, IN_2 external event counter input, and the MICROBUS^TM option. All other options are available.

COP2340, COP2341, and COP2342 are extended temperature versions of the COP2440, COP2441, and COP2442, respectively.

COP2440 Series Instruction Set

Table 2 is a symbol table providing internal architecture, instruction operand and operation symbols used in the instruction set table.

Table 3 provides the mnemonic, operand, machine code, data flow, skip conditions and description associated with each instruction in the COP2440 series instruction set.

Table 2. COP2440 Series Instruction Set Table Symbols

Symbol	Definition	Symbol	Definition
INTERNA	AL ARCHITECTURE SYMBOLS	INSTRUC	CTION OPERAND SYMBOLS
A B	4-bit Accumulator 8-bit RAM Address Register	ď.	4-bit Operand Field, 0-15 binary (RAM Digit Select)
Br Bd	Upper 4 bits of B (register address) Lower 4 bits of B (digit address)	·r .	4-bit Operand Field, 0-9 binary (RAM Register Select)
C	1-bit Carry Register 4-bit Data Output Port	а	11-bit Operand Field, 0-2047 binary (ROM Address)
EN	8-bit Enable Register	у .	4-bit Operand Field, 0-15 binary (Immediate Data)
G H IL	4-bit Register to latch data for G I/O Port 4-bit Register to latch data for H I/O Port Two 1-bit Latches associated with the IN ₃ or	RAM(s) RAM _N	Content of RAM location addressed by s Content of RAM location addressed by
IN .	IN ₀ Inputs 4-bit Input Port	ROM(t)	stack pointer N Content of ROM location addressed by t
IN ₁ Z L	Zero-Crossing Input 8-bit TRI-STATE® I/O Port		· · · · · · · · · · · · · · · · · · ·
М	4-bit contents of RAM Memory pointed to by	OPERAT	IONAL SYMBOLS
N PC	B Register 2-bit subroutine return address stack pointer 11-bit ROM Address Register (program counter)	+ - -	Plus Minus Replaces
Q.	8-bit Register to latch data for L I/O Port	↔ .	Is exchanged with
R	8-bit Register to latch data for R TRI-STATE	= A	Is equal to The one's complement of A
SIO	4-bit Shift Register and Counter	. •	Exclusive-OR
SK	Logic-Controlled Clock Output	:	Range of values
T	8-bit Binary Counter Register	V	OR ·
X Y	First On-Chip Processor Second On-Chip Processor		

Table 3. COP2440 Series Instruction Set

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
ARITHMET	IC/ĻOGIC	INSTRU	CTIONS			
ASC		30	[0011]0000]	A + C + RAM(B) → A Carry → C	Carry	Add with Carry, Skip on Carry
ADD		31	0011 0001	A + RAM(B) → A	None	Add RAM to A
ADT		4A	01001010	$A + 10_{10} \rightarrow A$	None	Add Ten to A
AISC	у	5-	0101 y	$A + y \rightarrow A$	Carry	Add Immediate, Skip on Carry (y \neq 0)
CASC		10	00010000	\overline{A} + RAM(B) + C \rightarrow A Carry \rightarrow C	Carry	Complement and Add with Carry, Skip on Carry
CLRA		00	0000 0000	0 → A	None	Clear A
COMP		40	0100 0000	$\overline{A} \to A$	None	One's complement of A to A
NOP		44	0100 0100	None	None	No Operation
OR		33 1A	0011 0011 0001 1010	A v M → A	None	OR RAM with A
RC		32	0011 0010	"0" → C	None	Reset C
sc		22	00100010	"1" → C	None	Set C
XOR		02	00000010	A ⊕ RAM(B) → A	None	Exclusive-OR RAM with A
TRANSFER	OF CONT	ROL IN	STRUCTIONS	,		
JID		FF	11111111	ROM (PC _{10:8} , A,M) → PC _{7:0}	None	Jump Indirect (Note 3)
JMP	a	6-	0 1 1 0 0 a _{10:8}	a → PC	None	Jump ·
			a _{7:0}	•		
JF	a .		[1] a _{6:0} (pages 2,3 only)	a → PC _{6:0}	None	Jump within Page (Note 4)
			or 11 a _{5:0} (all other pages)	a → PC _{5:0}		•
JSRP	а		[10] a _{5:0}	$PC + 1 \rightarrow RAM_N$ $N + 1 \rightarrow N$ $00010 \rightarrow PC_{10:6}$ $a \rightarrow PC_{5:0}$	None	Jump to Subroutine Page (Note 5)
JSR	а	6- 	0 1 1 0 1 a _{10:8}	$PC + 1 \rightarrow RAM_N$ $N + 1 \rightarrow N$ $a \rightarrow PC$	None	Jump to Subroutine
RET		48	0100 1000	$N-1 \rightarrow N$ RAM _N \rightarrow PC	None	Return from Subroutine
RETSK		49	0100 1001	N – 1 → N RAM _N → PC	Always Skip on Return	Return from Subroutine then Skip

Table 3. COP2440 Series Instruction Set (continued)

Mnemonic Op	perand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
MEMORY REI						
CAME		33	[0011]0011]	A → EN _{7:4}	None	Copy A, RAM to EN
		1F	0001 1111	RAM(B) → EN _{3:0}		(Processor Y loads EN ₂ , EN ₇ only)
CAMQ		33 3C	0011 0011 0011 1100	$A \rightarrow Q_{7:4}$ $RAM(B) \rightarrow Q_{3:0}$	None :	Copy A, RAM to Q
CAMT		33 3F	0011 0011	$A \rightarrow T_{7:4}$ $RAM(B) \rightarrow T_{3:0}$	None	Copy A, RAM to T
CEMA		33 0F	0011 0011	EN _{7:4} → RAM(B) EN _{3:0} → A	None	Copy EN to RAM, A
COMA		33 2C	0011 0011	$Q_{7:4} \rightarrow RAM(B)$ $Q_{3:0} \rightarrow A$	None	Copy Q to RAM, A
СТМА		33 2F	0011 0011	$T_{7.4} \rightarrow RAM(B)$ $T_{3:0} \rightarrow A$	None	Copy T to RAM, A
LD	r .	-5	00 r 0101 r=0:3	RAM(B) → A Br ⊕ r → Br	None	Load RAM into A, Exclusive-OR Br with r
LDD	r,d	23 	0 0 1 0 0 0 1 1 0 r d r = 0:7	RAM(r,d) → A	None	Load A with RAM pointed to directly by r,d
LID		33 19	0011 0011	ROM (PC _{10:8} ,A,M) →M,A	None	Load RAM, A Indirect
LQID		BF	1011 1111	ROM(PC _{10:8} ,A,M) → Q	None	Load Q Indirect (Note 3)
RMB	0 1 2 3	4C 45 42 43	0100 1100 0100 0101 0100 0010 0100 0011	$0 \rightarrow RAM(B)_0$ $0 \rightarrow RAM(B)_1$ $0 \rightarrow RAM(B)_2$ $0 \rightarrow RAM(B)_3$	None	Reset RAM Bit
SMB	0 1 2 3	4D 47 46 4B	0100 1101 0100 0111 0100 0110 0100 1011	1 → RAM(B) ₀ 1 → RAM(B) ₁ 1 → RAM(B) ₂ 1 → RAM(B) ₃	None	Set RAM Bit
STII	ÿ	7-	0111 y	y → RAM(B) Bd + 1 →Bd	None	Store Memory Immediate and Increment Bd
X	r .	-6	00 r 0110 r=0:3	RAM(B) ↔ A Br ⊕ r → Br	None	Exchange RAM with A, Exclusive-OR Br with r
XAD	r,d	23 	0 0 1 0 0 0 1 1 1 r d r = 0:7	RAM(r,d) ↔ A	None	Exchange A with RAM pointed to directly by r,d
XDS	r	-7	00 r 0111 r=0:3	RAM(B) ↔ A Bd – 1 → Bd Br ⊕ r → Br	Bd decrements past 0	Exchange RAM with A and Decrement Bd, Exclusive-OR Br with r
XIS	r	-4	00 r 0100 r=0:3	RAM(B) ↔ A Bd + 1 → Bd Br ⊕ r → Br	Bd increments past 15	Exchange RAM with A and Increment Bd, Exclusive-OR Br with r

Table 3. COP2440 Series Instruction Set (continued)

Mnemonic (Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
REGISTER I	REFEREN	CE INS	TRUCTIONS			
CAB		50	0101 0000	A → Bd	None	Copy A to Bd
СВА		4E	0100 1110	Bd → A	None	Copy Bd to A
LBI	r,d		00 r (d-1) r = 0.3, d = 0.9.15 or	$r_id \stackrel{\rightarrow}{\rightarrow} B$	Skip until not a LBI	Load B Immediate with r,d (Note 6)
		33	0011 0011			
			1 r d r = 0:7,any d		·	-
LEI	у	33	[0011]0011]	y → EN _{3:0}	None	Load lower half of EN
		6-	0110 y			Immediate (Processor Y loads EN ₂ only
XABR		12	0001 0010	A ↔ Br	None	Exchange A with Br
XAN		33	[0011]0011]	$A \leftrightarrow N(0,0 \rightarrow A_3,A_2)$	None	Exchange A with N
		0B	00001011			
TEST INST	RUCTION	3				
SKC		20	0010 0000		C="1"	Skip if C is True
SKE		21	00100001		A = RAM(B)	Skip if A Equals RAM
SKGZ		33	0011 0011		G _{3:0} = 0	Skip if G is Zero (all 4 bits)
		21	00100001			
SKGBZ		33	0011 0011	1st byte		Skip if G Bit is Zero
	0	01	0000 0001		$G_0 = 0$	
	1	11	00010001	2nd byte	G ₁ = 0	
	2	03	00000011		$G_2 = 0$	
	3	13	00010011	J	$G_3 = 0$	*
SKMBZ	0	01	00000001		$RAM(B)_0 = 0$	Skip if RAM Bit is Zero
	1	11	00010001		$RAM(B)_1 = 0$	
	2	03	00000011		$RAM(B)_2 = 0$	
	3	13	00010011		$RAM(B)_3 = 0$	•
SKSZ		33	00110011		SIO = 0	Skip if SIO is Zero
		1C	0001[1100]	4		
SKT		41	0100 0001		T counter carry has occurred since last test	Skip on Timer (Note 3)

Table 3. COP2440 Series Instruction Set (continued)

Mnemonic Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
INPUT/OUTPUT INST	RUCTIO	NS			
CAMR	33	0011 0011	A → R _{7:4}	None	Output A,RAM to R Port
	3D	0011[1101]	RAM(B) → R _{3:0}		
ING	33	[0011]0011]	G → A	None	Input G Port to A
	2A	00101010	•		
INH	33	[0011]0011]	H → A	None	Input H Port to A
	2B	00101011			
ININ	33	0011 0011	IN → A	None	Input IN Inputs to A (Note 2)
	28	0010 1000			
INIL	33	[0011]0011]	IL ₃ , CKO, IN ₁ Z, IL ₀ → A	None	Input IL Latches to A
	29	00101001			(Note 3)
INL	33	[0011[0011]	L _{7:4} → RAM(B)	None	Input L Port to RAM,A
	2E	00101110	L _{3:0} → A		
INR .	33	0011 0011	$R_{7:4} \rightarrow RAM(B)$	None	Input R Port to RAM,A
	2D	00101101	R _{3:0} → A		
OBD	33	[0011[0011]	Bd → D	None	Output Bd to D Port
	3E	001111110			
OGI y	33	0011 0011	y → G	None	Output to G Port Immediate
	5-	0101 y			
ОМС	33	0011 0011	RAM(B) → G	None	Output RAM to G Port
	3A	00111010			
ОМН	33	0011 0011	RAM(B) → H	None	Output RAM to H Port
	3B	00111011			
XAS	4F	0100 1111	A ++ SIO, C → SKL	None	Exchange A with SIO (Note 3) Processor X only

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 significant bit (low-order, right-most bit). For example, A₃ indicates the most significant (left-most) bit of the 4-bit A register.

Note 2: The ININ instruction is not available on the 24-pin COP2442/COP2342 since this device does not contain the IN inputs.

Note 3: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see below.

Note 4: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64-word page. JP may not jump to the last word of a page.

Note 5: A JSRP transfers program control to subroutine page 2 (00010 is loaded into the upper 5 bits of P). A JSRP may not be used when in pages 2 or 3. JSRP may not jump to the last word in page 2.

Note 6: LBI is a single-byte instruction if d = 0, 9, 10, 11, 12, 13, 14, or 15. The machine code for the lower 4 bits equals the binary value of the "d" data *minus* 1, e.g., to load the lower four bits of B (Bd) with the value 9 (1001₂), the lower 4 bits of the LBI instruction equal 8 (1000₂). To load 0, the lower 4 bits of the LBI instruction should equal 15 (1111₂).

Description of Selected Instructions

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP2440 programs.

XAS Instruction

XAS (Exchange A with SIO) can only be executed by processor X. It exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN register, above). If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream. Processor Y treats XAS as NOP.

JID Instruction

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the *contents* of ROM addressed by the 11-bit word, $PC_{10:8}$, A, M. PC_{10} , PC_{9} and PC_{8} are not affected by this instruction.

Note that JID requires 2 instruction cycles if executed, 1 instruction cycle time if skipped.

INIL Instruction

INIL (Input IL Latches to A) inputs 2 latches, IL $_3$ and IL $_0$, CKO and IN $_1$ into A (see Figure 15). The IL $_3$ and IL $_0$ latches are set if a low-going pulse ("1" to "0") has occurred on the IN $_3$ and IN $_0$ inputs since the last INIL instruction, provided the input pulse stays low for at least one instruction cycle. Execution of an INIL inputs IL $_3$ and IL $_0$ into A3 and A0 respectively, and resets these latches to allow them to respond to subsequent low-going pulses on the IN $_3$ and IN $_0$ lines. If CKO is mask-programmed as a general purpose input, an INIL will input the state of CKO into A2. If CKO has not been so programmed, a "1" will be placed in A2. Unlike the COP420/420C/420L/444L series, INIL will input IN $_1$ into A1. If zero-crossing detect is selected, the IN $_1$ input will go through the detection logic, thus allowing the user to interrogate the input,




Figure 15. INIL Hardware Implementation

sending a "1" if the input is above zero volts and a "0" if it is below zero volts. INIL is useful in recognizing pulses of short duration or pulses which occur too often to be read conveniently by an ININ instruction. It is also useful in checking the status of the zero-crossing detect input. The general purpose input IN $_3$ -IN $_0$ are input to A upon execution of an ININ instruction, and the IN $_1$ input does not go through zero-crossing logic so that it has the same logic level as the other IN inputs for the ININ instruction (see Figure 9).

Note: IL latches are cleared on reset. This is different from the COP420/420C/420L/444L series.

LQID Instruction

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 11-bit word PC₁₀:PC₈, A, M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. Note that LQID takes two instruction cycles if executed and one instruction cycle if skipped. Unlike most other COPS™ processors, this instruction does not push the stack.

LID Instruction

LID (Load Indirect) loads M and A with the contents of ROM pointed to by the 11-bit word PC_{10} : PC_8 , A, M. Note that LID takes three instruction cycles if executed and two if skipped.

SKT Instruction

The SKT (Skip On Timer) instruction tests the state of the T counter (see internal logic, above) overflow latch, executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction allow the processor to generate its own time-base for real-time processing, rather than relying on an external input signal.

Instruction Set Notes

- a. The first word of a COP2440 program (ROM address 0) must be a CLRA (Clear A) instruction.
- b. Although skipped instructions are not executed, they are still fetched from program memory. Thus program paths take the same number of cycle times whether instructions are skipped or executed, except for LID, LQID, and JID.
- c . The ROM is organized into 32 pages of 64 words each. The Program Counter is an 11-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID, LQID, or LID instruction is the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page 3, 7, 11, 15, 19, 23, 27, or 31 will access data in the next group of four pages.

Option List

The COP2440 mask-programmable options are assigned numbers which correspond with the COP2440 pins.

Option 1: L₁ I/O Port (see note below)

= 0: Standard output

= 1: Open-drain output

= 2: LED direct drive output

= 3: TRI-STATE® output

= 4: same as 0 with extra load device to V_{CC}

= 5: same as 1 with extra load device to V_{CC}

= 6: same as 2 with extra load device to V_{CC}

= 7: same as 3 with extra load device to V_{CC}

Option 2: Lo I/O Port same as Option 1

Option 3: SI Input

= 0: Input with load device to V_{CC}

= 1: Hi-Z input Option 4: SO Output

= 0: Standard output

= 1: Open-drain output = 2: Push-pull output

Option 5: SK Output same as Option 4

Option 6: INo Input same as Option 3

Option 7: IN₃ Input same as Option 3

Option 8: Go I/O Port =0: Standard output

= 1: Open-drain output

Option 9: G₁ I/O Port same as Option 8

Option 10: G2 I/O Port same as Option 8

Option 11: G₃ I/O Port same as Option 8

Option 12: Ho I/O Port same as Option 8

Option 13: H₁ I/O Port same as Option 8

Option 14: H2 I/O Port same as Option 8

Option 15: H₃ I/O Port same as Option 8

Option 16: D₃ Output same as Option 8

Option 17: D2 Output same as Option 8

Option 18: D₁ Output same as Option 8

Option 19: Do Output same as Option 8

Option 20: GND - No options available

Option 21: CKO Pin

= 0: Oscillator output

= 1: RAM power supply (V_R) input

= 2: General purpose input with load device to V_{CC}

= 3: General purpose Hi-Z input

Option 22: CKI Input

= 0: Crystal input divided by 16

= 1: Crystal input divided by 8 = 2: Single-pin RC controlled oscillator (+4)

= 3: Schmitt trigger clock input (+4)

Option 23: RESET Input same as Option 3

Option 24: R7 I/O Port (see note below)

=0: Standard output

= 1: Open-drain output = 2: Push-pull output

= 3: TRI-STATE® output

= 4: same as 0 with extra load device to V_{CC}

=5: same as 1 with extra load device to V_{CC} =6: same as 2 with extra load device to V_{CC}

=7: same as 3 with extra load device to V_{CC}

Option 25: R₆ I/O Port same as Option 24

Option 26: R₅ I/O Port same as Option 24

Option 27: R₄ I/O Port same as Option 24

Option 28: R₃ I/O Port same as Option 24

Option 29: R₂ I/O Port same as Option 24

Option 30: R₁ I/O Port same as Option 24

Option 31: R₀ I/O Port same as Option 24

Option 32: L7 I/O Port same as Option 1

Option 33: L6 I/O Port same as Option 1

Option 34: L₅ I/O Port same as Option 1

Option 35: L₄ I/O Port same as Option 1

Option 36: IN₁ Input

= 0: Input with load device to V_{CC}

= 1: Hi-Z Input = 2: Zero-crossing detect input (Option 41 = 0)

Option 37: INa Input same as Option 3

Option List (continued)

Option 38: L₃ I/O Port same as Option 1

Option 39: L₂ I/O Port same as Option 1

Option 40: V_{CC} — no options available

Option 41: COP Function

=0: Normal

= 1: MICROBUS™ option

Option 42: IN Input Levels

= 0: Standard TTL input levels ("0" = 0.8V, "1" = 2.0V)

= 1: Higher voltage input levels ("0" = 1.2V, "1" = 3.6V)

Option 43: G Input Levels same as Option 42

Option 44: L Input Levels same as Option 42

Option 45: CKO Input Levels same as Option 42

Option 46: SI Input Levels same as Option 42

Option 47: R Input Levels same as Option 42

Option 48: H Input Levels same as Option 42

Option 49: No option available

Option 50: COP Bonding

= 0: COP 2440 (40-pin device)

= 1: COP2441 (28-pin device)

= 2: COP2442 (24-pin device) = 3: COP 2440 and COP2441

= 4: COP2440 and COP2442

= 5: COP2440, COP2441, and COP2442

= 6: COP2441 and COP2442

Note on L and R I/O Port Options

If L and R I/O Ports are used as inputs, the following must be observed:

- a. Open-Drain output (selection 1) is allowed only if external pull-up is provided.
- b. If L and R output ports are disabled when reading, an external pull-up is required unless selections 4, 5, 6, or 7 are chosen.
- c. If L output port is enabled, selections 3 and 7 are not allowed.
- d. If R output port is enabled, selections 2, 3, 6, and 7 are not allowed.

Test Mode (Non-Standard Operation)

The SO output has been configured to provide for standard test procedures for the custom-programmed COP2440. With SO forced to logic "1", two test modes are provided, depending upon the value of SI:

- a. RAM and Internal Logic Test Mode (SI = 1)
- **b.** ROM Test Mode (SI = 0)

These special test modes should not be employed by the user; they are intended for manufacturing test only.

Application Example

The dual processors on the COP2440 enable the user to do functions that are not possible (or very difficult) to do on a single processor. Programming is also easier using the dual processor COP2440, because different tasks can be partitioned to each processor. The power of the dual processor becomes apparent when two or more tasks must be performed where one task is constant and cannot be disturbed or interrupted.

The following is a simple example to show the dual processor in action. In this example application, the chip must monitor two switches and two pulse train inputs. It must also output a *continuous* square wave which is a function of all the inputs (see Figure 16).

The tasks are partitioned such that processor Y will read a value in RAM and count it down to toggle an output. This is a constant process that gives a continuous output stream. Processor X counts pulses on one input, measures the period of another, and reads switches. Processor X will be interrupted to do a complex calculation based on the input values.




Figure 16. COP2440 Application Example

This is exceedingly difficult to do using a single processor, since the one output must be constantly updated. Therefore, the programmer of a single processor trying to do this task would have to interleave the code to update the output with *all* of the other code (i.e., multiply, divide, add, counting, etc.).

The following is a flow chart of the COP2440 program to do the described tasks. Processor Y reads data register W and counts it down in a fixed loop. Processor X counts pulses on $\rm IN_2$ in the T counter and measures the period of the pulse on $\rm IN_3$ by a software loop that counts instruction cycles in data register C. When a negative edge comes on $\rm IN_3$, the calculation of pulse width is performed and the two keys are read. The program then branches back to the main loop to start again.

080

081

082

083

CLRR:

The following is some sample code to implement the discussed functions. Note that both processor X and processor Y use the same subroutine DECR. The programmer need not worry, since both

processors can use any code at any time. Thus any common routines can be used by both processors.

; CLRA IS 1ST INSTRUCTION 000 PROCESSOR X STARTS HERE ; 0 TO MEM 001 х 002 CLRA 003 AISC ; LOAD EN REG. WITH 4,0 004 CAME ; ENABLE T TO COUNT IN2 MAIN LOOP (PROCESSOR X) 006 ; INPUT IL LATCH XMAIN: INIL 800 AISC 8 : TEST FOR NEG. EDGE IN3 009 JΡ **XLOOP** ; NO, CONTINUE LOOP JP 00A **EVAL** ; YES, SO DO CALC. 00B XLOOP: LBI 1, 12 ; ADDRESS C DATA REG. 00C **JSRP** INCR : C+1 → C 00D JΡ **XMAIN** ; LOOP TIL NEG. EDGE 00E EVAL: LBI 0.10 : ADDRESS N DATA REG. 00F CTMA : READ T COUNTER 011 XIS 012 Х : STORE IN N REG.

013 LBI ; SCRATCH DIGIT 0, 0 014 CLRA 015 х ; ZERO MEM

016 CLRA : ZERO A ; CLEAR T COUNTER 017 CAMT ADD 019 **JSR** ; C+D → P, D IS A CONSTANT ; ADDRESS C DATA REG. 01B LBI 1, 12

JSRP CLRR ; CLEAR C DATA REG. 010 01D **JSR** MULT ; MULTIPLY K TIMES N DIV ; K*N/P → W 01F JSR 021 ; ADDRESS K DATA REG. LBI 0, 12 022 SKGBZ 0 ; TEST G0

JΡ 024 TG ; G0 = 1, SWITCH UP 025 **JSRP** INCR : G0 = 0, K + 1 → K026 TG: SKGBZ 1 ; TEST G1 028 JP TL ; G1 = 1, SWITCH UP 029 **JSRP DECR** ; G1 = 0, K - 1 → K02A TL: **JMP XMAIN** ; START MAIN LOOP

SUBROUTINE AREA . = 80

CLRA

; CLEAR M, STEP TO NEXT DIGIT XIS JΡ ; LOOP TIL END OF REG. CLRR RET : DONE

CLEAR REGISTER SUBROUTINE


INCREMENT REGISTER ROUTINE 084 INCR: SC


085 INCL: CLRA ; CLEAR A 086 ASC $: M + 1 \rightarrow A$ 087 NOP 088 XIS

: STORE SUM, STEP TO NEXT 089 JΡ INCL ; LOOP TIL LAST DIGIT 08A RET


; CLEAR A

: SET CARRY TO INCR.





Flow Chart





Section 3
ROMless
Microcontrollers

3



COP401L ROMless N-Channel Microcontroller


General Description

The COP401L ROMless Microcontroller is a member of the COP5TM family of microcontrollers, fabricated using N-channel, silicon gate MOS technology. The COP401L contains CPU, RAM, I/O and is identical to a COP410L device except the ROM has been removed and pins have been added to output the ROM address and to input the ROM data. In a system the COP401L will perform exactly as the COP410L. This important benefit facilitates development and debug of a COP program prior to masking the final part.

Features

- Circuit equivalent of COP410L
- Low cost
- Powerful instruction set
- 512×8 ROM, 32×4 RAM
- Separate RAM power supply pin for RAM keep-alive applications
- Two-level subroutine stack
- 15µs instruction time
- Single supply operation (4.5-9.5V)
- Low current drain (8mA max.)
- Internal binary counter register with serial I/O
- MICROWIRE™ compatible serial I/O
- General purpose outputs
- LSTTL/CMOS compatible in and out
- Direct drive of LED digit and segment lines
- Software/hardware compatible with other members of COP400 family
- Pin-for-pin compatible with COP402 and COP404L

COPS and MICROWIRE are trademarks of National Semiconductor Corp.



3-3

Absolute Maximum Ratings

Voltage at Any Pin Relative to GND Ambient Operating Temperature Ambient Storage Temperature

Lead Temperature (Soldering, 10 seconds)
Power Dissipation

0.75 V 0.4 V

Total Source Current Total Sink Current 0.75 Watt at 25°C 0.4 Watt at 70°C 120 mA 120 mA

-0.5V to +10V

0°C to +70°C

300°C

-65°C to +150°C

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0^{\circ}C \le T_A \le +70^{\circ}C$, $4.5V \le V_{CC} \le 9.5V$ unless otherwise noted.

Parameter	Conditions	Min.	Max.	Units	
Operating Voltage (V _{CC})	(Note 2)	4.5	9.5	٧	
Power Supply Ripple	peak to peak		0.5	V	
Operating Supply Current	all inputs and outputs open		8	m,A	
Input Voltage Levels CKI Input Levels Crystal Input Logic High (V _{IH}) Logic Low (V _{II})		2.0 -0.3	0.4	V	
RESET Input Levels Logic High Logic Low	Schmitt trigger input	0.7 V _{CC} -0.3	0.6	. v	
IPO-IP7 Input Levels Logic High Logic High Logic Low	$V_{CC} = 9.5V$ $V_{CC} = 5V \pm 5\%$	2.4 2.0 -0.3	0.8	V V V	
All Other Inputs Logic High Logic High Logic Low	$V_{CC} = 9.5V$ $V_{CC} = 5V \pm 5\%$	3.0 2.0 -0.3	0.8	V V V	
Input Capacitance			7	pF	
Output Voltage Levels LSTTL Operation Logic High (V _{OH}) Logic Low (V _{OL})	$V_{CC} = 5V \pm 5\%$ $I_{OH} = -25\mu A$ $I_{OL} = 0.36 \text{ mA}$	2.7	0.4	V V	
IP0-IP7, P8, SKIP Logic Low	(Note 1) I _{OL} = 1.6mA		0.4	v	
Output Current Levels Output Sink Current			,		
SO and SK Outputs (I _{OL})	$V_{CC} = 9.5V, V_{OL} = 0.4V$ $V_{CC} = 4.5V, V_{OL} = 0.4V$	1.8 0.9		mA mA	
L ₀ -L ₇ and G ₀ -G ₃ Outputs	$V_{CC} = 9.5V, V_{OL} = 0.4V$ $V_{CC} = 4.5V, V_{OL} = 0.4V$	0.8 0.4		mA mA	
D ₀ -D ₃ Outputs	$V_{CC} = 9.5V, V_{OL} = 1.0V$ $V_{CC} = 4.5V, V_{OL} = 1.0V$	30 15		mA mA	
CKO RAM Power Supply Input	V _R = 3.3V		1.5	mA	

$\textbf{DC Electrical Characteristics} \quad \text{(continued)} \quad 0^{\circ}\text{C} \leqslant \text{T}_{\text{A}} \leqslant +70^{\circ}\text{C}, \ 4.5\text{V} \leqslant \text{V}_{\text{CC}} \leqslant 9.5\text{V} \ \text{unless otherwise noted}.$


Parameter	Conditions	Min.	Max.	Units
Output Source Current				
D_0-D_3 , G_0-G_3 Outputs (I_{OH})	$V_{CC} = 9.5V, V_{OH} = 2.0V$ $V_{CC} = 4.5V, V_{OH} = 2.0V$	-140 -30	-800 -250	μA μA
SO and SK Outputs (I _{OH})	$V_{CC} = 9.5V, V_{OH} = 4.75V$ $V_{CC} = 4.5V, V_{OH} = 1.0V$	-1.4 -1.2		mA mA
L ₀ -L ₇ Outputs	$V_{CC} = 9.5V, V_{OH} = 2.0V$ $V_{CC} = 6.0V, V_{OH} = 2.0V$	-3.0 -3.0	−35 −25	mA mA
Input Load Source Current (IIL)	$V_{CC} = 5.0 \text{ V}, \ V_{L} = 0 \text{ V}$	-10	-140	μΑ
Total Sink Current Allowed				
All Outputs Combined			120	mA
D Port			100	mA
L ₇ -L ₄ , G Port		,	4	mA
L ₃ -L ₀			4	mA
All Other Pins			1.8	mA
Total Source Current Allowed	·		1	
All I/O Combined	1.		120	mA
L ₇ -L ₄			60	mA
L ₃ -L ₀			60	mA
Each L Pin			25	mA
All Other Pins			1.5	mA

AC Electrical Characteristics $0^{\circ}\text{C} \le T_{A} \le +70^{\circ}\text{C}$, $4.5\text{V} \le \text{V}_{CC} \le 9.5\text{V}$ unless otherwise specified.

Parameter	Conditions	Min.	Max.	Units
Instruction Cycle Time		15	40	μS
СКІ				
Input Frequency f _I	(÷32 mode)	0.8	2.1	MHz
Duty Cycle		30	60	%
Rise Time	f ₁ = 2.097 MHz		120	ns
Fall Time	,,, =1.00.1		80	ns
INDITC.		1		1
SI, IP7-IP0		1 1		1
t _{SETUP}		1	2.0	μs
t _{HOLD}	,		1.0	μS
$G_3 - G_0$, $L_7 - L_0$				
tsetup			8.0	μS
thold			1.3	μs
OUTPUT PROPAGATION DELAY	Test Condition:			
	$C_L = 50 pF, V_{OUT} = 1.5 V$			İ
SO, SK Outputs	$R_L = 20 k\Omega$			1
t _{pd1} , t _{pd0}			4.0	μs
$D_3 - D_0$, $G_3 - G_0$, $L_7 - L_0$	$R_L = 20 \mathrm{k}\Omega$			
t _{pd1} , t _{pd0}			5.6	μs
IP7-IP0, P8, SKIP	$R_L = 5 k\Omega$		7.0	
t _{pd1} , t _{pd0}	<u>L </u>		7.2	μS

Note 1: Pull-up resistors required.

Note 2: V_{CC} voltage change must be less than 0.5V in a 1ms period to maintain proper operation.



Order Number COP401L/N NS Package N40A

Figure 2. Connection Diagram

Pin	Description	Pin	Description
L7-L0	8 bidirectional I/O ports with LED	CKI	System oscillator input
	segment drive	ско	RAM power supply input
G_3-G_0	4 bidirectional I/O ports	RESET	System reset input
$D_3 - D_0$	4 general purpose outputs	v_{cc}	Power supply
SI	Serial input (or counter input)	GND	Ground
so	Serial output (or general purpose output)	IP7-IP0	8 bidirectional ROM address and data
SK	Logic-controlled clock (or general		ports
	purpose output)	P8	Most significant ROM address bit output
AD/DATA	Address out/data in flag	SKIP	Instruction skip output




Figure 3. Input/Output Timing Diagram

Functional Description

A block diagram of the COP401L is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic "1" (greater than 2 volts). When a bit is reset, it is a logic "0" (less than 0.8 volts).

Program Memory

Program Memory consists of a 512-byte external memory. As can be seen by an examination of the COP401L instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, ROM must often be thought of as being organized into 8 pages of 64 words each.

ROM addressing is accomplished by a 9-bit PC register. Its binary value selects one of the 512 8-bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 9-bit binary count value. Two levels of subroutine nesting are implemented by the 9-bit subroutine save registers, SA and SB, providing a last-in, first-out (LIFO) hardware subroutine stack.

ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

Data Memory

Data memory consists of a 128-bit RAM, organized as 4 data registers of 8 4-bit digits. RAM addressing is implemented by a 6-bit B register whose upper 2 bits (Br) select 1 of 4 data registers and lower 3 bits of the 4-bit Bd select 1 of 8 4-bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) is usually loaded into on from, or exchanged with, the A register (accumulator), it may also be loaded into the Q latches or loaded from the L ports. RAM addressing may also be performed directly by the XAD 3,15 instruction. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

The most significant bit of Bd is not used to select a RAM digit. Hence each physical digit of RAM may be selected by two different values of Bd as shown in Figure 4 below. The skip condition for XIS and XDS instructions will be true if Bd changes between 0 and 15, but NOT between 7 and 8 (see Table 3).




Figure 4. RAM Digit Address to Physical RAM Digit

Internal Logic

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Bd portion of the B register, to load 4 bits of the 8-bit Q latch data, to input 4 bits of the 8-bit L I/O port data and to perform data exchanges with the SIO register.

A 4-bit adder performs the arithmetic and logic functions of the COP401L, storing its results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below.)

The G register contents are outputs to 4 general-purpose bidirectional I/O ports.

The Q register is an internal, latched, 8-bit register, used to hold data loaded from M and A, as well as 8-bit data from ROM. Its contents are output to the L I/O ports when the L drivers are enabled under program control. (See LEI instruction.)

The 8 L drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of L may be read directly into A and M. L I/O ports can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with Q data being outputted to the Sa-Sg and decimal point segments of the display.

The SIO register functions as a 4-bit serial-in/serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description, below.) Its contents can be exchanged with A, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift

The XAS instruction copies C into the SKL Latch. In the counter mode, SK is the output of SKL in the shift register mode, SK outputs SKL ANDed with internal instruction cycle clock.

The EN register is an internal 4-bit register loaded under program control by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register (EN₃-EN₀).

- 1. The least significant bit of the enable register, EN₀, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With EN₀ set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse ("1" to "0") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of EN₃. With EN₀ reset, SIO is a serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.
- EN₁ is not used. It has no effect on COP401L operation.



Table 1. Enable Register Modes — Bits EN₃ and EN₀

EN ₃	EN ₀	SIO	SI	so	SK
0	0	Shift Register	Input to Shift Register	. 0	If SKL = 1, SK = Clock
		· · · · · · · · · · · · · · · · · · ·		•	If $SKL = 0$, $SK = 0$
1	. 0	Shift Register	Input to Shift Register	Serial Out	If SKL = 1, SK = Clock
					If $SKL = 0$, $SK = 0$
0	1	Binary Counter	Input to Binary Counter	0	If SKL = 1, SK = 1
					If $SKL = 0$, $SK = 0$
1	1,	Binary Counter	Input to Binary Counter	1	If SKL = 1, SK = 1
					If $SKL = 0$, $SK = 0$

- With EN₂ set, the L drivers are enabled to output the data in Q to the L I/O ports. Resetting EN₂ disables the L drivers, placing the L I/O ports in a highimpedance input state.
- 4. EN₃, in conjunction with EN₀, affects the SO output. With EN₀ set (binary counter option selected) SO will output the value loaded into EN₃. With EN₀ reset (serial shift register option selected), setting EN₃ enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN₃ with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to "0." Table I provides a summary of the modes associated with EN₃ and EN₀.

Initialization

The Reset Logic will initialize (clear) the device upon power-up if the power supply rise time is less than 1 ms and greater than 1 μs . If the power supply rise time is greater than 1 ms, the user must provide an external RC network and diode to the RESET pin as shown below (Figure 5). The RESET pin is configured as a Schmitt trigger input. If not used it should be connected to $V_{\rm CC}$. Initialization will occur whenever a logic "0" is applied to the RESET input, provided it stays low for at least three instruction cycle times.




Figure 5. Power-Up Clear Circuit

Upon initialization, the PC register is cleared to 0 (ROM address 0) and the A, B, C, D, EN, and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA.

External Memory Interface

The COP401L is designed for use with an external Program Memory. This memory may be implemented using any devices having the following characteristics:

- 1. random addressing
- 2 .TTL-compatible TRI-STATE® outputs
- 3. TTL-compatible inputs
- 4. access time = 5μ s max.

Typically these requirements are met using bipolar or MOS PROMs.

During operation, the address of the next instruction is sent out on P8 and IP7 through IP0 during the time that AD/DATA is high (logic "1" = address mode). Address data on the IP lines is stored into an external latch on the high-to-low transition of the AD/DATA line; P8 is a dedicated address output, and does not need to be latched. When AD/DATA is low (logic "0" = data mode), the output of the memory is gated onto IP7 through IP0, forming the input bus. Note that the AD/DATA output has a period of one instruction time, a duty cycle of approximately 50%, and specifies whether the IP lines

are used for address output or instruction input.

Oscillator

CKI is an external clock input signal. The external frequency is divided by 32 to give the instruction cycle time. The divide-by-32 configuration was chosen to make the COP401L compatible with the COP404L and the COP5TM Development System. However, the ÷32 configuration is not available on the COP410L/COP411L. It is therefore possible to exactly emulate the system speed (cycle time), but not possible to drive the 401L with the system clock during emulation.

CKO (RAM Power)

CKO is configured as a RAM power supply pin (V_R) , allowing its connection to a standby/backup power supply to maintain the integrity of RAM data with minimum power drain when the main supply is inoperative or shut down to conserve power. This pin must be connected to V_{CC} if the power backup feature is not used. To insure that RAM integrity is maintained, the following conditions must be met:

- RESET must go low before V_{CC} goes below spec during power-off; V_{CC} must be within spec before RESET goes high on power-up.
- 2. During normal operation, V_R must be within the operating range of the chip with $(V_{CC} 1) \le V_R \le V_{CC}$.
- 3. V_B must be \geq 3.3V with V_{CC} off.

Input/Output Configurations

COP401L outputs have the following configurations, illustrated in Figure 6:


- a .Standard an enhancement mode device to ground in conjunction with a depletion-mode device to V_{CC}, compatible with LSTTL and CMOS input requirements. (Used on D and G outputs.)
- b. Open-Drain an enhancement-mode device to ground only, allowing external pull-up as required by the user's application. (Used on IP, P and SKIP outputs.)
- c . Push-Pull An enhancement-mode device to ground in conjunction with a depletion-mode device paralleled

- enhancement-mode device to V_{CC} . This configuration has been provided to allow for fast rise and fall times when driving capacitive loads. (Used on SO and SK outputs.)
- d.LED Direct Drive an enhancement-mode device to ground and to V_{CC}, meeting the typical current sourcing requirements of the segments of an LED display. The sourcing device is clamped to limit current flow. These devices may be turned off under program control (See Functional Description, EN Register), placing the outputs in a high-impedance state to provide required LED segment blanking for a multiplexed display. (Used on L outputs.)

COP401L inputs have an on-chip depletion load device to $V_{\rm CC}$.

The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of five devices (numbered 1-5, respectively). Minimum and maximum current (I_{OUT} and V_{OUT}) curves are given in Figure 7 for each of these devices to allow the designer to effectively use these I/O configurations in designing a system.


An important point to remember is that even when the L drivers are disabled, the depletion load device will source a small amount of current (see Figure 7, Device 2); however, when the L-lines are used as inputs, the disabled depletion device can *not* be relied on to source sufficient current to pull an input to a logic "1".




a. Standard Output



b. Open-Drain Output



c. Push-Pull Output



d. L Output (LED)

(AIS DEPLETION DEVICE)

e. Input with Load

Figure 6. Output Configurations




Figure 7. I/O Characteristics

COP401L Instruction Set

Table 2 is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table 3 provides the mnemonic, operand, machine code, data flow, skip conditions, and description associated with each instruction in the COP401L instruction set.

Table 2. COP401L Instruction Set Table Symbols

Symbol	Definition	Symbol	Definition
INTERN	IAL ARCHITECTURE SYMBOLS	INSTRU	ICTION OPERAND SYMBOLS
A B	4-bit Accumulator 6-bit RAM Address Register	d	4-bit Operand Field, 0-15 binary (RAM Digit Select)
Br Bd	Upper 2 bits of B (register address) Lower 4 bits of B (digit address)	r a	2-bit Operand Field, 0-3 binary (RAM Register Select) 9-bit Operand Field, 0-511 binary (ROM
C D	1-bit Carry Register 4-bit Data Output Port	у . У	Address) 4-bit Operand Field, 0-15 binary (Immediate Data)
EN G	4-bit Enable Register 4-bit Register to latch data for G I/O Port	٠,	Contents of RAM location addressed by s Contents of ROM location addressed by t
M	8-bit TRI-STATE® I/O Port 4-bit contents of RAM Memory pointed to by B Register	OPERA*	TIONAL SYMBOLS Plus
PC Q SA SB SIO	9-bit ROM Address Register (program counter) 8-bit Register to latch data for L I/O Port 9-bit Subroutine Save Register A 9-bit Subroutine Save Register B 4-bit Shift Register and Counter		Minus Replaces Is exchanged with Is equal to The one's complement of A Exclusive-OR
K	Logic-Controlled Clock Output	:	Range of values

Table 3. COP401L Instruction Set

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
	TIC INSTRU	CTIONS	. (=)			
ASC		30	[0 0 1 1 0 0 0 0]	A + C + RAM(B) → A Carry → C	Carry	Add with Carry, Skip on Carry
ADD		31	0 0 1 1 0 0 0 1	A + RAM(B) → A	None	Add RAM to A
AISC	у	5	0 1 0 1 y	A + y → A	Carry	Add Immediate, Skip on Carry (y \neq 0)
CLRA		00	0 0 0 00 0 0 0	0 → A	None	Clear A
COMP		40	0 1 0 0 0 0 0 0	Ā → A	None	One's complement of A to A
NOP		44	01000100	None	None	No Operation
RC		32	00110010	"0" → C	None	Reset C
sc		22	· <u> 0 0 1 0 0 0 1 0 </u>	"1" → C	None	Set C
XOR		02	0000010	A ⊕ RAM(B) → A	None	Exclusive-OR RAM with A

Table 3. COP401L Instruction Set (continued)

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
TRANSFER	R OF CONTI	ROL INST	RUCTIONS	•		
JID .		FF	[1 1 1 1 1 1 1 1 1	ROM (PC ₈ ,A,M) → PC _{7:0}	None	Jump Indirect (Note 2)
JMP	а 	6-	0110 000 a8 a7:0	a → PC	None	Jump
JP	a ·	<u></u>	[1] a _{6:0} (pages 2,3 only)	a → PC _{6:0}	None	Jump within Page (Note 3)
			or 1 1 a _{5:0} (all other pages)	a → PC _{5:0}		
JSRP .	a		10 a _{5:0}	PC + 1 → SA → SB	None	Jump to Subroutine Pag (Note 4)
1		15 (1) 1		010 → PC _{8:6} a → PC _{5:0}		
JSR	a .	6- 	0110 100 a ₈ a _{7:0}	PC + 1 → SA → SB a → PC	None	Jump to Subroutine
RET		48	01001000	SB → SA → PC	None	Return from Subroutine
RETSK		49	01001001	SB → SA → PC	Always Skip on Return	Return from Subroutine then Skip
MEMORY	REFERENCE	INSTRU	ICTIONS			
CAMQ		33 3C	00110011	$A \rightarrow Q_{7:4}$ RAM(B) $\rightarrow Q_{3:0}$	None	Copy A, RAM to Q
LD	r	-5	00 r 0101	RAM(B) → A Br ⊕ r → Br	None	Load RAM into A, Exclusive-OR Br with r
LQID	er.	BF	[1011]1111	$ROM(PC_8,A,M) \rightarrow Q$ $SA \rightarrow SB$	None	Load Q Indirect (Note 2)
RMB	0 1 2 3	4C 45 42 43	0 1 0 0 1 1 0 0 0 1 0 0 0 1 0 1 0 1 0 0 0 0	0 → RAM(B) ₀ 0 → RAM(B) ₁ 0 → RAM(B) ₂ 0 → RAM(B) ₃	None	Reset RAM Bit
SMB	0 1 2 3	4D 47 46 4B	0 1 0 0 1 1 0 1 0 1 0 0 0 1 1 1 0 1 0 0 0 1 1 0 0 1 0 0 0 1 0 1	1 → RAM(B) ₀ 1 → RAM(B) ₁ 1 → RAM(B) ₂ 1 → RAM(B) ₃	None	Set RAM Bit
STII	у	7-	0 1 1 1 y	y → RAM(B) Bd + 1 → Bd	None	Store Memory Immediat and Increment Bd
X 1 2 2	r. ·	-6	00 r 0110	RAM(B) ← A Br ⊕ r → Br	None	Exchange RAM with A, Exclusive-OR Br with r
XAD	3,15	23 BF	0 0 1 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	RAM(3,15) ← A	None	Exchange A with RAM (3,15)
XDS	r	-7	00 r 0111	RAM(B) ←→ A Bd − 1 → Bd Br⊕ r → Br	Bd decrements past 0	Exchange RAM with A and Decrement Bd, Exclusive-OR Br with r
XIS	r	-4	00 r 0100	RAM(B) ←→ A Bd + 1 → Bd Br ⊕ r → Br	Bd increments past 15	Exchange RAM with A and Increment Bd, Exclusive OR Br with r

Table 3. COP401L Instruction Set (continued)

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
REGISTER	REFERENC	CE INSTR	UCTIONS		, .	
CAB		50	0 1 0 1 0 0 0 0	A → Bd	None	Copy A to Bd
СВА		4E	01001110	Bd → A	None	Copy Bd to A
LBI	r,d		$0 \ 0 \ r \ (d-1)$ (d = 0, 9:15)	r,d → B	Skip until not a LBI	Load B Immediate with r,d (Note 5)
LEI	у	33 6-	0 0 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 0	y → EN	None	Load EN Immediate (Note 6)
TEST INST	RUCTIONS					
SKC		20	[0 0 1 0 0 0 0 0		C = "1"	Skip if C is True
SKE		21	0 0 1 0 0 0 0 1		A = RAM(B)	Skip if A Equals RAM
SKGZ		33 21	0 0 1 1 0 0 1 1		$G_{3:0} = 0$	Skip if G is Zero (all 4 bits)
SKGBZ	0 1 2 3	33 01 11 03 13	0 0 1 1 0 0 1 1 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0	1st byte	$G_0 = 0$ $G_1 = 0$ $G_2 = 0$ $G_3 = 0$	Skip if G Bit is Zero
SKMBZ	0 1 2 3	01 11 03 13	0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0		$RAM(B)_0 = 0$ $RAM(B)_1 = 0$ $RAM(B)_2 = 0$ $RAM(B)_3 = 0$	Skip if RAM Bit is Zero
INPUT/OU	TPUT INSTE	RUCTIONS	3			
ING		22 2A	0 0 1 0 1 0 1 0	2 - 1	Mono	Imput G Porto to A
INL		33 2E	0 0 1 1 0 0 1 1	L _{7:4} → RAM(B) L _{3:0} → A	None	Input L Ports to RAM, A
OBD		33 3E	0 0 1 1 0 0 1 1	Bd → D	None	Output Bd to D Output
ОМС		33 3A	0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 0	RAM(B) → G	None	Output RAM to G Ports
XAS		4F	01001111	A ←→ SIO, C → SKL	None	Exchange A with SIO (Note 2)

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, A₃ indicates the most significant (left-most) bit of the 4-bit A register.

Note 2: For additional information on the operation of the XAS, JID, and LQID instructions, see below.

Note 3: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64-word page. JP may not jump to the last word of a page.

Note 4: A JSRP transfers program control to subroutine page 2 (010 is loaded into the upper 3 bits of P). A JSRP may not be used when in pages 2 or 3. JSRP may not jump to the last word in page 2.

Note 5: The machine code for the lower 4 bits of the LBI instruction equals the binary value of the "d" data *minus* 1, e.g., to load the lower four bits of B (Bd) with the value 9 (1001₂), the lower 4 bits of the LBI instruction equal 8 (1000₂). To load 0, the lower 4 bits of the LBI instruction should equal 15 (1111₂).

Note 6: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a "1" or "0" in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP401L programs.

XAS Instruction

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above.) If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

JID Instruction

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the *contents* of ROM addressed by the 9-bit word, PC₈, A, M. PC₈ is not affected by this instruction.

Note that JID requires 2 instruction cycles to execute.

LQID Instruction

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 9-bit word PC8, A, M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC + $1 \rightarrow SA \rightarrow SB$) and replaces the least significant 8 bits of PC as follows: A → PC7:4, RAM(B) → PC_{3:0}, leaving PC₈ unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SB → SA - PC), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SA→ SB, the previous contents of SB are lost. Also, when LQID pops the stack, the previously pushed contents of SA are left in SB. The net result is that the contents of SA are placed in SB (SA - SB). Note that LQID takes two instruction cycle times to execute.

Instruction Set Notes

- a. The first word of a COP401L program (ROM address 0) must be a CLRA (Clear A) instruction.
- b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths except JID and LQID take the same number of cycle times whether instructions are skipped or executed. JID and LQID instructions take 2 cycles if executed and 1 cycle if skipped.
- c. The ROM is organized into 8 pages of 64 words each. The Program Counter is a 9-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page 3 or 7 will access data in the next group of 4 pages.

Typical Applications

PROM-Based System

The COP401L may be used to emulate the COP410L. Figure 8 shows the interconnect to implement a COP401L hardware emulation. This connection uses one MM5204 EPROM as external memory. Other memory can be used such as bipolar PROM or RAM.

Pins IP_7-IP_0 are bidirectional inputs and outputs. When the AD/DATA clocking output turns on, the EPROM drivers are disabled and IP_7-IP_0 output addresses. The 8-bit latch (MM74C373) latches the addresses to drive the memory.

When AD/ \overline{DATA} turns off, the EPROM is enabled and the IP₇-IP₀ pins will input the memory data. P8 outputs the most significant address bit to the memory. (SKIP output may be used for program debug if needed.)

24 of the COP401L plns may be configured exactly the same as a COP410L.




Figure 8. COP401L Used to Emulate a COP410L

COP401L Mask Options

The following COP410L options have been implemented in this basic version of the COP401L.

Option Value	Comment	Option Value	Comment
Option 1=0	Ground — no option	Option 14 = 0	SI has load to V _{CC}
Option 2 = 1	CKO is RAM power supply input	Option $15=2$	SO is push-pull output
Option 3 = N/A	CKI is external clock divide-by-32 (not	Option $16=2$	SK is push-pull output
	available on COP410L)	Option $17 = 0$	
Option 4 = 0	Reset has load to V _{CC}	Option $18 = 0$	O subside and abandond
Option 5 = 2		Option $19 = 0$	G outputs are standard
Option 6 = 2	L outputs are LED direct-drive	Option 20 = 0	
Option 7 = 2	L outputs are LLD arrost arros	Option 21 = 0	
Option 8 = 2		Option 22 = 0	D outputs are standard
Option 9 = 1	V _{CC} pin 4.5V to 9.5V operation	Option 23 = 0	very high current
Option 10 = 2		Option 24 = 0	
Option 11 = 2	L outputs are LED direct-drive	Option 25 = 0	L
Option 12 = 2	L outputs are LED direct-drive	Option 26 = 0	G Have standard TTL input levels
Option 13 = 2		Option 27 = 0	SI
			40-pin package



COP402/COP402M and COP302/COP302M ROMless N-Channel Microcontrollers

General Description

The COP402/COP402M and COP302/COP302M ROMIess Microcontrollers are members of the COPS™ family, fabbricated using N-channel silicon gate MOS technology. Each part contains CPU, RAM, and I/O, and is identical to a COP420 device, except the ROM has been removed; pins have been added to output the ROM address and to input ROM data. In a system, the COP402 or 402M will perform exactly as the COP420; this important benefit facilitates development and debug of a COP420 program prior to masking the final part. These devices are also appropriate in low volume applications, or when the program may require changing. The COP402M is identical to the COP402, except the MICROBUS™ interface option has been implemented.

The COP402 may also be used to emulate the COP410L, 411L, 420L or 420C by appropriately reducing the clock frequency. The COP302 and COP302M are the extended temperature range versions of the COP402 and COP402M.

Features

- Low cost
- Exact circuit equivalent of COP420
- Standard 40-pin dual-in-line package
- Interfaces with standard PROM or ROM
- 64×4 RAM, addresses up to 1k×8 ROM
- MICROBUSTM compatible (COP402M)
- Powerful instruction set
- True vectored interrupt, plus restart
- Three-level subroutine stack
- 4.0 µs instruction time
- Single supply operation (4.5V to 6.3V)
- Internal time-base counter for real-time processing
- Internal binary counter register with MICROWIRE™ serial I/O capability
- Software/hardware compatible with other members of COP400 family
- Extended temperature range COP302 and COP302M (-40°C to +85°C) available

COPS, MICROBUS, and MICROWIRE are trademarks of National Semiconductor Corp. TRI-STATE is a registered trademark of National Semiconductor Corp.




Figure 1. COP402/402M Block Diagram

COP402/COP402M and COP302/COP302M

Absolute Maximum Ratings

Voltage at Any Pin Operating Temperature Range COP402/COP402M

-0.3V to +7VPackage Power Dissipation 750 mW at 25°C 400 mW at 70°C 250 mW at 85°C

COP302/COP302M

0°C to 70°C -40°C to +85°C

Total Sink Current

50 mA

-65°C to +150°C

Storage Temperature Range **Total Source Current** Lead Temperature (soldering, 10 seconds) 300°C

70 mA

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

COP402/COP402M

DC Electrical Characteristics $0^{\circ}C \le T_A \le 70^{\circ}C$, $4.5V \le V_{CC} \le 6.3V$ unless otherwise noted.

Parameter	Conditions	Min.	Max.	Units
Operation Voltage		4.5	6.3	V
Power Supply Ripple	peak to peak (Note 3)		0.4	V
Supply Current	all outputs open V _{CC} = 5V		40	mA
Input Voltage Levels				
CKI Input Levels		İ		
Crystal Input				
Logic High		2.4		V
Logic Low		-0.3	0.4	l v
Schmitt Trigger Input				
RESET				
Logic High		0.7 V _{CC}		l v
Logic Low		-0.3	0.6	l v
All Other Inputs				
Logic High	V _{CC} = Max.	3.0		l v
Logic High	V _{CC} = 5V ± 5%	2.0		l v
Logic Low	100 01 271	-0.3	0.8	ĺ v
Input Load Source Current	$V_{CC} = 5V, V_{IN} = 0V$	-100	-800	μΑ
Input Capacitance	*CC = 5 *, *IN = 5 *	100	7	pF
Hi-Z Input Leakage	V _5V	-1	+1	
	V _{CC} = 5V		т,	μΑ
Output Voltage levels				
D, G, L, SK, SO Outputs	V 5V 50/	*		
TTL Operation	$V_{CC} = 5V \pm 5\%$	2.4		v
Logic High	$I_{OH} = -100 \mu\text{A}$ $I_{OL} = 1.6 \text{mA}$	-0.3	0.4	V
Logic Low	IOL = 1.0IIIA	-0.3	0.4	V
IP0-IP7, P8, P9, SKIP, CKO, AD/DATA				
Logic High	I _{OH} = -75 μA	2.4		· v
Logic Low	$I_{OL} = 400 \mu\text{A}$	-0.3	0.4	l v
CMOS Operation	.OE			
Logic High	$I_{OH} = -10 \mu A$	V _{CC} – 1		V
Logic Low	$I_{OL} = 10 \mu A$	-0.3	0.2	ľ
				<u> </u>
Output Current Levels	v ev			
LED Direct Drive (COP402)	V _{CC} = 6V	0.5	. 44	4
Logic High	V _{OH} = 2.0V	2.5	14	mA.
TRI-STATE® (COP402M) Leakage Current	V _{CC} = 5V	-2.5	+2.5	μΑ
Allowable Sink Current				
Per Pin (L, D, G)			10	mA
Per Pin (All Others)			2	mA
Per Port (L)			16	mA
Per Port (D, G)			10	mA.
Allowable Source Current				
Per Pin (L)			-15	mA.
Per Pin (All Others)			-1.5	mA.

COP302/COP302M

Parameter	Conditions	Min.	Max.	Units	
Operation Voltage		4.5	5.5	V	
Power Supply Ripple	peak to peak (Note 3)		0.4	٧	
Supply Current	T _A = -40°C, outputs open		50	mA	
Input Voltage Levels CKI Input Levels Crystal Input Logic High		2.4		V	
Logic Low		-0.3	0.3	v	
Schmitt Trigger Input RESET					
Logic High Logic Low		0.7 V _{CC} -0.3	0.4	V V	
All Other Inputs					
Logic High	$V_{CC} = Max.$	3.0		٧	
Logic High	$V_{CC} = 5V \pm 5\%$	2.2		V .	
Logic Low		-0.3	0.6	٧	
Input Load Source Current	$V_{CC} = 5V$, $V_{IN} = 0V$	-100	-800	μΑ	
Input Capacitance			7	pF	
Hi-Z Input Leakage	$V_{CC} = 5V$	-2	+2	μΑ	
Output Voltage levels D, G, L, SK, SO Outputs					
TTL Operation Logic High Logic Low	$V_{CC} = 5V \pm 5\%$ $I_{OH} = -75 \mu A$ $I_{OL} = 1.6 \text{ mA}$	2.4 -0.3	0.4	V V	
IP0-IP7, P8, P9, SKIP, CKO, AD/DATA Logic High Logic Low	I _{OH} = -75 μA I _{OL} = 400 μA	2.4 -0.3	0.4	V	
CMOS Operation Logic High Logic Low	$I_{OH} = -10 \mu A$ $I_{OL} = 10 \mu A$	V _{CC} - 1 -0.3	0.2	V V	
Output Current Levels LED Direct Drive (COP302) Logic High	V _{CC} = 5V (NOTE 4) V _{OH} = 2.0V	1.0	12 ′	mA	
CKI Sink Current (R/C Option)	$V_{IN} = 3.5V$	2		mA	
CKO (RAM Supply Current)	V _R = 3.3V		4	mA	
TRI-STATE® (COP302M) Leakage Current	$V_{CC} = 5V$	-5	+5	μΑ	
Allowable Sink Current					
Per Pin (L, D, G)			10	mA	
Per Pin (All Others)			2	mA	
Per Port (L)			16	mA	
Per Port (D, G)			10	mA	
Allowable Source Current Per Pin (L)			-15	mA	
Per Pin (All Others)			-1.5	mA	


Parameter	Conditions	Min.	Max.	Units
nstruction Cycle Time		4	10	μS
Operating CKI Frequency	÷16 mode	1.6	4.0	MHz
CKI Duty Cycle (Note 1)		40	60	%
Rise Time	Freq. = 4 MHz		60	ns
Fall Time	Freq. = 4 MHz		40	ns
Inputs:				
SI				
tsetup		0.3		μS
thold		250		ns
All Other Inputs	,	. <u></u>		
t _{SETUP}		1.7		μS
t _{HOLD}		300		ns
Output Propagation Delay	Test Conditions:			
	$R_L = 5k, C_L = 50 pF, V_{OUT} = 1.5V$			
SO and SK				
t _{pd1}			1.0	μS
t _{pd0}			1.0	μS
ско			0.25	_
t _{pd1} t _{pd0}			0.25	μS
AD/DATA, SKIP			0.25	μS
t _{pd1}			0.6	μS
t _{pd0}			0.6	μS
All Other Outputs			0.0	,,,,
t _{pd1}			1.4	μS
t _{pd0}			1.4	μS
MICROBUS™ Timing	$C_L = 100 pF, V_{CC} = 5V \pm 5\%$			
Read Operation (Figure 4)				
Chip Select Stable before RD—t _{CSR}		65		ns
Chip Select Hold Time for RD—t _{RCS}	1	20		ns
RD Pulse Width—t _{RB}		400		ns
Data Delay from RD—t _{RD}		700	375	ns
RD to Data Floating—t _{DF}			250	
.			250	ns
Write Operation (Figure 5)				
Chip Select Stable before WR—t _{CSW}		65		ns
Chip Select Hold Time for WR—t _{WCS}	**	20		ns
WR Pulse Width—tww		400		ns
Data Set-Up Time for WR—t _{DW}		320		ns
Data Hold Time for WR—twD	7	100		ns
INTR Transition Time from WR—twl			700	ns

Note 1: Duty cycle = $t_{W1}/(t_{W1} + t_{W0})$.

Note 2: See Figure 9 for additional I/O characteristics.

Note 3: Voltage change must be less than 0.5 volts in a 1ms period.

Note 4: Exercise great care not to exceed maximum device power dissipation limits when direct driving LEDs (or sourcing similar loads) at high temperature.



Order Number COP402N, COP402MN NS Package N40A

Figure 2. Connection Diagram

Pin	Description	Pin	Description
L ₇ -L ₀	8 bidirectional I/O ports with TRI-STATE®	AD/DATA	Address out/data in flag
G ₃ -G ₀	4 bidirectional I/O ports	SKIP	Instruction skip output
D ₃ -D ₀	4 general purpose outputs	CKI	System oscillator input
IN ₃ -IN ₀	4 general purpose inputs	ско	System oscillator output
SI	Serial input (or counter input)	RESET	System reset input
so	Serial output (or general purpose output)	V _{CC}	Power supply
SK		GND	Ground
SK.	Logic-controlled clock (or general purpose output)	IP7-IP0	8 bidirectional ROM address and data ports
		P8, P9	2 most significant ROM address outputs




Figure 3a. Input/Output Timing Diagrams (Crystal ÷ 16 Mode)




Figure 3b. CKO Output Timing




Figure 4. MICROBUSTM Read Operation Timing




Figure 5. MICROBUSTM Write Operation Timing

Functional Description

A block diagram of the COP402 is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic "1" (greater than 2 volts). When a bit is reset, it is a logic "0" (less than 0.8 volts).

Program Memory

Program Memory consists of a 1,024-byte external memory (typically PROM). Words of this memory may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, ROM must often be thought of as being organized into 16 pages of 64 words each.

ROM addressing is accomplished by a 10-bit PC register. Its binary value selects one of the 1,024 8-bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 10-bit binary count value. Three levels of subroutine nesting are implemented by the 10-bit subroutine save registers, SA, SB and SC, providing a last-in, first-out (LIFO) hardware subroutine stack.

ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

Data Memory

Data memory consists of a 256-bit RAM, organized as 4 data registers of 16 4-bit digits. RAM addressing is implemented by a 6-bit B register whose upper 2 bits (Br) select 1 of 4 data registers and lower 4 bits (Bd) select 1 of 16 4-bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) is usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into

or from the Q latches or loaded from the L ports. RAM addressing may also be performed directly by the LDD and XAD instructions based upon the 6-bit contents of the operand field of these instructions. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

Internal Logic

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Br and Bd portions of the B register, to load and input 4 bits of the 8-bit Q latch data, to input 4 bits of the 8-bit L I/O port data and to perform data exchanges with the SIO register.

A **4-bit adder** performs the arithmetic and logic functions of the COP402/402M, storing its results in A. It also outputs a carry bit to the 1-bit **C register**, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below.)

Four general-purpose inputs, IN_3-IN_0 , are provided; IN_1 , IN_2 and IN_3 may be selected, by a mask-programmable option, as Read Strobe, Chip Select and Write Strobe inputs, respectively, for use in MICROBUSTM applications.

The **D** register provides 4 general-purpose outputs and is used as the destination register for the 4-bit contents of Bd.

The **G** register contents are outputs to 4 general-purpose bidirectional I/O ports. G_0 may be mask-programmed as a "ready" output for MICROBUSTM applications.

The **Q** register is an internal, latched, 8-bit register, used to hold data loaded to or from M and A, as well as 8-bit data from ROM. Its contents are output to the L I/O ports when the L drivers are enabled under program control. (See LEI instruction.) With the MICROBUS™ option selected. Q can also be loaded with the 8-bit contents of the L I/O ports upon the occurrence of a write strobe from the host CPU.

The 8 L drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of L may be read directly into A and M. As explained above, the MICROBUSTM option allows L I/O port data to be latched into the Q register. L I/O ports can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with Q data being outputted to the Sa-Sg and decimal point segments of the display.

The SIO register functions as a 4-bit serial-in/serialout shift register or as a binary counter depending on the contents of the EN register. (See EN register description, below.) Its contents can be exchanged with A, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers.

The XAS instruction copies C into the SKL latch. In the counter mode, SK is the output of SKL. In the shift register mode, SK outputs SKL ANDed with internal instruction cycle clock.

The EN register is an internal 4-bit register loaded under program control by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register (EN3-EN0).

1. The least significant bit of the enable register, ENo, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With EN₀ set, SIO is an asynchronous binary counter. decrementing its value by one upon each low-going pulse ("1" to "0") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of EN3. With EN0 reset, SIO is a serial shift

Register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logiccontrolled clock.

- 2. With EN1 set the IN1 input is enabled as an interrupt input. Immediately following an interrupt, EN1 is reset to disable further interrupts.
- 3. With EN2 set, the L drivers are enabled to output the data in Q to the L I/O ports. Resetting EN2 disables the L drivers, placing the L I/O ports in a high-impedance input state. If the MICROBUS™ option is being used, EN2 does not affect the L drivers.
- 4. EN3, in conjunction with EN0, affects the SO output. With ENo set (binary counter option selected) SO will output the value loaded into EN₃. With ENo reset (serial shift register option selected), setting EN3 enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN3 with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to "0." The table below provides a summary of the modes associated with EN3 and EN0.

Interrupt

The following features are associated with the IN1 interrupt procedure and protocol and must be considered by the programmer when utilizing intertupts.

a. The interrupt, once acknowledged as explained below, pushes the next sequential program counter address (PC + 1) onto the stack pushing in turn the contents of the other subroutine-save registers to the next lower level (PC + 1 → SA → SB → SC). Any previous contents of SC are lost. The program counter is set to hex address OFF (the last word of page 3) and EN1 is reset.

Enable Register Modes — Bits EN₃ and EN₀

EN ₃	EN ₀	SIO	SI	so	SK
0	0	Shift Register	Input to Shift Register	0	If SKL = 1, SK = SYNC
					If $SKL = 0$, $SK = 0$
1	0	Shift Register	Input to Shift Register	Serial Out	If SKL = 1, SK = SYNC
					If $SKL = 0$, $SK = 0$
0	1	Binary Counter	Input to Binary Counter	0	If SKL = 1, SK = 1
					If $SKL = 0$, $SK = 0$
1	1	Binary Counter	Input to Binary Counter	1	If SKL = 1, SK = 1
					If $SKL = 0$, $SK = 0$

- b. An interrupt will be acknowledged only after the following conditions are met:
 - 1. EN has been set.
 - A low-going pulse ("1" to "0") at least two instruction cycles wide occurs on the IN₁ input.
 - 3. A currently executing instruction has been completed.
 - 4. All successive transfer of control instructions and successive LBIs have been completed (e.g., if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed.
- c. Upon acknowledgement of an interrupt, the skip logic status is saved and later restored upon the popping of the stack. For example, if an interrupt occurs during the execution of ASC (Add with Carry, Skip on Carry) instruction which results in carry, the skip logic status is saved and program control is transferred to the interrupt servicing routine at hex address OFF. At the end of the interrupt routine, a RET instruction is executed to "pop" the stack and return program control to the instruction following the original ASC. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Subroutines and the LQID instruction should not be nested within the interrupt servicing routine since their popping of the stack enables any previously saved main program skips, interfering with the orderly execution of the interrupt routine.
- d. The first instruction of the interrupt routine at hex address 0FF must be a NOP.
- e. A LEI instruction can be put immediately before the RET to re-enable interrupts.

MICROBUS™ Interface

The COP402M can be used as a peripheral microprocessor device, inputting and outputting data from and to a host microprocessor (µP). IN1, IN2, and IN3 general purpose inputs become MICROBUSTM compatible read-strobe, chip-select, and write-strobe lines, respectively. IN₁ becomes \overline{RD} — a logic "0" on this input will cause Q latch data to be enabled to the L ports for input to the μ P. IN₂ becomes \overline{CS} — a logic "0" on this line selects the COP402M as the μP peripheral device by enabling the operation of the RD and WR lines and allows for the selection of one of several peripheral components. IN₃ becomes WR a logic "0" on this line will write bus data from the L ports to the Q latches for input to the COP402M. Go becomes INTR, a "ready" output reset by a write pulse from the μP on the \overline{WR} line, providing the "handshaking" capability necessary for asynchronous data transfer between the host CPU and the COP402M.

This option has been designed for compatibility with National's MICROBUSTM — a standard interconnect

system for 8-bit parallel data transfer between MOS/LSI CPUs and interfacing devices. (See MICROBUSTM, National Publication.) The functioning and timing relationships between the COP402M signal lines affected by this option are as specified for the MICROBUSTM interface, and are given in the AC electrical characteristics and shown in the timing diagrams (Figures 4 and 5). Connection to the MICROBUSTM is shown in Figure 6.




Figure 6. MICROBUSTM Option Interconnect

Initialization

The Reset Logic will initialize (clear) the device upon power-up if the power supply rise time is less than 1ms and greater than 1 μ s. If the power supply rise time is greater than 1ms, the user must provide an external RC network and diode to the RESET pin as shown below. The RESET pin is configured as a Schmitt trigger input. If not used it should be connected to V_{CC}. Initialization will occur whenever a logic "0" is applied to the RESET input, provided it stays low for at least two instruction cycle times.

Upon initialization, the PC register is cleared to 0 (ROM address 0) and the A, B, C, D, EN, G, and SO are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. *Data Memory (RAM) is not cleared upon initialization*. The first instruction at address 0 must be a CLRA.





Figure 7. Power-Up Clear Circuit

Oscillator

There are two basic clock oscillator configurations available as shown by Figure 8.

- a. Crystal Controlled Oscillator. CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency divided by 16.
- b. External Oscillator. CKI is driven by an external clock signal. The instruction cycle time is the clock frequency divided by 16.



Crystal	Component Values				
Value	R1	R2	С		
4MHz	1k	1M	27pF		
3.58MHz	1k	1M	27pF		
2.09 MHz	1k	1M	56pF		

Figure 8. COP402/402M Oscillator

External Memory Interface

The COP402 and COP402M are designed for use with an external Program Memory. This memory may be implemented using any devices having the following characteristics:

- 1. random addressing
- 2. TTL-compatible TRI-STATE® outputs
- 3. TTL-compatible inputs
- 4. access time = $1.0 \mu s$, max.

Typically these requirements are met using bipolar or MOS PROMs.

During operation, the address of the next instruction is sent out on P9, P8, and IP7 through IP0 during the time that AD/ \overline{DATA} is high (logic "1" = address mode). Address data on the IP lines is stored into an external latch on the high-to-low transition of the AD/ \overline{DATA} line; P9 and P8 are dedicated address outputs, and do not need to be latched. When AD/ \overline{DATA} is low (logic "0" = data mode), the output of the memory is gated onto IP7 through IP0, forming the input bus. Note that the AD/ \overline{DATA} output has a period of one instruction time, a duty cycle of approximately 50%, and specifies whether the IP lines are used for address output or instruction input. A simplified block diagram of the external memory interface is shown in Figure 9.




Figure 9. External Memory Interface to COP402

Input/Output

COP402 outputs have the following configurations, illustrated in Figure 9:

- a. Standard an enhancement-mode device to ground in conjunction with a depletion-mode device to V_{CC}, compatible with TTL and CMOS input requirements.
- b. High Drive same as a. except greater current sourcing capability.
- c. Push-Pull an enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to V_{CC}. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads.
- d. LED Direct Drive an enhancement-mode device to ground and to V_{CC}, meeting the typical current sourcing requirements of the segments of an LED display. The sourcing device is clamped to limit current flow. These devices may be turned off under program control (see Functional Description, EN Register), placing the outputs in a highimpedance state to provide required LED segment blanking for a multiplexed display.
- e. TRI-STATE® Push-Pull an enhancement-mode device to ground and V_{CC} intended to meet the requirements associated with the MICROBUS™ option. These outputs are TRI-STATE® outputs, allowing for connection of these outputs to a data bus shared by other bus drivers.
- f. Inputs have an on-chip depletion load device to $V_{\rm CC}$, as shown in Figure 10f.

The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1-6, respectively). Minimum and maximum current (I_{OUT} and V_{OUT}) curves are given in Figure 10 for each of these devices.

The SO,SK outputs are configured as shown in Figure 10c. The D and G outputs are configured as shown in Figure 10a. Note that when inputting data to the G ports, the G outputs should be set to "1." The L outputs are configured as in Figure 10d on the COP402. On the COP402M the L outputs are as in figure 10e.

An important point to remember if using configuration d with the L drivers is that even when the L drivers are disabled, the depletion load device will source a small amount of current. (See Figure 11.)

IP7 through IP0 outputs are configured as shown in Figure 10c; P9, P8, SKIP, and AD/DATA are configured as shown in Figure 10b.

COP402/402M Instruction Set

Table 1 is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table 2 provides the mnemonic, operand, machine code, data flow, skip conditions and description associated with each instruction in the COP402/402M instruction set.

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing programs.

XAS Instruction

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above.) If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

JID Instruction

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 10-bit word, PC9:8, A, M. PC9 and PC8 are not affected by this instruction.


Note that JID requires 2 instruction cycles.




a. Standard




b. High Drive




c. Push-Pull



d. LED




e. TRI-STATE® Push-Pull





f. Input with Load


(AIS DEPLETION DEVICE)


Figure 10. Input/Output Configurations























Figure 11. COP402/COP402M Input/Output Characteristics




Figure 11a. COP302/COP302M Input/Output Characteristics

Table 1. COP402/COP402M Instruction Set Table Symbols

	·		
Symbol	Definition	Symbol	Definition
INTERN	NAL ARCHITECTURE SYMBOLS	INSTRU	JCTION OPERAND SYMBOLS
A	4-bit Accumulator	d	4-bit Operand Field, 0-15 binary (RAM Digit Select)
B Br Bd	6-bit RAM Address Register Upper 2 bits of B (register address) Lower 4 bits of B (digit address)	r	2-bit Operand Field, 0-3 binary (RAM Register Select)
C D	1-bit Carry Register 4-bit Data Output Port	a	9-bit Operand Field, 0-511 binary (ROM Address)
EN G	4-bit Enable Register 4-bit Register to latch data for G I/O Port	у	4-bit Operand Field, 0-15 binary (Immediate Data)
IL	Two 1-bit Latches Associated with the IN ₃ or IN ₀ inputs		Contents of RAM location addressed by s Contents of ROM location addressed by t
IN L	4-bit Input port 8-bit TRI-STATE® I/O Port		
М	4-bit contents of RAM Memory pointed to by B Register	OPERA'	TIONAL SYMBOLS
Р	2-bit ROM Address Port	+	Plus
PC	10-bit ROM Address Register (program counter)	. —	Minus
Q	8-bit Register to latch data for L I/O Port	→	Replaces
SA	10-bit Subroutine Save Register A	↔	Is exchanged with
SB	10-bit Subroutine Save Register B	=	Is equal to
sc	10-bit Subroutine Save Register C	Ā	The one's complement of A
SIO	4-bit Shift Register and Counter	Ф	Exclusive-OR
SK	Logic-Controlled Clock Output	:	Range of values

Table 2. COP402/402M Instruction Set Table (Note 1)

Machine

Mnemonic O	perand	Hex Code	Language Code (Binary)	Data Flow	Skip Conditions	Description
ARITHMETIC	INSTRU	CTIONS	3			
ASC		30	0011 0000	$A + C + RAM(B) \rightarrow A$ Carry $\rightarrow C$	Carry	Add with Carry, Skip on Carry
ADD	+	31	0011 0001	$A + RAM(B) \rightarrow A$	None	Add RAM to A
ADT		4A	0100 1010	$A+10_{10}\rightarrow A$	None	Add Ten to A
AISC	у	5-	0101 y	$A + y \rightarrow A$	Carry	Add Immediate, Skip on Carry (y \neq 0)
CASC		10	0001 0000	\overline{A} + RAM(B) + C \rightarrow A Carry \rightarrow C	Carry	Complement and Add with Carry, Skip on Carry
CLRA		00	0000 0000	0 → A	None	Clear A
COMP		40	01000000	$\overline{A} \rightarrow A$	None	One's complement of A to A
NOP		44	01000100	None	None	No Operation
RC		32	0011 0010	"0" → C	None	Reset C
sc		22	00100010	"1" → C	None	Set C
XOR		02	00000010	A ⊕ RAM(B) → A	None	Exclusive-OR RAM with A

Table 2. COP402/COP402M Instruction Set Table (continued)

Mnemonic		Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
TRANSFER	OF CON	TROL IN	STRUCTIONS			
JID		FF	11111111	ROM (PC _{9:8} , A,M) → PC _{7:0}	None	Jump Indirect (Note 3)
JMP	a	6- 	0 1 1 0 0 0 a _{9:8}	a → PC	None	Jump
JP	a	;* .	[1] a _{6:0} (pages 2,3 only) or	a → PC _{6:0}	None	Jump within Page (Note 4
			[1 1] a _{5:0} (all other pages)	a → PC _{5:0}		
JSRP	a		10 a _{5:0}	$PC + 1 \rightarrow SA \rightarrow SB \rightarrow SC$ $0010 \rightarrow PC_{9:6}$ $a \rightarrow PC_{5:0}$	None	Jump to Subroutine Page (Note 5)
JSR	а	6- 	0 1 1 0 1 0 a _{9:8}	$PC+1 \rightarrow SA \rightarrow SB \rightarrow SC$ a $\rightarrow PC$	None .	Jump to Subroutine
RET .		48	0100 1000	SC → SB → SA → PC	None	Return from Subroutine
RETSK		49	0100 1001	SC → SB → SA → PC	Always Skip on Return	Return from Subroutine then Skip
MEMORY	' REFERE	NCE IN	ISTRUCTIONS			
CAMQ		33 3C	0011 0011	$A \rightarrow Q_{7:4}$ RAM(B) $\rightarrow Q_{3:0}$	None	Copy A, RAM to Q
COMA		33 2C	00110011	Q _{7:4} → RAM(B) Q _{3:0} → A	None	Copy Q to RAM, A
LD	r	-5	00 r 0101	RAM(B) → A Br ⊕ r → Br	None	Load RAM into A, Exclusive-OR Br with r
LDD	r,d	23 	0010 0011 00 r d	$RAM(r,d) \rightarrow A$	None	Load A with RAM pointed to directly by r,d
LQID		BF	[1011]1111	$ROM(PC_{9:8},A,M) \rightarrow Q$ $SB \rightarrow SC$	None	Load Q Indirect (Note 3)
RMB	. 0	4C	0100 1100	0 → RAM(B) ₀	None	Reset RAM Bit
	1	45	01000101	0 → RAM(B) ₁		
	2	42	01000010	0 → RAM(B) ₂		
	3	43	01000011	0 → RAM(B) ₃	•	
SMB	0	4D	01001101	1 → RAM(B) ₀	None	Set RAM Bit
	1	47	0100 1101	1 → RAM(B) ₁		
. J.	2	46	01000110	1 → RAM(B) ₂		
	3	4B	01001011	1 → RAM(B) ₃		

Table 2. 0	COP402/COP402M	Instruction Set	Table (continued)
------------	----------------	-----------------	-------------------

Mnemonic (Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
MEMORY R	EFERENC	E INST	RUCTIONS (continue	ed)		
STII	у	7-	0111 y	$y \rightarrow RAM(B)$ Bd + 1 \rightarrow Bd	None	Store Memory Immediate and Increment Bd
x	r	-6	00 r 0110	$RAM(B) \leftrightarrow A$ $Br \oplus r \rightarrow Br$	None	Exchange RAM with A, Exclusive-OR Br with r
XAD	r,d	23	0010 0011	RAM(r,d) ↔ A	None	Exchange A with RAM pointed to directly by r,d
XDS	r	-7	00 r 0111	$RAM(B) \leftrightarrow A$ $Bd - 1 \rightarrow Bd$ $Br \oplus r \rightarrow Br$	Bd decrements past 0	Exchange RAM with A and Decrement Bd, Exclusive-OR Br with r
XIS	r	-4	00 r 0100	$RAM(B) \leftrightarrow A$ $Bd + 1 \rightarrow Bd$ $Br \oplus r \rightarrow Br$	Bd increments past 15	Exchange RAM with A and Increment Bd, Exclusive-OR Br with r
REGISTER I	REFEREN	CE INS	TRUCTIONS			
CAB		50	01010000	A → Bd	None	Copy A to Bd
СВА		4E	0100 1110	Bd → A	None	Copy Bd to A
LBI	r,d		$\begin{array}{c c} \hline [0\ 0] \ r \ [(d-1)] \\ \hline (d=0,\ 9:15) \end{array}$	r,d → B	Skip until not a LBI	Load B Immediate with r,d (Note 6)
		33 	or 0 0 1 1 0 0 1 1 1 0 r d (any d)			
LEI	у	33 6-	0011 0011 0110 y	y → EN	None	Load EN Immediate (Note 7)
XABR		12	[0001 0010]	A ↔ Br (0,0 → A ₃ ,A ₂)	None	Exchange A with Br
TEST INST	RUCTIO	NS				
SKC		20	[0 0 1 0 0 0 0 0]		C="1"	Skip if C is True
SKE		21	00100001		A = RAM(B)	Skip if A Equals RAM
SKGZ		33 21	00110011		G _{3:0} = 0	Skip if G is Zero (all 4 bits)
SKGBZ		33	[0011]0011]	1st byte		Skip if G Bit is Zero
	0	01	00000001	•	$G_0 = 0$	•
	1	11	00010001		G ₁ =0	
	2	03	00000011	2nd byte	$G_2 = 0$	
	3	13	00010011		G ₃ =0	
SKMBZ	0	01	00000001		$RAM(B)_0 = 0$	Skip if RAM Bit is Zero
SINIVIDA					$RAM(B)_1 = 0$	GRIP II TIAMI DIL 15 ZEIO
	1	11	0001 0001		•	
	2 3	03	00000011		$RAM(B)_2 = 0$ $RAM(B)_2 = 0$	
SKT	3	13 41	0001 0011		RAM(B) ₃ = 0 A time-base counter carry has occurred since last test	Skip on Timer (Note 3)

Table 2. COP402/COP402M Instruction Set Table (continued)

Mnemonic Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
INPUT/OUTPUT INST	RUCTIO	NS			
ING	33	0011 0011	G → A	None	Input G Ports to A
	2A	00101010			,
ININ	33	0011 0011	IN → A	None	Input IN Inputs to A
	28	00101000			(Notes 2 and 8)
INIL	33	00110011	IL3, "0", IL0 → A	None	Input IL Latches to A
4	29	00101001		•	(Note 3)
INL	33	00110011	L _{7:4} → RAM(B)	None	Input L Ports to RAM,A
	2E	00101110	L _{3:0} → A		
OBD	33	0011 0011	Bd → D	None	Output Bd to D Outputs
	3E	001111110		i	
OGI y	33	[0011]0011	y → G	None	Output to G Ports Immediat
	5-	0101 y			
ома	33	[0011]0011	RAM(B) → G	None	Output RAM to G Ports
1	3A	00111010			
XAS	4F	0100 1111	A ↔ SIO, C → SKL	None	Exchange A with SIO (Note 3)

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, A₃ indicates the most significant (left-most) bit of the 4-bit A register.

- Note 2: The ININ instruction is not available on the 24-pin COP421 since this device does not contain the IN inputs.
- Note 3: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see below.
- Note 4: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64-word page. JP may not jump to the last word of a page.
- Note 5: A JSRP transfers program control to subroutine page 2 (0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3. JSRP may not jump to the last word in page 2.
- Note 8: LBI is a single-byte instruction if d = 0, 9, 10, 11, 12, 13, 14, or 15. The machine code for the lower 4 bits equals the binary value of the "d" data *minus* 1, e.g., to load the lower four bits of B (Bd) with the value 9 (1001₂), the lower 4 bits of the LBI instruction equal 8 (1000₂). To load 0, the lower 4 bits of the LBI instruction should equal 15 (1111₂).
- Note 7: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a "1" or "0" in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)
- Note 8: The COP402M will always read a "1" into A1 with the ININ instruction.

INIL Instruction

INIL (Input IL Latches to A) inputs 2 latches, IL3 and ILn (see Figure 12) and CKO into A. The IL3 and ILn latches are set if a low-going pulse ("1" to "0") has occurred on the IN3 and IN0 inputs since the last INIL instruction, provided the input pulse stays low for at least two instruction times. Execution of an INIL inputs IL3 and IL0 into A3 and A0 respectively, and resets these latches to allow them to respond to subsequent low-going pulses on the IN3 and IN0 lines. If CKO is mask programmed as a general purpose input, an INIL will input the state of CKO into A2. If CKO has not been so programmed, a "1" will be placed in A2. A "0" is always placed in A1 upon the execution of an INIL. The general purpose inputs IN₃-IN₀ are input to A upon the execution of an ININ instruction. (See Table 2, ININ Instruction.) INIL is useful in recognizing pulses of short duration or pulses which occur too often to be read conveniently by an ININ instruction.




Figure 12. IN₀/IN₃ Latches

LQID Instruction

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 10-bit word PC9, PC8, A, M. LQID can be used for table lookup of code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC + 1 → SA → SB → SC) and replaces the least significant 8 bits of PC as follows: A \rightarrow PC_{7:4}, RAM(B) \rightarrow PC_{3:0}, leaving PC9 and PC8 unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SC → SB → SA → PC), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SB → SC, the previous contents of SC are lost. Also, when LQID pops the stack, the previously pushed contents of SB are left in SC. The net result is that the contents of SB are placed in SC (SB → SC). Note that LQID takes two instruction cycle times to execute.

SKT Instruction

The SKT (Skip on Timer) instruction tests the state of an internal 10-bit time-base counter. This counter divides the instruction cycle clock frequency by 1024 and provides a latched indication of counter overflow. The SKT instruction tests this latch, executing the next program instruction if the latch is

not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction, therefore, allow the controller to generate its own time-base for real-time processing rather than relying on an external input signal.

For example, using a 2.097MHz crystal as the time-base to the clock generator, the instruction cycle clock frequency will be 131kHz (crystal frequency ÷ 16) and the binary counter output pulse frequency will be 128Hz. For time-of-day or similar real-time processing, the SKT instruction can call a routine which increments a "seconds" counter every 128 ticks.

Instruction Set Notes

- a. The first word of a program (ROM address 0) must be a CLRA (Clear A) instruction.
- b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths take the same number of cycle times whether instructions are skipped or executed, except JID and LQID. LQID and JID take two cycle times if executed and one if skipped.
- c. The ROM is organized into 16 pages of 64 words each. The Program Counter is a 10-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page 3, 7, 11, or 15 will access data in the next group of 4 pages.

Typical Application: PROM-Based System

The COP402 may be used to exactly emulate the COP420. Figure 12 shows the interconnect to implement a COP420 hardware emulation. This connection uses two MM5204 EPROMs as external memory. Other memory can be used such as bipolar PROM or RAM.

Pins IP7-IP0 are bidirectional inputs and outputs. When the AD/DATA clocking output turns on, the EPROM drivers are disabled and IP7-IP0 output addresses. The 8-bit latch (MM74C373) latches the addresses to drive the memory.

When AD/DATA turns off, the EPROMs are enabled and the IP7-IP0 pins will input the memory data. P8 and P9 output the most significant address bits to the memory. (SKIP output may be used for program debug if needed.)

The other 28 pins of the COP402 may be configured exactly the same as a COP420. The COP402M chip can be used if the MICROBUS™ feature of the COP420 is needed.




Figure 13. COP402 Used to Emulate a COP420

COP402 Mask Options

The following COP420 options have been implemented in this basic version of the COP402. Subsequent versions of the COP402 will implement different combinations of available options; such versions will be identified as COP402-A, COP402-B, etc.

Option Value	Comment
Option $1 = 0$	Ground Pin — no option available
Option $2 = 0$	CKO is clock generator output to crystal
Option 3 = 0	CKI is crystal input ÷16 (may be overridden externally)
Option $4 = 0$	RESET pin has load device to V _{CC}
Option 5 = 2 (402) = 3 (402M)	L7 has LED direct-drive output L7 has TRI-STATE® push-pull output
Option $6 = 2,3$	L6 same as L7
Option $7 = 2,3$	L5 same as L7
Option $8 = 2,3$	L4 same as L7
Option $9 = 0 (402)$ = 1 (402M)	IN1 has load device to V _{CC} Hi Z
Option 10 = 0 (402) = 1 (402M)	IN2 has load device to V_{CC} Hi Z
Option $11 = 0$	V _{CC} pin — no option available
Option $12 = 2,3$	L3 same as L7
Option $13 = 2,3$	L2 same as L7
Option $14 = 2,3$	L1 same as L7
Option $15 = 2,3$	L0 same as L7
Option $16 = 0$	SI has load device to V _{CC}
Option 17 = 2	SO has push-pull output
Option $18 = 2$	SK has push-pull output
Option $19 = 0$	IN0 has load device to V _{CC}
Option $20 = 0 (402)$ = 1 (402M)	IN3 has load device to V_{CC} Hi ${\it Z}$
Option $21 = 0$	G0 has standard output
Option $22 = 0$	G1 same as G0
Option $23 = 0$	G2 same as G0
Option $24 = 0$	G3 same as G0
Option $25 = 0$	D3 has standard output
Option $26 = 0$	D2 same as D3
Option $27 = 0$	D1 same as D3
Option 28 = 0	D0 same as D3
Option 29 = 0 (402) = 1 (402M)	normal operation MICROBUS™ operation
Option $30 = N/A$	40-pin package

COP404/COP304 ROMIess N-Channel Microcontrollers


General Description

The COP404/COP304 ROMIess N-Channel Microcontrollers are members of the COPS™ family, fabricated using N-channel, silicon gate MOS technology. Each microcontroller contains all system timing, internal logic, RAM and I/O necessary to implement dedicated control functions in a variety of applications, and is identical to the COP440/COP340 devices, except that the ROM has been removed; pins have been added to output the ROM address and to input ROM data. In a system, the COP404 will perform exactly as the COP440; this important benefit facilitates development and debug of a COP440 program prior to masking the final part. Features include single supply operation. various output configurations, and an instruction set, internal architecture, and I/O scheme designed to facilitate keyboard input, display output and data manipulation. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a controller-oriented processor at a low end-product cost. COP304 is an exact functional equivalent version of COP404, but with an extended temperature range (-40°C to +85°C).

Features

- Exact circuit equivalent of COP440
- Standard 48-pin dual-in-line package
- Interfaces with standard PROM or ROM
- Enhanced, more powerful instruction set
- 160 x 4 RAM, addresses up to 2k x 8 ROM
- MICROBUSTM compatible
- Zero-crossing detect circuitry with hysterisis
- True multi-vectored interrupt from four selectable sources (plus restart)
- Four-level subroutine stack (in RAM)
- 4µs cycle time
- Single supply operation (4.5V-6.3V)
- Programmable time-base counter for real-time processing
- Internal binary counter/register with MICROWIRE™ compatible serial I/O
- General purpose and TRI-STATE® outputs
- TTL/CMOS compatible in and out
- Software/hardware compatible with other members of COP400 family
- Extended temperature range device COP304 (-40°C to +85°C)
- Compatible dual CPU device available

TRI-STATE is a registered trademark of National Semiconductor Corp. COPS, MICROBUS, and MICROWIRE, are trademarks of National Semiconductor Corp.



COP404 Absolute Maximum Ratings

Voltage at Zero-Crossing Detect Pin

Relative to GND Voltage at Any Other Pin Relative to GND -1.2V to +15V-0.5V to +7V

Ambient Operating Temperature

Ambient Storage Temperature

0°C to +70°C -65°C to +150°C

Lead Temperature (Soldering, 10 seconds)

Power Dissipation

300°C 0.75 Watt at 25°C

0.4 Watt at 70°C

Total Source Current Total Sink Current

ratings.

150 mA 90 mA

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum

DC Electrical Characteristics $0^{\circ}\text{C} \le T_{A} \le +70^{\circ}\text{C}$, $4.5\text{V} \le \text{V}_{CC} \le 6.3\text{V}$ unless otherwise noted.

Parameter	Conditions	Min.	Max.	Units
Operating Voltage (V _{CC})	Note 3	4.5	6.3	V
Power Supply Ripple	(peak to peak)		0.4	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Operating Supply Current	(All inputs and outputs open) $ T_A = 0 ^{\circ} C $ $ T_A = 25 ^{\circ} C $ $ T_A = 70 ^{\circ} C $		44 37 30	mA mA mA
V _R RAM Power Supply Current	$V_R = 3.3V$	1	3	mA .
Input Voltage Levels CKI Input Levels (÷16)	V Mari	0.5		
Logic High (V _{IH}) Logic High (V _{IH})	$V_{CC} = Max.,$ $V_{CC} = 5V \pm 5\%$	2.5		V
Logic Ingri (V _{IL})	ACC = 24 ±2 10	-0.3	0.4	v
RESET Input Levels Logic High	(Schmitt Trigger Input)	0.7V _{CC}	•	V
Logio Low		-0.3	0.6	v
Zero-Crossing Detect Input (IN ₁)	Zero-Crossing Interrupt Input; INIL Instruction			
Trip Point	•	-0.15	0.15	V
Logic High (V _{IH}) Limit Logic Low (V _{IL}) Limit		-0.8	12	V V
IN ₁				
Logic High	Interrupt Input; ININ Instruction; MICROBUS™ Input	3.0 -0.3	0.8	. V
All Other Inputs	Micheles input	0.0	0.0	· ·
Logic High	V _{CC} = Max.	2.5		v
Logic High	$V_{CC} = 5V \pm 5\%$	2.0		V
Logic Low		-0.3	8.0	V
IN ₁ Input Resistance to Ground	$V_{IH} = 1.0 V$	1.5	4.6	kΩ
Input Load Source Current	$V_{IH} = 2.0 V, \ V_{CC} = 4.5 V$	14	230	μΑ
Input Capacitance			7.0	pF
Hi-Z Input Leakage		-1.0	+1.0	μ A

COP404 DC Electrical Characteristics (Cont'd)

Parameter	Conditions		Min.	Max.	Units
Output Voltage Levels					
Standard Output		ĺ			
TTL Operation					
Logic High (V _{OH})	$I_{OH} = -100 \mu A$		2.4		V
Logic Low (V _{OL})	I _{OL} = 1.6 mA	ļ		0.4	V
CMOS Operation					
Logic High (V _{OH)}	$I_{OH} = -10 \mu A$		$V_{CC} - 0.4$		V
Logic Low (V _{OL})	$I_{OL} = 10 \mu\text{A}$			0.2	V
TRI-STATE® Output					-
TTL Operation					
Logic High (V _{OH})	$I_{OH} = -100 \mu A$	100	2.4		V
Logic Low (V _{OL})	I _{OL} = 1.6 mA			0.4	V
CMOS Operation	33kΩ≥R _I ≥4.7kΩ			1 1	
Logic High (VOH)	$I_{OH} = -10 \mu A$		V _{CC} - 0.5		V
Logic Low (V _{OL})	I _{OL} = 1.6 mA			0.4	٧
Output Current Levels					
Standard Output Source Current	$V_{CC} = 4.5V, V_{OH} = 2.4V$		-100	-650	μΑ
TRI-STATE Output Leakage Current			-2.5	+2.5	μΑ
Total Sink Current Allowed					
All I/O Combined				90	mA
Each L, R Port				20	mA
Each D, G, H Port				10	mA
SO, SK				2.5	mA
IP A				1.8	mA
Total Source Current Allowed	Note 4			-	'
All I/O Combined	1			150	mA
L Port	1			120	mA
L7-L4				70	· mA
L3-L0	1			70	mA .
Each L Pin	1			23	mA *
All Other Output Pins				1.6	mA

COP304 Absolute Maximum Ratings

Voltage at Zero-Crossing Detect Pin

Relative to GND
Voltage at Any Other Pin Relative to GND
Ambient Operating Temperature

-1.2V to +15V -0.5V to +7V

Ambient Storage Temperature

-40°C to +85°C -65°C to +150°C

Lead Temperature (Soldering, 10 seconds)

300°C

Power Dissipation

0.75 Watt at 25°C

Total Source Current

0.25 Watt at 85°C 150 mA

Total Sink Current

maximum ratings.

90 mA

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute

DC Electrical Characteristics $-40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}, 4.5\text{V} \le V_{CC} \le 5.5\text{V}$ unless otherwise noted.

Parameter	Conditions	Min.	Max.	Units
Operating Voltage (V _{CC})	Note 3	4.5	5.5	, v
Power Supply Ripple	(peak to peak)		0.4	V
Operating Supply Current	(All inputs and outputs open) $T_A = -40^{\circ}C$ $T_A = 25^{\circ}C$		57 37	mA mA
	T _A = 85°C		29	mA
V _R RAM Power Supply Current	V _R = 3.3 V	i i	4	mA
Input Voltage Levels CKI Input Levels (÷16)				
Logic High (V _{IH})		2.2		V
Logic Low (V _{IL})		-0.3	0.3	V
RESET Input Levels	(Schmitt Trigger Input)			
Logic High	, , , , , , , , , , , , , , , , , , , ,	0.7V _{CC}		V
Logic Low		-0.3	0.4	V
Zero Croceing Detect Input (INI.)	Input; INIL Instruction	1 1		ł
Trip Point		-0.15	0.15	V
Logic High (V _{IH}) Limit			12	V
Logic Low (V _{IL}) Limit	,	-0.8		V
IN ₁ Logic High	Intermed Innerty			
Logic High	Interrupt Input; ININ Instruction;	3.3		V
Logic Low	MICROBUS™ Input	-0.3	0.6	v
All Other Inputs	· ·	j		
Logic High		2.2		V
Logic Low		-0.3	0.6	V.
IN ₁ Input Resistance to Ground	V _{IH} = 1.0 V	1.4	4.6	kΩ
Input Load Source Current	$V_{IH} = 2.0 V, \ V_{CC} = 4.5 V$	14	230	μΑ
Input Capacitance			7.0	pF
Hi-Z Input Leakage		-2.0	+2.0	μΑ



COP304 DC Electrical Characteristics (Cont'd)

Parameter	Conditions	Min.	Max.	Units
Output Voltage Levels				
Standard Output				
TTL Operation			3.41	
Logic High (V _{OH})	$I_{OH} = -100 \mu A$	2.4	1	V
Logic Low (VOL)	I _{OL} = 1.6 mA		0.4	V
CMOS Operation				
Logic High (V _{OH})	$I_{OH} = -10 \mu A$	V _{CC} - 0.5		v
Logic Low (VOL)	$I_{OL} = 10 \mu A$		0.2	v
TRI-STATE® Output]		
TTL Operation				
Logic High (V _{OH})	$I_{OH} = -100 \mu A$	2.2		V
Logic Low (VOL)	I _{OI} = 1.6 mA		0.4	V
CMOS Operation	33kΩ≥R _I ≥4.7kΩ			
Logic High (V _{OH})	$I_{OH} = -10\mu A$	V _{CC} - 0.7		٧
Logic Low (V _{OL})	I _{OL} = 1.6 mA		0.4	V
Output Current Levels				
Standard Output Source Current	$V_{CC} = 4.5V, V_{OH} = 2.4V$	-100	-800	μΑ
TRI-STATE Output Leakage Current		-5.0	+5.0	μΑ
Total Sink Current Allowed			·	
All I/O Combined			75	mA
Each L, R Port			20	mA
Each D, G, H Port	· .		10	mA
SO, SK			2.5	mA
IP			1.8	mA 🕝
Total Source Current Allowed	Note 4			
All I/O Combined	2		150	mA
L Port			120	mA
L7-L4			70	mA
L3-L0			70	mA
Each L Pin			23	mA
All Other Output Pins		l l	1.6	mΑ

AC Electrical Characteristics

COP404: 0° C \leq T_A \leq +70°C. 4.5 V \leq V_{CC} \leq 6.3 V unless otherwise noted.

Parameter	Conditions	Min.	Max.	Units	
Instruction Cycle Time — t _E		4.0	10	μs	
CKI Frequency	÷16 mode	1.6	4.0	MHz	
Duty Cycle (Note 1)	$f_1 = 4 MHz$	30	60	%	
Rise Time	$f_1 = 4 MHz$		60	ns	
Fall Time	$f_1 = 4 MHz$		40	ns	
NPUTS: (Figure 3)					
SI					
t _{SETUP}		0.3	}	μS	
thold		300		ns	
IP					
tsetup		0.25		μS	
t _{HOLD}		250		ns	
t _{HOLD}	From AD/DATA rising edge	0		ns	
All Other Inputs					
tsetup		1.7		μS	
t _{HOLD}		300		ns	
OUTPUT PROPAGATION DELAY	Test Condition:			,	
IP	$C_L = 50 pF, V_{OUT} = 1.5 V$		1		
t _{pd1A} , t _{pd0A}			1.94	μS	
t _{pd1B} , t _{pd0B}			0.94	μS	
DCK			l		
t _{pd1} , t _{pd0}]		375	ns	
AD/DATA			· .		
t _{pd1} , t _{pd0}			300	ns	
SO, SK					
t _{pd1} , t _{pd0}	$R_1 = 2.4 \mathrm{k}\Omega$		1.0	μS	
All Other Outputs	$R_L = 5.0 \mathrm{k}\Omega$		1.4	μS	
MICROBUS™ TIMING	$C_L = 100 \text{pF}, V_{CC} = 5V \pm 5\%$			· · · · · · · · · · · · · · · · · · ·	
Read Operation	TRI-STATE® outputs				
Chip Select Stable Before RD—t _{CSR}	,	65	1	ne	
Chip Select Stable Before TD—TCSR		20	1	ns	
RD Pulse Width—t _{RR}		400		ne	
Data Delay from RD—t _{RD}		400	375	ns	
RD to Data Floating—t _{DF}			250	ns ns	
Write Operation				,,,,	
Chip Select Stable Before WR—t _{CSW}		65		ne	
Chip Select Stable Before WH—tcsw Chip Select Hold Time for WR—twcs		20		ns	
WR Pulse Width—two		400		ns	
Data Set-Up Time for WR—t _{DW}		320		ns	
Data Set-Up Time for WK—t _{DW}	!	320		ns	

Note 1: Duty Cycle = $t_{WI}/(t_{WI} + t_{WO})$.

Data Hold Time for WR-twD

Note 2: See Figure for additional I/O Characteristics.

INTR Transition Time from WR-t_{WI}

Note 3: V_{CC} voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.

Note 4: Exercise great care not to exceed maximum device power dissipation limits when direct-driving LEDs (or sourcing similar loads) at high temperature.

100

ns

ns

700




Figure 2. Connection Diagram
Order Number COP404N, COP304N
NS Package N48A

Pin	Description			
L7-L0	8-bit bidirectional TRI-STATE® I/O port			
G ₃ -G ₀	4-bit bidirectional I/O port			
IN ₃ -IN ₀	4-bit general purpose input port			
$H_3 - H_0$	4-bit bidirectional I/O port			
$R_7 - R_0$	8-bit bidirectional TRI-STATE I/O port			
SI	Serial input			
SO	Serial output (or general purpose output)			
SK	Logic-controlled clock (or general purpose output)			
СКІ	System oscillator input			
СКОІ	General purpose input			
V _{RAM}	Power supply to first 4 registers of RAM			
MB	MICROBUS™ function select			
DCK	Clock output to latch D outputs and high order address bits			
AD/DATA	Address out/data in flag			
IP ₁ -IP ₀	8-bit bidirectional port for ROM address, ROM data and D outputs			
RESET	System reset input			
V _{CC}	Power Supply			
GND	Ground			

Timing Diagram




Figure 3. Input/Output Timing Diagrams (+16 Mode)

Functional Description

The COP404 is a ROMless microcontroller for emulating the COP440 or for stand-alone applications. Please refer to the COP440 description for detail functional description. The following describes functions that are unique to the COP404 or are different from those in COP404. All references to COP404 also apply to COP304. Figures 1 and 2 show the COP404 block diagram and pin-out.

Program Memory

Program memory consists of 2048 bytes of external memory (on-chip in the COP440) that can be accessed through the IP port. See External Memory Interface below.

D Port

The D3-D0 outputs are missing from this 48-pin package, but may be recovered through the IP port (see External Memory Interface below). Note that the recovered signals have the same timing but different output drive capability as those from the COP440 (see D Port Characteristics below).

MICROBUS™ and Zero-Crossing Detect Input Option

The MICROBUS compatible I/O, selected by a mask option on the COP440, is selected by tying the $\overline{\rm MB}$ pin directly to ground. When the MICROBUS compatible I/O is not desired, the $\overline{\rm MB}$ pin should be tied to V_{CC}. Note that none of the IN inputs are Hi-Z. Since zero-crossing detect input (used by INIL instruction and zero-crossing interrupt feature) is chosen for IN1, the IN1 input "1" level for ININ instruction, IN1 interrupt, and MICROBUS input is 3V. Even though the MICROBUS option and zero-crossing detector option appear on the COP404, they are mutually exclusive on the COP440.

Occillator

CKI is an external clock input signal. The clock frequency is divided by 16 to give the execution frequency.

CKO Pin Options

Two different CKO functions of the COP440 are available on the COP404. V_{RAM} supplies power to the lower four registers of RAM, and CKOI is an interrupt input or a general purpose input, reading into bit 2 of A (accumulator) through the INIL instruction.

External Memory Interface

The COP404 is designed for use with an external program memory. This memory may be implemented using any devices having the following characteristics:

- 1. Random addressing
- 2. TTL-compatible TRI-STATE® outputs
- 3. TTL-compatible inputs
- 4. Access time = 450 ns maximum

Typically these requirements are met using bipolar or MOS PROMs.

Figure 3 shows the timings for IP port and the external memory interface clocks - DCK and AD/DATA. While DCK is low, the upper three address bits, P10-P8, of the next instruction to be executed appear at IP2-IP0 respectively; D3-D0 appear at IP7-IP4 and IP3 contains the SKIP output used by the COPS™ Program Development System (PDS). The rising edge of DCK clocks these data into D flip-flops, e.g., 74LS374. The timing of D port data is then the same for COP404 and COP440. After DCK has risen to a "1" level, the remaining address bits (P7-P0) appear at IP7-IP0. The falling edge of AD/DATA latches these data into flow-through latches, e.g., 74LS373. The latched addresses provide the inputs to the external memory. When AD/DATA goes low, the IP outputs are disabled and the IP lines become program memory inputs from the external memory. Note that DCK has a duty cycle of about 50% and AD/DATA has a duty cycle of about 75%. Figure 4 shows how to emulate the COP440 using a COP404 and an EPROM as the external memory.

I/O Options

All inputs except IN1 and CKI have on-chip depletion load devices to $V_{\rm CC}$. IN1 has a resistive load to GND due to the zero-crossing input. CKI is a Hi-Z input.

G and H ports have standard outputs. L and R ports have TRI-STATE outputs. IP port, DCK, AD/DATA, SO and SK have push-pull outputs.

LED Drive

The TRI-STATE outputs of L port may be used to drive the segments of an LED display. External current limiting resistors of 100 ohms must be connected between the L outputs and the LED segments.

D Port Characteristics

Since the D port is recovered through an external latch, the output drive is that or the latch and not that or COP440. Using the set-up as shown in Figure 4, at an output "0" level of 0.4V, the 74LS374 may sink 10 times as much current as the COP440. At an output "1" level of 2.4V, the 74LS374 may source 10 times as much current as the COP440. On the other hand, the output "1" level of 74LS374 latch does not go to $V_{\rm CC}$ without an external pull-up resistor. In order to better approximate the COP440 output characteristics, add a 74C906 buffer to the output of the 74LS374, thus emulating an open drain D output. A pull-up resistor of 10k should be added to the input of the buffer. To emulate the standard output, add a pull-up resistor between 2.7k and 15k to the output of the 74C906.




Figure 4. COP204 Used to Emulate a COP440

COP404 Mask Options

The following COP440 options have been implemented in the COP404.

Option Value	Comment		
Option 1- 2=3	L outputs are TRI-STATE®	Option 23 $= 0$	RESET has load to V _{CC}
Option $3 = 0$	SI has load to V _{CC}	Option $24-31=3$	R outputs are TRI-STATE
Option $4 = 2$	SO is push-pull output	Option $32-35=3$	Loutputs are TRI-STATE
Option $5 = 2$	SK is push-pull output	Option $36 = 2$	IN1 is zero-crossing detect input
Option $6 = 0$	IN0 has load to V _{CC}	Option $37 = 0$	IN2 has load to V _{CC}
Option $7 = 0$	IN3 has load to V _{CC}	Option $38-39=3$	L outputs are TRI-STATE
Option $8-11=0$	G outputs are standard	Option 40 = N/A	V _{CC} — No option available
Option 12-15=0	H outputs are standard	Option 41 $= 0,1$	MICROBUS™ option is pin
Option 16-19= N/A	D outputs are derived from		selectable
	external latch, see Figure 4	Option $42-48=0$	inputs have standard TTL levels
Option 20 $= N/A$	GND — No option	Option 49 $= N/A$	No option available
Option 21 = 1,2	CKO is replaced by V _{RAM} and CKOI	Option 50 = N/A	48-pin package
Option 22 $= 0$	CKI is input clock divided by 16		



COP404L/COP304L ROMIess N-Channel Microcontrollers

General Description

The COP404L ROMiess Microcontroller is a member of the COP5TM family, fabricated using N-channel, silicon gate MOS technology. The COP404L contains CPU, RAM, I/O and is identical to a COP444L device except the ROM has been removed and pins have been added to output the ROM address and to input the ROM data. In a system the COP404L will perform exactly as the COP404L. This important benefit facilitates development and debug of a COP program prior to masking the final part. The COP404L is also appropriate in low volume applications, or when the program might be changing. The COP404L may be used to emulate the COP444L, COP445L, COP420L, and the COP421L.

The COP304L is an exact functional equivalent of the COP404L, but with extended temperature range.

Features

- Exact circuit equivalent of COP444L
- Low cost
- Powerful instruction set
- 128 × 4 RAM, addresses 2048 × 8 ROM
- True vectored interrupt, plus restart
- Three-level subroutine stack
- 15µs instruction time
- Single supply operation (4.5-9.5V)
- Low current drain (16mA max.)
- Internal time-base counter for real-time processing
- Internal binary counter register with MICROWIRETM compatible serial I/O
- General purpose outputs
- LSTTL/CMOS compatible in and out
- Direct drive of LED digit and segment lines
- Software/hardware compatible with other members of COP400 family
- Extended temperature range (-40°C to +85°C) device COP304L

COPS and MICROWIRE are trademarks of National Semiconductor Corp.




Figure 1. COP404L Block Diagram

Units

COP404L

Absolute Maximum Ratings Voltage at Any Pin Relative to GND

Ambient Operating Temperature

Parameter

Operating Voltage (Voc)

-0.5V to +10V 0°C to +70°C -65°C to +150°C

Ambient Storage Temperature Lead Temperature (Soldering, 10 seconds)

300°C

Power Dissipation

0.75 Watt at 25°C 0.4 Watt at 70°C

Total Source Current **Total Sink Current**

120 mA 140 mA

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0^{\circ}C \le T_A \le +70^{\circ}C$, $4.5V \le V_{CC} \le 9.5V$ unless otherwise noted. **Conditions**

(Note 2)

Min.

4.5

9.5

Operating voltage (V _{CC})	(Note 2)	4.5	9.5	V
Power Supply Ripple	peak to peak		0.5	V
Operating Supply Current	all inputs and outputs open		16	mA
Input Voltage Levels CKI Input Levels Crystal Input	,			
Logic High (V _{IH}) Logic Low (V _{IL})		2.0 -0.3	0.4	V V
RESET Input Levels Logic High Logic Low	Schmitt Trigger Input	0.7 V _{CC} -0.3	0.6	V V
IP0-IP7, SI Input Levels Logic High Logic High Logic Low	$V_{CC} = 9.5V$ $V_{CC} = 5V \pm 5\%$	2.4 2.0 -0.3	0.8	V V V
All Other Inputs Logic High Logic Low	high trip level options selected	3.6 -0.3	1.2	V V
Input Capacitance			7	pF
Output Voltage Levels LSTTL Operation Logic High (V _{OH}) Logic Low (V _{OL})	V _{CC} = 5V ± 5% I _{OH} = -25µA I _{OL} = 0.36mA	2.7	0.4	V V
IP0-IP7, P8, P9, SKIP/P10 Logic High (COP404LS only) Logic Low	(Note 1) $I_{OH} = -100 \mu A$ $I_{OL} = 1.6 m A$	2.4	0.4	V V
Output Current Levels Output Sink Current				
SO and SK Outputs (I _{OL})	$V_{CC} = 9.5V, V_{OL} = 0.4V$ $V_{CC} = 4.5V, V_{OL} = 0.4V$	1.8 0.9		mA mA
L ₀ -L ₇ Outputs	$V_{CC} = 9.5V, V_{OL} = 0.4V$ $V_{CC} = 4.5V, V_{OL} = 0.4V$	0.8 0.4		mA mA
G_0 - G_3 and D_0 - D_3 Outputs	$V_{CC} = 9.5V, V_{OL} = 1.0V$ $V_{CC} = 4.5V, V_{OL} = 1.0V$	30 15		mA mA
CKO (COP404LS)	$V_{CC} = 4.5V, V_{OL} = 0.4V$	0.2		mA

COP404L

DC Electrical Characteristics (continued) 0°C ≤ T_A ≤ +70°C.

Parameter	Conditions	Min.	Max.	Units
Output Source Current:				
D ₀ -D ₃ , G ₀ -G ₃ Outputs (I _{OH})	$V_{CC} = 9.5 \text{V}, V_{OH} = 2.0 \text{V}$ $V_{CC} = 4.5 \text{V}, V_{OH} = 2.0 \text{V}$	-140 -30	-800 -250	μ Α μ Α
SO and SK Outputs (I _{OH})	$V_{CC} = 9.5V, V_{OH} = 4.75V$ $V_{CC} = 4.5V, V_{OH} = 1.0V$	−1.4 −1.2		mA mA
L ₀ -L ₇ Outputs	$V_{CC} = 9.5V, V_{OH} = 2.0V$ $V_{CC} = 6.0V, V_{OH} = 2.0V$	-3.0 -3.0	-35 -25	mA mA
nput Load Source Current (IIL)	$V_{CC} = 5.0 \text{V}, \ V_{IL} = 0 \text{V}$	-10	-140	μΑ
otal Sink Current Allowed				
All Outputs Combined			140	mA.
D, G Ports	' '		120	mA.
L ₇ -L ₄			4	mA.
L ₃ -L ₀			4	mA.
All Other Pins			1.8	mA
Total Source Current Allowed				1 .
All I/O Combined			120	mA.
L ₇ -L ₄			60	mA.
L ₃ -L ₀			60	mA.
Each L Pin			30	mA
All Other Pins			1.5	mA

COP304L

Absolute Maximum Ratings

Voltage at Any Pin Relative to GND **Ambient Operating Temperature**

-0.5V to +10V -40°C to +85°C

Ambient Storage Temperature Lead Temperature (Soldering, 10 seconds) -65°C to +150°C

Power Dissipation

0.75 Watt at 25°C 0.25 Watt at 85°C

300°C

Total Source Current

CKO (COP404LS)

120 mA

Total Sink Current

ratings.

140 mA

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum

DC Floring Characteristics -40°C ≤ T. ≤ +85°C 4.5V ≤ V_{CC} ≤ 7.5V unless otherwise noted

Parameter	Conditions	Min.	Max.	Units
Operating Voltage (V _{CC})	(îvote 2)	4.5	7.5	٧
Power Supply Ripple	peak to peak		0.5	V
Operating Supply Current	all inputs and outputs open		21	mA
Input Voltage Levels CKI Input Levels Crystal Input Logic High (V _{IH}) Logic Low (V _{IL})		2.2 -0.3	0.3	V
RESET Input Levels Logic High Logic Low	Schmitt Trigger Input	0.7 V _{CC} -0.3	0.4	V
IP0-IP7, SI Input Levels Logic High Logic High Logic Low	$V_{CC} = 7.5V$ $V_{CC} = 5V \pm 5\%$	2.4 2.2 -0.3	0.6	V V V
All Other Inputs Logic High Logic Low	high trip level options selected	3.6 -0.3	1.2	V,
Input Capacitance			7	pF
Output Voltage Levels LSTTL Operation Logic High (V _{OH}) Logic Low (V _{OL})	$V_{CC} = 5V \pm 5\%$ $I_{OH} = -20\mu A$ $I_{OL} = 0.36 \text{mA}$	2.7	0.4	V
IPO-IP7, P8, P9, SKIP/P10 Logic High Logic Low	$R_L = 5.6 k\Omega$ (Note 1) $I_{OH} = -100 \mu A$ $I_{OL} = 1.6 mA$	2.4	0.4	V V
Output Current Levels Output Sink Current				
SO and SK Outputs (I _{OL})	$V_{CC} = 7.5V, V_{OL} = 0.4V$ $V_{CC} = 4.5V, V_{OL} = 0.4V$	1.4 0.8	•	mA mA
L ₀ -L ₇ Outputs	$V_{CC} = 7.5V, V_{OL} = 0.4V$ $V_{CC} = 4.5V, V_{OL} = 0.4V$	0.6 0.4		mA mA
G ₀ -G ₃ and D ₀ -D ₃ Outputs	$V_{CC} = 7.5V, V_{OL} = 1.0V$ $V_{CC} = 4.5V, V_{OL} = 1.0V$	24 14		mA mA

 $V_{CC} = 4.5V$, $V_{OL} = 0.4V$

0.2

mA

COP304L DC Electrical Characteristics (continued) $-40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$, $4.5\text{V} \le V_{CC} \le 7.5\text{V}$ unless otherwise noted.

Parameter	Conditions	Min.	Max.	Units
Output Source Current:				
D ₀ -D ₃ , G ₀ -G ₃ Outputs (I _{OH})	$V_{CC} = 7.5V, V_{OH} = 2.0V$	-100	-900	μΑ
	$V_{CC} = 4.5 \text{V}, V_{OH} = 2.0 \text{V}$	-28	-350	μΑ
SO and SK Outputs (I _{OH})	$V_{CC} = 7.5 \text{V}, V_{OH} = 3.75 \text{V}$	-0.85		mA
	$V_{CC} = 4.5V, V_{OH} = 1.0V$	-1.2		mA
L ₀ -L ₇ Outputs	$V_{CC} = 7.5V, V_{OH} = 2.0V$	-2.7	-54	· mA
	$V_{CC} = 6.0 \text{V}, V_{OH} = 2.0 \text{V}$	-2.7	-34	mA
Input Load Source Current (I _{IL})	$V_{CC} = 5.0 \text{ V}, V_{IL} = 0 \text{ V}$	-10	-200	μΑ
Total Sink Current Allowed				
All Outputs Combined			140	mA
D, G Ports			120	mA
L ₇ -L ₄			4	mA
L ₃ -L ₀			4	mA
All Other Pins			1.8	mA
Total Source Current Allowed				
All I/O Combined			120°	mA
L ₇ -L ₄			60	mA
L ₃ -L ₀			60	mA
Each L Pin			30	mA
All Other Pins			1.5	mA

COP404L/COP304L

AC Electrical Characteristics

COP404L: 0°C \leq T_A \leq +70°C, 4.5V \leq V_{CC} \leq 9.5V unless otherwise specified. COP304L: -40°C \leq T_A \leq +85°C, 4.5V \leq 7.5V unless otherwise specified

Parameter	Conditions	Min.	Max.	Units
Instruction Cycle Time		15	40	μS
СКІ				
Input Frequency f	(÷32 mode)	0.8	2.1	MHz
Duty Cycle		30	60	%
Rise Time	$f_1 = 2.097 MHz$		120	ns
Fall Time	1 = 2.007 11112		80	ns
INPUTS:				
SI, IP7-IP0	-		*	
tSETUP			2.0	μS
t _{HOLD}			1.0	μs
IN ₃ -IN ₀ , G ₃ -G ₀ , L ₇ -L ₀				
t _{SETUP}			8.0	μS
t _{HOLD}		-	1.3	μS
OUTPUT PROPAGATION DELAY	Test condition:			
	$C_L = 50 pF, V_{OUT} = 1.5 V$			-
SO, SK Outputs	$R_L = 20 \text{k}\Omega$			
t _{pd1} , t _{pd0}			4.0	μS
D ₃ -D ₀ , G ₃ -G ₀ , L ₇ -L ₀	$R_L = 20 k\Omega$			
t _{pd1} , t _{pd0}			5.6	μs
IP7-IP0, P8, P9, SKIP	$R_L = 5 k\Omega$			
t _{pd1} , t _{pd0}			7.2	μS
P10				
t _{pd1} , t _{pd0}	$R_L = 5 k\Omega$		6.0	μs

Note 1: Pull-up resistors required on COP404LP only; COP404LS has Push-Pull drivers on these outputs.

Note 2: V_{CC} voltage change must be less than 0.5V in a 1ms period to maintain proper operation.





Figure 2. Connection Diagram

Order Number COP404L/N, COP304L/N NS Package N40A

Pin	Description	Pin	Description
L7-L0	8 bidirectional I/O ports with	CKI	System oscillator input
	TRI-STATE®	ско	General purpose input (COP404LP)
G_3-G_0	4 bidirectional I/O ports		System oscillator output (COP404LS)
$D_3 - D_0$	4 general purpose outputs	RESET	System reset input
IN ₃ -IN ₀	4 general purpose inputs	V _{CC}	Power supply
SI	Serial input (or counter input)	GND	Ground
so	Serial output (or general purpose output)	IP7-IP0	8 bidirectional ROM address and data ports
SK	Logic-controlled clock (or general	P8, P9	2 ROM address outputs
	purpose output)	SKIFIF IU	instruction skip output and most
AD/DATA	Address out/data in flag		significant ROM address bit output



Functional Description

A block diagram of the COP404L is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic "1" (greater than 2 volts). When a bit is reset, it is a logic "0" (less than 0.8 volts).

All functional references to the COP404L also apply to the COP304L.

Program Memory

Program Memory consists of a 2048 byte external memory. As can be seen by an examination of the COP404L instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, ROM must often be thought of as being organized into 32 pages of 64 words each.

ROM addressing is accomplished by a 11-bit PC register. Its binary value selects one of the 2048 8-bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 11-bit binary count value. Three levels of subroutine nesting are implemented by the 11-bit subroutine saves registers, SA, SB, and SC, providing a last-in, first-out (LIFO) hardware subroutine stack.

ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

Data Memory

Data memory consists of a 512-bit RAM, organized as 8 data registers of 16 4-bit digits. RAM addressing is implemented by a 7-bit B register whose upper 3 bits (Br) select 1 of 8 data registers and lower 4 bits (Bd) select 1 of 16 4-bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) is usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into or from the Q latches or loaded from the L ports. RAM addressing may also be performed directly by the LDD and XAD instructions based upon the 7-bit contents of the operand field of these instructions. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

Internal Logic

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Br and Bd portions of the B register, to load and input 4 bits of the 8-bit Q latch data, to input 4 bits of the 8-bit L I/O port data and to perform data exchanges with the SIO register.

A 4-bit adder performs the arithmetic and logic functions, storing its results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction

cycle time. (See XAS instruction and EN register description, below.)

Four general-purpose inputs, IN3-IN0, are provided.

The D register provides 4 general-purpose outputs and is used as the destination register for the 4-bit contents of Bd. The D outputs can be directly connected to the digits of a multiplexed LED display.

The G register contents are outputs to 4 general-purpose bidirectional I/O ports. G I/O ports can be directly connected to the digits of a multiplexed LED display.

The Q register is an internal, latched, 8-bit register, used to hold data loaded to or from M and A, as well as 8-bit data from ROM. Its contents are output to the L I/O ports when the L drivers are enabled under program control. (See LEI instruction.)

The 8 L drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of L may be read directly into A and M. L I/O ports can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with Q data being outputted to the Sa-Sg and decimal point segments of the display.

The SIO register functions as a 4-bit serial-in/serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description, below.) Its contents can be exchanged with A, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers.

The XAS instruction copies C into the SKL latch. In the counter mode, SK is the output of SKL; in the shift register mode, SK outputs SKL ANDed with the clock.

The EN register is an internal 4-bit register loaded under program control by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register (EN_3-EN_0) .

- 1. The least significant bit of the enable register, EN₀, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With EN₀ set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse ("1" to "0") ocurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of EN₃. With EN₀ reset, SIO is a serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.
- With EN₁ set the IN₁ input is enabled as an interrupt input. Immediately following an interrupt, EN₁ is reset to disable further interrupts.
- With EN₂ set, the L drivers are enabled to output the data in Q to the L I/O ports. Resetting EN₂ disables the L drivers, placing the L I/O ports in a highimpedance input state.

Interrupt

The following features are associated with the IN_1 interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.


- a. The interrupt, once acknowledged as explained below, pushes the next sequential program counter address (PC+1) onto the stack, pushing in turn the contents of the other subroutine-save registers to the next lower level (PC+1 → SA → SB → SC). Any previous contents of SC are lost. The program counter is set to hex address 0FF (the last word of page 3) and EN₁ is reset.
- An interrupt will be acknowledged only after the following conditions are met:
 - 1. EN₁ has been set.
 - 2. A low-going pulse ("1" to "0") at least two instruction cycles wide occurs on the IN₁ input.
 - 3. A currently executing instruction has been completed.
 - 4. All successive transfer of control instructions and successive LBIs have been completed (e.g., if the main program is executing a JP instruction which transfers program control to another IP instruction the interrupt will not be acknowledged until the second JP instruction has been executed.
- c. Upon acknowledgement of an interrupt, the skip logic status is saved and later restored upon popping of the stack. For example, if an interrupt occurs during the execution of ASC (Add with Carry, Skip on Carry) instruction which results in carry, the skip logic status

is saved and program control is transferred to the interrupt servicing routine at hex address 0FF. At the end of the interrupt routine, a RET instruction is executed to "pop" the stack and return program control to the instruction following the original ASC. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Subroutines and LQID instructions should not be nested within the interrupt service routine, since their popping the stack will enable any previously saved main program skips, interfering with the orderly execution of the interrupt routine.

- d. The first instruction of the interrupt routine at hex address 0FF must be a NOP.
- e. A LEI instruction can be put immediately before the RET to re-enable interrupts.

Initialization

The Reset Logic will initialize (clear) the device upon power-up if the power supply rise time is less than 1 ms and greater than 1 μ s. If the power supply rise time is greater than 1 ms, the user must provide an external RC network and diode to the RESET pin as shown below. The RESET pin is configured as a Schmitt trigger input. If the RC network is not used, the RESET pin should be left open. Initialization will occur whenever a logic "0" is applied to the RESET input, provided it stays low for at least three instruction cycle times.



Enable Register Modes — Bits EN₃ and EN₀

EN ₃	EN ₀	SIO	SI	so	SK
0	0	Shift Register	Input to Shift Register	0	If SKL = 1, SK = CLOCK If SKL = 0, SK = 0
1	0	Shift Register	Input to Shift Register	Serial Out	If $SKL = 1$, $SK = CLOCK$ If $SKL = 0$, $SK = 0$
0	1	Binary Counter	Input to Binary Counter	0	If $SKL = 1$, $SK = 1$ If $SKL = 0$, $SK = 0$
1 .	1	Binary Counter	Input to Binary Counter	1	If $SKL = 1$, $SK = 1$ If $SKL = 0$, $SK = 0$

Upon initialization, the PC register is cleared to 0 (ROM address 0) and the A, B, C, D, EN, and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA.

External Memory Interface

The COP404L is designed for use with an external Program Memory. This memory may be implemented using any devices having the following characteristics:

- 1. random addressing
- 2. TTL-compatible TRI-STATE® outputs
- 3. TTL-compatible inputs
- access time = 5µs max.

Typically these requirements are met using bipolar or MOS PROMs.

During operation, the address of the next instruction is sent out on P10, P9, P8, and IP7 through IP0 during the time that AD/DATA is high (logic "1" = address mode). Address data on the IP lines is stored into an external atch on the high-to-low transition of the AD/DATA line; P9 and P8 are dedicated address outputs, and do not need to be latched. SKIP/P10 outputs address data when AD/DATA is low. When AD/DATA is low (logic "0" = data mode), the output of the memory is gated onto IP7 through IP0, forming the input bus. Note that the AD/DATA output has a period of one instruction time, a duty cycle of approximately 50%, and specifies whether the IP lines are used for address output or instruction input.

Oscillator

Two basic clock oscillator configurations have been implemented, as shown in Figure 4.

- a. Crystal Controlled Oscillator (COP404LS only). CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency divided by 32
- b. External Oscillator (COP404LP only). CKI is an external clock input signal. The external frequency is divided by 32 to give the instruction cycle time. CKO is used as a general purpose input.

CKO as an Input

On the COP404LP, CKO has been configured as a generalpurpose input. The logic level applied to CKO will be read into bit 2 of A (accumulator) upon execution of an INIL instruction.

Input/Output Configurations

COP404L outputs have the following configurations, illustrated in figure 5:

a. Standard — an enhancement mode device to ground in conjunction with a depletion-mode device to V_{CC}, compatible with LSTTL and CMOS input requirements. (Used on D and G outputs.)

- b. Open-Drain an enhancement-mode device to ground only, allowing external pull-up as required by the user's application. (Used on IP, P and SKIP/P10 outputs on COP404LP only).
- c. Push-Pull An enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to V_{CC}. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads. (Used on SO and SK outputs on COP404LP and 404LS; also used on IP, P and SKIP/P10 outputs on COP404LS only.)
- d.LED Direct Drive an enhancement-mode device to ground and to V_{CC}, meeting the typical current sourcing requirements of the segments of an LED display. The sourcing device is clamped to limit current flow. These devices may be turned off under program control (See Functional Description, EN Register), placing the outputs in a high-impedance state to provide required LED segment blanking for a multiplexed display. (Used on L outputs).

COP404L inputs have an on-chip depletion load device to $V_{\rm CC}$.

The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1–6, respectively). Minimum and maximum current (I_{OUT} and V_{OUT}) curves are given in Figure 8 for each of these devices to allow the designer to effectively use these I/O configurations in designing a system.

An important point to remember is that even when the L drivers are disabled, the depletion load device will source a small amount of current (see Figure 6, device 2); however, when the L-lines are used as inputs, the disabled depletion device can *not* be relied on to source sufficient current to pull an input to a logic "1".

COP404LP and COP404LS

Two versions of the basic COP404L have been implemented: the COP404LP, with open-drain memory interface drivers, is used only in the COP400-E04L Emulator Card; the COP404LS, with push-pull memory interface, is intended for use in small to medium volume production applications.

The COP404LP has an oscillator output option on CKO; the COP404LS has a general purpose input option.






Figure 4. Oscillator




a. Standard Output




b. Open-Drain Output



c. Push-Pull Output



d. L Output (LED)



e. Input with Load

(AIS DEPLETION DEVICE)

Figure 5. Output Configurations









Figure 6a. COP404L I/O Characteristics




















Figure 6b. COP304L I/O Characteristics

COP404L/COP304L Instruction Set

Table 1 is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table 2 provides the mnemonic, operand, machine code, data flow, skip conditions, and description associated with each instruction in the COP404L/COP304L instruction set.

Table 2. COP404L/304L Instruction Set Table Symbols

Symbol	Definition	Symbol	Definition
INTERN	IAL ARCHITECTURE SYMBOLS	INSTRU	CTION OPERAND SYMBOLS
A B	4-bit Accumulator 10-bit RAM Address Register	d	4-bit Operand Field, 0-15 binary (RAM Digit Select)
Br Bd	Upper 3 bits of B (register address) Lower 4 bits of B (digit address)	r	3-bit Operand Field, 0-7 binary (RAM Register Select)
C D	1-bit Carry Register 4-bit Data Output Port	а	11-bit Operand Field, 0-2047 binary (ROM Address)
EN G	4-bit Enable Register 4-bit Register to latch data for G I/O Port	y .	4-bit Operand Field, 0-15 binary (Immediate Data)
IL	Two 1-bit latches associated with the IN ₃ or	RAM(s)	Contents of RAM location addressed by s
	IN ₀ inputs	ROM(t)	Contents of ROM location addressed by t
IN	4-bit Input Port		
IP L	8-bit bidirectional ROM address and Data Port 8-bit TRI-STATE® I/O Port		
М	4-bit contents of RAM Memory pointed to by B Register	OPERA	TIONAL SYMBOLS
Р	3-bit ROM Address Register Port	+	Plus
PC	11-bit ROM Address Register (program	_	Minus
	counter)	-	Replaces
Q ,	8-bit Register to latch data for L I/O Port	*	Is exchanged with
SA	11-bit Subroutine Save Register A	=	Is equal to
SB	11-bit Subroutine Save Register B		•
SC	11-bit Subroutine Save Register C	Ā	The one's complement of A
SIO	4-bit Shift Register and Counter	•	Exclusive-OR
SK	Logic-Controlled Clock Output	:	Range of values

Table 2. COP404L/304L Instruction Set

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
ARITHMET	IC INSTRU	CTIONS	3			
ASC		30	0011 0000	A + C + RAM(B) → A Carry → C	Carry	Add with Carry, Skip on Carry
ADD		31	00110001	A + RAM(B) → A	None	Add RAM to A
ADT		4A	0100 1010	A + 10 ₁₀ → A	None	Add Ten to A
AISC	у	5-	0101 y	A + y → A	Carry	Add Immediate, Skip on Carry (y \neq 0)
CASC		10	600010000	A+RAM(B)+C→A Carry → C	Carry	Complement and Add with Carry, Skip on Carry
CLRA		00	0000 0000	0 → A	None	Clear A
COMP		40	0100 0000	$\overline{A} \rightarrow A$	None	One's complement of A to A
NOP		44	[υυτυ]υυτυ	None	None	No Operation
RC		32	00110010	"0" → C	None	Reset C
SC .		22	00100010	"1" → C	None	Set C
XOR		02	0000 0010	A ⊕ RAM(B) → A	None	Exclusive-OR RAM with A
TRANSFE	OF CON	TROL IN	STRUCTIONS			
JID		FF	11111111	ROM (PC _{10:8} , A,M) - PC _{7:0}	None	Jump Indirect (Note 3)
JMP	a	6-	0 1 1 0 0 a _{10:8}	a → PC	None	Jump
			a7:0			
JP	a		[1] a _{6:0} (pages 2,3 only) or	a → PC _{6:0}	None	Jump within Page (Note 4)
			[/ ⇔5:0] (all other pages)	ພ ີວ _{ວ:ປ}		
JSRP	** a *		10 a _{5:0}	$PC + 1 \rightarrow SA \rightarrow SB \rightarrow SC$ $00010 \rightarrow PC_{10:6}$ $a \rightarrow PC_{5:0}$	None	Jump to Subroutine Page (Note 5)
JSR		6-	0 1 1 0 1 a _{10:8}	PC+1→SA→SB→SC a→PC	None	Jump to Subroutine
RET	•	48	0100 1000	SC → SB → SA → PC	None	Return from Subroutine
RETSK		49	0100 1001	SC → SB → SA → PC	Always Skip on Return	Return from Subroutine then Skip

Table 2. COP404L/304L Instruction Set (continued)

Managerie C		Hex	Machine Language Code	Data Plana	Chin Con dialone	Page de aleman
Mnemonic Op MEMORY REF		Code	(Binary)	Data Flow	Skip Conditions	Description
	LITERIO			<u> </u>		<u> </u>
CAMQ		33 3C	00110011	A → Q7:4 RAM(B) → Q3:0	None	Copy A, RAM to Q
CQMA		33	0011 0011	Q _{7:4} → RAM(B)	None	Copy Q to RAM, A
		2C -	00101100	Q3:0 → A		
LD	r	-5	[0 0 r 0 1 0 1] (r = 0:3)	$RAM(B) \rightarrow A$ $Br \oplus r \rightarrow Br$	None	Load RAM into A, Exclusive-OR Br with r
LDD	r,d	23	0010 0011	RAM(r,d) → A	None	Load A with RAM pointed
			0 r d			to directly by r,d
LQID		BF	[1011]1111]	$ROM(PC_{10:8},A,M) \rightarrow Q$ $SB \rightarrow SC$	None	Load Q Indirect (Note 3)
RMB	0	4C	[0 1 0 0 1 1 0 0]	0 → RAM(B) ₀	None	Reset RAM Bit
-	1	45	01000101	0 → RAM(B) ₁		μ.
	2	42	01000010	0 → RAM(B) ₂	· ·	
	3	43	01000011	0 → RAM(B) ₃	gradien in	
SMB	0	4D	[0100]1101]	1 → RAM(B) ₀	None and a second	Set RAM Bit
	1 .	47	0100 1101	1 → RAM(B) ₁		
	2	46	01000110	1 → RAM(B) ₂		
	3	4B	01001011	1 → RAM(B) ₃		A second second
STII	y ,	7-	0111 y	y → RAM(B) Bd + 1 → Bd	None	Store Memory Immediate and Increment Bd
Χ .	r	-6	00 r 0110	RAM(B) ↔ A	None	Exchange RAM with A,
			(r = 0:3)	Br ⊕ r → Br	e de la companya de l	Exclusive-OR Br with r
XAD	r,d	23	00100011	RAM(r,d) ↔ A	None	Exchange A with RAM
			1 r d			pointed to directly by r,d
XDS	r	-7	00 r 0111	RAM(B) ↔ A	Bd decrements past 0	Exchange RAM with A
			(r = 0:3)	Bd – 1 → Bd Br ⊕ r → Br		and Decrement Bd, Exclusive-OR Br with r
XIS	r	-4	(r = 0:3)	RAM(B) ↔ A Bd + 1 → Bd Br ⊕ r → Br	Bd increments past 15	Exchange RAM with A and Increment Bd, Exclusive-OR Br with r
REGISTER RE	FERENC	E INS	FRUCTIONS	and the state of the state of		
CAB		50	0101 0000	A → Bd	None	Copy A to Bd
СВА		4E	0100 1110	Bd → A	None	Copy Bd to A
ВІ	r,d		$0 \ 0 \ r \ (d-1)$	r,d → B	Skip until not a LBI	Load B Immediate with r,d (Note 6)
		•	d = 0, 9:15) or			
		33	0011 0011	*		
		'	1 r d (any r, any d)			
_EI	у	33	0011 0001	y → EN	None	Load EN Immediate (Note
		6-	0110 y			
KABR		12	00010010	A ↔ Br (0 → A ₃)	None	Exchange A with Br

Table 2. COP404L/304L Instruction Set (continued)

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
TEST INST	RUCTION	s				
SKC		20	0010 0000		C="1"	Skip if C is True
SKE		21	00100001		A = RAM(B)	Skip if A Equals RAM
SKGZ		33	[0011]0011]		$G_{3:0} = 0$	Skip if G is Zero (all 4 bits)
		21	00100001			
SKGBZ		33	0011 0011	1st byte		Skip if G Bit is Zero
	0	01	00000001		$G_0 = 0$	
	1	11	00010001	2nd byte	$G_1 = 0$	
	2	03	00000011	End byto	$G_2 = 0$	
	3	13	00010011		$G_3 = 0$	
SKMBZ	0	01	00000001		$RAM(B)_0 = 0$	Skip if RAM Bit is Zero
	1	11	00010001		$RAM(B)_1 = 0$	
	2	03	00000011		FAIVI(B)2 - 0	
	3	13	00010011		$RAM(B)_3 = 0$	
SKT		41	0100 0001		A time-base counter carry has occurred since last test	Skip on Timer (Note 2)
INPUT/OUT	PUT INST	RUCTIO	NS			
ING				G → A		
		33	00110011	G - A	None	Input G Ports to A
		33 2A	0011 0011	G-A	None	Input G Ports to A
ININ .			00101010	IN → A	None	
ININ .		2A		٠.		Input G Ports to A Input IN Inputs to A
		2A 33	0010 1010	IN → A		
		2A 33 28	00101010	٠.	None	Input IN Inputs to A
NIL		2A 33 28 33	0010 1010 0011 0011 0010 1000 0011 0011	IN → A	None	Input IN Inputs to A Input IL Latches to A
ININ .		2A 33 28 33 29	0010 1010 0011 0011 0010 1000 0011 0011	IN → A IL ₃ , CKO,"0", IL ₀ → A	None	Input IN Inputs to A Input IL Latches to A (Note 2)
NIL		2A 33 28 33 29	0010 1010 0011 0011 0010 1000 0011 0011	IN \rightarrow A IL ₃ , CKO,"0", IL ₀ \rightarrow A I. _{7-A} \rightarrow RAM(B)	None	Input IN Inputs to A Input IL Latches to A (Note 2)
INIL		2A 33 28 33 29 33 2E	0010 1010 0011 0011 0010 1000 0011 0011	IN \rightarrow A IL ₃ , CKO,"0", IL ₀ \rightarrow A L _{7-A} \rightarrow RAM(B) L _{3:0} \rightarrow A	None None	Input IN Inputs to A Input IL Latches to A (Note 2) Input L Ports to RAM,A
OBD	у	2A 33 28 33 29 33 2E 33	0010 1010 0011 0011 0010 1000 0011 0011	IN \rightarrow A IL ₃ , CKO,"0", IL ₀ \rightarrow A L _{7-A} \rightarrow RAM(B) L _{3:0} \rightarrow A	None None	Input IN Inputs to A Input IL Latches to A (Note 2) Input L Ports to RAM,A Output Bd to D Outputs
INIL	y	2A 33 28 33 29 32 2E 33 3E	0010 1010 0011 0011 0010 1000 0011 0011	IN \rightarrow A IL ₃ , CKO,"0", IL ₀ \rightarrow A I. _{7-A} \rightarrow RAM(B) L _{3:0} \rightarrow A Bd \rightarrow D	None None None	Input IN Inputs to A Input IL Latches to A (Note 2) Input L Ports to RAM,A Output Bd to D Outputs
NIL DBD	y	2A 33 28 33 29 32 2E 33 3E 33	0010 1010 0011 0011 0010 1000 0011 0011	IN \rightarrow A IL ₃ , CKO,"0", IL ₀ \rightarrow A I. _{7-A} \rightarrow RAM(B) L _{3:0} \rightarrow A Bd \rightarrow D	None None None	Input IN Inputs to A Input IL Latches to A (Note 2) Input L Ports to RAM,A Output Bd to D Outputs
OBD	y	2A 33 28 33 29 32 2E 33 3E 33 5-	0010 1010 0011 0011 0010 1000 0011 0011 0010 10011 0010 1110 0011 0011 0011 0011 0011 0011 0011 0011	IN \rightarrow A IL ₃ , CKO,"0", IL ₀ \rightarrow A L _{7-A} \rightarrow RAM(B) L _{3:0} \rightarrow A Bd \rightarrow D y \rightarrow G	None None None None	Input IN Inputs to A Input IL Latches to A (Note 2) Input L Ports to RAM,A Output Bd to D Outputs Output to G Ports Immediate

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, A3 indicates the most significant (left-most) bit of the 4-bit A register.

Note 2: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see below.

Note 3: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64-word page. JP may not jump to the last word of a page.

Note 4: A JSRP transfers program control to subroutine page 2 (0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3. JSRP may not jump to the last word in page 2.

Note 5: LBI is a single-byte instruction if d = 0, 9, 10, 11, 12, 13, 14, or 15. The machine code for the lower 4 bits equals the binary value of the "d" data minus 1, e.g., to load the lower four bits of B (Bd) with the value 9 (1001₂), the lower 4 bits of the LBI instruction equal 8 (1000₂). To load 0, the lower 4 bits of the LBI instruction should equal 15 (1111₂).

Note 6: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a "1" or "0" in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing COP404L programs.

XAS Instruction

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above.) If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

JID Instruction

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the *contents* of ROM addressed by the 11-bit word, $PC_{10.8}$, A, M. PC_{10} , PC_{10} , and PC_{10} are not affected by this instruction.

Note that JID requires 2 instruction cycles to execute.

INIL Instruction

INIL (Input IL Latches to A) inputs 2 latches, IL3 and IL0 (see figure 7) and CKO into A. The IL3 and IL0 latches are set if a low-going pulse ("1" to "0") has occurred on the IN₃ and IN₀ inputs since the last INIL instruction, provided the input pulse stays low for at least two instruction times. Execution of an INIL inuts IL3 and IL0 into A3 and A0 respectively, and resets these latches to allow them to respond to subsequent low-going pulses on the IN₃ and IN₀ lines. INIL will input the state of CKO into A2 on the COP404LP ("1" into A2 for the COP404LS). A "0" is always placed in A1 upon the execution of an INIL. The general purpose inputs IN₃-IN₀ are input to A upon execution of an ININ instruction. (See table 2, ININ instruction.) INIL is useful in recognizing pulses of short duration or pulses which occur too often to be read conveniently by an ININ instruction.

Note: IL latches are not cleared on reset.

LQID Instruction

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 11-bit word PC10. PC9, PC8, A, M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC + 1 → SA → SB →SC) and replaces the least significant 8 bits of PC as follows: A → PC_{7:4}, RAM(B) → PC_{3:0}, leaving PC₁₀, PC₉ and PC₈ unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SC → SB → SA →PC), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SB - SC, the previous contents of SC are lost. Also, when LQID pops the stack, the previously pushed contents of SB are left in SC. The net result is that the contents of SB are placed in SC (SB -> SC). Note that LQID takes two instruction cycle times to execute.




Figure 7. INIL Hardware Implementation

SKT Instruction

The SKT (Skip On Timer) instruction tests the state of an internal 10-bit time-base counter. This counter divides the instruction cycle clock frequency by 1024 and provides a latched indication of counter overflow. The SKT instruction tests this latch, executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction, therefore, allow the COP404L to generate its own time-base for real-time processing rather than relying on an external input signal.

For example, using a 2.097 MHz oscillator as the timebase to the clock generator, the instruction cycle clock frequency will be 65kHz (crystal frequency ÷ 32) and the binary counter output pulse frequency will be 64Hz. For time-of-day or similar real-time processing, the SKT instruction can call a routine which increments a "seconds" counter every 64 ticks.

Instruction Set Notes

- a. The first word of a COP404L program (ROM address 0) must be a CLRA (Clear A) instruction.
- b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths except JID and LQID take the same number of cycle times whether instructions are skipped or executed. JID and LQID instructions take 2 cycles if executed and 1 cycle if skipped.
- c. The ROM is organized into 32 pages of 64 words each. The Program Counter is an 11-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JPlocated in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page 3, 7, 11, 15, 19, 23 or 27 will access data in the next group of four pages.

Typical Applications

PROM-Based System

The COP404L may be used to exactly emulate the COP444L. Figure 8 shows the interconnect to implement a COP444L hardware emulation. This connection uses a MM2716 EPROM as external memory. Other memory can be used such as bipolar PROM or RAM.

Pins IP7-IP0 are bidirectional inputs and outputs. When the AD/DATA clocking output turns on, the EPROM drivers are disabled and IP7-IP0 output addresses. The 8-bit latch (MM74C373) latches the addresses to drive the memory.

When AD/DATA turns off, the EPROM is enabled and the IP7-IP0 pins will input the memory data. P8, P9 and SKIP/P10 output the most significant address bits to the memory. (SKIP output may be used for program debug if needed.)

The other 28 pins of the COP404L may be configured exactly the same as a COP444L. The COP404L $V_{\rm CC}$ can vary from 4.5V to 9.5V. However, 5 volts is used for the memory.

For In-Circuit emulation, see also COP404LR.




Figure 8. COP404L System Diagram

COP404L Mask Options

The following COP444L options have been implemented on the basic versions of the COP404L:

Option Value	Comment	Option Value	Comment
Option 1=0	Ground, no option available	Option 17 = 2	SO has push-pull output
Option 2 = 0 (404LS)	CKO is clock generator output	Option 18 = 2	SK has push-pull output
. — 2 (404LD)	to crystal/resonator CKO is general purpose input	Option $19 = 0$	IN0 has load device to V _{CC}
= 2 (404LP)	with load device to V _{CC}	Option $20 = 0$	IN3 has load device to V _{CC}
Option 3=0	CKI is oscillator input (divide	Option 21 = 0	G ₀)
	by 32)	Option 22 = 0	G ₁ have very high current
Option 4=0	RESET pin has load device to	Option 23 = 0	G ₂ standard output
Option 5=2	V _{CC} L ₇)	Option 24 = 0	G_3
Option 6 = 2	L6 have LED direct-drive	Option 25 = 0	D ₃)
Option 7 = 2	L ₅ output	Option 26 = 0	D ₂ have very high current
Option 8 = 2	L ₄	Option 27 = 0	D ₁ standard output
Option 9 = 0	IN1 has load device to V _{CC}	Option 28 = 0	D_0
Option 10 = 0	IN2 has load device to V _{CC}	Option 29 = 1	L}
Option 11 = 1	V _{CC} 4.5 to 9.5V operation	Option $30 = 1$	IN have higher voltage
Option 12=2	L ₃)	Option 31 = 1	G) input levels
Option 13 = 2	L ₂ have LED direct-drive	Option $32 = 0$	SI has standard input level
Option 14 = 2	L ₁ output	Option $33 = 0$	RESET has Schmitt trigger inpu
Option 15 = 2	L ₀)	Option 34 = 0	CKO has standard input levels
Option 16 = 0	SI has load to V _{CC}	Option 35 = N/A	40-pin package



COP2404/COP2304 ROMless Dual CPU Microcontrollers

General Description

The COP2404/COP2304 ROMless Dual CPU Microcontrollers are members of the COPSTM family, fabricated using N-channel, silicon gate MOS technology. Each microcontroller contains two identical CPUs with all system timing, internal logic, RAM and I/O necessary to implement dedicated control functions in a variety of applications, and are identical to COP2440/COP2340 devices, except that the ROM has been removed; pins have been added to output the ROM address and to input ROM data. In a system, the COP2404 will perform exactly as the COP2440; this important benefit facilitates development and debug of a COP2440 program prior to masking the final part. Features include single supply operation, various output configurations, and an instruction set, internal architecture, and I/O scheme designed to facilitate keyboard input, display output and data manipulation. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a dual CPU microcontroller at a low end-product cost. COP2304 is an exact functional equivalent version of COP2404 with an extended temperature range (-40°C to +85°C).

These microcontrollers are appropriate choices in many demanding control environments, especially those with human interface. Further, the high throughput and MICROBUSTM I/O facilitate numerous machine interface applications. The two CPUs provide on one chip the ability to handle two simultaneous but totally independent real time events.

Features

- Exact circuit equivalent of COP2440
- Standard 48-pin dual-in-line package
- Interfaces with standard PROM or ROM
- Two independent processors
- Dual CPU simplifies task partitioning easy to program
- Enhanced, more powerful instruction set
- 160 × 4 RAM, addresses up to 2k × 8 ROM
- MICROBUS compatible
- Zero-crossing detect circuitry
- True multi-vectored interrupt from 4 selectable sources (plus restart)
- Four-level subroutine stack for each processor (in RAM)
- 4µs execution time per processor (non-overlapping)
- Single supply operation (4.5V-6.3V)
- Programmable time-base counter for real-time processing
- Internal binary counter/register with MICROWIRE™ compatible serial I/O
- General purpose and TRI-STATE® outputs
- TTL/CMOS compatible in and out
- Software/hardware compatible with other members of COP400 family
- Extended temperature range device COP2304 (-40°C to +85°C)
- Compatible single-processor device available

TRI-STATE is a registered trademark of National Semiconductor Corp.
COPS, MICROBUS, and MICROWIRE are trademarks of National Semiconductor Corp.




Figure 1. COP2404 Block Diagram

3-65

COP2404 Absolute Maximum Ratings

Relative to GND
Voltage at Any Other Pin Relative to GND

Voltage at Zero-Crossing Detect Pin

Ambient Operating Temperature
Ambient Storage Temperature
Lead Temperature (Soldering, 10 seconds)
Power Dissipation

0°C to +70°C -65°C to +150°C 300°C 0.75 Watt at 25°C 0.4 Watt at 70°C

-1.2 V to + 15 V

-0.5V to +7V

Total Source Current Total Sink Current 150 mA

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0^{\circ}\text{C} \le T_{A} \le +70^{\circ}\text{C}$, $4.5\text{V} \le \text{V}_{CC} \le 6.3\text{V}$ unless otherwise noted.

Parameter	Conditions	Min.	Max.	Units
Operating Voltage (V _{CC})	Note 3	4.5	6.3	٧
Power Supply Ripple	(peak to peak)		0.4	V
Operating Supply Current	(All inputs and outputs open) $T_A = 0^{\circ}C$ $T_A = 25^{\circ}C$ $T_A = 70^{\circ}C$		44 37 30	mA mA mA
V _R RAM Power Supply Current	$V_{R} = 3.3 \text{ V}$		3	mA
**	VR = 3.3 V			ША
Input Voltage Levels				
CKI Input Levels (÷16) Logic High (V _{IH}) Logic High (V _{IH}) Logic Low (V _{IL})	$V_{CC} = Max.$ $V_{CC} = 5V \pm 5\%$	2.5 2.0 -0.3	0.4	V V V
RESET Input Levels	(Schmitt Trigger Input)	0.0		•
Logic High	(Germitt migger mpat)	0.7V _{CC}		· V
Logic Low		-0.3	0.6	V
Zero-Crossing Detect Input (IN ₁)	Zero-Crossing Interrupt Input; INIL Instruction			
Trip Point	• /	-0.15	0.15	V
Logic High (V _{IH}) Limit Logic Low (V _{IL}) Limit		-0.8	. 12	V V
· IN ₁		}		
Logic High	Interrupt Input;		+	
Logic Low	ININ Instruction; MICROBUS™ Input	3.0 -0.3	0.8	V V
All Other Inputs	MICHOBOS III III III	-0.3	0.6	•
Logic High	V _{CC} = Max.	2.5		V
Logic High	$V_{CC} = 5V \pm 5\%$	2.0		v
Logic Low	.00	-0.3	0.8	V
IN ₁ Input Resistance to Ground	V _{IH} = 1.0 V	1.5	4.6	kΩ
Input Load Source Current	$V_{IH} = 2.0 \text{ V}, \ V_{CC} = 4.5 \text{ V}$	14	230	μΑ
Input Capacitance	, 55	1	7.0	pF
Hi-Z Input Leakage		-1.0	+1.0	μΑ

COP2404 DC Electrical Characteristics (Cont'd)

Parameter	Parameter Conditions		Max.	Units
Output Voltage Levels	·	-		
Standard Output				
TTL Operation	· ·			1
Logic High (V _{OH})	$I_{OH} = -100 \mu\text{A}$	2.4		V
Logic Low (V _{OL})	I _{OL} = 1.6 mA		0.4	V
CMOS Operation		-		
Logic High (V _{OH)}	$I_{OH} = -10 \mu\text{A}$	V _{CC} - 0.4	İ	V
Logic Low (V _{OL})	$I_{OL} = 10 \mu\text{A}$		0.2	V
TRI-STATE® Output				
TTL Operation				
Logic High (V _{OH})	$I_{OH} = -100 \mu\text{A}$	2.4		V
Logic Low (V _{OL})	I _{OL} = 1.6 mA		0.4	V
CMOS Operation	33kΩ≥R _L ≥4.7kΩ			
Logic High (V _{OH})	$I_{OH} = -10\mu A$	V _{CC} - 0.5		V
Logic Low (V _{OL})	I _{OL} = 1.6mA		0.4	V
Output Current Levels				
Standard Output Source Current	$V_{CC} = 4.5V, V_{OH} = 2.4V$	-100	-650	μΑ
TRI-STATE Output Leakage Current		-2.5	+2.5	μΑ
Total Sink Current Allowed				
All I/O Combined			90	mA
Each L, R Port			20	mA
Each D, G, H Port			10	mA
SO, SK			2.5	mA
IP			1.8	mA
Total Source Current Allowed	Note 4			
All I/O Combined			150	mA
L Port			120	mA
L ₇ -L ₄		1	70	mA
L ₃ -L ₀			70	mA.
Each L Pin			23	mA
All Other Output Pins		1	1.6	mA

COP2304 Absolute Maximum Ratings

Voltage at Zero-Crossing Detect Pin Relative to GND Voltage at Any Other Pin Relative to GND Ambient Operating Temperature Ambient Storage Temperature Lead Temperature (Soldering, 10 seconds) Power Dissipation

-1.2V to +15V -0.5V to +7V -40°C to +85°C -65°C to +150°C 300°C

0.75 Watt at 25°C 0.25 Watt at 85°C

Total Source Current Total Sink Current 25 Watt at 85°C 150 mA 90 mA

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $-40^{\circ}\text{C} \le T_A \le +85^{\circ}\text{C}$, $4.5\text{V} \le \text{V}_{CC} \le 5.5\text{V}$ unless otherwise noted.

Parameter	Conditions	Min.	Max.	Units
Operating Voltage (V _{CC})	Note 3	4.5	5.5	٧
Power Supply Ripple	(peak to peak)	1	0.4	V
Operating Supply Current	(All inputs and outputs open) $ T_A = -40^{\circ}C $ $ T_A = 25^{\circ}C $ $ T_A = 85^{\circ}C $		57 37 29	mA mA mA
V _R RAM Power Supply Current	V _R = 3.3 V		4	mA
Input Voltage Levels CKI Input Levels (÷16) Logic High (V _{IH})		2.2	:	V
Logic Low (V _{IL})		-0.3	0.3	V
RESET Input Levels Logic High Logic Low	(Schmitt Trigger Input)	0.7V _{CC}	0.4	V
Zero-Crossing Detect Input (IN ₁)	Zero-Crossing Interrupt Input; INIL Instruction			
Trip Point		-0.15	0.15	V
Logic High (V _{IH}) Limit Logic Low (V _{IL}) Limit		-0.8	12	V
IN ₁ Logic High	Interrupt Input;			
20g.0g	ININ Instruction;	3.3		V
Logic Low	MICROBUS™ Input	-0.3	0.6	V
All Other Inputs				
Logic High		2.2		V
Logic Low		-0.3	0.6	V
IN ₁ Input Resistance to Ground	V _{IH} = 1.0 V	1.4	4.6	kΩ
Input Load Source Current	$V_{IH} = 2.0 V, V_{CC} = 4.5 V$	14	230	μΑ
Input Capacitance		1	7.0	pF
Hi-Z Input Leakage		-2.0	+2.0	μΑ

COP2304 DC Electrical Characteristics (Cont'd)

Parameter	Conditions	Min.	Max.	Units
Output Voltage Levels				
Standard Output				
TTL Operation				
Logic High (V _{OH})	$I_{OH} = -100 \mu A$	2.4		V
Logic Low (V _{OL})	$I_{OL} = 1.6 \mathrm{mA}$		0.4	V
CMOS Operation		į.		
Logic High (V _{OH})	$I_{OH} = -10 \mu A$	V _{CC} - 0.5	İ	V
Logic Low (V _{OL})	$I_{OL} = 10 \mu\text{A}$		0.2	V
TRI-STATE® Output				
TTL Operation	•			1
Logic High (V _{OH})	$I_{OH} = -100 \mu\text{A}$	2.2		V
Logic Low (V _{OL})	I _{OL} = 1.6 mA	ļ	0.4	V
CMOS Operation	33kΩ≥R _L ≥4.7kΩ	1		
Logic High (V _{OH})	$I_{OH} = -10 \mu A$	V _{CC} - 0.7		V
Logic Low (V _{OL})	I _{OL} = 1.6 mA		0.4	V
Output Current Levels		1		
Standard Output Source Current	$V_{CC} = 4.5V, V_{CH} = 2.4V$	-100	-800	μА
TRI-STATE Output Leakage Current		-5.0	+5.0	μΑ
Total Sink Current Allowed				
All I/O Combined			75	mA
Each L, R Port		,	20	mA
Each D, G, H Port			10	mA
SO, SK			2.5	· mA
IP .			1.8	mA ·
Total Source Current Allowed	Note 4			
All I/O Combined			150	mA
L Port	· :		120	mA
L7-L4			70	mA
L ₃ -L ₀			70	, mA
Each L Pin			23	mA
All Other Output Pins			1.6	mA

AC Electrical Characteristics

COP2404: 0° C \leq T_A \leq +70 $^{\circ}$ C, 4.5V \leq V_{CC} \leq 6.3V unless otherwise noted. COP2304: -40° C \leq T_A \leq +85 $^{\circ}$ C, 4.5V \leq V_{CC} \leq 5.5V unless otherwise noted.

Parameter	Conditions	Min.	Max.	Units	
Instruction Execution Time — t _E	Each Processor (Figure 3)	4.0	10	μ8	
CKI Frequency	÷16 mode	1.6	4.0	MHz	
Duty Cycle (Note 1)	$f_1 = 4 MHz$	30	60	%	
Rise Time	f _I = 4 MHz		60	ns	
Fall Time	f _I = 4 MHz		40	ns	
NPUTS: (Figure 3)	,				
SI		1			
t _{SETUP}		0.3		μ8	
thold		300		ns	
IP					
t _{SETUP}		0.25		: μ 8	
thold		250		ns	
t _{HOLD}	From AD/DATA rising edge	0		ns	
All Other Inputs				,	
tsetup		1.7		μ8	
tHOLD		300		ns	
OUTPUT PROPAGATION DELAY	Test Condition:				
IP .	$C_L = 50 \text{pF}, V_{\text{OUT}} = 1.5 \text{V}$				
t _{pd1A} , t _{pd0A}			1.94	μ8	
t _{pd1B} , t _{pd0B}			0.94	μ8	
DCK					
t _{pd1} , t _{pd0}			375	ns	
AD/DATA					
t _{pd1} , t _{pd0}		-	300	ns	
SO, SK					
t _{pd1} , t _{pd0}	R _L = 2.4 kΩ		1.0	μ8	
All Other Outputs	R _L = 5.0 kΩ		1.4	μ8	
MICROBUSTM TIMING	$C_L = 100 \text{pF}, V_{CC} = 5V \pm 5\%$			<u> </u>	
Read Operation	TRI-STATE® outputs				
Chip Select Stable Before RD—t _{CSR}		65		ns	
Chip Select Hold Time for RD—t _{CSR}		20		ns	
RD Pulse Width—tar		400		ns	
Data Delay from RD—t _{RD}		700	375	ns	
RD to Data Floating—t _{DF}			250	ns	
Write Operation			2.50	110	
Chip Select Stable Before WR—t _{CSW}		65		ns	
Chip Select Stable Belore Wh—tcsw Chip Select Hold Time for WR—twcs		20		ns	
WR Pulse Width—tww		400		ns	
Data Set-Up Time for WR—t _{DW}		320	. *	ns	
Data Set-op Time for WR—tow Data Hold Time for WR—two		100		ns	
INTR Transition Time from WR—twi		100	700	ns	


Note 1: Duty Cycle = $t_{WI}/(t_{WI} + t_{WO})$.

Note 2: See Figure for additional I/O Characteristics.

Note 3: V_{CC} voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.

Note 4: Exercise great care not to exceed maximum device power dissipation limits when direct-driving LEDs (or sourcing similar loads) at high temperature.





Timing Diagram




Figure 3. Input/Output Timing Diagrams (+16 Mode)




Figure 4. COP2404 Used to Emulate a COP2440

Functional Description

The COP2404 is a ROMless microcontroller for emiating the COP2440 or for stand-alone applications. Please refer to the COP2440 description for detail functional description. The following describes functions that are unique to the COP2404 or are different from those in COP2440. All references to COP2404 also apply to COP2304. Figures 1 and 2 show the COP2404 block diagram and pin-out.

Program Memory

Program memory consists of 2048 bytes of external memory (on-chip in the COP2440) that can be accessed through the IP port. See External Memory Interface below.

D Port

The D3-D0 outputs are missing from this 48-pin package, but may be recovered through the IP port (see External Memory Interface below). Note that the recovered signals have the same timing but different output drive capability as those from the COP2440 (see D Port Characteristics below).

MICROBUS™ and Zero-Crossing Detect Input Option

The MICROBUS compatible I/O, selected by a mask option on the COP2440, is selected by tying the $\overline{\text{MB}}$ pin directly to ground. When the MICROBUS compatible I/O is not desired, the $\overline{\text{MB}}$ pin should be tied to $V_{CC}.$ Note that none of the IN inputs are Hi-Z. Since zero-crossing detect input (used by INIL instruction and zero-crossing interrupt feature) is chosen for IN1, the IN1 input "1" level for ININ instruction, IN1 interrupt, and MICROBUS input is 3V. Even though the MICROBUS option and zero-crossing detector option appear on the COP2404, they are mutually exclusive on the COP2440.

Oscillator

Citi is an external clock input signed. The clock frequency is divided by 16 to give the execution frequency.

CKO Pin Options

Two different CKO functions of the COP2440 are available on the COP2404. V_{RAM} supplies power to the lower 4 registers of RAM, and CKOI is an interrupt input or a general purpose input, reading into bit 2 of A (accumulator) through the INIL instruction.

External Memory Interface

The COP2404 is designed for use with an external program memory. This memory may be implemented using any devices having the following characteristics:

- 1. Random addressing
- 2. TTL-compatible TRI-STATE® outputs
- 3. TTL-compatible inputs
- 4. Access time = 450ns maximum

Typically these requirements are met using bipolar or MOS PROMS.

Suppose we are looking at the IP port when processor X is executing. While DCK is low, the upper three address bits, P10-P8, of the next instruction to be executed by processor x are sent out to IP2-IP0 respectively. D3-D0 are sent out to IP7-IP4. IP3 contains the SKIP output which is used by the COPS™ Program Development System (PDS). These data are clocked into D flip-flops by the rising edge of DCK. The timing of D port data is then the same for COP2404 and COP2440. After DCK goes to a "1" level, the remaining address bits (P7-P0) are sent out to IP7-IP0. They are latched into flow-through latches, e.g., 74LS373 when AD/DATA goes low. The latched addresses provide the inputs to the external memory. When AD/DATA goes low, the IP lines become program memory inputs from the external memory. Note that DCK has twice the cycle frequency of COP2404 with a duty cycle of about 50% and AD/DATA has twice the cycle frequency with a duty cycle of about 75%. Figure 3 shows the timings for IP port, DCK and AD/DATA. Figure 4 shows how to emulate the COP2440 using a COP2404 and an EPROM as the external memory.

ROM Interface Timing Example


The following example shows the timing relationship between IP port I/O data (to and from external ROM) and the present instruction that is being executed by a processor. A sample program starts with the following instructions:

ADD 000	OP CODE 00	<u> </u>	CLRA		;CLRA IS 1ST INSTRUCTION
		;	PROC	ESSOR	X STARTS HERE
001	80	į	JSRP	CLREG	;CLEAR REGISTER
		;	SUBRO	OUTINE	E PAGE
080 081 082 083	00 04 80 48	CLREG:	CLRA XIS JP RET	-2	
		,	PROCI	ESSOR	Y STARTS HERE
401 402	0E 333E	•	LBI OBD	0,15	OUTPUT 15 TO D
404	56		AISC	6	;PUT 6 TO ACCUMULATOR

Figure 5 shows what IP inputs and outputs are in relationship with the instructions that are being executed during the first few cycles of the above program.



Timing Diagram (Continued)



NOTE: THE LAST 3 ROWS—NEXT ADDRESS. D OUTPUTS AND SKIP MAY BE DECODED FROM IP OUTPUTS

Figure 5. IP Port I/O Timing

I/O Options

All inputs except IN1 and CKI have on-chip depletion load device to V_{CC} . IN1 has a resistive load to GND due to the zero-crossing input. CKI is a Hi-Z input.

G and H ports have standard outputs. L and R ports have TRI-STATE® outputs. IP port, DCK, AD/ \overline{DATA} , SO and SK have push-pull outputs.

LED Drive

The TRI-STATE outputs of L port may be used to drive the segments of an LED display. External current limiting resistors of 100 ohms must be connected between the L outputs and the LED segments.

D Port Characteristics

Since the D port is recovered through an external latch, the output drive is that of the latch and not that of COP2440. Using the set-up as shown in Figure 4, at an output "0" level of 0.4V, the 74LS374 may sink 10 times as much current as the COP2440. At an output "1" level of 2.4V, the 74LS374 may source 10 times as much current as the COP2440. On the other hand, the output "1" level of 74LS374 latch does not go to V_{CC} without an external pull-up resistor. In order to better approximate the COP2440 output characteristics, add a 74C906 buffer to the output of the 74LS374, thus emulating an open drain D output. A pull-up resistor of 10k should be added to the input of the buffer. To emulate the standard output, add a pull-up resistor between 2.7k and 15k to the output of the 74C906.

COP2404 Mask Options

The following COP2440 options have been implemented in the COP2404.

in the C	OP24	104.	
Option	Value		Comment
Option	1-2	= 3	L outputs are TRI-STATE®
Option	3	= 0	SI has load to V _{CC}
Option	. 4	= 2	SO is push-pull output
Option	5	= 2	SK is push-pull output
Option	6	= 0	IN0 has load to V _{CC}
Option	7	=0	IN3 has load to V _{CC}
Option	8-11	=0	G outputs are standard
Option	12-15	= 0	H outputs are standard
Option	16-19	= N/A	D outputs are derived from external
			latch, see Figure 4
Option	20		GND — No option
Option	21	= 1, 2	CKO is replaced by V _{RAM} and CKOI
Option	22	= 0	CKI is input clock divided by 16
Option		= 0	RESET has load to V _{CC}
Option	24-31	= 3	R outputs are TRI-STATE
Option		= 3	L outputs are TRI-STATE
Option		= 2	IN1 is zero-crossing detect input
Option	37	= 0	IN2 has load to Voc

Option 37 = 0 IN2 has load to V_{CC} Option 38-39 = 3 L outputs are TRI-STATE
Option 40 = N/A V_{CC} — No option available
Option 41 = 0,1 MICROBUS option is pin selectable
Option 42-48 = 0 Inputs have standard TTL levels
Option 49 = N/A No option available
Option 50 = N/A 48-pin package



Section 4
Piggyback
Microcontrollers

4



COP420R/COP444LR Piggyback-EPROM Microcontroller

General Description

The COP420R and COP444LR Piggyback-EPROM microcontrollers are members of the COPSTM family. The COP420R and COP444LR devices are identical to the COP420 and COP444L respectively except that the program ROM has been removed. In place of the ROM each device package incorporates the circuitry and socket to accommodate the Piggyback-EPROM.

The socket provided on the package accepts an MM2716, NMC27C16, MM2758A, or MM2758B EPROM. Each part is a complete microcontroller system with CPU, RAM, I/O, and EPROM socket provided in a single 28-pin package. In a system the COP420R and COP444LR will perform exactly as its mask programmed equivalent.

The complete package allows field test of a system in its final electrical and mechanical configuration. This important benefit facilitates development and debug of a COP400 program prior to masking of a production part.

These devices are also economical in low and medium volume applications or when the program may require changing.

COPS and MICROWIRE are trademarks of National Semiconductor Corp

Features

- Exact equivalent of the COP420 and COP444L plugs into same socket
- Socket and interface for industry standard EPROMs
- Self-contained voltage regulator for EPROM on COP444LR
- Powerful instruction set
- True vectored interrupt, plus restart
- Three-level subroutine stack
- Compatible with all COPS family peripherals
- Internal binary counter register with MICROWIRE™ family peripherals compatible serial I/O
- Software and hardware compatible with other members of the COPS family
- Single supply operation
- Internal presettable time base counter for real time processing
- 4 µs instruction time (COP420R)
- 16 µs instruction time (COP444LR)
- 23 I/O lines




Figure 1. COP420R/COP444LR Block Diagram

COP420R Absolute Maximum Ratings

Voltage at any Pin -0.3V to +7.0V
Operating Temperature Range 0°C to 70°C
Storage Temperature Range -65°C to 150°C
Lead Temperature (soldering, 10 sec.) 300°C
Package Power Dissipation see Figure 15
Total Sink Current 50 mA
Total Source Current 70 mA

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics 0°C to 70°C, 4.5V to 6.3V unless otherwise noted

Parameter	Conditions	Min.	Max.	Units	
Operation Voltage Power Supply Ripple	(peak to peak) note 3	4.5	6.3 0.4	V V	
Supply Current	All outputs open, no EPROM installed		38	mA	
Input Voltage Levels CKI Input Levels Crystal Input					
Logic High Logic Low		2.0 -0.3	0.4	V V	
Schmitt Trigger Input RESET					
Logic High Logic Low		0.7V _{CC} -0.3	0.6	V V	
All Other Inputs Logic High Logic High Logic Low	$V_{CC} = Max.$ $V_{CC} = 5.0V \pm 5\%$	3.0 2.0 -0.3	0.8	V V	
Input Load Source Current Input Capacitance	$V_{CC} = 5.0 \text{V}, V_{IN} = 0$	-100	-800 7.0	μA pF	
Hi-Z Input Leakage	V _{CC} = 5.0 V	-1.0	+1.0	μΑ	
Output Voltage Levels D, G, L, SK, SO Outputs TTL Operation Logic High Logic Low	$V_{CC} = 5.0 V \pm 5\%$ $I_{OH} = -100 \mu A$ $I_{OL} = 1.6 m A$	2.4 -0.3	0.4	V	
A ₉ -A ₀ , CKO Outputs Logic High Logic Low	$I_{OH} = -75 \mu A$ $I_{OL} = 400 \mu A$	2.4 -0.3	0.4	V	
CMOS Operation Logic High Logic Low	I _{OH} = -10 μA I _{OL} = 10 μA	V _{CC} – 1 –0.3	0.2	V V	
Output Current Levels LED Direct Drive (COP402) Logic High	V _{CC} = 6.0 V V _{OH} = 2.0 V	2.5	14	mA	
Allowable Sink Current Per Pin (L, D, G) Per Pin (all others) Per Port (L)			10 2.0 16	m A m A m A	
Per Port (D, G) Allowable Source Current			10	m/	
Per Pin (L) Per Pin (all others)		-	-15 -1.5	.m/ m/	

AC Electrical Characteristics o°C to 70°C, 4.5V to 6.3V unless otherwise noted

Parameter	Conditions	Min.	Max.	Units
Instruction Cycle Time		4.0	10	μS
Operating CKI Frequency	÷16 mode	1.6	4.0	MHz
CKI Duty Cycle (note 1)		40	60	%
Rise Time	Frequency = 4.0 MHz		60	ns
Fall Time	Frequency = 4.0 MHz		40	ns
Inputs:				
SI				
t _{SETUP}		0.3		μS
t _{HOLD}	•	250		ns
All other Inputs				
t _{SETUP}	· ·	1.7		μS
t _{HOLD}	·	300		ns
Output Propagation Delay	Test Conditions: $R_L = 5.0 \text{ k}$, $C_L = 50 \text{ pF}$, $V_{OUT} = 1.5 \text{ V}$	1		
SO and SK				
t _{PD1}			1.0	μS
t _{PD0}		İ	1.0	μS
СКО	*			
t _{PD1}		1	0.25	μS
t _{PD0}		,	0.25	μS
AD/DATA			0.0	
t _{PD1}			0.6 0.6	μS
t _{PD0}			0.6	μS
A ₇ -A ₀			20	
t _{PD1} t _{PD0}			2.0 2.0	μS μS
All other Outputs			2.0	μδ
t _{PD1}			1.5	,,e
t _{PD0}			1.5	μS μS
יטטי		L		μυ

Note 1: Duty cycle = tW1/(tW1 + tW0).

Note 2: See Figure 6 for additional I/O characteristics.

Note 3: Voltage change must be less than 0.5 volts in a 1 ms period.

Note 4: Exercise great care not to exceed maximum device power dissipation limits when direct driving LEDs (or sourcing similar loads) at high temperature.




Figure 2. COP420R Connection Diagrams

Pin	Description	Pin	Description
L7-L0	8 bidirectional I/O ports with TRI-STATE®	AD/DATA	Address out/data in flag
$G_3 - G_0$	4 bidirectional I/O ports	CKI	System oscillator input
D ₃ -D ₀	4 general purpose outputs	ско	General purpose input
IN ₃ -IN ₀	4 general purpose inputs	RESET	System reset input
SI	Serial input (or counter input)	Vcc	Power supply
so	Serial output (or general purpose output)	GND	Ground
SK	Logic-controlled clock (or general purpose	$O_7 - O_0$	PROM data lines
	output)	A ₉ -A ₀	PROM address outputs




Figure 3a. COP420R Input/Output Timing Diagrams (Crystal + 16 Mode)





Figure 3b. COP420R CKO Output Timing

Oscillator


There are two basic clock oscillator configurations available for the COP420R as shown by Figure 4.

- a. Crystal Controlled Oscillator. CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency divided by 16.
- External Oscillator. CKI is driven by an external clock signal. The instruction cycle time is the clock frequency divided by 16.




	Component Values				
Crystal Value	R1	R2	С		
4 MHz	1k	1M	27pF		
3.58 MHz	1k	- 1M	27pF		
2.09 MHz	1k	1M	56pF		


Figure 4. COP420R Oscillator



D₃-D₀, G₃-G₀ SC Standard Output

SO, SK Push-Pull Output








Reset, SI, IN₃-IN₀ Input with Load


(AIS DEPLETION DEVICE)


Figure 5. COP420R Input/Output Configurations

















Note: Absolute maximum ratings for the COP420R must be observed

Figure 6. COP420R Input/Output Characteristics

COP444LR

Absolute Maximum Ratings

Voltage at Any Pin Relative to GND -0.5 V to +10 V
Ambient Operating Temperature 0°C to 70°C
Ambient Storage Temperature -65°C to +150°C
Lead Temperature (Soldering, 10 seconds) 300°C
Power Dissipation see Figure 15
Total Source Current 120 mA
Total Sink Current 140 mA

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0^{\circ}\text{C} \le T_{A} \le +70^{\circ}\text{C}$, $4.5\text{V} \le \text{V}_{CC} \le 9.5\text{V}$ unless otherwise noted.

Parameter	Conditions	Min.	Max.	Units
Operating Voltage (V _{CC})	(Notes 1 and 2)	4.5	9.5	>
Power Supply Ripple	Peak to Peak		0.5	V
Operating Supply Current	(All inputs and outputs open) No EPROM Installed		25	mA
Input Voltage Levels			,	
CKI Input Levels Crystal Input Logic High (V _{IH})		2.0		V
Logic Low (V _{IL})		-0.3	0.4	· V
RESET Input Levels Logic High Logic Low	(Schmitt Trigger Input)	0.7V _{CC} -0.3	0.6	V
O ₀ -O ₇ , SI Input Levels Logic High Logic High Logic Low	$V_{CC} = 9.5 V$ $V_{CC} = 5.0 V \pm 5.0 \%$	2.4 2.0 -0.3	0.8	V V V
All Other Inputs Logic High Logic Low	High Trip Level Options Selected	3.6 -0.3	1.2	V
Input Capacitance	*		7.0	pf
Output Voltage Levels			-	
LSTTL Operation Logic High (V _{OH}) Logic Low (V _{OL})	$V_{CC} = 5.0 V \pm 5.0 \%$ $I_{OH} = -25 \mu A$ $I_{OL} = 0.36 mA$	2.7	0.4	V .
Output Current Levels (Note 3)				-
Output Sink Current (I _{OL}) SO and SK Outputs	$V_{CC} = 9.5 \text{ V}, V_{OL} = 0.4 \text{ V}$ $V_{CC} = 4.5 \text{ V}, V_{OL} = 0.4 \text{ V}$	1.8 0.9		mA mA
L ₀ -L ₇ Outputs	$V_{CC} = 9.5 \text{ V}, V_{OL} = 0.4 \text{ V}$ $V_{CC} = 4.5 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.8 0.4		mA mA
G_0 - G_3 and D_0 - D_3 Outputs	$V_{CC} = 9.5 \text{ V}, V_{OL} = 1.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}, V_{OL} = 1.0 \text{ V}$	30 15		mA mA

Min.

15

Max.

Units

COP444LR

DC Electrical Characteristics (Cont'd.) 0° C \leq T_A \leq +70°C, 4.5 V \leq V_{CC} \leq 9.5 V unless otherwise noted.

Parameter	Conditions	Min.	Max.	Units
Output Source Current (I _{OH})				
D ₀ -D ₃ , G ₀ -G ₃ Outputs	$V_{CC} = 9.5 \text{ V}, V_{OH} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}, V_{OH} = 2.0 \text{ V}$	-140 -30	-800 -250	μ Α μ Α
SO and SK Outputs	$V_{CC} = 9.5 \text{ V}, V_{OH} = 4.75 \text{ V}$ $V_{CC} = 4.5 \text{ V}, V_{OH} = 1.0 \text{ V}$	-1.4 -1.2		mA mA
L ₀ -L ₇ Outputs	$V_{CC} = 9.5 \text{ V}, V_{OH} = 2.0 \text{ V}$ $V_{CC} = 6.0 \text{ V}, V_{OH} = 2.0 \text{ V}$	-3.0 -3.0	-30 -20	mA mA
Input Load Source Current (IIL)	$V_{CC} = 5.0 \text{ V}, V_{OH} = 0 \text{ V}$	-10	-140	μΑ
Total Sink Current Allowed				
All Outputs Combined D, G Ports L ₇ -L ₄			140 120 4.0	mA mA mA
L ₃ -L ₀ All Other Pins			4.0 1.8	mA mA
Total Source Current Allowed				
All I/O Combined			120 60	mA mA
L ₃ -L ₀ Each L Pin All Other Pins			60 30 1.5	mA mA

COP444LR

Parameter

Instruction Cycle Time

AC Electrical Characteristics $0^{\circ}\text{C} < T_A < +70^{\circ}\text{C}$, 4.5 V $< V_{CC} < 9.5$ V unless otherwise specified.

Conditions

· · · · · · · · · · · · · · · · · · ·		ł	ļ		- 1
CKI					1
Input Frequency fi	(÷32 mode)	0.8	2.1	MHz	1
Duty Cycle		30	60	%	1
Rise Time	$f_1 = 2.097 MHz$		120	ns	
Fall Time	,1 = = 1001 101 1= 1	1	80	ns	1
Inputs					
SI, IP7-IP0			1		ł
tsetup		2.0		μS	1
t _{HOLD}		1.0		μS	l
IN3-IN0, G3-G0, L7-L0					-
tsetup		8.0		μS	۱
t _{HOLD}		1.3		μS.	
Output Propagation Delay	Test Condition: $C_L = 50 \text{ pF}$, $V_{OUT} = 1.5 \text{ V}$, $R_L = 20 \text{ k}\Omega$				١
SO, SK Outputs					ł
t _{PD1} , t _{PD0}		1	4.0	μS	1
D ₃ -D ₀ , G ₃ -G ₀ , L ₇ -L ₀		1			1
t _{PD1} , t _{PD0}			5.6	μS	1
A ₀ -A ₇					١
t _{PD1} , t _{PD0}		1	7.5	μS	١
A ₈ , A ₉				,	l
t _{PD1} , t _{PD0}			11.5	μS	1
A ₁₀				,	
		1	6.0	μS	
t _{PD1} , t _{PD0}			1 0.0	μο_	_

Note 1: See section on $V_{\mbox{\footnotesize CC}}$ considerations.

Note 2: V_{CC} voltage changes must be less than 0.5 V/ms to maintain proper operation.

Note 3: See Figure 11 for additional I/O characteristics.





Figure 7. COP444LR Connection Diagram






Figure 8. COP444LR Input/Output Timing Diagram

Oscillator

CKI is an external clock input signal. The external frequency is divided by 32 to give the instruction cycle time.

CKO as General Purpose Input

CKO has been configured as a general purpose input with a load device to $V_{\rm CC}$. The logic level applied to CKO will be read into bit 2 of A (accumulator) upon execution of an INIL instruction.







Figure 9. COP444LR Oscillator




D_O-D₃, G₀-G₃ Very High Current Standard Output



SO, SK Push-Pull Output



L₀-L₇ High Current LED Output



Reset, SI, CKO, IN₀-IN₃ Input with Load

(▲IS DEPLETION DEVICE)

Figure 10. COP444LR Input/Output Configurations

-30

-40


-20

-10

E A

픙

H



Note: Absolute maximum ratings for the COP444LR must be observed.

Figure 11. COP444LR Input/Output Characteristics

7

External Memory Interface

The COP420R/COP444LR are designed for use with an external program memory. This memory may be implemented using the EPROMs listed in Table 1.

Table I. EPROMs for use with COP420R/COP444LR

V _{CC} of EPROM	COP420R	COP444LR
5.0V ± 0.25V	MM2716 NMC27C16 MM2758A MM2758B	MM2716 NMC27C16
5.0V ± 0.5V	MM2716-1 MM2716E MM2716M NMC27C16-1	MM2716-1 MM2716E MM2716M NMC27C16-1

Jumper Configurations

In order to enable various options seven solder bridge type jumpers, labeled A through H, have been implemented. These jumpers are located in the area underneath the EPROM. See Figure 12 and Table 2.

The COP420R is shipped with jumpers A, E, and F installed.

The COP444LR is shipped with jumpers B, C, and F installed.

Table 2. Jumper Configurations

Jumper	Function
A	Circuit V _{CC} connected directly to EPROM's V _{CC} pin (V _{prom})
В	Circuit V_{CC} connected to regulator input, regulator output connected to EPROM's V_{CC} pin (V_{prom})
С	EPROM A10 pin connected to COP404L
D	EPROM A10 pin connected to V _{CC} (MM2758A)
E	EPROM A10 pin connected to GND (MM2758B)
F	EPROM OE pin connected to AD/DATA
Н	Not used




Figure 12. Jumper Locations

General V_{CC} Considerations

The CPU portion of the COP420R is the COP402. The $V_{\rm CC}$ operating range for the COP402 is 4.5V to 6.3V. The CPU portion of the COP444LR is the COP404LP. The $V_{\rm CC}$ operating range for the COP444LP is 4.5V to 9.5V.

Due to the fact that the $V_{\rm CC}$ operating range for the EPROMs is either 4.75V to 5.25V or 4.5V to 5.5V the EPROMs become the $V_{\rm CC}$ limiting device. Because of these limitations jumpers have been added on the COP42OR; jumpers and a regulator have been added on the COP444LR.

A $0.1\mu F$ decoupling capacitor should be connected between V_{CC} and Ground as close to the device as possible.

V_{CC} Considerations for the COP420R


In the COP420R, jumper A is connected (Figure 13a). With A in this configuration the V_{CC} operating range becomes the V_{CC} operating range of the EPROM selected.

If the jumper at A is replaced by a diode the V_{CC} operating range will be changed. For example, if the diode voltage is 0.8V and the EPROM selected is 4.5V to 5.5V the operating range of the COP420R becomes:


4.5V + 0.8V to 5.5V + 0.8V or 5.3V to 6.3V.

WARNING: THIS CHANGE SHOULD BE MADE WITH EXTREME CAUTION. IMPROPER INSTALLATION VOIDS WARRANTY.


Remove solder from jumper A and insert the anode of the diode through the hole connected to the bottom of the jumper A and the cathode of the diode through the hole connected to the top of jumper A as shown in Figure 13B.




a. Standard Configuration



c. Jumpers for Standard Configuration as Shipped from NSC



b. Diode Configuration



d. Jumpers for Diode Configuration as Modified by User

Figure 13. COP420R Jumper Connections

V_{CC} Considerations for the COP444LR

In the COP444LR, jumper B is connected (Figure 14). With B in this configuration the 5.0V regulator is connected to the EPROM and the latch. The $V_{\rm CC}$ range of the COP444LR is then determined by the $V_{\rm IN}/V_{\rm OUT}$ specification of the regulator; which is 2.0V. Therefore, the $V_{\rm CC}$ range of the COP444LR is 7.0v to 9.5V.


If the jumper is removed from the B position and connected in the A position, the same limitations apply that are discussed above in the section on V_{CC} Considerations for the COP420R.

WARNING: THIS CHANGE SHOULD BE MADE WITH EXTREME CAUTION. IMPROPER INSTALLATION VOIDS WARRANTY.


Power Considerations for COP420R/COP444LR

The absolute maximum power dissipation of the COP420R and the COP444LR is shown in Figure 15. In addition, the COP444LR contains a regulator with an absolute maximum power dissipation of 305 mW at 70°C.


For an MM2716 EPROM the maximum operating current is $105\,\text{mA}$ and the maximum current in the standby mode is $30\,\text{mA}$. The COP444LR is designed such that the EPROM is in the standby mode for $50\,\%$ of the time. Therefore the power consumed by the regulator is: $(9.5-5.0)(105+30)/2=304\,\text{mW}$.



a. Regulator Configuration



b. COP444LR Jumpers for V_{CC} = 7.0 to 9.5 V as Shipped from NSC



 c. COP444LR Jumpers for V_{CC} = 4.5 to 5.5 V as Modified by User

Figure 14. COP444LR Jumper Connections




Figure 15. Maximum Power Dissipation for the COP420R/COP444LR

For the absolute maximum power dissipation of the COPS devices, all sources of power dissipation must be taken into account. For example:

When the COP outputs are used to drive loads directly the power consumed in the outputs must be considered in the maximum power dissipation of the package. Figure 16a shows an LED segment obtaining its source current from the L0 output and D0 sinking that current. In this configuration all the power required to drive the LED, with the exception of the portion consumed by the LED itself, is consumed within the chip. Assuming that the COP444LR is the driving device, Figure 11 shows the currents available on these outputs.

If we assume the V_{SOURCE} resistor is not inserted, the device has a V_{CC} of 9.5V, and that the voltage drop across the LED is 2.0V we can calculate the power dissipation in these outputs. The minimum current that D0 can sink at 1.0V is 35 mA. L0 can source up to 35 mA at 3.0V. Therefore, the power dissipation for the L0 output could be: (9.5-3.0)0.035=227 mW. The power in the D0 output could be: 1(0.035)=35 mW.

Figure 16b depicts the D0 output driving the base of a PNP transistor with a current limiting resistor. Without the current limiting resistor the absolute maximum sink current of the D0 output would be exceeded.

Current Limiting Resistor Calculations

In order to calculate the current limiting resistor for the case shown in Figure 16a, LED Drive, we must refer to Figure 11, L0–L7 output source current. This figure shows that at $V_{\rm CC}=9.5$ V the minimum current curve peaks at I = 6.0 mA and $V_{\rm SOURCE}=4.8$ V. The current curve is actually very flat between 4.0 and 5.0 volts. For maximum current curve

DISABLE

VCC

VSDURCE

400\(\Omega\)

VCC

VSINK

a. LED Drive

mum current we need to set the voltage on the L pin = 4.8V at 6.0 mA. The D line will sink this current at 0.4V. Therefore, the resistor and LED must make up the difference.

$$V_1 = V_D + IR + V_{LED}$$

 $4.8 = 0.4 + 0.006R + 2.0$
 $2.4 = 0.006R$
 $R = 400 \Omega$

At the other end of the curve, when the L line sources the maximum current, assume the LED and the D line will have the same voltage drop.

$$V_1 = 0.4 + IR + 2.0$$

 $V_1 = 2.4 + IR$

From the curve of Figure 11 we see that at 6.4V the L line will source 10 mA. Therefore: $V_1 = 2.4 + 0.01(400) = 6.4V$.

In the case of the D line driving the base of the PNP in Figure 16b, let us assume the 420R with a V_{CC} of 4.5V, a base to emitter resistor of 5.1 kΩ, V_{BE} = 1.0V, and a worst case base drive requirement of 3.0 mA. We see that we must supply $200\,\mu\text{A}$ to the base-emitter resistor to turn the transistor on.

$$1.0 \text{ V}/5.1 \text{ k}\Omega = 200 \mu\text{A}$$

From Figure 6 we see that at 1.0V the D line can sink 3.2 mA. To calculate the value of the current limiting resistor we have:


$$R = (V_{CC} - V_{BE} - V_D)/I$$

 $R = (4.5 - 1.0 - 1.0)/0.0032 = 780 \Omega$

At 6.3V the D line can sink more than enough current at 0.3V, and if the V_{BE} is 0.7V we can calculate the maximum D line current:

$$I = (V_{CC} - V_{BE} - V_D)/R$$

 $I = (6.3 - 0.7 - 0.3)/780 = 6.3 \text{ mA}$



b. PNP Drive

Figure 16. COP Output Loading

Emulation of Other Members of the COPS™ Family

The pin configurations for members of the COPS family of microcontrollers are shown in Figure 17.

The COP420R, with an EPROM, is an exact emulator for the COP420. With appropriate pin scramblers, the COP420R will faithfully emulate the COP421 and COP422.

The COP444LR, with an EPROM, is an exact emulator for the COP444L. With a pin scrambler, the COP444LR will emulate the COP445L.

The COP444LR will emulate the COP420L if the limitations on ROM and RAM are observed. Also, with appropriate pin scramblers, the COP444LR will emulate the COP421L and COP422L.

The COP444LR can be used to emulate the COP410L and COP411L with a pin scrambler, but caution must be used. The COP410L and the COP411L not only have less ROM but the RAM registers are organized differently and the stack only has two (2) levels.

GND

D2

n3

G3

G2

sn

SI


10


20

COP422 16

15 --- SK

COP422L








Figure 17. COPS Family Pin Configurations

PRELIMINARY

COP440R/COP2440R Piggyback-EPROM Microcontroller

General Description

The COP440R/2440R Piggyback-EPROM Microcontrollers are members of the COPS™ family. The COP440R and COP2440R devices are identical to the COP440 and COP2440 respectively except that the program ROM has been removed. In place of the ROM, each device package incorporates the circuitry and socket to accommodate the Piggyback-EPROM.

The socket provided on the package accepts an MM2716 or NMC27C16. Each part is a complete microcontroller system with CPU, RAM, I/O, and EPROM socket provided in a single 40-pin package. In a system, the piggyback device will perform exactly as its mask-programmed equivalent.


The complete package allows field test of a system in its final electrical and mechanical configuration. This important benefit facilitates development and debug of a COP400 program prior to masking of a production part.

These devices are also economical in low and medium volume applications or when the program may require changing.

COPS and MICROBUS are trademarks of National Semiconductor Corp. TRI-STATE is a registered trademark of National Semiconductor Corp.

Features

- Exact equivalent of the COP440/COP2440
- Socket and interface for industry standard EPROMs
- Two independent processors (COP2440)
- Dual CPU simplified task partitioning—easy to program COP2440
- Enhanced, more powerful instruction set
- 160 × 4 RAM, addresses up to 2k × 8 ROM
- MICROBUS™ compatible
- Zero-crossing detect circuitry
- True multi-vectored interrupt from four selectable sources (plus restart)
- Four level subroutine stack for each processor (in RAM)
- 4µs execution time per processor (non-overlapping)
- Single supply operation (4.5V-6.3V)
- Programmable time-base counter for real-time processing
- Software/hardware compatible with other members of COP400 family






Figure 2. Connection Diagrams

Pin	Description	Pin	Description
L7-L0	8-bit bidirectional I/O port with	CKI	System oscillator input
	TRI-STATE®	ско	System oscillator output (or general
G_3-G_0	4-bit bidirectional I/O port		purpose input or RAM power supply)
$D_3 - D_0$	4-bit general purpose output port	RESET	System reset input
IN ₃ -IN ₀	4-bit general purpose input port	V _{CC}	Power supply
SI	Serial input	GND	Ground
CC	Social output (or general nurnose output)	H_3-H_0	4-bit bidirectional I/O port
SK	Logic-controlled clock (or general purpose output)	R ₇ -R ₀	8-bit bidirectional I/O port with Thi- STATE





Section 5
MICROWIRE™
Peripherals

5



COP431, COP432, COP434 and COP438 (ADC0831, ADC0832, ADC0834 and ADC0838) 8-Bit Serial I/O A/D Converters with Multiplexer Options

General Description

The COP431 series are 8-bit successive approximation A/D converters with a serial I/O and configurable input multiplexers with up to 8 channels. The serial I/O is configured to comply with the NSC MICROWIRETM serial data exchange standard for easy interface to the COPSIM family of processors, and can interface with standard shift registers of uPs.

The 2-, 4- or 8-channel multiplexers are software configured for single-ended or differential inputs as well as channel assignment.

The differential analog voltage input allows increasing the common-mode rejection and offsetting the analog zero input voltage value. In addition, the voltage reference input can be adjusted to allow encoding any smaller analog voltage span to the full 8 bits of resolution.

Features

- NSC MICROWIRE compatible—direct interface to COPS family processors
- Easy interface to all microprocessors, or operates "stand-alone"

- Operates ratiometrically or with 5 V_{DC} voltage reference
- No zero or full-scale adjust required
 - 2-, 4- or 8-channel multiplexer options with address logic
 - Shunt regulator allows operation with high voltage supplies
 - 0V to 5V input range with single 5V power supply
- Remote operation with serial digital data link
- T²L/MOS input/output compatible
- 0.3" standard width 8-, 14- or 20-pin DIP package

Key Specifications

Resolution

8 Bits

■ Total Unadjusted Error


± 1/2 LSB and ± 1 LSB

■ Single Supply■ Low Power

5 V_{DC}

■ Conversion Time

10 mW 32 μs



Absolute Maximum Ratings (Notes 1 and 2)

10 mA 6.5V

Current into V⁺(Note 3)
Supply Voltage, V_{CC}(Note 3)

Voltage Logic Inputs

Storage Temperature $-65^{\circ}\text{C to} + 150^{\circ}\text{C}$ Package Dissipation at $T_A = 25^{\circ}\text{C (Board Mount)}$ 0.8W

Lead Temperature (Soldering, 10 seconds)

Operating Ratings (Notes 1 and 2)

Supply Voltage, V_{CC} Temperature Range 4.5 V_{DC} to 6.3 V_{DC} 0°C to 70°C

Converter and Multiplexer Electrical Characteristics

The following specifications apply for $V_{CC} = V^+ = 5V$, $T_{MIN} \le T_A \le T_{MAX}$ and $f_{CLK} = 250$ kHz unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Total Unadjusted Error: (Note 4) ADC0831B, 32B, 34B, 38B ADC0831C, 32C, 34C, 38C	V _{REF} Forced to 5.000 V _{DC} V _{REF} Forced to 5.000 V _{DC}			± 1/2 ± 1	LSB LSB
Reference Input Resistance			2.4		kΩ
Common-Mode Input Range (Note 5)	All MUX Inputs and COM Input	GND - 0.05		V _{CC} + 0.05	V
DC Common-Mode Error	Differential Mode		± 1/16		LSB
Power Supply Sensitivity	$V_{CC} = 5V \pm 5\%$	* *	± 1/16		LSB
I _{OFF} , Off Channel Leakage Current (Note 6)	On Channel = 5V Off Channels = 0V				
	T _A = 25°C On Channel = 0V Off Channels = 5V	- 1 - 50			μA nA
	T _A = 25°C			1 50	μA nA
I _{ON} , On Channel Leakage Current (Note 6)	On Channel = 0V Off Channels = 5V				٠
	T _A = 25°C	- 1 - 200			μA nA
	On Channel = 5V Off Channels = 0V				
,	T _A = 25°C			1 200	μA nA

AC Electrical Characteristics

The following specifications apply for $V_{CC} = 5V$, $t_f = t_f = 20$ ns and $T_A = 25$ °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
f _{CLK} , Glock Frequency		10		250	kHz
Clock Duty Cycle		40		60	%
T _C , Conversion Time	Not Including MUX Addressing Time			8	1/f _{CLK}
t _{SETUP} , SE or CS Falling Edge or Data Input Valid to CLK Edge			100	250	ns

AC Electrical Characteristics (Continued)

The following specifications apply for $V_{CC} = 5V$, $t_T = t_f = 20$ ns and $T_A = 25$ °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
t _{HOLD} , Data Input Valid after CLK Rising Edge			35	90	ns
t _{CSPW} , Minimum CS High Interval			35	120	ns
t _{pd1} , t _{pd0} —CLK Falling Edge to Output Data Valid (Note 7)	C _L = 100 pF Data MSB First Data LSB First		650 250	1500 600	ns ns
t _{1H} , t _{0H} —Rising Edge of CS to Data Output and SARS Hi-Z	C _L = 10 pF, R _L = 10k (See TRI-STATE [®] Test Circuits)		125	250	ns
C _{IN} , Capacitance of Logic Inputs			5		pF
C _{OUT} , Capacitance of Logic Outputs			5		pF

DC Electrical Characteristics

The following specifications apply for $V_{CC} = 5V$ and $T_{MIN} \le T_A \le T_{MAX}$ unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
V _{IN(1)} , Logical "1" Input Voltage	V _{CC} = 5.25V	2.0		15	V
V _{IN(0)} , Logical "0" Input Voltage	V _{CC} = 4.75V			0.8	V
I _{IN(1)} , Logical "1" Input Current	$V_{IN} = V_{CC}$		0.005	1 1	μΑ
I _{IN(0)} , Logical "0" Input Current	V _{IN} = 0V	-1	- 0.005		μΑ
V _{OUT(1)} , Logical "1" Output Voltage	$I_{OUT} = -360 \mu A, V_{CC} = 4.75V$ $I_{OUT} = -10 \mu A, V_{CC} = 4.75V$	2.4 4.5			. V V
V _{OUT(0)} , Logical "0" Output Voltage	I _{OUT} = 1.6 mA, V _{CC} = 4.75V		İ	0.4	v
I _{OUT} , TRI-STATE Output Current (DO, SARS)	V _{OUT} = 0.4V, T _A = 25°C V _{OUT} = 5V, T _A = 25°C	·	- 0.1 0.1	-100 3	μΑ _{DC} μΑ _{DC}
ISOURCE	V _{OUT} Short to GND, T _A = 25°C		14		mA
Isink	V _{OUT} Short to V _{CC} , T _A = 25°C		16		mA
I _{CC} , Supply Current (Note 3)			2.8		mA
I+, Current into V+ (Note 3)				10	mA

Note 1: Absolute Maximum Ratings are those values beyond which the life of the device may be impaired.

Note 2: All voltages are measured with respect to ground.

Note 3: An internal zener diode exists from V_{CC} to GND on the V⁺ and V_{CC} inputs. The breakdown of these zeners is approximately 7V. The V⁺ zener is intended to operate as a shunt regulator and connects to the VCC via a diode. When using this regulator to power the A/D, this diode guarantees the VCC input to be operating below the zener voltage (7V - 0.6V). It is recommended that a series resistor be used to limit the maximum current into the V + input.

Note 4: Total unadjusted error includes offset, full-scale, linearity, and multiplexer errors.


Note 5: For V_{IN}(+) ≥ V_{IN}(+) the digital output code will be 0000 0000. Two on-chip diodes are tied to each analog input (see Block Diagram) which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater than the VCC supply. Be careful, during testing at low VCC levels (4.5V), as high level analog inputs (5V) can cause this input diode to conduct—especially at elevated temperatures, and cause errors for analog inputs near fullscale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog V_{IN} does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V_{DC} to 5 V_{DC} input voltage range will therefore require a minimum supply voltage of 4.950 V_{DC} over temperature variations, initial tolerance and loading.


Note 6: Leakage current is measured with the clock not switching.

Note 7: Since data, MSB first, is the output of the comparator used in the successive approximation loop, an additional delay is built in (see Block Diagram) to allow for comparator response time.


TRI-STATE® is a registered trademark of National Semiconductor Corp.


Timing Diagrams







TRI-STATE Test Circuits and Waveforms








Leakage Current Test Circuit





MUX Addressing

2-, 4- and 8-channel multiplexer options are available. These multiplexers are software configurable as single-ended or differential inputs. The configuration and channel assignment of the multiplexer is accomplished with a serial input word which must be preceded by a leading "1" or start bit (leading zeros are ignored).

Differential inputs are restricted to adjacent channel pairs. For example channel 0 and channel 1 may be selected as a differential pair. Channel 0 or 1 cannot act differentially with any other channel. In addition to select-

ing differential mode the sign may also be selected. Channel 0 may be selected as the positive input and channel 1 as the negative input or vice versa.

Data is always shifted in on the rising clock edge and shifted out on the falling clock edge. The only exception is the ADC0831 which requires no input data since it does not have a multiplexer. If \overline{CS} goes high, the conversion is stopped and all internal circuitry is reset. If another conversion is desired, \overline{CS} must make a high to low transition followed by address information.

TABLE I. MULTIPLEXER/PACKAGE OPTIONS

Part	Alternate	Number of Analog Channels		Number of
Number	Part Number	Single-Ended	Differential	Package Pins
ADC0831	COP431	0	1	8
ADC0832	COP432	2	1	8
ADC0834	COP434	4	2	14
ADC0838	COP438	8	4	20

TABLE II. MUX ADDRESSING: ADC0838

Single-Ended MUX Mode

	A XUN			Analog Single-Ended Channel #								
SGL/	ODD/	SEL	ECT									
DIF	SIGN	1	0	0	1	2	3	4	5	6	7	СОМ
_ 1	0	0	0	+								-
1	0	0	1			+						_
1	0	1	0					+				-
1	0	1	1							+		-
1	1	0	0		+							_
1	1	0	1				+					-
1.	1	1	0						+			_
1	1	1	1								+	T -

Differential MUX Mode

	MUX A	ddres	s	Analog Differential Channel-Pair				air#			
SGL	ODD/	SEL	ECT		0	1			2	3	3
DIF	SIGN	1	0	0	1	2	3	4	5	6	7
0	0	0	0	+	-			f			
0	0	0	1			+	_				
0	0	1	0					+	_		
0	0	1	1			,				+	_
0	1	0	0	-	+						
0	. 1	0	1			-	+				
0	1	1	0					-	+		
0	1	1	1							-	+

COP431, COP432, COP434 and COP438 (ADC0831, ADC0832, ADC0834 and ADC0838)

MUX Addressing (Continued)

TABLE III. MUX ADDRESSING: ADC0834

Single-Ended MUX Mode

	MUX Address			Channel #				
SGL/ DIF	ODD/ SIGN	SELECT 1	0	1	2	3		
1	0	0	+					
1	0	1			+			
1	1	0		+				
1	1	1				+		

COM is internally tied to A GND

Differential MUX Mode

MUX Address		Channei #				
SGL/ DIF	ODD/ SIGN	SELECT 1	0	1	2	3
0	0	0	+	_		
0	0	1			+	_
0	1	0	-	+		
0	1	1			_	+

TABLE IV. MUX ADDRESSING: ADC0832

Single-Ended MUX Mode

MUX A	ddress	Chan	nel #
DIF	SIGN	0	1
1	0	+	
1	1		+

COM is internally tied to GND


Differential MUX Mode

MUX A	ddress	Chan	nel #
SGL/ DIF	ODD/ SIGN	0	1
0	0	+	_
0	1	_	+

5

5-9

Typical Applications (Continued)



A "Stand-Alone" Hook-Up for COP438 Evaluation


*Some of these functions/pins are not available with other options.

Note 1: For the COP434, DI is input directly to the D input of SELECT 1. S :LECT 0 is forced to a "1".

Connection Diagrams

COP438 8-Channel MUX

Dual-In-Line Package




TOP VIEW

Order Number COP438BN, COP438CN NS Package N20A


COP432 2-Channel MUX

Dual-In-Line Package




Order Number COP432BN, COP432CN NS Package N08A

COP434 4-Channel MUX Dual-In-Line Package



Order Number COP434BN, COP434CN NS Package N14A

COP431 Single Differential Input Dual-In-Line Package



Order Number COP431BN, COP431CN NS Package N08A

Ordering Information

# of Maximum Analog Input Channels	Linearity LSBs	Part Number			
8	± 1/2	ADC0838BCN	COP438BN		
8	±1	ADC0838CCN	COP438CN		
4	± 1/2	ADC0834BCN	COP434BN		
4	±1	ADC0834CCN	COP434CN		
2	± 1/2	ADC0832BCN	COP432BN		
2	±1	ADC0832CCN	COP432CN		
1	± 1/2	ADC0831BCN	COP431BN		
1	±1	ADC0831CCN	COP431CN		

COP452/COP453 and COP352/COP353 Frequency Generator and Counter

General Description

The COP452/COP453 and COP352/COP353 are peripheral members of the COPSTM family fabricated using Nchannel silicon gate MOS technology. Containing two independent 16-bit counter/register pairs, they are well suited to a wide variety of tasks involving the measurement and/or generation of times and/or frequencies. Included in the features are multiple tone generation, precise duty cycle generation, event counting, waveform measurement, frequency bursts, delays, and "white noise" generation. An on-chip zero crossing detector can trigger a pulse with a programmed delay and duration. The COP453 is identical to the COP452, but operates with supply voltages up to 9.5 volts. The COP352/COP353 are extended temperature versions of the COP452/COP453. respectively. The COP352/COP353 are functional equivalents of the COP452/COP453.

The COP452 series peripheral devices can perform numerous functions that a microcontroller alone cannot perform. They can execute one or more complex tasks, attaining higher accuracies over a broader frequency range than a microcontroller alone. These devices remove repetitive yet demanding counting, timing, and frequency related functions from the microcontroller, thereby freeing it to perform other tasks or allowing the use of a simpler microcontroller in the system.

MICROWIRE and COPS are trademarks of National Semiconductor Corp. TRI-STATE is a registered trademark of National Semiconductor Corp.

Features

- Unburdens microcontroller by performing "mundane" tasks
- Wider range and greater accuracy than microcontroller alone
- Generates frequencies, frequency bursts, and complex waveforms
- Measures waveform duty cycle
- Two independent pulse/event counters
- True zero crossing detector triggers output pulse
- White noise generator
- Compatible with all COP400 microcontrollers
- MICROWIRE™ compatible serial I/O
- 14-pin package
- Single supply operation (4.5-6.3V, COP452; 4.5-5.5V, COP352) (4.5-9.5V, COP453; 4.5-7.5V, COP353)
- Low cost
- Crystal or external clock (25 kHz to 4.44 MHz, COP452/COP453) (64 kHz to 4.0 MHz, COP352/COP353)
- TTL compatible




Figure 1. COP452/COP453, COP352/COP353 Block Diagram

Absolute Maximum Ratings

Voltage at any pin (except ZI) relative COP452 COP453 Voltage at pin ZI relative to GND Sink current, output OA Sink current, all other outputs Total sink current	e to GND -0.5V to +7.0V -0.5V to +10V -0.8V to +10V 15 mA 5 mA 35 mA	Source current, outputs OA,OB Source current, all other outputs Total source current Ambient operating temperature Ambient storage temperature Lead temperature (soldering, 10 sec.) Power dissipation	5 mA 1 mA 10 mA 0°C to +70°C -65°C to +150°C 300°C 0.5 Watt at 25°C 0.2 Watt at 70°C
---	--	--	---

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0^{\circ}\text{C} \leqslant T_{A} \leqslant 70^{\circ}\text{C}, 4.5 \, \text{V} \leqslant V_{\text{CC}} \leqslant 6.3 \, \text{V} \text{ (COP452)}, 4.5 \, \text{V} \leqslant V_{\text{CC}} \leqslant 9.5 \, \text{V} \text{ (COP453)}$ unless otherwise specified

Parameter	Conditions	Min.	Max.	Units
Operating Voltage (V _{CC}) COP452 COP453		4.5 4.5	6.3 9.5	V V
Operating Supply Current	All outputs open $T_A = 0$ °C, $V_{CC} = Max$. $T_A = 25$ °C, $V_{CC} = Max$.	·	14 12	mA mA
Input Voltage Levels CKI Input Levels Logic High (V _{IH}) Logic Low (V _{IL}) DI,INB,ENB,SK, CS	$V_{CC} = Max.$ $V_{CC} = 5.0V \pm 5\%$	3.0 2.0	0.4	V V V
Logic High Logic High (V _{IH}) Logic Low (V _{IL}) ZI Input Voltage	$V_{CC} = Max.$ $V_{CC} = 5.0 V \pm 5\%$	3.0 2.0 -0.8	0.8 +10	V V V
Impedance to GND at ZI		2.6	7.8	kΩ
ZI Offset Voltage	(Note 1)		150	mV
Output Voltage Levels TTL Operation Logic High (V _{OH}) Logic Low (V _{OL})	$V_{CC} = 5.0 \text{ V} \pm 5\%$ $I_{OH} = 100 \mu\text{A}$ $I_{OL} = -1.6 \text{mA}$	2.4	0.4	V V
Maximum Allowable Output Current Levels Sink Current				
OA All Other Outputs	(Note 2) (Note 2)		15 5.0	mA mA
Total Sink Current	(Note 3)		35	mA.
Source Current OA,OB All Other Outputs Total Source Current	(Note 2) (Note 2) (Note 3)		-5.0 -1.0 -10	mA mA mA

Note 1: ZI offset voltage is the absolute value of the difference between the voltage at ZI and ground (pin 9) that will cause the zero detect circuit output to change state. This is the maximum value which takes into account the worst case effects of process, temperature, voltage, and gain variation.

Note 2: The maximum current for the specified pin must be limited to this value or less.

Note 3: The total current in the device must be limited to this value or less.

COP452/COP453

AC Electrical Characteristics $0^{\circ}\text{C} \leqslant T_{A} \leqslant 70^{\circ}\text{C}$, $4.5\,\text{V} \leqslant V_{CC} \leqslant 6.3\,\text{V}$ (COP452), $4.5\,\text{V} \leqslant V_{CC} \leqslant 9.5\,\text{V}$ (COP453) unless otherwise specified

Parameter		Conditions	Min.	Max.	Units	
CKI Input Frequency (f _{IN})		÷4 mode ÷1 mode	100 25	4440 1110	kHz kHz	
Duty Cycle		÷4 ÷1	30 45	55 55	% %	
Rise Time (t _r) Fall Time (t _f)		f _{IN} = 4.44 MHz f _{IN} = 4.44 MHz		50 40	ns ns	
SK Input Frequency SK Duty Cycle			25 30	250 70	kHz %	
Internal Clo	ck Frequency (f _I)		25	1110	kHz	
Internal Count Rate			0	f _I /2	Hz	
Output Freq	uency		f ₁ /131072	f _I /2	Hz	ŀ
Inputs						. }
DI	t _{SETUP} t _{HOLD}		800 1.0		ne μs	
Outputs		·				
ско	t _{pd1} t _{pd0}	C _L = 50 pF		0.2 0.2	μS μS	Ì
OA,OB	t _{pd1} t _{pd0}	C _L = 50 pF		0.4 0.3	μs μs	
ZO	t _{pd1} t _{pd0}	ZI = sine wave (Figure 4)		0.7 0.6	μs μs	
DO	t _{pd1} t _{pd0}	C _L = 50 pF		1.0 0.6	μs μs	

Absolute Maximum Ratings

	_		
Voltage at any pin (except ZI) relativ	e to GND	Source current, outputs OA,OB	5 mA
COP352	$-0.5 \mathrm{V}$ to $+7.0 \mathrm{V}$	Source current, all other outputs	1 mA
COP353	-0.5 V to +10 V	Total source current	10 mA
Voltage at pin ZI relative to GND	$-0.8\mathrm{V}$ to $+10\mathrm{V}$	Ambient operating temperature	-40°C to +85°C
Sink current, output OA	15 mA	Ambient storage temperature	-65°C to +150°C
Sink current, all other outputs	5 mA	Lead temperature (soldering, 10 sec.)	300°C
Total sink current	35 mA	Power dissipation	0.5 Watt at 25°C
		×	0.125 Watt at 85°C

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$, $4.5\,\text{V} \le \text{V}_{CC} \le 5.5\,\text{V}$ (COP352), $4.5\,\text{V} \le \text{V}_{CC} \le 7.5\,\text{V}$ (COP353) unless otherwise specified

Parameter	Conditions	Min.	Max.	Units
Operating Voltage (V _{CC}) COP352 COP353		4.5 4.5	5.5 7.5	V V
Operating Supply Current	All outputs open $T_A = -40^{\circ}\text{C}, V_{CC} = \text{Max}.$ $T_A = 25^{\circ}\text{C}, V_{CC} = \text{Max}.$		15 12	mA mA
Input Voltage Levels CKI Input Levels Logic High (V _{IH}) Logic Low (V _{IL}) DI,INB,ENB,SK, CS	V _{CC} = Max. V _{CC} = 5.0V ± 5%	3.0 2.2	0.3	V V V
Logic High Logic Low (V _{IL}) ZI Input Voltage	$V_{CC} = Max.$ $V_{CC} = 5.0 \text{ V} \pm 5\%$	3.0 2.2 -0.8	0.6 +10	V V V
Impedance to GND at ZI		2.6	7.8	kΩ
ZI Offset Voltage	(Note 1)		150	mV
Output Voltage Levels TTL Operation Logic High (V _{OH}) Logic Low (V _{OL})	$V_{CC} = 5.0 \text{ V} \pm 5\%$ $I_{OH} = 100 \mu\text{A}$ $I_{OL} = -1.6 \text{mA}$	2.4	0.4	V V
Maximum Allowable Output Current Levels				
Sink Current OA All Other Outputs	(Note 2) (Note 2)		15 5.0	mA mA
Total Sink Current Source Current OA,OB All Other Outputs	(Note 3) (Note 2) (Note 2)		-5.0 -1.0	mA mA mA
Total Source Current	(Note 3)		_10	· mA

Note 1: ZI offset voltage is the absolute value of the difference between the voltage at ZI and ground (pin 9) that will cause the zero detect circuit output to change state. This is the maximum value which takes into account the worst case effects of process, temperature, voltage, and gain variation.

Note 2: The maximum current for the specified pin must be limited to this value or less.

Note 3: The total current in the device must be limited to this value or less.

COP352/COP353 AC Electrical Characteristics $-40^{\circ}\text{C} \leqslant T_{A} \leqslant +85^{\circ}\text{C}, 4.5 \text{ V} \leqslant V_{CC} \leqslant 5.5 \text{ V} \text{ (COP352)}, 4.5 \text{ V} \leqslant V_{CC} \leqslant 7.5 \text{ V} \text{ (COP353)}$ unless otherwise specified

Parameter		Conditions	Min.	Max.	Units
CKI Input Frequency (f _{IN})		÷4 mode ÷1 mode	256 64	4000 1000	kHz kHz
Duty Cycle		÷ 4 ÷ 1	35 50	55 55	% %
Rise Time (t _r) Fall Time (t _f)		$f_{IN} = 4.0 \text{MHz}$ $f_{IN} = 4.0 \text{MHz}$		50 40	ns ns
SK Input Frequency SK Duty Cycle			25 30	250 70	kHz %
Internal Clock Frequency (f _I)			25	1000	kHz
Internal Count Rate			0	f _I /2	Hz
Output Fre	quency		f _I /131072	f ₁ /2	Hz
DI	t _{SETUP}		800 1.0		ns μs
Outputs					
СКО	t _{pd1} t _{pd0}	$C_L = 50 pF$		0.25 0.25	μs μs
OA,OB	t _{pd1} t _{pd0}	$C_L = 50 pF$		0.45 0.35	μs · μs
ZO	t _{pd1} t _{pd0}	ZI = sine wave (Figure 4)		0.8 0.7	μs μs
DO	t _{pd1} t _{pd0}	$C_L = 50 pF$		1.1 0.7	μs μs






Figure 2a. CKO Output Timing

Figure 2b. OA and OB Output Timing




Figure 3a. Synchronous Data Timing




Figure 3b. Instruction Timing (Except Read/Write)




Figure 3c. Write Instruction Timing




Figure 3d. Read Instruction Timing




Figure 4a. ZO Timing, $V_{OFFSET} > 0 V$





Figure 4b. ZO Timing, $V_{OFFSET} < 0 \, V$

Pin	Description	Pin	Description
ZO	Zero Cross Output Signal	СКІ	Crystal Oscillator Input
OA	Counter A, Logic Controlled Output	GND	Ground
:::5	Counter B, External input	US	Cnip Select
ENB	Enable for INB	SK	Serial Data I/O Clock Input
ОВ	Counter B Output	DI	Serial Data Input
V_{CC}	Power Supply	DO	Serial Data Output
ско	Crystal Oscillator Output	ZI	AC Wavefolm Input, Counter A External Input




Order Number COP452N, COP352N NS Package N14A

Order Number COP452D, COP352D NS Package D14A


Figure 5. Pin Connection Diagram

Output Characteristics


DO Source Current



OA.OB Source Current




ZO Source Current




a.

DO.ZO.OB Sink Current



OA Sink Current



d.

DO Source Current






Figure 6. COP452/COP453



ZO Source Current



DO,ZO,OB Sink Current





Figure 7. COP352/COP353

OA Sink Current



e.

5-20

The COP452, COP453, COP352, and COP353 are functionally identical devices. They differ only in V_{CC} range and/or operating temperature range, and certain electrical parameters associated with those temperature and voltage ranges. The following information will refer only to the COP452. All the information, however, applies equally to the COP452, COP453, COP352, and COP353.

Instruction Set and Operating Modes

The COP452 has ten instructions and eleven operating modes as indicated in Figure 8. The information for the instruction or mode is sent to the COP452 via the serial interface. The MSB is always a "1" and is properly viewed as a start bit. The second MSB identifies the communication as an instruction or a mode. The lower four bits contain the command for the device.

Instruc- tion	Opcode MSB LSB	Comments
LDRB	100000	Load register B from DI
LDRA	100001	Load register A from DI
RDRB	100010	Read register B to DO
RDRA	100011	Read register A to DO
TRCB	100100	Transfer register B to counter B
TRCA	100101	Transfer register A to counter A
TCRB	100110	Transfer counter B to register B
TCRA	100111	Transfer counter A to register A
CK1	101000	CKI divide by one
CK4	101001	CKI divide by four
LDM	11xxxx	Load mode latches

Figure 8a. COP452 Instruction Set

Operating Mode	Opcode MSB LSB
Reset	111111
Dual Frequency	110000
Frequency and Count	110100
Dual Count	110101
Number of Pulses	110010
Duty Cycle	110011
Waveform Measurement	110110
Triggered Pulse	110001
Triggered Pulse and Count	110111
White Noise and Frequency	111000
Gated White Noise	111001

Figure 8b. COP452 Operating Modes

Functional Description

A block diagram of the COP452 is given in Figure 1. Positive logic is used. The COP452 can execute ten instructions as indicated in Figure 8a. and has eleven operating modes. The operating mode is under user software control.

The device basically consists of two sixteen bit shift registers and two sixteen bit binary down counters organized as two register-counter pairs. In most operating modes, the two register-counter pairs are completely independent of one another. For frequency generation, both the register and counter of a given pair are utilized. The counter counts down to zero where a toggle flip flop is toggled. Then the data in the register is loaded, automatically, to the counter and the process continues. A similar procedure is used in the duty cycle mode and number of pulses modes. For counting, the counters count the pulses at their respective inputs. There is no automatic counter-register transfer in the count modes. The counters wraparound from 0 to FFFF in the count modes. Data I/O is via the serial port and the registers. The counters are not involved in the input/output process at all.

The device requires a low chip select signal. When the device is selected $\overline{(CS)}$ low) the driver on the DO pin is enabled and the device will accept data at DI on each SK pulse. When the device is deselected $\overline{(CS)}$ high) the DO driver is TRI-STATE. and the I register is reset to 0. Note that chip select does not affect any other portion of the device. The mode latches are not affected. The COP452 will continue to operate in the mode specified by the user until the mode is changed by the user.

The COP452 contains a clock generator. The user may connect a crystal network to CKI and CKO or he may drive CKI from an external oscillator. Certain RC and LC networks may also be used. See the applications section for further information.

The user also has control over whether the clock generator divides the CKI signal by 4 or 1. This allows the user to quickly get a 4 to 1 change in frequency output or input count rates. Alternatively, it allows the user to use a higher speed crystal or clock generator. The internal clock frequency (the frequency after the divider) must remain between the specified limits to guarantee proper operation. The state of the divider is not affected by $\overline{\text{CS}}$.


There is an internal power-on reset circuit which places the device in the Reset mode (mode latches all set to 1) and sets the clock divider to divide by four. If the CKI frequency is less than four times the minimum internal frequency the first access of the COP452 *must* be the command to set the divider to divide by 1. This command will be accepted and will be processed. Proper operation of the COP452 is not guaranteed if the internal frequency is less than the specified minimum. The power-on reset circuit does not affect the counter and registers of the COP452.

Instruction Description

- Load Register (LDRA/LDRB) The selected register (A/B) is loaded with 16 bits of data shifted in on DI and clocked in by SK.
- Read Register (RDRA/RDRB) The data in the selected register (A/B) is shifted out serially onto DO.
 At the same time the data is recirculated back to the register.
- Load Counter (TRCA/TRCB) The contents of the selected register are transferred to its associated counter. (Counter A is loaded from register A; counter B is loaded from register B). The contents of the register are unaffected.
- Copy Counter (TCRA/TCRB) The contents of the selected counter are transferred to its associated register. (Counter A loads register A; counter B loads register B). The contents of the counter are unaffected.
- 5. CKI Divide by One The oscillator divider at the CKI input is set to divide by one. The internal frequency is therefore equal to the CKI frequency. This instruction should not be used if the CKI frequency is greater than the maximum internal frequency.
- 6. CKI Divide by Four The oscillator divider at the CKI input is set to divide by four. The internal frequency is therefore equal to one-fourth of the CKI frequency. This instruction should not be used if the CKI frequency is less than four times the minimum internal frequency.
- Load Mode Latches The four mode latches are loaded with the lower four bits of the instruction.

Mode Description

- Reset Mode This mode sets OA and OB to "0". The mode latches are all set to "1". No counting occurs; the COP452 is in an idle condition. The registers and counters are not altered in any way.
- 2. Dual Frequency Two frequencies are generated one at output OA and one at output OB. The period of the square wave at OA is determined by the contents of register A. The period of the square wave at OB is determined by the contents of register B. In frequency generation modes, the counters count down until they reach zero. At that point the output toggles and the counters are automatically loaded from the respective registers. The counters are only loaded when they count down to zero. Therefore it may be necessary to initially load the counters. The frequency outputs at OA and OB are completely independent of one another. The respective counter inputs (INB, ZI) have no effect on the counters in this mode.



Where: A = Contents of register A
B = Contents of register B

t = Period of internal clock


= Period of CKI oscillator (+1 mode) = 4 × period of CKI oscillator (+4 mode)

Period of output square wave = 2(N + 1)t

Where t is defined above N = Contents of register

 $0 \le N \le 65535 \ (0 \le N \le FFFF_{16})$

3. Frequency and Count — A single frequency is output at OA. Counter B counts external pulses on INB (when ENB = 1). There is no automatic clear of the counter. Since counter B counts down from whatever state it is in it is usually desirable to preload the counter. Preloading the counter with all zeroes will give the two's complement of the count. Preloading the counter with all ones will give the one's complement of the count.



Where: A = Contents of register A

t = Period of internal clock (as previously defined) $0 \le A \le 65535 (0 \le A \le FFFF_{16})$

OB toggles each time counter B counts through zero.

Maximum count rate at INB = f₁/2

Where: f₁ = Internal clock frequency

= CKI input frequency (+1 mode)

= CKI input frequency ÷ 4 (÷4 mode)

Minimum pulse width required for reliable counting = t where t = period of internal clock.

4. Dual Count — In this mode counter A and counter B are enabled as external event or pulse counters. Counter A counts pulses at ZI and counter B counts pulses at INB (when ENB = 1). There is no automatic clear of either counter. Each counter counts down from whatever state it starts in. Thus, to ease reading the information, the counters should be preloaded. Preloading the counters with all zeroes will give the two's complement of the count. Preloading the counters with all ones will give the one's complement of the count. The circuitry which decrements the counters is enabled by the high to low transition at the count input. There is no interaction between the two register counter pairs.

OA toggles every time counter A counts through "0".


OB toggles every time counter B counts through "0".

The counters, when counting, count down and wraparound from 0 to FFFF and continue counting down.

Maximum count rate $= f_1/2$ where: $f_1 = internal$ clock frequency Minimum pulse width = t where t = period of internal clock (as previously defined).

There is no requirement that the count signal be symmetrical. The pulse width low must be at least equal to t. The pulse width high must also be at least equal to t.

 Number of Pulses Mode — This mode outputs at OA a specified number of pulses of a specified width. The number of pulses is specified by the contents of register B. The pulse width is specified by the contents of register A.



Where: A = Contents of register A


B = Contents of register B t = period of internal clock

(as previously defined) $1 \le A \le 65535$, $A \ne 0$ $(1 \le A \le FFFF_{16})$

 $0 \le B \le 65535$ $(0 \le B \le FFFF_{16})$

OB toggles each time a pulse train is generated at OA. The pulse train is generated each time the COP452 is selected and an instruction is sent to the device. Counter B is automatically loaded from register B after the N pulses are generated. Counter A is automatically loaded from register A at each transition of OA. Therefore simply reloading the number of pulses mode will repeat the previous sequence.

6. Duty Cycle Mode — This mode generates a rectangular waveform at OA. The pulse width high is specified by the contents of register A. The pulse width low is specified by the contents of register B. A combination square wave signal is generated at OB.



Where: A = Contents of register A
B = Contents of register B

B = Contents of register B t = period of internal clock (as previously defined)


 $1 \le A \le 65535$, $A \ne 0$ $(1 \le A \le FFFF_{16})$ $1 \le B \le 65535$, $B \ne 0$ $(1 \le B \le FFFF_{16})$

7. Waveform Measurement Mode — This mode measures the high and low times of an external waveform at INB (with ENB=1). Counter A counts the pulse width high and counter B counts the pulse width low. On the high to low transition counter A is transferred

to register A and then cleared. On the low to high transition counter B is transferred to register B and then cleared. The counters, therefore, count down from zero. Therefore the value read from the registers is a two's complement value. The transfer from the counter to register is inhibited during a read instruction.


The outputs OA and OB toggle each time the respective counter counts through zero.

The minimum pulse width, either high or low, that can be measured, is the period of the internal frequency. The maximum pulse width that can be measured is the maximum count (65535) multiplied by the period of the internal frequency.



Where: t = period of internal clock

8. Triggered Pulse Mode — This mode outputs a pulse triggered by the zero crossing of a signal at ZI. The delay from the zero crossing is specified by the contents of register A. The pulse width is specified by the contents of register B. Input INB is ignored. See applications section for further information.



 $t_B = Bt$ $t_{A+B} = (A+B+1.5)t$


Where: A = Contents of register A
B = Contents of register B
t = period of internal clock
(as previously defined)

(as previously defined) $0 \le A \le 65535$ $(0 \le A \le FFFF_{16})$ $1 \le B \le 65535$, $B \ne 0$ $(1 \le B \le FFFF_{16})$

5-23

9. Triggered Pulse and Count Mode — This mode outputs a pulse at OA triggered by the zero crossing of a signal at ZI. The contents of register A specify the delay from the zero crossing. The pulse remains high until the next zero crossing of the signal at ZI.

Independently of the zero detection, counter B counts external events at INB (when ENB = 1). The conditions on the counter as described previously apply here.



 $t_{\Delta} = (A + 1.5)t$

Where:

A = Contents of register A


t = period of internal clock (as previously defined)

0 ≤ A ≤ 65535

(0 ≤ A ≤ FFFF₁₆)

OB toggles each time counter B counts through 0

10. White Noise and Frequency Mode — Register A is converted to a 17-stage shift register generator for the generation of pseudo-random noise at output OA. OB outputs a square wave whose period is specified by the contents of register B. The shift register generator is shifted at the internal frequency (= CKI frequency or ¼CKI frequency depending on the oscillator divider). See the applications section for more information on the white noise generator.



Where:


B = Contents of register B

t = period of internal clock (as previously defined)

0 ≤ B ≤ 65535

(0 ≤ B ≤ FFFF₁₆)

11. Gated White Noise Mode — This mode generates pseudo-random noise ANDed with a square wave. OA outputs this combined signal. OB outputs a square wave frequency. Register A is converted into a 17-stage shift register generator which is shifted at the internal frequency rate. Counter A is not used. Counter B and register B are used in the frequency generation. See the applications section for further information on the white noise generation.



Where:

B = Contents of register B

t = period of internal clock (as previously defined)

0 ≤ B ≤ 65535

(0 ≤ B ≤ FFFF₁₆)

General Notes

The master timing reference in the COP452 is the internal frequency. This is the CKI frequency after it has passed through the divider. This frequency must remain within its specified limits. The maximum count rate at either input is this frequency divided by 2. The minimum pulse width that can be measured is the period of this frequency.

CS, other than removing DO from the TRI-STATE[™] condition and allowing data to come into the I register via DI, does not affect the operation of the device. CS must go high between accesses in order to clear the I register. Since the I register is cleared when CS goes high, the user must insure that CS does not go high before the COP452 has accepted the information in the I register. See the software interface section for further explanation on this point. CS does not affect the mode latches.

In those modes where there is an automatic transfer from the register to the counter (frequency generation, duty cycle, number of pulses, triggered pulse), care must be exercised when reading or writing the register. To insure proper, "glitch-free" operation, one of the two procedures below must be followed:

- 1. Place the COP452 in the RESET mode.
- 2. Read or write the appropriate register.
- 3. Place the COP452 back in the original mode.

Alternatively:

- 1. Read or write the appropriate register.
- Send the instruction to copy the appropriate register to its counter.

WARNING: Failure to observe one or the other of these procedures can cause some faulty output conditions.

The COP452 powers up in the RESET mode and with oscillator divide by 4. If the CKI input frequency is less than 4 times the minimum internal clock frequency the user must set the oscillator divider to divide by 1 before attempting any operation with the COP452. The instruction setting the oscillator divider will be accepted regardless of the value of the internal clock frequency. Caution: Failure to observe this requirement will result in the improper operation of the COP452.

Applications Information

Zero Cross

The ZI input normally requires a resistor and diode external to the device as indicated in Figure 9a. The resistor is part of a voltage divider used to ensure that the voltage at pin ZI does not exceed 10 volts peak and to protect the diode which is required to clamp the negative voltage swing at the input to less than -0.8 volts. Figure 9b. is the recommended input circuit if logic level pulses are input to ZI for counting.

As indicated above, the input voltage at ZI must not exceed 10 volts peak. For inputs less than 10 volts peak, the resistor in Figure 9a. is required only to protect the diode. Otherwise, the resistor should be selected to guarantee that the voltage at pin ZI does not exceed 10 volts peak. Figure 10 shows this resistor (Rg) and the impedance (RIN) which forms the first part of the input circuit at ZI. The absolute value of RIN can vary widely with process variation. The user should compute the divider with Rs and the worst case maximum of RIN so that the voltage at pin ZI is 10 volts or less. The following relationship should be used when the input voltage is greater than 10 volts peak:

$$\frac{R_{IN(MAX.)}}{R_S + R_{IN(MAX.)}} \times V_{IN} \le 10 \text{ volts peak}$$

Substituting the maximum value for \mathbf{R}_{IN} and solving for \mathbf{R}_{S} gives:

$$R_S \le \frac{V_{IN}}{10} \times 7.8 \, k - 7.8 \, k$$

where: V_{IN} = peak input voltage.

Note that this equation is not valid for $V_{\rm IN}$ less than 10 volts. In this case, the value of $R_{\rm S}$ is chosen primarily for protection of the diode and not to divide the voltage down to acceptable values.

Zero Cross Offset

As the electrical characteristics indicates, the ZI input has a worst case offset of $150\,\mathrm{mV}$ in the zero crossing detection. Therefore, the output of the zero cross detection circuit will change state within $\pm 150\,\mathrm{mV}$ of zero volts. There are no directional characteristics to this, i.e., approaching zero from the positive or negative direction has no effect on where the output of the zero cross detection circuit will change state (see Figure 4). The offset further indicates that the voltage at pin ZI must exceed 150 mV peak in order to guarantee that the zero crossings will be detected and the appropriate signals generated.

Triggered Pulse Modes

The delays from the zero crossing in the triggered pulse modes are measured from the point where the output of the zero crossing detection circuit changes state — the trip point of this circuit. As stated before, the delay time from this trip point is:

$$T = (A + 1.5)t$$

where: T = delay time from trip point

A = contents of register A

t = period of internal clock

The delay from the true zero crossing of the input waveform has other parameters that must be considered. The equation is of the form:

$$T = (A + 1.5)t \pm |X_1| + X_2 + X_3$$

where: T, A, t are as defined previously

X₁ = time for input waveform to reach the trip point of the zero cross detection circuit

X₂ = propagation delay through the zero cross detection circuit

X₃ = input synchronization delay

Parameter X_1 is dependent on the peak voltage at pin ZI and on the frequency of the input signal. The peak voltage at ZI is in turn dependent on the R_S-R_{IN} voltage divider and the input voltage. The X_1 time is added or subtracted because the trip point of the zero cross detection circuit may be either above or below zero. In the worst case, the trip point is the maximum offset of 150 mV. For a sine wave signal, X_1 is determined as follows:

$$V_{OFESET} = V_P \sin[2\pi f(X_1)]$$

$$X_1 = \frac{1}{2\pi f} \arcsin \frac{V_{OFFSET}}{V_P}$$

and

$$V_P = V_{IN} \frac{R_{IN}}{R_S + R_{IN}}$$

substituting we have

$$X_1 = \frac{1}{2\pi f} \arcsin \left(V_{OFFSET} \frac{R_S + R_{IN}}{V_{IN} R_{IN}} \right)$$

where: V_{OFFSET} = zero crossing offset or trip point

V- - neak innut voltage at nin 71

f = frequency of input signal

R_{IN} = internal impedance to ground at pin ZI

R_S = external series resistance at ZI

Both V_{OFFSET} and R_{IN} vary from device to device. It is clear from the equation above that the maximum value of $|X_1|$ is obtained when V_{OFFSET} is at its maximum of 150 mV and R_{IN} is at its minimum of $2.6 \, \mathrm{k} \, \Omega$. The minimum value of $|X_1|$ is obtained if V_{OFFSET} is 0. Using this information, the following range of $|X_1|$ is obtained:

$$0 \le |X_1| \le \frac{1}{2\pi f} \arcsin 0.15 \frac{R_S + 2.6 k}{V_{IN} \times 2.6 k}$$

Parameter X_2 is the propagation delay through the zero crossing detection circuit and its range is given by:

$$0.3 \mu s \le X_2 \le 0.6 \mu s$$

Parameter X_3 is the internal synchronization delay and is dependent upon when the zero crossing occurs relative to the internal timing which reads the output of the zero crossing detection circuit. The range for X_3 is:

$$0 \leqslant X_3 \leqslant \frac{t}{2}$$

where: t = period of internal clock

With the preceding information, minimum and maximum values of the delay from true zero can be derived by simply substituting into the original equation.

$$\begin{split} T_{MIN} = & (A+1.5)t - \frac{1}{2\pi f} \ \text{arcsin} \bigg(0.15 \ \frac{R_S + 2.6 \, \text{k}}{V_{IN} \times 2.6 \, \text{k}} \bigg) + 0.3 \, \mu \text{s} \\ T_{MAX} = & (A+1.5)t + \frac{1}{2\pi f} \ \text{arcsin} \bigg(0.15 \ \frac{R_S + 2.6 \, \text{k}}{V_{IN} \times 2.6 \, \text{k}} \bigg) + 0.6 \, \mu \text{s} + \frac{t}{2} \end{split}$$

The preceeding information should enable the user to determine more closely the actual delay from zero of output OA of the COP452. This analysis applies to both of the triggered pulse modes. The three parameters, X_1 , X_2 , X_3 , also apply in the same way in the triggered pulse and count mode when OA returns to 0 since it is the zero cross detection circuit that causes the output to return to zero in that mode.




Figure 9a.




Figure 9b.




Figure 10.

Triggered Pulse Modes: Intervening Zero Crossings

In the triggered pulse modes, it is possible to specify a delay from the zero crossing which will extend beyond the next zero crossing. In the triggered pulse and count mode, the intervening zero crossing is ignored and therefore lost. The device will still continue to operate properly. The situation is somewhat different in the "pure" triggered pulse mode where both a delay and a pulse width are specified. Any zero crossing which occurs

during the programmed delay time is ignored and therefore lost. However, if the delay time is counted out and the zero crossing occurs during the pulse width high time, the zero crossing will be recognized and the delay time will start counting again while the pulse width high time is being counted. This can result in a variety of possible conditions at the output - ranging from the apparent loss of that zero crossing to an effective very short delay from the zero crossing. What will occur depends on the values of the two counters and on their relationship to the times between zero crossings. Some interesting output waveforms can be produced, but their utility is questionable. Therefore, the user should exercise extreme caution in this mode and make sure that the times are such that all zero crossings occur at the "right" times. Otherwise, the user must be prepared to accept the bizarre effects that this situation can produce.

Count Modes

As stated before, the counters are 16-bit down counters. Preloading them when they are enabled as external event counters with one's or zeroes will give the one's or two's complement of the count. To read the counters it is necessary to first copy the counter to its respective register and then read the register.

The user can utilize the fact that the outputs toggle when the counter counts through zero. The counter can be preloaded with a value that represents the number of events the user wishes to count. When the output corresponding to that counter toggles, the specified number of events have occurred. Thus, the user can know that the required number of events have occurred without having to actually read the counter.

The counters require a pulse width greater than or equal to the period of the internal frequency in order to be reliably decremented. It is possible for a narrower pulse to decrement the counter, but it is not guaranteed. A narrower pulse will decrement the counter if it appears at the count input at the right time relative to the internal timing of the device. Since the user does not have access to this internal timing, it is impossible for him to synchronize the count input to this timing and effectively reduce the required width of the count pulse. Therefore, applying pulses at the count input of less than one period of the internal frequency in width may cause erratic counting in the sense that some of the pulses may be recognized and some may not be recognized. Reliable counting is assured only if the width of the count pulse is greater than or equal to one period of the internal frequency.

The counters decrement on a low-going pulse at the input. As stated above, the pulse must remain low at least one internal frequency period to give reliable counting. Similarly, the count signal must go high and remain high at least one internal frequency period before it goes low again. However, the count signal does *not* have to be symmetrical.

COP452 Oscillator

The COP452 will operate over a wide range of oscillator input frequencies. The input frequency may be supplied from an external source or CKI and CKO can be used

with a crystal or resonator to generate the oscillator frequency. Figure 11 indicates some crystal networks for some typical crystal values.

RC and LC networks can also be connected between CKI and CKO to produce the oscillation frequency. Figure 12 indicates some examples of such networks. Figure 12a. is the recommended RC network for use in this manner. With $C_1 = 0.005\,\mu\text{F}$, $R = 1.5\,k\Omega$, and C_2 between 10 pF and 400 pF oscillation frequencies between about 1 MHz and 3 MHz should be obtainable. The oscillation frequency decreases with increasing values of C_2 . The user should feel free to experiment with the R and C values, and with the network configuration, to produce the oscillation frequency desired.


Figures 12b. and 12c. indicate LC networks that can be used to produce the COP452 oscillation frequency. In Figure 12b. with L = $100\,\mu\text{H}$ and C = $100\,\text{pF}$, a frequency of about 2 MHz should be produced. In Figure 12c., with L = $56\,\mu\text{H}$, C_2 = $27\,\text{pF}$, and C_1 between 25 pF and $0.01\,\mu\text{F}$, frequencies between about 1.5 MHz and 3 MHz can be produced.

There is, in effect, an inverter between CKI and CKO. This inverter was designed for use with a crystal and its associated network. It was not designed for use with


the RC and LC networks previously described. However, these networks will work and are usable. The user should be prepared to experiment with the networks to determine component values, stability, oscillation frequency, etc. These networks should be viewed as the starting point for a user who wishes to use networks of this type to generate the COP452 oscillation frequency.

The RC networks provide an inexpensive way to generate the oscillation frequency. It is foolish, however, to expect any significant degree of frequency stability or accuracy over temperature and voltage with a simple RC network — especialy if inexpensive, uncompensated components are used. LC and RLC networks can produce very stable and accurate frequencies. Regardless of the network used, the user must consider the variation of the external components in his design if accuracy and stability are important considerations in his application.

The crystal networks of Figure 11 provide frequency stability and accuracy and are easy to use. If the application requires oscillation frequency accuracy and stability the crystal networks are recommended as the best solution.



Crystal	Component Values			
Value	R ₁	R ₂	С	
4.44 MHz	1k	1M	27 pF	
4.0 MHz	1k	1M	27 pF	
3.58 MHz	1k	1M	27 pF	
2.0 MHz	1k	1M	56pF	
1.0 MHz	1k	1M	56 pF	



Crystal Value	(Component Values		
	R ₁	R ₂	C ₁	C ₂
455 kHz	1M	16k	80 pF	80 pF
32 kHz	1M	220k	6-36 pF	30 pF

Figure 11. COP452 Crystal Oscillator




Figure 12. RC and LC Networks to Produce COP452 Oscillator Frequency

White Noise Generation Modes

In the two white noise modes register A is converted into a 17-stage shift register, or polynomial, generator. With feedback taps at stages 17 and 14, as indicated in Figure 13, a maximal length sequence is generated. With these feedback taps the characteristic polynomial of the sequence is:

$$X^{17} + X^3 + 1$$
.

The output of this generator is a pseudo-random sequence. Since the register is shifted at the internal frequency rate, the sequence repeats after a period equal to $(2^{17}-1)t$, where t is the period of the internal frequency.

The first 16 stages of the shift register are the 16 bits of register A that the user may read or write. Entering

either white noise mode presets the 16th and 17th stages to a 1 and connects the 17th stage to the shift register. If the user wishes, he can write register A and then enter the white noise and frequency mode. The output at OA will then be two "1's", and the lower 15 bits of the data user had written to register A. Following that, the polynomial sequence dictates the output. This injection of a 1 into the 16th and 17th stages prevents the lockup condition that occurs if all the stages are 0.

Warning: To insure proper operation, the white noise must be entered from the Reset mode. The COP452 must be in the Reset mode before the desired white noise mode and there may be no intervening modes between Reset and the desired white noise mode.




Figure 13. COP452 White Noise Generator

Interface to COPS™ Microcontrollers

Figure 14 indicates the typical interface between the COP452 and a COPS microcontroller. As is obvious from the figure, the interface is the standard MICROWIRETM. G_2 is indicated as the chip select line because it is available on all COPS microcontrollers. Obviously, any convenient output of the microcontroller may be used as the chip select for the COP452.




Figure 14.

The $\overline{\text{CS}}$ bin of the COP452 must be toggled between successive communications with the device. The internal i register (instruction register) is held reset (all zero) when $\overline{\text{CS}}$ is high. Since this is the only way in which the I register is cleared, failure to take $\overline{\text{CS}}$ high between accesses will result in improper operation.

The COP452 contains an internal power-on reset circuit which sets the mode latches to one, i.e., places the COP452 in the RESET mode, and sets the oscillator divider to divide by 4. The counters and registers are not affected by this reset circuit and are therefore undefined at power up.

Interface Software for the COP452

Sample software for interfacing COPS microcontrollers to the COP452 is given below. The code is completely general and will work in any COPS microcontroller. The following assumptions are made:

- Pin G₂ is used as the chip select for the COP452 (because G₂ is available on all COPS microcontrollers)
- 2. G₂ is assumed high on entry to the routines.
- 3. The SK clock is off (0) on entry to the routines.
- Register 0 of the microcontroller is arbitrarily chosen as the I/O register.
- 5. The leading digit sent out is of the form 001X where 1 is a start bit; X is 1 or 0, depending on the operation.
- The next lower digit contains the remaining 4 bits of the command.
- If data is being sent, it is in the next 16 bits of information sent.
- 8. Location GSTATE chosen as RAM address 0.15.
- SK frequency is less than or equal to the internal frequency.

Since the CCP452 is an I/O device, the code takes precautions to insure that SO is 0 prior to enabling the SK clock. (This is a wise precaution to take in any system with I/O peripherals on the serial port.)

Two version of the WRITE routine are provided. The destructive WRITE routine destroys the information in the microcontroller as the data is being sent out to the COP452. The nondestructive WRITE routine preserves the data in the microcontroller as that data is being sent out to the COP452. The destructive routine is a little more code efficient than the nondestructive routine.

WRCMND:	CLRA		; SET UP POINTER FOR COMMAND ONLY WRITE
	AISC	1	
	JP	WRITE	
WHUMIM.	CLTA		· GET LID POINTER FOR COMMAND AND DATA WRITE
	AISC	5	
WRITE:	LBI	GSTATE	; GSTATE = LOCATION 0,15
	RMB	2	•
	OMG		; SEND COP452 CHIP SELECT LOW
	CAB		; POINT TO PROPER LOCATION FOR OUTPUT
	LEI	8	; ENABLE SHIFT REGISTER MODE
	RC		; JUST TO INSURE SO = 0 BEFORE CLOCK ON
	CLRA		
	XAS		; THESE 3 WORDS FOR SAFETY ONLY
	SC		; SO SK WILL TURN ON AT NEXT XAS
SEND:	LD		
	XAS		
	XDS		
	JP	SEND	i e
FINISH:	RC		; ALL DONE, SK OFF, DESELECT COP452, AND SET
	XAS		; SO TO ZERO
DONE:	LBI	GSTATE	
	SMB	2	
	OMG		
	LEI	0	
	RET		

CODE TO WRITE COP452 — DATA DESTROYED IN MICROCONTROLLER

The code below is the code to read the COP452. It is written so that the command to the COP452 is sent out nondestructively, i.e., the data in the microcontroller is preserved. A routine which sends out the data destruc-

tively could be easily generated but is not shown here. The user is referred to the techniques in the WRITE routines to determine how to modify this READ routine to send the command out destructively.

READ:	CLRA AISC LBI RMB	1 GSTATE 2	; READ INSTRUCTION IN 0, 1 AND 0, 0 AND IS ; OF THE FORM 00100010 OR 00100011 IF READ ; RA OR RB
. •	OMG CAB SC		; SELECT THE COP452
SEND2:	CLRA LEI XAS LD	8.	; SO THAT ZEROES GO OUT FIRST
•	XDS JP	SEND2	; NONDESTRUCTIVE SENDING OF READ INSTRUCTION
	XAS CLRA AISC	2	; SET UP TO READ
	CAB NOP NOP		; NOW WAIT FOR THE DATA
RDLOOP:	NOP CLRA		
	XAS XDS JP	RDLOOP	
	RC XAS		; TURN OFF THE CLOCK : READ LAST 4 BITS
	JP	DONE	; COMMON EXIT WITH WRITE ROUTINE ; EXITS WITH DATA IN LOWER 3 DIGITS OF RO ; AND IN THE ACCUMULATOR
SAMPLE COD	E TO READ THI	E COP452	, AND IN THE AGGGING EATON
WRCMND:	CLRA AISC JP	1 WRITE	; SET UP POINTER FOR COMMAND ONLY WRITE
WRDATA:	CLRA AISC	5	; SET UP POINTER FOR COMMAND AND DATA WRITE
WRITE:	LBI RMB OMG	GSTATE 2	; SELECT THE COP452 — G2 LOW
	CAB RC CLRA		; LOAD THE POINTER
	LEI XAS SC	8	; ENABLE SHIFT REGISTER MODE ; SEND OUT ZEROES
SEND:	CLRA XAS LD		; FIRST TIME THROUGH, TURNS ON CLOCK ; THEN SENDS DATA
*	XDS JP XAS	SEND	; SEND LAST 4 BITS
FINISH:	CLRA NOP RC		
DONE:	XAS LBI	GSTATE	; ALL DONE, SK OFF
50,12,	SMB OMG	2	; DESELECT THE COP452
	LEI RET	0	; SEND SO LOW

CODE TO WRITE COP452 — DATA PRESERVED IN MICROCONTROLLER

The software interface routines provided above are general purpose routines written to work in the general case for all COPSTM microcontrollers. They are written as subroutines to be called by the main program. There is no question that other routines can be written to perform the required function. It is also clear that these routines can be reduced in specific applications. These routines should be viewed as providing a framework from which the user can develop routines which are optimal to a specific application.

Assumption 9 mentioned prior to the code itself presents an important requirement for the interface software. There must be a time delay greater than 3 periods of the internal frequency between the time the SK clock is turned off and the time the COP452 is deselected. This is required because the COP452 reads the instruction register with timing based on its internal frequency. When the microcontroller deselects the COP452, CS goes high and the instruction register is automatically cleared. Therefore, depending on the relative speeds of SK and the internal frequency, it is possible that the instruction register may be cleared before the COP452 has accepted the information. The sample code provided automatically satisfies the requirement mentioned above whenever the SK frequency is less than or equal to the counter clock frequency. When SK is faster than the internal frequency, some delay may be required between the time SK is turned off and the time the COP452 is deselected. The time delay is not required when reading or writing the COP452 registers or when changing the oscillator divider.

Caution: Failure to observe this time delay will result in improper operation of the COP452.

Application #1 — Generation of Multiple Tones

The COP452 makes the generation of two independent frequencies a simple task. This application indicates how to generate frequencies with the COP452 and also indicates other aspects of control of the device.

The requirement is to generate the following two DTMF frequencies:

$$f1 = 941 \text{ Hz}$$

 $f2 = 1336 \text{ Hz}$

We will select the CKI frequency of the COP452 as 1MHz primarily for ease in computation. Therefore, in divide by 1 mode, the internal frequency is 1MHz. Since the registers in the COP452 are loaded with a number related to the period of the frequency, we need the periods of f1 and f2.

$$\frac{1}{f1} = t1 = 1062.7 \,\mu\text{s}; \frac{t1}{2} = 531.35 \,\mu\text{s}$$
$$\frac{1}{f2} = t2 = 748.5 \,\mu\text{s}; \frac{t2}{2} = 374.25 \,\mu\text{s}$$

As stated earlier, the period of an output frequency in the COP452 in the frequency generation mode is given by:

$$T = 2(N+1)t$$

where: t = period of internal clock
N = register value

Solving for N, the equation becomes:

$$N = \frac{T}{2t} - 1$$

With the internal frequency at 1MHz, the value of t is 1 μ s. Therefore, the N values with which the registers must be loaded to generate the frequencies specified above are 530 (212 hex) and 373 (175 hex). Note that the fractional parts of the numbers are lost since the COP452 cannot be loaded with fractional numbers. Note that the fractional parts may be reduced or eliminated by judicious choice of the CKI frequency. With the numbers here, the COP452 will generate a frequency with a period of $1062\,\mu$ s (941.62 Hz) and a frequency with a period of $748\,\mu$ s (1336.9 Hz). Note that these values are accurate to within 0.7% of the desired output frequencies.

Figure 15 indicates a connection diagram for this application. The software to accomplish this task is indicated below. The software indicates several aspects of the usage of the COP452. The code first resets the COP452, then loads the registers with the proper values, transfers the registers to the counters, puts the COP452 in the CKI divide by 1 state, and then loads the dual frequency mode. The output frequency generation begins when the dual frequency mode is loaded. The code as written is independent of the COP microcontroller used. The code uses the WRITE routines as described in the software interface section and assumes that these routines are located in the subroutine page.

	. PAGE	0	
GSTATE	=	0, 15	
POWUP:	CLRA		
	XAS		; TURN OFF SK CLOCK (C = 0 AT POWER UP)
	LBI	GSTATE	
	STII	15	
	LBI	GSTATE	
	OMG		; MAKE SURE COP452 IS DESELECTED
	LBI	0, 0	
	JSRP	CLEAR	; CLEAR REGISTER 0
	LBI	0, 0	; NOW SET UP TO SEND RESET MODE TO COP452
	STII	15	
	STII	3	; RESET COMMAND AND START BIT
	JSRP	WRCMND	

```
; GENERATE OUTPUT FREQUENCY OF 941 HZ AT OA
               LBI
                            0, 0
               STII
                                         ; 0212 HEX = 530, GIVE PERIOD OF 1062 \mu s
               STII
               STII
               STII
                                        ; START BIT PLUS CODE TO WRITE RA
               STII
               JSRP
                            WRDATA
; REGISTER A IS NOW LOADED. NEXT TRANSFER REGISTER A TO COUNTER A
               LBI
                            0.0
               STII
                            5
               STII
                            2
                                        : INSTRUCTION TO TRANSFER PLUS START BIT
               JSRP
                            WRCMND
; ALL DONE WITH REGISTER AND COUNTER A, NEXT WORK ON REGISTER B
               LBI
                            0, 0
               STII
                                         ; WRITE REGISTER B WITH 0175 HEX (373)
                            5
                                         ; TO GIVE FREQUENCY OF 1336 HZ
               STII
               STII
               STII
                                         : INSTRUCTION TO WRITE RB
               STII
               STII
               JSRP
                            WRDATA
; REGISTER B IS NOW LOADED. NEXT TRANSFER RB TO CB
               LBI
                            0,0
               STII
                                         ; INSTRUCTION TO TRANSER RB TO CB
                            4
               STII
                            2
                            WRCMND
               JSRP
; NOW LOAD CKI DIVIDE BY 1
               LIB
                            0, 0
               STII
               STII
               JSRP
                            WRCMND
; NOW PUT THE COP452 IN DUAL FREQUENCY MODE
               LBI
                            0,0
               STII
                            0
               STII
               JSRP
                            WRCMND
; NOW THE CODE MAY PROCEED TO DO WHATEVER ELSE IS REQUIRED IN
 THE APPLICATION.
 THE SUBROUTINES USED IN THIS APPLICATION ARE CLEAR AND THE
; WRITE ROUTINES. THE ADD ROUTINE IS USED IN THE EXAMPLE BELOW
               . PAGE
CLEAR:
               CLRA
               XIS
               JΡ
                            CLEAR
               RET
ADD:
               SC
               LBI
                            2, 9
                                         ; ROUTINE ADDS 1 TO COUNTER
ADD1:
               CLRA
               ASC
               NOP
               XIS
               JΡ
                            ADD1
               RET
WRCMND:
                                         ; SEE SOFTWARE INTERFACE FOR THIS ROUTINE
                                         ; SEE SOFTWARE INTERFACE FOR THIS ROUTINE
WRDATA:
```

; THE COP452 IS NOW RESET, NOW SETUP TO WRITE REGISTER A TO

The preceding has done a lot with the COP452. It is clear that the code can be reduced and specialized. The purpose here was to illustrate the various communications with the device.

An interesting effect can now be produced by making use of the 4 to 1 CKI divider. With the CKI frequency at 1 MHz, the internal frequency is well within the specified

limits in either the divide by 1 or divide by 4 condition. Therefore, this characteristic of the device can be used to quickly multiply or divide the output frequency by 4. An interesting siren effect can thus be created. Sample code to do this is given below. This code assumes that the registers have been loaded and that the COP452 is in dual frequency mode. Again, the code is written to be independent of the COPSTM microcontroller used.

SIREN:	LBI	2, 9	; USE REGISTER 2 AS COUNTER FOR DELAY TIME
	JSRP	CLEAR	
	LBI	0, 0	
	STII	8	; CKI DIVIDE BY 1
	STII	2	
	JSRP	WRCMND	
PLUS1:	JSRP	ADD	; INCREMENT COUNTER FOR DELAY
	SKC		
	JP	PLUS1	; EXIST DELAY LOOP WHEN COUNTER OVERFLOWS
	LBI	0, 0	
	STII	9	; CKI DIVIDE BY 4
	STII	2	
	JSRF	WROMND	
	LBI	2,9	
	JSRP	CLEAR	
PLUS1A:	JSRP	ADD	
	SKC		; AGAIN, TIME OUT VIA THE COUNTER
	JP	PLUS1A	
	JP	SIREN	; DONE, START OVER AGAIN
			· · · · · · · · · · · · · · · · · · ·

As is obvious from this code, it is a simple matter to create this effect. As was mentioned earlier, the code here is general purpose. This necessarily means that it can be reduced in specific applications. The user should view this code as representative of the techniques involved and then optimize or rewrite the routines to suit his particular application.




Figure 15. Dual Frequency Application

Application #2

This application makes use of the number of pulses mode of the COP452 to control a stepping motor. The technique is equally applicable in any situation where a number of pulses must be generated based upon the state of the system. Figure 16 indicates the system interconnect. Since the oscillator frequency is 3.579545 MHz and the CKO pin of the COP452 is being used to drive the CKI of the microcontroller, a COP420 is specified as the microcontroller. If a separate oscillator were provided, any COPSTM microcontroller could be used. The software is completely general and will work in any COPS microcontroller.

The application has the following specifications:

- 1. The pulse width required for the stepping motor is $5 \, \text{ms} \pm 5 \, \%$.
- The system has 4 return lines which indicate 4 possible variations in the number of output pulses required. These four conditions are:
 - a. 10 pulses required
 - b. 100 pulses required
 - c. Repeat the last number of pulses sent
 - d. Send one more than the last number of pulses
- 3. The system has a signal available indicating that the return lines contain valid information.
- 4. One pulse is required at power up.

A flow chart to implement this system is indicated in Figure 17. Figure 16 is the interconnect used in this application. As the figure indicates, we will use a 3.579545 MHz

crystal as the time base for the COP452. With the oscillator divide by 4 selection, this gives an internal frequency period of 1.11745 μs . With this information we can determine the number that needs to be loaded to register A to give a pulse width of 5 ms. From application #1 we have the following equation which is valid here:

$$T = (N+1)t$$

where: T = pulse width

N = contents of register A

t = period of internal clock

Solving for N we have:

$$N = (T/t) - 1$$
= (5 ms/1.11746 \(\mu\s\)) - 1
= 4474.34 - 1
= 4473.43

The fractional part is discarded, so register A must be loaded with 4473 (1179 hex) to give a 5ms pulse. The error created by the truncation of the number is $0.5 \mu s$. There is an error of 0.01% — well within the tolerance limits required.

The code to operate this system is given below. The interconnect of Figure 16 is assumed. The code uses the READ and WRITE subroutines as given in the software interface section of this data sheet. The code further assumes that those routines are located in the subroutine page.




Figure 16. COP452 in Stepping Motor Control




Figure 17. Flow Diagram for Application #2

	. PAGE	0	
GSTATE	=	0, 15	
POWRON:	CLRA		
	XAS		; TURN OFF SK CLOCK
	LBI	GSTATE	
	STII	15	
	LBI	GSTATE	
	OMG		; DESELECT THE COP452 — G2 HIGH
	LD		
	CAMQ		; DRIVE THE L LINES HIGH FOR READING
	LEI	4	; ENABLE THE L OUTPUTS
	LBI	0, 0	
	STII	9	
	STII	7	
	STII	1	
	STII	1	
	STII	1	
	STII	2	; WRITE RA OF COP452 WITH 1179 HEX TO GET
	JSRP	WRDATA	; 5MS PULSE
			•

```
LBI
                            0.0
               STII
                            5
                                         : TRANSFER RA TO COUNTER A
               STII
                            2
               JSRP
                            WRCMND
               LBI
                            0,0
                                         : NOW WRITE RB WITH THE NUMBER OF PULSES
               STII
                            1
RBWRT:
               STII
                            0
                                         : ONE PULSE REQUIRED AT POWER UP
RBWRT2:
                            0
               STII
               STII
                            0
RBWRT3:
               STII
                            n
               STII
                            2
               JSRP
                            WRDATA
               LBI
                            0, 0
                                         : NOW TRANSFER RB TO COUNTER B
               STII
               STII
                            2
               JSRP
                            WRCMND
PULSE:
               LBI
                            0.0
               STII
                                         : SET NUMBER OF PULSES MODE
                            2
               STIL
                            3
               JSRP
                            WRCMND
: AT THIS POINT THE COP452 IS IN NUMBER OF PULSES MODE, ONE
: PULSE IS OUTPUT AT OA. NOW MUST READ THE RETURN LINES, MAKE
: THE APPROPRIATE DETERMINATION OF THE STATE OF THE SYSTEM
; AND UPDATE THE COP452 ACCORDINGLY, ALSO AT THIS POINT, THE
; COP452 IS SET UP TO AGAIN GENERATE A SINGLE PULSE 5MS WIDE
; IF THE DEVICE IS ACCESSED AGAIN.
STATE:
               LBI
                            GSTATE
               LD
                                         : CONTENTS OF GSTATE = 15 HERE
               CAMQ
                                         ; MAKE SURE L LINES ARE HIGH AND
               LEI
                                         ; ENABLED
                            4
               LBI
                            0, 0
               INL
                                         ; READ THE L LINES TO A AND M(0, 0)
               SKMBZ
                                         ; TEST DATA - RETURN LINES - VALID
                            0
                                         : DATA NOT VALID. WAIT FOR IT TO BE VALID
               JMP
                            STATE
               AISC
                            8
                                         ; DATA IS VALID, DECODE A
               JMP
                            TEST2
STATE1:
               STII
                            15
                                         ; POINTING AT 0, 0
               STII
                            3
                                         ; RESET THE COP452 FOR STATE 1
                            WRCMND
               JSRP
                            0,0
                                         ; NOW SET UP TO SEND 10 PULSES
               LBI
               STII
                            10
                            RBWRIT
                                         ; SHARE COMMON CODE
               JMP
TEST2:
               AISC
                            TEST3
               JMP
                                         ; IN STATE2, MUST SEND 100 PULSES
STATE2:
               STII
                            15
                                         : FIRST RESET THE COP452
                            3
               STII
                            WRCMND
               JSRP
               LBI
                            0.0
                                         : WRITE 100 (0064 HEX) TO RB OF COP452
               STII
                            4
                            6
               STII
               JMP
                            RBWRT2
TEST3:
               AISC
                            2
               JMP
                            TEST4
                                         ; STATE 3 MERELY SENDS THE SAME NUMBER OF PULSES AGAIN.
STATE3:
                            PULSE
               JMP
                                         ; THEREFORE, MERELY SEND THE NUMBER OF PULSES MODE COMMAND
                                         : AGAIN
```

TEST4:	AISC JMP	1 STATE	.; ALL L LINES WERE 0, JUMP BACK TO MAIN
STATE4:	STII STII JSRP	15 3 WRCMND	; RESET THE COP452
	LBI STII	0, 0	; NOW READ THE COP452
	STII JSRP	2 READ	; COMMAND TO READ RB
	LBI XIS XIS XIS XIS	0, 0	; MOVE DATA TO LAST 4 DIGITS OF R0
	LBI SC	0, 0	; NOW INCREMENT THE VALUE BY 1
PLUS1:	CLRA ASC NOP XIS CBA		
	AISC J.P JMP	12 PLUS1 RBWRT3	; HAVE INCREMENTED THE VALUE, SEND IT OUT
;	. PAGE	2	
READ:			; SEE SOFTWARE INTERFACE SECTION FOR THES

WRDATA: : ROUTINES

WRCMND:

These are general routines and can be reduced in specific applications. The application itself was kept general so that it can be easily adapted to particular applications. The user should view this code as the basis from which to work to optimize the code for a specific application.

Application #3

An application such as a tachometer requires the counting of external pulses that occur within a given time period. The COP452 can be used both to perform the counting and to establish the "viewing window", or time period, during which to count the pulses. By using the frequency and count mode of the COP452, a frequency can be generated which will establish this viewing time. The other counter can then be used to count the pulses. Figure 18 provides a diagram of the interconnect in this application.

As Figure 18 indicates, the oscillator frequency for the COP452 has been selected as 250 kHz. With the oscillator divider set at divide by 1, the internal frequency is also 250 kHz. At this frequency, the minimum pulse width that can be reliably expected to decrement the counter is 4 μs — the period of the internal frequency.

A viewing time of 250 ms is arbitrarily selected. This means that the period of the output frequency is 500 ms

- a frequency of 2Hz. Using the equation developed earner for determining the counter values we have

$$N = \frac{T}{2t} - 1$$
= (500 ms/8 \mu s) - 1
= 62500 - 1
$$N = 62499 = F423 \text{ hex}$$

Therefore, register A must be loaded with the hex value F423 to generate a frequency of 2Hz at OA. Counter B will count pulses when OA is high by virtue of the ENB input. When OA is low, the microcontroller will read and reset the counter and perform any necessary operations.

With the values above for the internal frequency and the viewing window, the tachometer range is 240 RPM to 62,500 RPM. By making use of the divide by 1/divide by 4 features of the oscillator divider, the range can be extended down to 60 RPM. The range when the oscillator is divided by 4 is 60 RPM to 15,625 RPM. However, a penalty is paid for this range extension. The viewing window goes from 250 ms to 1 second. The minimum reliable pulse width also increase from $4\mu s$ to $16\,\mu s$. The added time spent counting may or may not be acceptable. It can be reduced somewhat by changing the value of RA to give a faster frequency at the reduced counter clock frequency. However, as the OA frequency increases, the low end of the range increases.

A flow chart for this application is provided in Figure 19. Sample code is given below. Note that the sample code

includes only the COP452 interface and control. Other system requirements, e.g., display interface, arithmetic, etc., are not included here. Other data sheets and application notes provide sufficient information to fill in those details.

The hardware interface indicated in Figure 18 and the code below, are completely general and valid for any COPSTM microcontroller. In specific applications both the hardware and software may be optimized to a greater extent than that shown here.




Figure 18. COP452 in Wide Range Tachometer Application




Figure 19. Flowchart for Tachometer Application

	. PAGE	0	
GSTATE	=	0, 15	
POWRON:	CLRA		
	XAS		; TURN OFF THE SK CLOCK—C = 0 AT POWER UP
	LBI	GSTATE	
	OBD		; DRIVE D LINES HIGH TO DESELECT DISPLAY
	STII	15	
	LBI	GSTATE	
	OMG		; DESELECT THE COP452
	LD		
	CAMQ		; SET THE Q REGISTER TO ALL 1'S FOR INPUT
	LBI	0, 0	
	STII	3	; NOW SET UP TO WRITE RA OF COP452
	STII	2	
	STII	4	
	STII	15	; WRITE RA WITH F423 HEX

```
STII
               STII
                            2
                                         ; REMEMBER COP452 IS RESET AT POWER UP
               JSRP
                            WRDATA
               LBI
                            0,0
               STII
                            5
                                         : TRANSFER RA TO CA
                            2
               STII
               JSRP
                            WRCMND
                                        ; RESET RB AND COUNTER B WITH FFFF
               JSR
                            RSTRB
               JSR
                            RANGE
                                        : TEST RANGE AND SET OSCILLATOR DIVIDER
               LEI
                                        : ENABLE Q TO L-DRIVE L LINES HIGH
               LBI
                            0.0
                                        : LOOK FOR OA = 0
TSTOAO:
               INL
               SKMBZ
                            3
                            TSTOA0
               ΙD
               LBI
                            0, 0
                                        ; OA IS 0, READ COUNTER
                                        ; FIRST TRANSFER CB TO RB
               STII
                            6
               STII
                            2
               JSRP
                            WRCMND
               LBI
                            0,0
                                        ; THEN READ RB
               STII
                            2
                            2
               STII
               JSRP
                            READ
               LBI
                            0.0
                                        : NOW TAKE THE 1'S COMPLEMENT
ONECMP:
               COMP
               XIS
               COMP
               XIS
               COMP
               XIS
               COMP
               Х
               LBI
                            0, 0
                                        ; NOW SAVE VALUE IN R1
XFER1:
               LD
               XIS
               JΡ
                            XFER1
               JSR
                            RSTRB
                                        : RESET RB AND CB WITH FFFF FOR NEXT TIME
: AT THIS POINT INSERT THE APPROPRIATE CODE FOR ANY NECESSARY
; ARITHMETIC, BINARY/BCD CONVERSION, DISPLAY OUTPUT, AND ANY OTHER
: SYSTEM REQUIREMENTS, AFTER THESE ARE COMPLETE, JUMP TO LABEL
; TSTRNG WHICH HAS BEEN ARBITRARILY PLACED IN PAGE 4.
. PAGE
WRDATA:
WRCMND:
                            : SEE SOFTWARE INTERFACE SECTION FOR THESE
                            : THREE ROUTINES
READ:
               . PAGE
TSTRNG:
               JSR
                            RANGE
                                        : CHECK THE RANGE
                                        : BE SURE Q IS ENABLED TO L
               LEI
                            4
               LBI
                            0.0
                                        : LOOK FOR OA = 1
TSTOA1:
               INL
               SKMBZ
               JMP
                            TSTOA0
               JΡ
                            TSTOA1
; THE SUBROUTINES RANGE AND RSTRB ARE INSERTED HERE
RANGE:
               LEI
                                        ; MAKE SURE L ENABLED
               LBI
                            3, 15
                                        : WILL SAVE RANGE STATUS IN 3, 15
               INL
               Х
               CLRA
                                        ; NOW PREPARE TO SET OSCILLATOR DIVIDER
```

	AISC	8	: AN 8 MEANS DIVIDE BY 1
	SKMBZ	3	,
	JP	HILOW	
LOW:	AISC	1	; IF DIVIDE BY 4, WANT A 9 IN A
		-	, IF DIVIDE BY 4, WANT A 9 IN A
HILOW:	LBI	0, 0	
	XIS		
	STII	2	
	JMP	WRCMND	
;			
; THE FOLLOW	ING SUBROUTI	NE USES A SU	BROUTINE LEVEL. IT RESETS BOTH
; REGISTER B	AND COUNTER	B OF THE COP	452 TO FFFF
:			
RSTRB:	LBI	0, 0	
	STII	15	
	STII	0	•
	STII	2	
	JSRP	WRDATA	; WRITE FFFF TO RB
	LBI	0, 0	
	ST!!	1	: TRANSFER RB TO CB
	STII	2	

WRCMND

Application #4

JMP

capability of generating the appropriate signals for triac control. Figure 20 is a general diagram of such an application.

The triggered pulse mode of the COP452 provides the

Assume the requirement is to switch on the triac 45 degrees into the waveform. With a 60 Hz sine wave signal, the 45 degree delay is 2.0833 ms from the zero crossing. Assume also that the triac requires a gate pulse width of $150\,\mu s$. As the diagram indicates, a

pulse width of 150 µs. As the diagram indicates, a 2.097 MHz crystal provides the oscillator input to the COCACS. With the phone information the two values that must be loaded in the COP452 can be determined. With CKI at 2.097 MHz and the oscillator divider at divide by 4,

T = Bt

the period of the internal frequency is 1.9075
$$\mu s.$$
 From the description of the triggered pulse mode, the pulse width is given by:

where: T = desired pulse width
B = contents of register B
t = period of internal clock

= 78.64

Since the register and counter can be loaded with whole numbers only, register B and counter B must be initialized with 79 (002F hex) to give a pulse width of 150 μ s.

The delay from the zero cross trip point is given by:

$$T = (A + 1.5)t$$

where: T = delay from zero cross trip point

A = contents of register A

t = period of internal clock Solving for A we have:

$$A = (T/t) - 1.5$$

$$= (2.0833 \,\text{ms}/1.9075 \,\mu\text{s}) - 1.5$$

A = 1090.66 rounded up to 1091

Therefore register A and counter A must be initialized with 1091 (0443 hex) to delay 2.0833 ms (45 degrees at 60 Hz) from zero cross.

Once the data has been given to the COP452 and the device placed in the triggered pulse mode, no further attention is required. The COP452 will generate the pulses with the appropriate delay as long as the power is applied and the input sine wave is available. It is a trivial matter to change any of the information. Merely write the appropriate register/counter pair. Thus very

Sample code to accomplish this function is given below. The code is general purpose and is written to work in any COPSTM microcontroller.

easy control is available over the firing angle of triacs.




Figure 20. COP452 as Triac Controller

١				
-		. PAGE	0	
	GSTATE	=	0, 15	
	POWRON:	CLRA		
		XAS		; TURN OFF THE SK CLOCK
		LBI -	GSTATE	
		STII	15	
ĺ		LBI	GSTATE	
		OMG		; DESELECT THE COP452—G2 HIGH
		LBI	0, 0	; NOW WRITE RB/CB WITH 002F HEX TO GIVE
		STII	15	; 150 µs PULSE WIDTH
		STII	2	1 TOO NOT TO LOT THE TOTAL TO THE TOTAL THE TO
1		STII	0	
		STII	0	
		STII	0	The second secon
		STII	2	
		JSRP	WRDATA	
		LBI	0, 0	
		STII	4	; TRANSFER RB TO CB
		STII	2	, TRANSPER RB TO GB
i		JSRP	WRCMND	
	• •	LBI	0, 0	: NOW WRITE RA/CA WITH 0443 HEX FOR THE DELAY
		STII	3	, NOW WHITE HA/CA WITH 0443 HEX FOR THE DELAT
		STII	4	
		STII	4	
ļ		STII	0	
		STII .	1	
		STII	2	
		JSRP	WRDATA	
		LBI	0, 0	
		STII	5	
		STII	2	
		JSRP	WRCMND	; TRANSFER RA TO CA
		LBI	0, 0	
		STII	9	

	STII	2	; SET OSCILLATOR DIVIDER TO DIVIDE BY
	JSRP	WRCMND	
	LBI	0, 0	
	STII	1	; SET TRIGGERED PULSE MODE
	STII	3	•
	JSRP	WRCMND	
ETE	AT THIS POIN	T. ROUTINES W	RCMND AND WRDATA ASSUMED

- : ALL COMPLE
- IN PAGE 2 AND ARE THE SAME AS GIVEN IN SOFTWARE INTERFACE SECTION.
- THE COP452 WILL NOW GENERATE THE 150 µs PULSE DELAYED BY 2.0833 ms
- FROM EVERY ZERO CROSSING. THE USER CAN NOW IGNORE THE TRIAC CONTROL
- AND DO WHATEVER ELSE IS REQUIRED IN THE SYSTEM. FURTHER ATTENTION
- ; IS REQUIRED ONLY WHEN THE DATA IN THE COP452 MUST BE CHANGED.

Let us now compute the minimum and maximum delays from the true zero crossing in this application. As indicated earlier, the period of the internal frequency here is 1.9075 µs. Counter A contains 0443 hex (decimal 1091). Rs is 150k and the peak input voltage is 180 volts. A 60 Hz sine wave is assumed. As given earlier, the mini-

mum time is:

$$T_{MIN} = (A + 1.5t) - \frac{1}{2\pi f} \arcsin \left(0.15 \frac{R_S + 2.6 \text{ k}}{V_{IN} \times 2.6 \text{ k}}\right) + 0.3 \,\mu\text{s}$$

Substituting we have

T_{MIN} = 1092.5t
$$-\frac{1}{120\pi} \arcsin \left(0.15 \frac{152.6 \text{ k}}{180 \times 2.6 \text{ k}}\right) + 0.3 \,\mu\text{s}$$

= 2093.9 μ s $- 129.7 \,\mu$ s $+ 0.3 \,\mu$ s

 $T_{MIN} = 1954.5 \mu s$

Similarly, the maximum time is given as:

$$T_{MAX} = (A + 1.5)t + \frac{1}{2\pi f} \arcsin \left(0.15 \frac{R_S + 2.6 \text{ k}}{V_{IN} \times 2.6 \text{ k}} \right) + 0.6 \,\mu\text{s} + \frac{t}{2}$$

Substituting we have:

 $T_{MAX} = 2215.15 \mu s$

$$T_{MAX} = 1092.5t + \frac{1}{120 \,\pi} \arcsin \left(0.15 \frac{152.6 \,\text{k}}{180 \times 2.6 \,\text{k}} \right) + 0.6 \,\mu\text{s} + 1.9075 \,\mu\text{s}$$

 $= 2083.9 \,\mu\text{s} + 129.7 \,\mu\text{s} + 0.6 \,\mu\text{s} + 0.9538 \,\mu\text{s}$

As is obvious from the preceding analysis, the parameter previously defined as X1 is the most significant of the additional factors that define the time delay from true zero. This factor can be minimized by using as small a series resistance as possible. The frequency and input voltage will be governed by the application. The user must also remember that the minimum and maximum times calculated in this manner are absolute worst case values derived using the worst case conditions.



COP470 and COP370 V.F. Display Driver

General Description

The COP470 is a peripheral member of National's COPS™ Microcontroller family. It is designed to directly drive a multiplexed Vacuum Fluorescent display. Data is loaded serially and held in internal latches. The COP470 has an on-chip oscillator to multiplex four digits of eight segment display and may be cascaded and/or stacked to drive more digits, more segments, or both.


With the addition of external drivers, the COP470 also provides a convenient means of interfacing to a large-digit LED display. The COP370 is the extended temperature range version of the COP470.

COPS and MICROWIRE are trademarks of National Semiconductor Corp.

Features

- Directly interfaces to multiplexed 4 digit by 8 segment Vacuum Fluorescent displays
- Expandable to drive 8 digits and/or 16 segments
- Compatible with all COP400 processors
- Needs no refresh from processor
- Internal or external oscillator
- No "glitches" on outputs when loading data
- Drives large and small displays
- Programmable display brightness
- Small (20-pin) dual-in-line package
- Operates from 4.5V to 9.5V
- Outputs switch 35 volts and require no external resistors
- Static latches
- MICROWIRETM compatible serial I/O
- Extended temperature device COP370 (-40°C to +85°C)

Connection and Block Diagrams



Absolute Maximum Ratings (V_{SS} = 0)

Voltage at Display Outputs +0.3V to -35V Voltage at All Other Pins +0.3V to -20V

Operating Temperature

COP470 COP370

0°C to +70°C -40°C to +85°C

Storage Temperature -65°C to +150°C

Lead Temperature (Soldering, 10 seconds) Package Power Dissipation

400 mW at 25°C

200 mW at 70°C 125 mW at 85°C

DC Electrical Characteristics $V_{SS} = 0$, $V_{DD} = -4.5 \, \text{V}$ to $-9.5 \, \text{V}$, $V_{GG} = -30 \, \text{V}$ to $-35 \, \text{V}$, $T_A = 0 \, \text{°C}$ to $70 \, \text{°C}$ for COP470 and $T_A = 40 \, \text{°C}$ to $85 \, \text{°C}$ for COP370 unless otherwise specified.

Parameter	Min.	Max.	Unit
Power Supply Voltage			
V_{DD}	-9.5	-4.5	V
V _{GG} (COP470)	- 35	V _{DD}	V
V _{GG} (COP370)	-32	V _{DD}	, V
Power Supply Current			
l _{DD}		5	mA
l _{GG} (Display Blanked)		1 1	mA
Input Levels			
V _{IH}	-1.5	+0.3	V
V _{IL}	-10.0	-4.0	V
Output Drive Digits and Segments			
I_{OH} @ $V_{OH} = V_{SS} - 3V$	10		mA
$I_{OH} @ V_{OH} = V_{SS} - 2V$	7		mA
I_{OL} @ $V_{OL} = V_{GG} + 2V$ (See Note 1.)	10		μΑ
Output Drive $@V_{GG} = V_{DD} = V_{SS} - 5V$			
I_{OH} @ $V_{OH} = V_{SS} - 2V$	1		mA
Allowable Source Current		, .	
Per Pin		20	mA
rotal for Segments		ου	ШÁ
Input Capacitance		7	pF
Input Leakage		1	μΑ
Electrical Characteristics			
OSC Period (internal or external)	4	20	μS
OSC Pulse Width	1.5		иS

· · · · · · · · · · · · · · · · · · ·			
OSC Period (internal or external)	4	20	μS
OSC Pulse Width	1.5		μs
Clock Period T (twice Osc. period)	8	40	μS
Display Frequency 4 digits = 1/64T 8 digits = 1/128T	390 190	2000 1000	Hz Hz
SK Clock Frequency	0	250	kHz
SK Clock Width	1.5		μs
Data Set-up and Hold Time tseтup tноld	1.0 50		μs ns
CS Set-up and Hold Time			
t _{SETUP} t _{HOLD}	1.0 1.0		μs μs
Duty Cycle			
4 digits 8 digits	1/64 1/128	15/64 15/128	

Note 1. I_{OL} current is to V_{GG} with the chip running. Current is measured just after the output makes a high-to-low transition.

Timing Diagram





Figure 3. Serial Load Timing Diagram

Performance Characteristic



OUTPUT SOURCE CURRENT

Functional Description

Segment Data Bits

Data is loaded in serially in sets. Each set of segment data is in the following format:

Data is shifted into an eight bit shift register. The first bit of the data is for segment H, digit 1. The eighth bit is segment A, digit 1.

A set of eight bits is shifted in and then loaded into the digit one latches. The second set of 8 bits is loaded into digit two latches. The third set into digit three latches and the fourth set is loaded into digit four latches.

Display on Time and Control Bits

The fifth set of 8 data bits contains blank time data and control data in the following format:

the first four bits shifted in contain the on time. This is used to control display brightness. The brightness is a function of the on time of each segment divided by the total time (duty cycle). The on time is programmable from 0 to 15 and the total time is 64. For example, if the on time is 15, the duty cycle is 15/64 which is maximum brightness. If on time is 8, the duty cycle is 8/64, about 1/2 brightness. There are 16 levels of brightness from 15/64 to 0/64 (off).

The fifth and sixth bits control the multiplex digits. To enable the COP470 to drive a 4 digit multiplex display, set both bits to one. If two COP470s are used to drive an 8 digit display, bit five is set on the left COP470 and bit six is set on the right COP470 (see Fig. 6). In the eight digit mode, the display duty cycle is on time/128.

The seventh bit selects internal or external oscillator. The OSC pin of the COP470 is either an output of the internal oscillator (bit 7 = 0) or is an input allowing the COP470 to run from an external oscillator (bit 7 = 1).

The eighth bit is set to synchronize two COP470s. For example, to set the COP470 to internal osc, 4 digits, and maximum brightness, send out six ones and two zeros.




Figure 4. System Diagram — 4 Digit Display




Figure 5. Segment and Digit Output Timing Diagram

Loading Coquence:

Step

- 1 Turn CS Low.
- 2 Clock in 8 bits of data for digit 1.
- 3 Clock in 8 bits of data for digit 2.
- 4 Clock in 8 bits of data for digit 3.
- 5 Clock in 8 bits of data for digit 4.
- 6 Clock in 8 bits of data for on time and control bits.
- 7 Turn CS high.

Note: $\overline{\text{CS}}$ may be turned high after any step. For example, to load only 2 digits of data do steps 1, 2, 3, and 7. $\overline{\text{CS}}$ must make a high to low transition before loading data in order to reset internal counters.

8 Digit Displays

Two COP470s may be tied together in order to drive an eight digit multiplexed display. This is shown in Figure 6. The following is the loading sequence to drive an eight digit display using two COP470s.

- 1. Turn $\overline{\text{CS}}$ low on both COP470s.
- 2. Shift in 32 bits of data for the right 4 digits.

- This synchronizes both chips, sets to external oscillator, and to right four of eight digits. Thus both chips are synchronized and the oscillator is stopped.
- 4. Turn $\overline{\text{CS}}$ high to both chips.
- 5. Turn $\overline{\text{CS}}$ low to the left COP470.
- 6. Shift in 32 bits of data for the left 4 digits.7. Shift in 4 bits of on time, a one and three zeros.
- Shift in 4 bits of on time, a one and three zeros.
 This sets this COP470 to internal oscillator and to left four of eight digits. Now both chips start and run off the same oscillator.
- 8. Turn CS high.

The chips are now synchronized and driving eight digits of display. To load new data simply load each chip separately in the normal manner.

16 Segment Display

Two COP470s may be tied together in order to drive a sixteen segment display. This is shown in Figure 8. To do this, both chips must be synchronized, one must run off external oscillator while the other runs off its internal oscillator outputting to the other. Similarly, four COP470s could be tied together to drive eight digits of sixteen segments.




Figure 6. System Diagram 8 Digit Display




Figure 7. Segment and Digit Output Timing Diagram for 8 Digits




Figure 8. System Diagram for 16 Segment Display

LED Display

The COP470 may be used to drive LED displays. The COP470 can drive the segments directly on small, low current LED displays as shown in Figure 9. By adding


display drivers, large, high current LED displays can be driven as shown in Figure 10.

Example:

COP420 Code to Load COP470

(Display Data is in Memory 0, 12 - 0, 15)

	LBI 0,12	; Point to first display data
	OBD	; Turn CS low (DO)
TOOE:	CLRA	
	LQID	: Look up segment data
	CQMA	; Copy data from Q to M & A
	SC	; Set C to turn on SK
	XAS	; Output lower 4 bits of data
	NOP	; Delay
	NOP	; Delay
	LD	; Load A with upper 4 bits
	XAS	; Output 4 bits of data
	NOP	; Delay
	NOP	; Delay
	RC	; Reset C
	XAS	; Turn off SK clock
	XIS	; Increment B for next data
	JF LOOF	, Only this jump after last digit
	SC	; Set C
	CLRA	;
	AISC 15	; 15 to A
	XAS	; Output on time (max brightness)
	NOP	;
	CLRA	;
	AISC 12	; 12 to A
	XAS	; Output control bits
	NOP	;
	LBI 0,15	; 15 to B
	RC	; Reset C
	XAS	; Turn off SK
	OBD	; Turn CS high (DO)



*SEGMENT BUFFER MAY BE ADDED FOR LARGER DISPLAYS

Figure 9. LED Display




Figure 10. Large LED Display




Figure 11. Sample V.F. System

COP472 Liquid Crystal Display Controller


General Description

The COP472 Liquid Crystal Display (LCD) Controller is a peripheral member of the COPSTM family, fabricated using CMOS technology. The COP472 drives a multiplexed liquid crystal display directly. Data is loaded serially and is held in internal latches. The COP472 contains an on-chip oscillator and generates all the multi-level waveforms for backplanes and segment outputs on a triplex display. One COP472 can drive 36 segments multiplexed as 3×12 (4½ digit display). Two COP472 devices can be used together to drive 72 segments (3 \times 24) which could be an 8½ digit display.

Features

- Direct interface to TRIPLEX LCD
- Low power dissipation (100 µW typ.)
- Low cost
- Compatible with all COP400 processors
- Needs no refresh from processor
- On-chip oscillator and latches
- Expandable to longer displays
- Software compatible with COP470 V.F. Display Driver chip
- Operates from display voltage
- MICHOWIRE™ compatible serial i/O
- 20-pin dual-in-line package

COPS and MICROWIRE are trademarks of National Semiconductor Corp.



COP472 Block Diagram

Absolute Maximum Ratings

Voltage at CS, DI, SK pins Voltage at all other Pins Operating Temperature Range Storage Temperature Lead Temperature (Soldering, 10 Seconds) -0.3V to +9.5V -0.3V to V_{DD} + 0.3V 0°C to 70°C -65°C to +150°C

300°C

DC Electrical Characteristics GND=0V, $V_{DD}=2.4V$ to 5.5V, $T_A=0$ °C to 70°C (depends on display characteristics)

Parameter	Conditions	Min.	Max.	Units
Power Supply Voltage, V _{DD}		2.4	5.5	Volts
Power Supply Current, I _{DD} (Note 1)	$V_{DD} = 5.5V$		250	μΑ
	$V_{DD} = 3V$		100	μΑ
Input Levels DI, SK, CS V _{II}			0.8	Volts
V _{IH}	}	0.7 V _{DD}	9.5	Volts
BPA (as Osc. In) V _{IL} V _{IH}		V _{DD} - 0.6	0.6 V _{DD}	Volts Volts
Output Levels, BPC (as Osc. Out) V _{OL} V _{OH}		V _{DD} – 0.4	0.4 V _{DD}	Volts Volts
Backplane Outputs (BPA, BPB, BPC) V _{BPA} , _{BPB} , _{BPC} ON V _{BPA} , _{BPB} , _{BPC} OFF	During BP ⁺ Time	$V_{DD} - \Delta V$ $1/_3 V_{DD} - \Delta V$	V _{DD} 1/3 V _{DD} + ΔV	Volts Volts
V _{BPA, BPB, BPC} ON V _{BPA, BPB, BPC} OFF	During BP ⁻ Time	$0 \\ ^{2}/_{3}V_{DD}-\Delta V$	ΔV ²∕₃ V _{DD} + ΔV	Volts Volts
Segment Outputs (SA $_1 \sim \text{SA}_4$) V_{SEG} ON V_{SEG} OFF	During BP ⁺ Time	0 1/3 V _{DD} – ΔV	ΔV ⅓√ _{DD} + ΔV	Volts Volts
V _{SEG} ON V _{SEG} OFF	During BP= Time	V _{DD} - ΔV 1/3 V _{DD} - ΔV	V _{DD} ⅓3 V _{DD} + ΔV	Volts Volts
Internal Oscillator Frequency		15	80	kHz
Frame Time (Int. Osc. ÷ 192)		2.4	12.8	ms
Scan Frequency (1/T _{SCAN})		39	208	Hz
SK Clock Frequency		4	250	kHz
SK Width		1.7		μS
DI Data Setup, t _{SETUP} Data Hold, t _{HOLD}		1.0 100		μs ns
CS t _{SETUP} t _{HOLD}		1.0 1.0		μs μs
Output Loading Capacitance		· · · · · · · · · · · · · · · · · · ·	100	pF

Note 1: Power supply current is measured in stand-alone mode with all outputs open and all inputs at VDD.

Note 2: $\Delta V = 0.05 \, V_{DD}$ for $V_{DD} \ge 3 \, V$. $\Delta V = 0.15 \, V$ for $V_{DD} < 3 \, V$.




Figure 2. Connection Diagram




Figure 3. Serial Load Timing Diagram




Figure 4. Backplane and Segment Waveforms

Figure 5. Typical Display Internal Connections Epson LD-370

Functional Description

The COP472 drives 36 bits of display information organized as twelve segments and three backplanes. The COP472 requires 40 information bits: 36 data and 4 control. The function of each control bit is described below. Display information format is a function of the LCD interconnections. A typical segment/backplane configuration is illustrated in Figure 5, with this configuration the COP472 will drive 4 digits of 9 segments.

To adapt the COP472 to any LCD display configuration, the segment/backplane multiplex scheme is illustrated in Table 1.

Two or more COP472 chips can be cascaded to drive additional segments. There is no limit to the number of COP472's that can be used as long as the output loading capacitance does not exceed specification.

Table 1. COP472 Segment/Backplane Multiplex Scheme

Bit Number	Segment, Backplane		Data to eric Display
1	SA1, BPC	SH	.,
2	SB1, BPB	SG	
3	SC1, BPA	SF	
4	SC1, BPB	SE	5
5	SB1, BPC	SD	Digit 1
6	SA1, BPB	SC	
7	SA1, BPA	SB	
. 8	SB1, BPA	SA	
9	SA2, BPC	SH	
10	SB2, BPB	SG	
11	SC2, BPA	SF	
12	SC2, BPB	SE	Digit 2
13	SB2, BPC	SD	Digit 2
14	SA2, BPB	SC	
15	SA2, BPA	SB	
16	SB2, BPA	SA	
17	SA3, BPC	SH	
18	SB3, BPB	SG	
19	SC3, BPA	SF	
20	SC3, BPB	SE	Digit 3
21	SB3, BPC	SD	g
22	SA3, BPB	SC	
23 24	SA3, BPA SB3, BPA	SB SA	
			
25	SA4, BPC	SH	
26 27	SB4, BPB	SG SF	
28	SC4, BPA SC4, BPB	SE	
29	SB4, BPC	SD	Digit 4
30	SA4, BPB	SC	
31	SA4, BPA	SB	
32	SB4, BPA	SA	
33	SC1, BPC	SP1	Digit 1
34	SC2, BPC	SP2	Digit 2
35	SC3, BPC	SP3	Digit 3
36	SC4, BPC	SP4	Digit 4
37	not used		3
38	Q6		
39	Q7		
40	SYNC		

Segment Data bits

Data is loaded in serially, in sets of eight bits. Each set of segment data is in the following format:

| SA | SB | SC | SD | SE | SF | SG | SH |

Data is shifted into an eight bit shift register. The first bit of the data is for segment H, digit 1. The eighth bit is segment A, digit 1. A set of eight bits is shifted in and then loaded into the digit one latches. The second set of 8 bits is loaded into digit two latches. The third set into digit three latches, and the fourth set is loaded into digit four latches.

Control Bits

The fifth set of 8 data bits contains special segment data and control data in the following format:

|SYNC| Q7 | Q6 | X | SP4 | SP3 | SP2 | SP1 |

The first four bits shifted in contain the special character segment data. The fifth bit is not used. The sixth and seventh bits program the COP472 as a stand alone LCD driver or as a master or slave for cascading COP472's. BPC of the master is conected to BPA of each slave. The following table summarizes the function of bits six and seven:

Q7	Q6	Function	BPC Output	BPA Output
1	1	Slave	Backplane Output	Oscillator Input
0	1	Stand Alone	Backplane Output	Backplane Output
1 ,	0	Not Used	Internal Osc. Output	Oscillator Input
0	0	Master	Internal Osc. Output	Backplane Output

The eighth bit is used to synchronize two COP472's to drive an $8\frac{1}{2}$ -digit display.

Loading Sequence to Drive a 41/2-Digit Diaplay

Steps:

- 1. Turn CE low.
- 2. Clock in 8 bits of data for digit 1.
- 3. Clock in 8 bits of data for digit 2.
- 4. Clock in 8 bits of data for digit 3.
- 5. Clock in 8 bits of data for digit 4.
- Clock in 8 bits of data for special segment and control function of BPC and BPA.

7. Turn $\overline{\text{CS}}$ high.

Note: \overline{CS} may be turned high after any step. For example to load only 2 digits of data, do steps 1, 2, 3, and 7.

 $\overline{\text{CS}}$ must make a high to low transition before loading data in order to reset internal counters.

Loading Sequence to Drive an 81/2-Digit Display

Two or more COP472's may be connected together to drive additional segments. An eight digit multiplexed display is shown in Figure 7. The following is the loading sequence to drive an eight digit display using two COP472's. The right chip is the master and the left the slave.

Steps:

- 1. Turn CS low on both COP472's.
- 2. Shift in 32 bits of data for for the slave's four digits.
- Shift in 4 bits of special segment data: a zero and three ones.

| 1 | 1 | 1 | 0 | SP4 | SP3 | SP2 | SP1 |

This synchronizes both the chips and BPA is oscillator input. Both chips are now stopped.

- 4. Turn CS high to both chips.
- 5. Turn CS low to master COP472.
- 6. Shift in 32 bits of data for the master's 4 digits.
- Shift in four bits of special segment data, a one and three zeros.

0 0 0 1 1 | SP4 | SP3 | SP2 | SP1 |

This sets the master COP472 to BPA as a normal backplane output and BPC as oscillator output. Now both the chips start and run off the same oscillator.

8. Turn CS high.

The chips are now synchronized and driving 8 digits of display. To load new data simply load each chip separately in the normal manner, keeping the correct status bits to each COP472 (0110 or 0001).




Figure 6. System Diagram — 41/2 Digit Display




Figure 7. System Diagram — 81/2 Digit Display

Example Software

Example 1

COP420 Code to load a COP472 [Display data is in M(0, 12)-M(0, 15), special segment data is in M(0, 0)]

LBI 0, 12	; POINT TO FIRST DISPLAY DATA
OBD	; TURN CS LOW (DO)

	OBD	; TURN CS LOW (DO)
LOOP:	CLRA	
	LQID	; LOOK UP SEGMENT DATA
	CQMA	; COPY DATA FROM Q TO M & A
	SC	; SET C TO TURN ON SK
	XAS	; OUTPUT LOWER 4 BITS OF DATA
	NOP	; DELAY

 NOP
 ; DELAY

 NOP
 ; DELAY

 LD
 ; LOAD A WITH UPPER 4 BITS

 XAS
 ; OUTPUT 4 BITS OF DATA

NOP ; DELAY
NOP ; DELAY
RC ; RESET C
XAS ; TURN OFF SK CLOCK

XAS ; TURN OFF SK CLOCK
XIS ; INCREMENT B FOR NEXT DATA
JP LOOP ; SKIP THIS JUMP AFTER LAST DIGIT
SC ; SET C
LBI 0, 0 ; ADDRESS SPECIAL SEGMENTS

LD ; LOAD INTO A

XAS ; OUTPUT SPECIAL SEGMENTS

NOP ;
CLRA ;

AISC 12 ; 12 to A

XAS ; OUTPUT CONTROL BITS

NOP ;

 LBI 0, 15
 ; 15 to B

 RC
 ; RESET C

 XAS
 ; TURN OFF SK

 OBD
 ; TURN CS HIGH (DO)

Example 2 COP420 Code to load two COP472 parts [display data is in M(0, 12)-M(0,15) and M(1, 12)-M(1, 15), special segment data is in M(0, 0) and M(1, 0)] INIT: I BI 0.15 OBD : TURN BOTH CS'S HIGH LEI 8 ; ENABLE SO OUT OF S. R. RC XAS : TURN OFF SK CLOCK LBI 3, 15 : USE M(3, 15) FOR CONTROL BITS 7 STII ; STORE 7 TO SYNC BOTH CHIPS LBI 0, 12 ; SET B TO TURN BOTH CS'S LOW **JSR** OUT ; CALL OUTPUT SUBROUTINE MAIN DISPLAY SEQUENCE DISPLAY: LBI 3, 15 8 ; SET CONTROL BITS FOR SLAVE STII LBI 0, 13 ; SET B TO TURN SLAVE CS LOW JSR OUT ; OUTPUT DATA FROM REG. 0 LBI 3, 15 STII 6 · SET CONTROL BITS FOR MASTER LBI ; SET B TO TURN MASTER CS LOW 1, 14 JSR OUT : OUTPUT DATA FROM REG. 1 **OUTPUT SUBROUTINE** OUT: OBD ; OUTPUT B TO CS'S **CLRA** AISC 12 : 12 TO A CAB ; POINT TO DISPLAY DIGIT (BD=12) LOOP: **CLRA** ; LOOK UP SEGMENT DATA LQID ; COPY DATA FROM Q TO M & A **CQMA** SC ; OUTPUT LOWER 4 BITS OF DATA XAS NOP ; DELAY ; DELAY NOP Lυ ; LUAD A WITH UPPER 4 BITS XAS ; OUTPUT 4 BITS OF DATA NOP ; DELAY NOP : DELAY RC : RESET C XAS ; TURN OFF SK XIS : INCREMENT B FOR NEXT DISPLAY DIGIT JΡ LOOP ; SKIP THIS JUMP AFTER LAST DIGIT SC ; SET C NOP ; LOAD SPECIAL SEGS. TO A (BD=0) LD XAS ; OUTPUT SPECIAL SEGMENTS NOP 3, 15 LBI ; LOAD A LD ; OUTPUT CONTROL BITS XAS NOP NOP RC XAS : TURN OFF SK OBD ; TURN CS'S HIGH (BD=15) RET



COP498/COP398 Low Power CMOS RAM and Timer (RAT™) COP499/COP399 Low Power CMOS Memory

General Description

The COP498/398 Low Power CMOS RAM and Timer (RAT) and the COP499/399 Memory are peripheral members of the COPSTM family, fabricated using low power CMOS technology. These devices provide external data storage and/or timing, and are accessed via the simple MICRO-WIRETM serial interface. Each device contains 256 bits of read/write memory organized into 4 registers of 64 bits each; each register can be serially loaded or read by a COPS controller.

The COP498/398 also contain a crystal-based timer for timekeeping purposes, and can provide a "wake-up" signal to turn on a COPS controller. Hence, these devices are ideal for applications requiring very low power drain in a standby mode, while maintaining a real-time clock (e.g., electronically-tuned automobile radio). Power is minimized by cycling controller power off for periods of time when no processing is required.


The COP499/399 contain circuitry that enables the user to turn a controller on and off while maintaining the integrity of the memory.

A COP400 series N-channel microcontroller coupled with a COP498 (or 499) RAM/Timer offers a user the low-power advantages of an all CMOS system and the low-cost advantage of an NMOS system. This type of system is ideally suited to a wide variety of automotive and instrumentation applications.

TRI-STATE is a registered trademark of National Semiconductor Corp. COPS, MICROWIRE, and RAT are trademarks of National Semiconductor Corp.

Features

- Low power dissipation
- Quiescent current = 40 nA typical (25°C, V_{CC} = 3.0 V)
- Low cost
- Single supply operation (2.4V-5.5V)
- CMOS-compatible I/O
- 4×64 serial read/write memory
- Crystal-based selectable timer 2.097152 MHz or 32.768 kHz (COP498/398)
- Software selectable 1 Hz or 16 Hz "wake-up" signal for COPS controller (COP498/398)
- External override to "wake-up" controller
- Compatible with all COP400 processors (processor $V_{CC} \le 9.5 \text{ V}$)
- MICROWIRE-compatible serial I/O
- Memory protection with write enable and write disable instructions
- 14-pin dual-in-line package (COP498/398) or 8-pin dual-in-line package (COP499/399)



Absolute Maximum Ratings

Voltage relative to GND

Power Dissipation

At XSEL, 1 Hz, X_{IN}, X_{OUT}, DO -0.3V to $V_{CC} + 0.3V$ At all other pins -0.3V to 10V

Maximum V_{CC} Voltage **Total Sink Current Allowed**

15 mA **Total Source Current Allowed** 10 mA

Ambient Operating Temperature

COP398/COP399 -40°C to +85°C

COP498/COP499 0°C to +70°C

Ambient Storage Temperature -65°C to +150°C

Lead Temperature (Soldering, 10 seconds) 300°C

"Absolute maximum ratings" indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not insured when operating the device at absolute maximum ratings.

DC Electrical Characteristics

COP398/COP399: -40° C $\leq T_A \leq +85^{\circ}$ C unless otherwise specified. COP498/COP499: 0°C ≤ T_A ≤ ÷70°C unless otherwise specified.

Parameter	Conditions	Min.	Max.	Units
Operating Voltage	COP498/COP499	2.4	5.5	V
	COP398/COP399	3.0	5.5	٧
Quiescent Current	All inputs at GND		·	,
	$T_A = 25$ °C, $V_{CC} = 3.0 \text{ V}$		1.0	μA
	$T_A = 25^{\circ}C, V_{CC} = 5.0V$		3.0	μΑ
	$T_A = 25^{\circ}C, V_{CC} = 5.5 V$		6.0	μΑ
	$T_A = 70^{\circ}C$, $V_{CC} = 3.0 \text{ V}$		4.0	μA
	$T_A = 70^{\circ}C, V_{CC} = 5.0 \text{ V}$		10	μΑ
	$T_A = 70^{\circ}C, V_{CC} = 5.5 V$		20	μA
(COP398/COP399 only)	$T_A = 85^{\circ}C, V_{CC} = 3.0 \text{ V}$		8.0	μΑ
	$T_A = 85^{\circ}C, V_{CC} = 5.0 V$		16	μΑ
	$T_A = 85$ °C, $V_{CC} = 5.5$ V		30 -	μΑ
COP498/COP398				
Standby Current (sleep mode)	V _{CC} = MIn., USC. = 2.097 WITZ	i	200	μĠ
(running with crystal)	$V_{CC} = Max., Osc. = 2.097 MHz$		700	μΑ
	$V_{CC} = Min., Osc. = 32.768 kHz$		20	μΑ
	$V_{CC} = Max.$, Osc. = 32.768 kHz		100	μΑ
Operating Current	SK = 250 kHz square wave			
	$V_{CC} = Min., Osc. = 2.097 MHz$	1	300	μΑ
·	$V_{CC} = Max., Osc. = 2.097 MHz$		920	μΑ
	$V_{CC} = Min., Osc. = 32.768 kHz$	İ	120	μΑ
	V _{CC} = Max., Osc. = 32.768 kHz		320	μΑ
COP499/COP399 Operating Current	SK = 250 kHz square wave			
	$V_{CC} = Min.$		100	μΑ
	V _{CC} = Max.		250	· μA
Input Voltage Levels				
CE Input	(Schmitt Trigger Input)			
Logic High (V _{IH})		0.8 V _{CC}	,	V
Logic Low (V _{IL})			0.4 V _{CC}	V
OVR Input	(Schmitt Trigger Input)			
Logic High (V _{IH})	35 . ,	0.8 V _{CC}		V
Logic Low (V _{IL})			0.2 V _{CC}	V
All Other Inputs				
Logic High (V _{IH})		0.7 V _{CC}		V
Logic Low (V _{IL})			0.3 V _{CC}	V

6.5V

50 mW

DC Electrical Characteristics (cont'd)

Parameter	Conditions	Min.	Max.	Units
Output Voltage Levels — DO, 1 Hz				
CMOS Operation				
Logic High (V _{OH})	$I_{OH} = -10 \mu A$	V _{CC} – 0.1		V
Logic Low (V _{OL})	$I_{OL} = 10 \mu\text{A}$		0.1	* V
Input Leakage Current	COP498/COP499, $V_{IH} = V_{CC}$, $V_{IL} = 0V$	-1.0	+1.0	μΑ
	COP398/COP399, $V_{IH} = V_{CC}$, $V_{IL} = 0 V$	-2.0	+2.0	μΑ
TRI-STATE®, Open Drain	COP498/COP499, $V_H = V_{CC}$, $V_L = 0V$	−2.5	+2.5	μΑ
Leakage Current	COP398/COP399, $V_H = V_{CC}$, $V_L = 0V$	-5.0	+5.0	μΑ
Output Current Levels	V _{CC} = 4.5V			
Sink Current				
OSC	$V_{OL} = 0.4V$	0.5		mA ·
ON	$V_{OL} = 1.5V$	1.5	7.5	mA
Хоит	$XSEL = 1, X_{IN} = 4.5V, V_{OL} = 1.0V$	0.25		mA
X _{OUT}	$XSEL = 0$, $X_{IN} = 4.5V$, $V_{OL} = 2.0V$	8.0		μΑ
1 Hz, DO	V _{OL} = 0.8V	0.8		mA .
Source Current				
ON	V _{OH} = 1.0V	60		μΑ
X _{OUT}	$XSEL = 1, X_{IN} = 0V, V_{OH} = 3.0V$	0.27		mA
X _{OUT}	$XSEL = 0, X_{IN} = 0V, V_{OH} = 3.0V$	10		μΑ
1 Hz, DO	V _{OH} = 2.0V	0.4		mA

AC Electrical Characteristics COP398/COP399: $-40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$ unless otherwise specified. COP498/COP499: $0^{\circ}\text{C} \le T_{A} \le +70^{\circ}\text{C}$ unless otherwise specified.

Parameter	Conditions	Min.	Max.	Units
COP Interface				
SK Frequency	CS=1, CE=1, COP498/COP499 CS=1, CE=1, COP398/COP399	4.096 8.192	250 250	kHz kHz
SK Duty Cycle	SK frequency ≥ 25 kHz	25	75	%
	SK frequency = Min.	48	52	%
Inputs		•		
CS				
t _{CSS}		0.2	İ	μS
t _{CSH}		0	1	μS
DI				4
t _{SETUP}		0.4	1	μS
thold		0.4		μS
Output			1	
DO	$C_L = 100 \text{pF}, 4.5 \text{V} \leq V_{CC} \leq 5.5 \text{V},$			* * *
t _{pd1} , t _{pd0}	$V_{OH} = 0.7 V_{CC}, V_{OL} = 0.4 V$		2.0	μS
t _{pd1} , t _{pd0}	$C_L = 50 pF, V_{CC} = Min., V_{OH} = 2V,$		1	
	$V_{OL} = 0.7 V$	1	2.4	μS
Crystal Osc. Frequency	XSEL = 1		2.1	MHz
	XSEL = 0	-	65	kHz





Figure 2. Synchronous Data Timing



Order Number COP498N, COP398N NS Package N14A Order Number COP499N, COP399N NS Package N08A

Figure 3. Pin Connection Diagrams

Pin	Description	Pin	Description
cs	Chip Select	1 Hz	1 Hz Square Wave Output
CE	Chip Enable	ŌN	Active Low Wake-Up Signal to COPS™
SK	Serial Data Clock		Controller
DI	Serial Data Input	OVR	External Override Wake-Up for COPS
DO	Serial Data Output		Controller
XSEL	Crystal Option Select	OSC	Open Drain Oscillator Output
X _{IN}	Crystal Oscillator Input	V _{CC}	Power Supply
X _{OUT}	Crystal Oscillator Output	GND	Ground

COP398 and COP399 are extended temperature devices (-40°C to +85°C) of COP498 and COP499 (0°C to 70°C) respectively, with all other functional and electrical characteristics being the same. Therefore, no further attempt will be made to distinguish between COP498 and COP398 or between COP499 and COP399. Unless otherwise specified, the following descriptions will apply to both COP498 and COP499, and they will be known as the device.

Instruction Set

COP498 has six instructions as indicated in Figure 4. Note that the MSB of any given instruction is a "1". This bit is properly viewed as a start bit in the interface sequence. The lower 4 bits of the instruction contain the command for the device. One of the instruction (TCEO) should not be used in COP499 as it serves no purpose.

Instruction	Opcode	Comments
M	SB	
WRITE	1 s 1 r ₁ r ₀	s=ON (wake up signal) frequency select 1=16 Hz, 0=1 Hz (s selection for COP498 only) (s=0 for COP499)
READ	1 1 0 r ₁ r ₀	r ₁ , r ₀ = register number (00, 01, 10, 11)
WREN	10011	Write enable
WRDS	10000	Write disable
TSEC	10010	Test timer seconds latch (COP498 only)
SLEEP	10001	Put COPSTM controller to

Functional Description

A block diagram of COP498 and COP499 is given in Figure 1. Positive logic is used. When a bit is set to the higher voltage it is a logic "1"; when a bit is reset to the lower voltage it is a logic "0". The COP498 can execute

Figure 4. Instruction Set

six instructions: READ (from any one of 4 registers in memory); WRITE (to any one of 4 registers in memory); WREN (write enable); WRDS (write disable); TSEC (test and reset timer seconds latch); and SLEEP (drive ON signal high to turn off COPSTM controller). The COP499 can execute all the above instructions except TSEC. All communications with the device are via the serial MICROWIRETM interface. Both CS and CE (CE only in COP499) must be high to enable the device. The device must be deselected between instructions — either CS and/or CE must go low to insure proper operation. The deselecting of the device resets the counters and serial input register.

Read/Write Memory

The device has 256 bits of read/write memory. The memory is organized as 4 registers of 64 bits each. The data is accessed serially through the Data Input (DI) and Data Output (DO) pins. SK is the clock signal for data and instructions.

The memory address register can be conceived of as two registers: one two bits long and loaded directly from the instruction; the other six bits long and incremented by 1 with each SK pulse as long as the chip is selected. The two bit register does not change during the execution of a given instruction. The six bit register is reset to zero while the device is deselected. When counting, the six bit register wraps around from its maximum value back to zero. Thus memory locations are addressed relative to the number of SK pulses after the chip is selected.

The READ instruction will select one of the 4 registers (the register being identified in the instruction opcode as indicated in Figure 4) and output the contents of that register to the DO pin until the device is deselected. Note that data output from the device, as a result of a READ instruction, continues as long as the device is selected and clocks are provided. Reading more than 64 bits will cause rereading of some bits as the memory address register wraps around from the maximum value back to zero.

The WRITE instruction selects one of the 4 registers (the register being identified in the instruction opcode as indicated in Figure 4) and takes the data from the DI pin and stores that data into the memory register until the device is deselected. The write operation continues as long as the device is selected and clocks are provided. Thus writing more than 64 bits will cause a portion of the data to be overwritten.

Timer (COP498 only)

With the XSEL pin tied high (V_{CC}), the timer is a 21 stage counter which can divide a 2.097152 MHz signal down to 1 Hz. This creates the 1 Hz signal output. With XSEL tied low (ground), the timer is a 15 stage counter which divides a 32.768 kHz signal down to create the 1 Hz signal output. The rising edge of the 1 Hz signal is used internally to set the timer seconds latch. A wake-up signal is generated at the \overline{ON} output. This signal can be used to turn a COPS controller on. The wake-up rate is software selectable and may be either 1 Hz or 16 Hz. A bit in the WRITE instruction controls this wake-up rate (see Figure 4). By means of the SLEEP instruction a COPS controller may cause the \overline{ON} signal to go high thereby providing a means for the controller to safely turn itself off.

An override capability is present whereby the \overline{ON} pin may be prevented from going high. A "1" level at the OVR pin will force \overline{ON} to go low (or stay low) thereby causing the controller to turn on or remain on. \overline{ON} will remain low, and the controller on, as long as the OVR pin is high. To preserve timekeeping when using the override feature, a timer seconds latch is provided. This latch is set by the rising edge of the 1 Hz signal and is read and reset by the TSEC instruction. The timer seconds latch is primarily intended for use when the override feature is implemented. However, it does provide a convenient one second timer which is software testable over a common serial port.

System Considerations

When the COPS processor is being turned on and off, during the power supply transition between ground and operating voltage, some pulses may occur at the output pins of the processor. By using the WRDS and WREN instructions, together with the higher "1" level of the CE pln, accidental writing into the memory may be prevented. This is done by disabling the write operation before going to sleep and enabling the write operation when the COPS processor starts execution. A WRDS instruction is automatically executed if the SLEEP instruction causes \overline{ON} to go high turning off the COPS processor. Furthermore, WREN instruction is disabled as long as \overline{ON} remains high.

The XSEL pin, which identifies the timer counter length, should be tied to either $V_{\rm CC}$ or ground depending on the


crystal input. For proper operation, the state of XSEL should not be changed while the device is in operation. If the oscillator and timer features are not used, the $X_{\rm IN}$ pin should be connected to the GND pin and XSEL tied to $V_{\rm CC}$. If the override feature is not used the OVR pin should be connected to the GND pin.

The device is in a static mode when either the CS or CE pin is low. However, the device is in a dynamic mode when both CS and CE are high and at least one high level has been detected at SK while both pins are high. Because of this, a minimum frequency is specified for the SK clock. This minimum frequency really translates to maximum on and off times for the SK clock. As the SK clock slows down, the duty cycle must get closer to 50%. For best operation, the user should regard the maximum on and off times for the SK clock as about 122 µs (61 µs for COP398/COP399).

COPS™ Controller to COP498/COP499 Hardware Interface

If the COPS controller is operating with a $4\,\mu s$ instruction cycle time, a 47k resistor should be connected between SK and V_{CC} to speed up the rise time of the SK clock. If the override feature is used in COP498, the override signal should be connected to the OVR pin of the COP498 and an input of the COPS controller. This is simply to provide a means for the controller to know if it was turned on by override or normal timeout. The override signal should be free of noise. In systems where the COPS controller is operating with V_{CC} greater than 6 volts, SI and the override input on the controller should have high impedance, standard TTL level input options selected. To minimize current drain in the controller, the override input to the controller should always use the high impedance option.

Figure 6a illustrates the COP498 interface in a system with supply voltage less than 6 volts. The COPS controller can either be turned on by the timer or an external signal. A PNP transistor, controlled by the ON signal of the COP498, is used to gate the power to the COPS controller. A 0.05 µF capacitor is connected across the supply pins of the controller to reduce voltage variations due to current spikes. It is not recommended to use large capacitance values here as problems can be introduced if the power supply fall time is too long. The switched supply fall time should be kept to about ten instruction cycles of the COPS processor. Resistor R2, between the ON pin of the COP498 and the base of the transistor, is used to limit current. Resistor R1, between the base and emitter of the transistor, is used to turn the transistor off when ON is high. The CE pin of the COP498 is tied to the V_{CC} pin of the controller. This guarantees that the controller is at its full operating voltage before the COP498 can be accessed. When turned on, the PNP transistor should be saturated in order to minimize the voltage drop across it. The system power supply, which here is V_{CC} to the COP498, must be high enough to insure that the controller V_{CC} — which is the system supply less the voltage drop across the PNP transistor is high enough to be recognized as a logic "1" at the CE input of the COP498. It is also desirable to have all input signals to the COP498 as close as possible to the COP498 supply levels to eliminate any static power drain which could significantly increase standby and operating current.






Figure 6b illustrates the COP499 interface in a system with a supply voltage less than 6 volts. The COPS processor is being turned on by a switch (or an external signal) connected to the OVR pin.

Figure 7 illustrates a COP498 interface in a system with a supply voltage greater than 6 volts. In such a system, the COP498 cannot be connected directly across the system supply. The power to the COP498 is derived from the system supply by means of a standard zener diode arrangement. A zener diode with a breakdown of about 5 volts is recommended. A capacitor is connected across the COP498 supply pins to reduce voltage variations due to current spikes and to supply extra current when the COP498 is in active operation. Here it is assumed that the COP498 is in standby mode, i.e., deselected, most of the time and is active, selected, for a short period (less than 100 SK periods).

The zener diode series resistor R3 should be selected to meet the current requirements of the zener diode and the standby current of the device. The primary purpose of the zener diode is to place an upper limit on the value of V_{CC} to the device. This insures that V_{CC} to the device will not exceed the specified maximum value. Since the device will operate from 2.5V to 6.0V, the choice of zener diode and series resistor is not critical.

Note that the user may generate the two supply voltages in any manner compatible with system requirements.

Because the COPSTM controller and the device have different operating voltages, the high impedance standard TTL level input should be selected on the COPS controller for SI and any other input to the controller from the device.




Figure 7. COP498-COP420L Interface with $V_S = 9V$ and 32.768 kHz Crystal

Sample System Current Drain Calculation

Suppose a 5V system consists of a COP420 and a COP498 with a 32.768 kHz crystal. The COP420 is being turned on once a second. Assume that the COP420 needs 10 ms for internal reset and 10 ms to update all the necessary information, then the COP420 will be turned on for 20 ms every second, i.e., a duty cycle of 2%; and the COP498 will be in operating mode for at most 10 ms, i.e., a duty cycle of less than 1%. Because of the short duty cycle, it is further assumed that the COP498 current drain will be that of standby current, about $75\,\mu\text{A}$ at 5V. The current drain through the base of the switching transistor that turns on the COP420 can be estimated by the voltage drop across the current limiting resistor and in this case is assumed to be 3.5 mA.

COP498 current drain = 75μ A COP420 current drain = $0.02 \times 25 \text{ mA} = 500 \mu$ A Switching transistor base current = $0.02 \times 3.5 \text{ mA} = 70 \mu$ A Total system current drain = $500 + 70 + 75 \mu$ A = 645μ A

The result shows that it is possible to achieve the low cost of NMOS and low power dissipation of CMOS simultaneously with a system consisting of a COP498 and a COPS processor.

COPS™ Controller — COP498/398 Software Interface

Figure 8 shows a typical flow chart for a COP498 or COP499 interface to a COPS microcontroller system. This flow chart also illustrates the override feature. Since the override feature is being used, the first step is to inquire the device if it is necessary to increment the time. It is assumed that timekeeping is a necessary part of the application. This interrogation of the device is




Figure 8. Typical COP498 Interface Flowighart

accomplished by means of the TSEC instruction which dumps the contents of the timer seconds latch to the serial output port and resets the latch. If the latch was set, the time must be incremented. This is accomplished by reading the appropriate memory register into the controller, incrementing the time and writing the register back out to the device. The next step is to check for the override signal. If it is present a special override routine may be performed. If no override is present, the controller turns itself off by sending a SLEEP command to the device. After sending the SLEEP command, the controller goes into a loop to wait for power to go off. In the event the controller is turned back on by the override signal before the voltage has dropped, the loop has a time limit which, when exceeded, causes the controller to jump to the beginning of the program and start again. If the override feature is not used there is no need to test the timer seconds latch nor to test for the override signal. Without the override, the controller can only be turned on by the COP498 if the time out period has elapsed. Note also that the timer features continue to operate regardless of the state of the override signal. The override signal, when high, merely forces the ON

pin to go low. The operation of the rest of the chip is in no way affected by the override signal.

General Code for Software Interface

The code in Figure 9a is recommended for interfacing the device to any COPS controller other than COP410L/ COP411L. The code in Figure 9b is the recommended interface code for COP410L/COP411L. The code is written as subroutines and the code uses one level of subroutine internally. It is apparent from the code that the software interface is somewhat different for the READ and WRITE instructions than for the rest of the instructions. The routine labelled SETUP is assumed to be in page 2 of the ROM. The rest of the code may be located anywhere in program memory subject to the usual programming rules of COPS microcontrollers. The lower four bits of the instruction opcode are assumed to be located in RAM location COMAND, which is chosen as location 3,15. Data I/O uses register 2. The controller-COP498/499 interface is assumed to be as in Figure 6 or Figure 7. It is assumed that the SIO register in the COPS controller is enabled as serial I/O prior to entry to these routines

WRITE:	JSRP	SETUP	
RW:	LD	02101	
1744.	XAS		DEADMADITE DATA
			; READ/WRITE DATA
	XIS		
	JP	RW	
	OBD		; DISABLE THE COP498/499 (B = 0)
	JP	FINISH	
READ:	JSRP	SETUP	
	NOP		; NEED A TOTAL OF 5 SK CLOCK DELAYS (5 NOP'S)
	NOP		; UNTIL DATA OUT IS VALID AT SIO REGISTER
	NOP		
	NOP		·
	NOP		
	JP	RW	· ·
INSTRT:	JSRP	SETUP	: ROUTINE FOR THE REST OF THE INSTRUCTIONS
	NOP	02.01	, noother on the neor of the mornooned
	NOP		: DELAYS TO INSURE PROPER TIMING
FINIO			, DELATS TO INSURE PROPER TIMING
FINISH:	CLRA		
	RC		
	OBD		; DESELECT THE COP498/499 (B = 0)
	XAS		; TURN OFF THE CLOCK
	RET		•
	. PAGE	2	
SETUP:	LBI	COMAND	; POINT TO LOCATION WHERE COMMAND STORED
	CLRA		
	SC		
	XAS		; TURN ON SK CLOCK
	OBD		; ENABLE THE COP498/499 (B = 15)
	CLRA		
	XAS		: MAKE SURE NO INVALID DATA SENT
	CLRA		,
	AISC	1	: SET UP START BIT
	SC	•	, 021 01 01/11/1 2/1
	XAS		: SEND START BIT MSD OF INSTRUCTION
			•
	LD		; FETCH COMMAND TO A
	NOP		
	NOP		; MAINTAIN PROPER TIMING
	XAS		; SEND COMMAND
	LBI	2,0	; POINT TO READ/WRITE REGISTER
	RET		; RETURN TO MAIN ROUTINE

Figure 9a. Software Interface to COP498/COP499 for COPS™ Controllers Other Than COP410L/COP411L




Figure 9b. COP410L/COP411L Software Interface to COP498/COP499

The code in Figure 9a will read or write 64 bits at a time. Note that in the COP410L/411L the code in Figure 9b will read or write 32 bits at a time. The code of Figure 10 is recommended if the user wishes to work in blocks of 64 bits with the COP410L/411L. Only the code which is different from that shown in Figure 9b is shown in Figure 10.

The routine in Figure 10 will read/write into registers 2 and 1 in the COP410L/411L. Figure 10 illustrates the preferred method of achieving full utilization of the device memory when the COP410L/411L is the controller. Remember that all the other routines are as shown in Figure 9B. Figure 10 illustrates only that code that must be changed to achieve full usage of the device memory when using the COP410L/411L.

General Notes

- For complete safety in all cases it is recommended that the SK clock be turned off after the device has been deselected since the device is dynamic when it is enabled. If the clock is turned off while the device is selected, special care must be given to the SK timing characteristics. In no case should the clock be turned off while the device is selected if the SK period is greater than about 50 µs.
- The device does not become dynamic until both CS and CE are high and at least one high level is seen at the SK input. Thus the device may be safely enabled prior to turning on the clock as long as SK is low when the device is enabled.





Figure 10. COP410L/411L-COP498/499 Special Routine

- The device must be deselected between instructions.
 Failure to do so will yield improper operation. The device relies on the select lines changing state in order to clear internal registers. Only one of the select lines on the COP498 needs to go low between instructions.
- 4. The user must insure that a WREN (write enable) instruction has been performed in order to write to the device memory. The WREN command need be given only once unless the SLEEP feature is used. If ON goes high as a result of a SLEEP command, a write disable is automatically performed in order to provide maximum protection to the device memory while the COPS™ controller is powering up and powering down. As long as ON remains high, WRITE and WREN instructions are disabled. Thus when the COPS controller wakes up after previously issuing a SLEEP command, a WREN instruction is required before data can be written to the device.
- 5. The six bit section of the RAM address register will increment whenever there are clock pulses present when the CS and CE pins are high. Thus the user can position the RAM address register if he wishes by selecting the device, holding the DI pin low and supplying the appropriate number of clocks. Then, without deselecting the device, the user would send the instruction and read or write data. Although possible, this technique is not recommended as it is fairly involved.
- 6. When using the TSEC command in COP498 with the code as given in Figure 9, the master program should test for the accumulator greater than 1 to determine if the timer seconds latch was set. Note again, test for greater than 1: do not test for greater than zero.

Note on MICROWIRE™ Interface

If the device is connected to a MICROWIRE interface containing other circuits whose DO (data output) pins may produce a signal swing higher than V_{CC} of the device, some protection is needed on the DO pin of the device. This happens when the DO pins of several peripherals powered by different voltages are connected together; e.g. a COP453 at 9.5V with a COP498 at 5.5V, or a COP452 at 4.5V with a COP499 at 2.4V. When the DO pin of COP498/499 is externally driven above its power supply voltage, a current will flow into it and this current must be limited to 1 mA. As an example, we have two COP453's with a COP420L operating at 9.5V and a COP498 operating at 4.5 V. When enabled, the DO pin of a COP453 may swing higher than 4.5V, the power supply voltage of the COP498. One way to limit the current is to use a current limiting resistor of 5.6 kΩ between the DO pins of the COP453 and the COP498, NOTE; the SI pin of the COPS processor MUST BE A Hi-Z INPUT. Two configurations are possible as shown in Figure 11. Note that the resistor between DO and SI will give extra RC delay to the signal going from the DO pin to the SI pin of the COPS processor. Connection B is preferred because the DO signal from COP498 has nearly a whole SK cycle to become valid at SI input before the signal is read by the processor. When a ROMiess COPS processor (COP401L/-COP402/COP404L) is used for emulation, the circuit shown in Figure 12 may be used to simulate a Hi-Zinput for the SI pin.






Figure 11. High Voltage Protection on DO Pin




Figure 12. Simulating Hi-Z SI Input on ROMless Processors



DS8906 AM/FM Digital Phase-Locked Loop Synthesizer

General Description

The DS8906 is a PLL synthesizer designed specifically for use in AM/FM radios. It contains the reference oscillator, a phase comparator, a charge pump, a 120 MHz ECL/I²L dual modulus programmable divider, and a 20-bit shift register/latch for serial data entry. The device is designed to operate with a serial data controller generating the necessary division codes for each frequency, and logic state information for radio function inputs/outputs.

The Colpitts reference oscillator for the PLL operates at 4 MHz. A chain of dividers is used to generate a 500 kHz clock signal for the external controller. Additional dividers generate a 12.5 kHz reference signal for FM and a 500 Hz reference signal for AM/SW. One of these reference signals is selected by the data from the controller for use by the phase comparator. Additional dividers are used to generate a 50 Hz timing signal used by the controller for "time-of-day".

Data is transferred between the frequency synthesizer and the controller via a 3 wire bus system. This consists of a data input line, an enable line, and a clock line. When the enable line is low, data can be shifted from the controller into the frequency synthesizer. When the enable line is transitioned from low to high, data entry is disabled and data present in the shift register is latched.

From the controller 22-bit data stream, the first 2 bits address the device permitting other devices to share the same bus. Of the remaining 20-bit data word, the next 14-bits are used for the PLL divide code. The remaining 6 bits are connected via latches to output pins. These 6 bits can be used to drive radio functions such as gain, mute, FM, AM, LW and SW only. These outputs are open collector. Bit 18 is used internally to select the AM or FM local oscillator input and to select between the 500 Hz and 12.5 kHz reference. A high level at bit 18 indicates FM and a low level indicates AM.


The PLL consists of a 14-bit programmable I²L divider, an ECL phase comparator, an ECL dual modulus (p/p + 1) prescaler, and a high speed charge pump. The programmable divider divides by (N+1), N being the number loaded into the shift register (bits 1-14 after address). It is clocked by the AM input via an ECL ÷ 7/8 prescaler, or through a ÷ 63/64 prescaler from the FM input. The AM input will work at frequencies up to 8 MHz, while the FM input works up to 120 MHz. The AM band is tuned with a frequency resolution of 500 Hz and the FM band is tuned with a resolution of 12.5 kHz. The buffered AM and FM inputs are self-biased and can be driven directly by the VCO thru a capacitor. The ECL phase comparator produces very accurate resolution of the phase difference between the input signal and the reference oscillator. The high speed charge pump consists of a switchable constant current source (-0.3 mA) and a switchable constant current sink (+0.3 mA). If the VCO frequency is low, the charge pump will source current, and sink current if the VCO frequency is high.

A separate V_{CCM} pin (typically drawing 1.5 mA) powers the oscillator and reference chain to provide controller clocking frequencies when the balance of the PLL is powered down.

Features

- Uses inexpensive 4 MHz reference crystal
- FIN capability greater than 120 MHz allows direct synthesis at FM frequencies
- FM resolution of 12.5 kHz allows usage of 10.7 MHz ceramic filter distribution.
- Serial data entry for simplified control.
- 50 Hz output for "time-of-day" reference with separate low power supply (V_{CCM}).
- 6-open collector buffered outputs for band switching and other radio functions.
- Separate AM and FM inputs. AM input has 15 mV (typical) hysteresis.

Connection Diagram



Order Number DS8906N NS Package N20A

Absolute Maximum Rati	ngs (Note 1)	Operating Con	ditions		
			MIN	MAX	UNITS
Supply Voltage		Supply Voltage, V _{CC}			
(V _{CC1})	7 V	V _{CC1}	4.75	5.25	· V
(V _{CCM})	7V	VCCM	4.5	6.0	V
Input Voltage	7V	Temperature, TA	0	70	°C
Output Voltage	7V				
Storage Temperature Range	65°C to +150°C				
Lead Temperature (Soldering, 10 seconds)	300°C				

DC Electrical Characteristics (Notes 2 and 3)

	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
VIH	Logical "1" Input Voltage			2.1			V
I _I IH	Logical "1" Input Current	V _{IN} = V _{CC1}			0	10	μА
VIL	Logical "O" Input Voltage					0.7	V
li L	Logical "0" Input Current	Data, Clock, and ENABLE Inputs	, V _{IN} = 0V		5	-25	μΑ
¹ ОН	Logical "1" Output Current All Bit Outputs, 50 Hz Output 500 kHz Output	V _{OH} = 5.25V V _{OH} = 2.4V, V _{CCM} = 4.5V	-			50 -250	μΑ μΑ
VõL	Logise! "O" Output Voltage All Bit Outputs 50 Hz Output, 500 kHz Output	I _{OL} = 5 mA I _{OL} = 250 μA				0.5 0.5	V
ICC1	Supply Current (V _{CC1})	All Bit Outputs High			90	160	mA
ICCM(STAND	DBY) VCCM Supply Current	V _{CCM} = 6.0V, All Other Pins Ope	en		1.5	4.0	mA
lout	Charge Pump Output Current	$1.2V \le V_{OUT} \le V_{CCM} - 1.2V$	Pump Up	-0.10	-0.30	-0.6	mA
		V _{CCM} ≤6.0V	Pump Down	0.10	0.30	0.6	mA
			TRI-STATE®		0	±100	n A
CCM(OPERA	ATE) VCCM Supply Current	V _{CCM} = 6.0V, V _{CC1} = 5.25V, All Other Pins Open			2.5	6.0	mA

TRI-STATE® is a registered trademark of National Semiconductor Corp.

AC Electrical Characteristics v_{CC} = 5V, T_A = 25°C, $t_r \leq 10$ ns, $t_f \leq 10$ ns

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V _{IN(MIN)(F)}	F _{IN} Minimum Signal Input	AM and FM Inputs, $0^{\circ}C \le TA \le 70^{\circ}C$		20	100	mV (rms)
VIN(MAX)(F)	FIN Maximum Signal Input	AM and FM Inputs, $0^{\circ}C \le T_A \le 70^{\circ}C$	1000	1500		mV (rms
FOPERATE	Operating Frequency Range (Sine Wave Input)	$V_{IN} = 100 \text{ mV rms}$ AM $0^{\circ}\text{C} \leq T_{A} \leq 70^{\circ}\text{C}$ FM	0.4 60		8 120	MHz MHz
R _{IN} (FM)	AC Input Resistance, FM	120 MHz, V _{IN} = 100 mV rms	300			5.
R _{IN} (AM)	AC Input Resistance, AM	2 MHz, V _{IN} = 100 mV rms	1000			2
CIN	Input Capacitance, FM and AM	V _{IN} = 120 MHz	3	6	10	pl
tEN1	Minimum ENABLE High Pulse Width			625	1250	n
tEN0	Minimum ENABLE Low Pulse Width			375	750	'n
tCLKEN0	Minimum Time Before ENABLE Goes Low that CLOCK Must be Low			-50	0	n
tEN0CLK	Minimum Time After ENABLE Goes Low that CLOCK Must Remain Low			275	550	n
^t CLKEÑ1	Minimum Time Before ENABLE Goes High that Last Positive CLOCK Edge May Occur	,		300	600	r
tEN1CLK	Minimum Time After ENABLE Goes High Before an Unused Positive CLOCK Edge May Occur			175	350	r

AC Electrical Characteristics (Continued) V_{CC} = 5V, T_A = 25°C, $t_r \le 10$ ns, $t_f \le 10$ ns


	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
[†] CLKH	Minimum CLOCK High Pulse Width			275	550	ns
tCLKL	Minimum CLOCK Low Pulse Width			400	800	. ns
tĎS	Minimum DATA Setup Time, Minimum Time Before CLOCK that DATA Must be Valid			150	300	ns
tDH	Minimum DATA Hold Time, Minimum Time After CLOCK that DATA Must Remain Valid			400	800	ns


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 2: Unless otherwise specified min/max limits apply across the 0°C to +70°C temperature range for the DS8906.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.


Schematic Diagrams (DS8906 AM/FM PLL Typical Input/Output Schematics)







1 5V



^{*}Timing diagrams are not drawn to scale. Scale within any one drawing may not be consistent, and intervals are defined positive as drawn.

SERIAL DATA ENTRY INTO THE DS8906

Serial information entry into the DS8906 is enabled by a low level on the ENABLE input. One binary bit is then accepted from the DATA input with each positive transition of the CLOCK input. The CLOCK input must be low for the specified time preceding and following the negative transition of the ENABLE input.

CLOCK

The first 2 bits accepted following the negative transition of the ENABLE input are interpreted as address. If these address bits are *not* 1,1, *no* further information will be accepted from the DATA inputs, and the internal data latches *will not* be changed when ENABLE returns high.

If these first 2 bits are 1,1, then all succeeding bits are accepted as data, and are shifted successively into the internal shift register as long as **ENABLE** remains low.

Any data bits preceding the 20th to last bit will be shifted out, and are thus irrelevant. Data bits are counted as any bits following 2 valid (1,1) address bits with the ENABLE low.


When the ENABLE input returns high, any further serial data input is inhibited. Upon this positive transition of the ENABLE, the data in the internal shift register is transferred into the internal data latches.

Note that until this time, the states of the internal data ratches have remained unchanged.

These data bits are interpreted as follows:


TA DIT DOGITION	DATA INTERPRETATION
ATA BIT POSITION	DATA INTERPRETATION
Last	Bit 20 Output (Pin 2)
2nd to Last	Bit 19 Output (Pin 1)
3rd to Last	Bit 18 Output (FM/AM) (Pin 20)
4th to Last	Bit 17 Output (Pin 19)
5th to Last	Bit 16 Output (Pin 18)
6th to Last	Bit 15 Output (Pin 17)
7th to Last	MSB of N (2 ¹³)
8th to Last	(2 ¹²)
9th to Last	(2 ¹¹)
10th to Last	(2 ¹⁰)
11th to Last	(2 ⁹)
12th to Last	(2 ⁸)
13th to Last	(2 ⁷)
14th to Last	(2 ⁶) \rightarrow ÷N
15th to Last	(2 ⁵)
16th to Last	(2 ⁴)
17th to Last	(2 ³)
18th to Last	(2 ²)
19th to Last	(2 ¹)
20th to Last	LSB of N (2^0)

Note. The actual divide code is N+1, i.e., the number loaded plus 1.



Logic Diagram

AM/FM PLL Synthesizer



^{*} Sections operating from V_{CCM} supply

^{*} Address (1, 1)



DS8907 AM/FM Digital Phase-Locked Loop Frequency Synthesizer

General Description

The DS8907 is a PLL synthesizer designed specifically for use in AM/FM radios. It contains the reference oscillator, a phase comparator, a charge pump, a 120 MHz ECL/I²L dual modulus programmable divider, and an 18-bit shift register/latch for serial data entry. The device is designed to operate with a serial data controller generating the necessary division codes for each frequency, and logic state information for radio function inputs/outputs.

The Colpitts reference oscillator for the PLL operates at 4 MHz. A chain of dividers is used to generate a 500 kHz clock signal for the external controller. Additional dividers generate a 25 kHz reference signal for FM and a 10 kHz reference signal for AM. One of these reference signals is selected by the data from the controller for use by the phase comparator.

Data is transferred between the frequency synthesizer and the controller via a 3 wire bus system. This consists of a data input line, an enable line, and a clock line. When the enable line is low, data can be shifted from the controller into the frequency synthesizer. When the enable line is transitioned from low to high, data entry is disabled and data present in the shift register is latched.

From the controller 20-bit data stream, the first 2 bits address the device permitting other devices to share the same bus. Of the remaining 18-bit data word, the next 13 bits are used for the PLL divide code. The remaining 5 bits are connected via latches to output pins. These 5 bits can be used to drive radio functions such as gain, mute, FM, AM and stereo only. These outputs are open collector. Bit 16 is used internally to select the AM or FM local oscillator input and to select between the 10 kHz and 25 kHz reference. A high level at bit 16 indicates FM and a low level indicates AM.

The PLL consists of a 13-bit programmable I²L divider, an ECL phase comparator, an ECL dual modulus (p/p+1) prescaler, and a high speed charge pump. The programmable divider divides by (N+1), N being the number loaded into the shift register (bits 1-13 after address). It is clocked by the AM input via an ECL ÷ 7/8 prescaler, or through a ÷ 63/64 prescaler from the FM input. The AM input will work at frequencies up to 15 MHz, while the FM input works up to 120 MHz. The AM band is tuned with a frequency resolution of 10 kHz and the FM band is tuned with a resolution of 25 kHz. The buffered AM and FM inputs are self biased and can be driven directly by the VCO through a capacitor. The ECL phase comparator produces very accurate resolution of the phase difference between the input signal and the reference oscillator. The high speed charge pump consists of a switchable constant

TRI-STATE® is a registered trademark of National Semiconductor Corp.


current source (-0.3 mA) and a switchable constant current sink (+0.3 mA). If the VCO frequency is low, the charge pump will source current, and sink current if the VCO frequency is high. When using an AFC the charge pump output may be forced into TRI-STATE® by applying a low level to the charge pump enable input.

A separate V_{CCM} pin (typically drawing 1.5 mA) powers the oscillator and reference chain to provide controller clocking frequencies when the balance of the PLL is powered down.

Features

- Uses inexpensive 4 MHz reference crystal
- FIN capability greater than 120 MHz allows direct synthesis at FM frequencies
- FM resolution of 25 kHz allows usage of 10.7 MHz ceramic filter distribution
- Serial data entry for simplified control
- 50 Hz output for "time-of-day" reference driven from separate low power VCCM
- 5-open collector buffered outputs for controlling various radio functions
- Separate AM and FM inputs. AM input has 15 mV (typical) hysteresis

Connection Diagram



Order Number DS8907N NS Package N20A

Absolute Maximum Rat	ings (Note 1)	Operating Con	ditions		
			MIN	MAX	UNITS
Supply Voltage		Supply Voltage, VCC	•		
(V _{CC1})	7V	V _{CC1}	4.75	5.25	V
(V _{CCM})	7 V	VCCM	4.5	6.0	V
Input Voltage	7V	Temperature, T _A	0	70	°C
Output Voltage	7V				
Storage Temperature Range	-65°C to +150°C				
Lead Temperature (Soldering, 10 seconds)	300°C				

DC Electrical Characteristics (Notes 2 and 3)

	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
VIH	Logical "1" Input Voltage			2.1			V
IIH	Logical "1" Input Current	V _{IN} = 2.7V			0	10	μΑ
VIL	Logical "0" Input Voltage					0.7	V
HL	Logical "0" Input Current	Data, Clock, and ENABLE Inputs	s, V _{IN} = 0V		-5	-25	μΑ
IIL	Logical "0" Input Current	Charge Pump Enable, V _{IN} = 0V			-250	-450	μΑ
ЮН	Logical "1" Output Current All Bit Outputs, 50 Hz Output 500 kHz Output	V _{OH} = 5.25V V _{OH} = 2.4V, V _{CCM} = 4.5V				50 -250	μΑ μΑ
VoL	Logical "0" Output Voltage All Bit Outputs 50 Hz Output, 500 kHz Output	I _{OL} = 5 mA			·	0.5 0.5	V
ICC1	Supply Current (V _{CC1})	All Bit Outputs High			90	160	mA
ICCM(STANDBY	Y VCCM Supply Current	V _{CCM} = 6.0V, All Other Pins Ope	en		1.5	4.0	mA
lout	Charge Pump Output Current	1.2V ≤ V _{OUT} ≤ V _{CCM} - 1.2V	Pump Up	-0.10	-0.30	-0.6	mA
		V _{CCM} ≤6.0V	Pump Down	0.10	0.30	0.6	mA
•			TRI-STATE®		0	±100	nA
CCM(OPERATE) VCCM Supply Current	V _{CCM} = 6.0V, V _{CC1} = 5.25V, All Other Pins Open			2.5	6.0	mA

AC Electrical Characteristics v_{CC} = 5V, T_A = 25°C, $t_r \le 10$ ns, $t_f \le 10$ ns

	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{IN(MIN)(F)}	FIN Minimum Signal Input	AM and FM Inputs, $0^{\circ}C \le T_A \le$	70°C		20	100	mV (rms)
V _{IN(MAX)(F)}	FIN Maximum Signal Input	AM and FM Inputs, $0^{\circ}C \le T_A \le$	70°C	1000	1500		mV (rms)
FOPERATE	Operating Frequency Range (Sine Wave Input)	V _{IN} = 100 mV rms 0°C < T _A < 70°C	AM FM	0.4		8 120	MHz MHz
RIN (FM)	AC Input Resistance, FM	120 MHz, V _{IN} = 100 mV rms	<u> </u>	300			Ω
R _{IN} (AM)	AC Input Resistance, AM	2 MHz, V _{IN} = 100 mV rms		1000			Ω
CIN	Input Capacitance, FM and AM	V _{IN} = 120 MHz		3	6	10	pF
tEN1	Minimum ENABLE High Pulse Width		, , , , , , , , , , , , , , , , , , , ,		625	1250	ns
tEN0	Minimum ENABLE Low Pulse Width	·			375	750	ns
tCLKENO	Minimum Time Before ENABLE Goes Low that CLOCK Must be Low				- 50	0	ns
tEN0CLK	Minimum Time After ENABLE Goes Low that CLOCK Must Remain Low				275	550	ns
tCLKEN1	Minimum Time Before ENABLE Goes High that Last Positive CLOCK Edge May Occur				300	600	ns

AC Electrical Characteristics (Continued) $V_{CC} = 5V$, $T_A = 25^{\circ}C$, $t_r \le 10$ ns, $t_f \le 10$ ns


	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
^t EN1CLK	Minimum Time After ENABLE Goes High Before an Unused Positive CLOCK Edge May Occur	· · · · · · · · · · · · · · · · · · ·		175	350	ns
tCLKH	Minimum CLOCK High Pulse Width			275	550	ns
tCLKL	Minimum CLOCK Low Pulse Width			400	800	ns
tDS	Minimum DATA Setup Time, Minimum Time Before CLOCK that DATA Must be Valid			150	300	ns
[†] DH	Minimum DATA Hold Time, Minimum Time After CLOCK that DATA Must Remain Valid			400	800	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 2: Unless otherwise specified min/max limits apply across the -40°C to +85°C temperature range for the DS8907.


Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Schematic Diagrams (DS8907 AM/FM PLL Typical Input/Output Schematics)










Aivi/Fivi Frequency Synthesizer (Scan iviode)



* Timing diagrams are not drawn to scale. Scale within any one drawing may not be consistent, and intervals are defined positive as drawn.

CERIAL DATA ENTRY INTO THE DOCCOT

Serial information entry into the DS8907 is enabled by a low level on the ENABLE input. One binary bit is then accepted from the DATA input with each positive transition of the CLOCK input. The CLOCK input must be low for the specified time preceding and following the negative transition of the ENABLE input.

The first two bits accepted following the negative transition of the ENABLE input are interpreted as address. If these address bits are not 1,1, no further information will be accepted from the DATA inputs, and the internal data latches will not be changed when ENABLE returns high.

If these first two bits are 1,1, then all succeeding bits are accepted as data, and are shifted successively into the internal shift register as long as ENABLE remains low.


Any data bits preceding the 18th to last bit will be shifted out, and thus are irrelevent. Data bits are counted as any bits following two valid address bits (1,1) with the ENABLE low, When the ENABLE input returns high, any further serial data entry is inhibited. Upon this positive transition, the data in

data latches. Note that until this time, the states of the internal data latches have remained unchanged.

These data bits are interpreted as follows:


DATA BIT POSITION	DATA INTERPRETATION
Last	Bit 18 Output (Pin 2)
2nd to Last	Bit 17 Output (Pin 1)
3rd to Last	Bit 16 Output (FM/AM) (Pin 20
4th to Last	Bit 15 Output (Pin 19)
5th to Last	Bit 14 Output (Pin 18)
6th to Last	MSB of ÷N (2 ¹²)
7th to Last	(2 ¹¹)
8th to Last	(2 ¹⁰)
9th to Last	(2 ⁹)
10th to Last	(2 ⁸)
11th to Last	(2 ⁷)
12th to Last	(2 ⁶) > ÷N
13th to Last	(2 ⁵)
14th to Last	(2 ⁴)
15th to Last	(2 ³)
16th to Last	(2 ²)
17th to Last	(2 ¹)
18th to Last	LSB of \div N (2 ⁰)
	-

Note. The actual divide code is N+1, ie., the number loaded plus 1.



Logic Diagram

AM/FM PLL/Synthesizer (Serial Data 20-Pin Package)



 $^{^{}st}$ Sections operating from V_{CCM} supply.

^{**} Address (1, 1)



DS8908 AM/FM Digital Phase-Locked Loop Frequency Synthesizer

General Description

The DS8908 is a PLL synthesizer designed specifically for use in AM/FM radios. It contains the reference oscillator, a phase comparator, a charge pump, an operational amplifier, a 120 MHz ECL/I²L dual modulus programmable divider, and a 19-bit shift register/latch for serial data entry. The device is designed to operate with a serial data controller generating the necessary division codes for each frequency, and logic state information for radio function inputs/outputs.

A 3.96 MHz pierce oscillator and divider chain generate a 1.98 MHz external controller clock, a 20 kHz, 10 kHz, 9 kHz, and 1 kHz reference signals, and a 50 Hz time-of-day signal. The oscillator and divider chain are sourced by the $V_{\rm CCM}$ pin thus providing a low power controller clock drive and time-of-day indication when the balance of the PLL is powered down.

The 21-bit serial data stream is transferred between the frequency synthesizer and the controller via a 3-wire bus system comprised of a data line, a clock line, and an enable line.

The first 2 bits in the serial data stream address the synthesizer thus permitting other devices such as display drivers to share the same bus. The next 14 bits are used for the PLL (N + 1) divide code. The 15th bit is used internally to select the AM or FM local oscillator input. A high level on this bit enables the FM input and a low level enables the AM input. The 16th and 17th bits are used to select one of the 4 reference frequencies. The 18th and 19th bits are connected via latches to open collector outputs. These outputs can be used to drive radio functions such as gain, mute, AM, FM, or charge pump current source levels.


The PLL consists of a 14-bit programmable I²L divider, an ECL phase comparator, an ECL dual modulus (p/p + 1) prescaler, a high speed charge pump, and an operational amplifier. The programmable divider divides by (N + 1), N being the number loaded into the shift register. The programmable divider is clocked through a -7/8 prescaler by the AM input or through a ÷63/64 prescaler by the FM input. The AM input will work at frequencies up to 15 MHz, while the FM input works up to 120 MHz. The VCO can be tuned with a frequency resolution of either 1 kHz, 9 kHz, 10 kHz, or 20 kHz. The buffered AM and FM inputs are self-biased and can be driven directly by the VCO through a capacitor. The ECL phase comparator produces very accurate resolution of the phase difference between the input signal and the reference oscillator. The high speed charge pump consists of a switchable constant current source and sink. The charge pump can be programmed to deliver from 0.1 mA to 1 mA of constant current by connection of an external resistor from pin RPROGRAM to ground or any of the open collector bit outputs. Connection of programming resistors to the bit outputs enables the controller to adjust the loop gain for the particular reference frequency selected. The charge pump will source current if the VCO frequency is high and sink current if the VCO frequency is low. The low noise operational amplifier provided has a high impedance JFET input and a large output voltage range. The op amp's negative input is common with the charge pump output and its positive input is internally biased

Features

- Uses inexpensive 3.96 MHz reference crystal
- F_{IN} capability greater than 120 MHz allows direct synthesis at FM frequencies
- FM resolution of either 10 kHz or 20 kHz allows usage of 10.7 MHz ceramic filter distribution
- Serial data entry for simplified control
- 50 Hz output for time-of-day reference driven from separate low power V_{CCM}
- 2 open collector buffered outputs for controlling various radio functions
- Separate AM and FM inputs; AM input has 15 mV (typical) hysteresis
- Programmable charge pump current sources enable adjustment of system loop gain
- Operational amplifier provides high impedance load to charge pump output and enables a high voltage output to VCO

Connection Diagram

Dual-In-Line Package



Order Number DS8908N NS Package N20A

upply Voltage (V _{CC1})(V _{CCM}) (V _{CC2}) (V _{CC2}) (V _{CC2}) (V _{CC2}) (Note 1) 7V 17V	JS (Note 1)	Operating Co			
			Min	Max	Units
Supply Voltage		V _{CC1}	4.75	5.25	. V
	7V	V _{CC2}	V _{CC1} + 1.5	15.0	· V
	17V	V _{CCM}	3.5	5.5	V
Input Voltage	7V	Temperature, T _A	-40	+85	°C
Output Voltage	7V				
Storage Temperature Range	-65°C to +150°C				
Lead Temperature (Soldering, 10 seconds)	300°C				

DC Electrical Characteristics (Notes 2 and 3)

	Parameter	Conditions	3	Min	Тур	Max	Units
V _{IH}	Logical "1" Input Voltage			2.0			٧
I _{IH}	Logical "1" Input Current	V _{IN} = 2.7V			0	10	μΑ
V _{IL}	Logical "0" Input Voltage					0.8	٧
I _{IL}	Logical "0" Input Current	Data, Clock, and ENABLE In	nputs, V _{IN} = 0V		-5	- 25	μΑ
I _{OH}	Logical "1" Output Current Ali Bii Outputs, 50 Hz Output 1.98 MHz Output	V _{OH} = 5.25V V _{OH} = 2.4V, V _{CCM} = 4.5V				50 -250	μA μA
V _{OL}	Logical "0" Output Voltage All Bit Outputs 50 Hz Output, 1,98 MHz Output	I _{OL} = 5 mA I _{OL} = 250 μA				0.5 0.5	V
I _{CC1}	Supply Current (V _{CC1})	All Bit Outputs High				160	mA
I _{CCM}	V _{CCM} Supply Current	$V_{CCM} = 5.5V$, All Other Pins	Open		2.5	4.5	mA
I _{OUT}	Charge Pump Output Current	$2.5 \text{ k}\Omega \leq R_{PROG} \leq 25 \text{ k}\Omega$	Pump Up	- 20	I _{PROG}	+ 20	%
		$V_{CC1} \le 5.25V$, $V_{OUT} = V_{BIAS}$ $I_{PROG} = V_{CC1}/2 R_{PROG}$	Pump Down TRI-STATE®	- 20	I _{PROG}	+ 20 ± 100	% nA
I _{CC2}	V _{CC2} Supply Current	V _{CCM} = 5V, V _{CC1} = 5.25V, V _C All Other Pins Open	_{C2} = 15V	,	6.7	10	mA
V _{OHOP}	Maximum Output Voltage Op Amp Output	V _{CC1} = 4.75V, CPO = Pump Down State		V _{CC2} -0.4			٧
V _{OLOP}	Minimum Output Voltage Op Amp Output	V _{CC1} = 5.25V, CPO = Pump Up State	-			0.6	V
+ΔV	CPO Voltage Delta vs Op Amp + Current Delta	CPO Shorted to Op Amp Or $R_{PROGRAM} = 2.5 \text{ k}\Omega$ CPO State: TRI-STATE vs P	•.			40	mV
-ΔV	CPO Voltage Delta vs Op Amp-Current Delta	CPO Shorted to Op Amp Open Region Region $0.00000000000000000000000000000000000$	•			-40	mV

AC Electrical Characteristics $V_{CC} = 5V$, $T_A = 25$ °C, $t_f \le 10$ ns, $t_f \le 10$ ns

Parameter		Conditions		Min	Тур	Max	Units
V _{IN(MIN)(F)}	F _{IN} Minimum Signal Input	AM and FM Inputs,	-40°C, ≤T _A ≤85°C		20	100	mV(rms)
V _{IN(MAX)(F)}	F _{IN} Maximum Signal Input	AM and FM Inputs,	-40°C≤T _A ≤85°C	1000	1500		mV(rms)
F _{OPERATE}	Operating Frequency Range (Sine Wave Input)	V _{IN} = 100 mV rms -40°C≤T _A ≤85°C	AM FM	0.5 80		8 120	MHz MHz
R _{IN} (FM)	AC Input Resistance, FM	120 MHz, V _{IN} = 100 r	nV rms	600			Ω
R _{IN} (AM)	AC Input Resistance, AM	15 MHz, V _{IN} = 100 m	V rms	1000			Ω
C _{IN}	Input Capacitance, FM and AM	V _{IN} = 120 MHz		3	6	10	pF
t _{EN1}	Minimum ENABLE High Pulse Width				625	1250	ns

TRI-STATE® is a registered trademark of National Semiconductor Corp.

AC Electrical Characteristics (Continued) $V_{CC} = 5V$, $T_A = 25$ °C, $t_r \le 10$ ns, $t_f \le 10$ ns


	Parameter.	Conditions	Min	Тур	Max	Units
t _{EN0}	Minimum ENABLE Low Pulse Width			375	750	ns
t _{CLKEN0}	Minimum Time Before ENABLE Goes Low that CLOCK Must be Low			-50	0	ns
t _{ENOCLK}	Minimum Time After ENABLE Goes Low that CLOCK Must Remain Low			275	550	ns
t CLKEN1	Minimum Time Before ENABLE Goes High that Last Positive CLOCK Edge May Occur			300	600	ns
t _{EN1CLK}	Minimum Time After ENABLE Goes High Before an Unused Positive CLOCK Edge May Occur			175	350	ns
t _{CLKH}	Minimum CLOCK High Pulse Width	*		275	550	ns
t _{CLKL}	Minimum CLOCK Low Pulse Width			400	800	ns
t _{DS}	Minimum DATA Set-Up Time, Minimum Time Before CLOCK that DATA Must be Valid		N.	150	300	ns
t _{DH}	Minimum DATA Hold Time, Minimum Time After CLOCK that DATA Must Remain Valid			400	800	ns


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -40°C to +85°C temperature range for the DS8908.


Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Schematic Diagrams (DS8908 AM/FM PLL Typical Input/Output Schematics)






OP AMP OUTPUT



Timing Diagrams*

ENABLE

CLOCK



*Timing diagrams are not drawn to scale. Scale within any one drawing may not be consistent, and intervals are defined positive as drawn.

Serial Data Entry into the DS8908

Serial information entry into the DS8908 is enabled by a low level on the ENABLE input. One binary bit is then accepted from the DATA input with each positive transition of the CLOCK input. The CLOCK input must be low for the specified time preceding and following the negative transition of the ENABLE input.

The first two bits accepted following the negative transition of the ENABLE input are interpreted as address. If these address bits are *not* 1,1, *no* further information will be accepted from the DATA inputs, and the internal data latches will not be changed when ENABLE returns high.

If these first two bits *are* 1,1, then all succeeding bits are *accepted* as data, and are shifted successively into the internal shift register as long as ENABLE remains low.

Any data bits preceding the 19th to last bit will be shifted out, and thus are irrelevant. Data bits are counted as any bits following two valid address bits (1,1) with the ENABLE low. When the ENABLE input returns high, any further serial data entry is inhibited. Upon this positive transition, the data in the internal shift register is transferred into the internal data latches. Note that until this time, the states of the internal data latches have remained unchanged.

These data bits are interpreted as follows:

Data Bit Position	Data Interpretation		
Last	Bit 19 Output (Pin 2)		
2nd to Last	Bit 18 Output (Pin 1)		
3rd to Last	Ref. Freq. Select Bit ⁽¹⁾ 17		
4th to Last	Ref. Freq. Select Bit ⁽¹⁾ 16		
5th to Last	AM/FM Select Bit		
6th to Last	(2 ¹³)		
7th to Last	(2 ¹²)		
8th to Last	(2 ¹¹)		
9th to Last	(2 ¹⁰)		
10th to Last	(2 ⁹)		
11th to Last	(2 ⁸)		
12th to Last	(2^7) $\div N^{(2)}$		
13th to Last	(2°)		
14th to Last	(2 ⁵)		
15th to Last	(2 ⁴)		
16th to Last	(2 ³)		
17th to Last	(2 ²)		
18th to Last	(2 ¹)		
19th to Last	LSB of +N (2 ⁰)		

Note 1: See Reference Frequency Select Truth Table.


Note 2: The actual divide code is N + 1, ie., the number loaded plus 1.

Truth Table

REFERENCE FREQUENCY SELECTION TRUTH TABLE

Serial Data		Reference Frequency
Bit 16	Bit 17	(kHz)
1	1	20
1	0	10
0	1	9
0	l 0	1

Typical Application



MM5445, MM5446, MM5447, MM5448 VF Display Drivers

General Description

The MM5445 through MM5448 are monolithic MOS integrated circuits utilizing P-channel metal gate low threshold, enhancement mode and ion-implanted depletion mode devices. They are available in 40-pin molded dual-in-line packages. Each output can source up to $500\,\mu\text{A}$ at 2.0V maximum output voltage. A single pin controls the VF display brightness by setting the positive output voltage level.


Features

- Continuous brightness control
- Serial data input
- No load signal required
- Enable (on MM5445 and MM5446)


- Wide power supply operation
- TTL compatibility
- 33, 34 or 35 outputs, 500 µA source capability
- Alphanumeric capability
- Input data format compatible with MM5450, MM5451 LED drivers and MM5452, MM5453 LCD drivers

Applications

- COPS or microprocessor displays
- Industrial control indicator
- Digital clock, thermometer, counter, voltmeter
- Instrumentation readouts




Connection Diagrams (Dual-In-Line Packages)



Order Number MM5445N, MM5446N NS Package N40A

Figure 2a



Order Number MM5447N, MM5448N NS Package N40A

Figure 2b

•

Voltage at Any Pin $V_{SS} to V_{SS} - 30V$ Operating Temperature $-40 ^{\circ}\text{C to } + 85 ^{\circ}\text{C}$ Storage Temperature $-65 ^{\circ}\text{C to } + 150 ^{\circ}\text{C}$ Power Dissipation $560 \text{ mW at } + 85 ^{\circ}\text{C}$ $1W \text{ at } + 25 ^{\circ}\text{C}$

Junction Temperature
Lead Temperature (Soldering, 10 seconds)

Electrical Characteristics T_A within operating range, V_{DD} = 0V, V_{SS} = 4.5 to 5.5V, unless otherwise specified.

Parameter	Conditions	Min.	Тур.	Max.	Units
Power Supply					
V _{SS}	and the second s	4.5	5.0	5.5	٧
V _{GG}	V _{SS} = 5V	-25	.	-7	٧
V _{SS}	$V_{DD} = V_{GG} = 0$	12		18	V
Power Supply Current					
I _{SS}	$V_{SS} = 5V, V_{GG} = -25V$			9	mA
lgg	$V_{DD} = 0$	-2		1	mA
Brightness Control	With respect to V _{SS}	(V _{SS} - V _{GG})/2		V _{SS}	٧
Input Logic Levels					
Logic "0" Level	-25V ≤ V _{GG} ≤ -7V	-0.3		0.7	. V V
Logic "1" Level	-25V ≤ V _{GG} ≤ -7V	2.2		V _{SS} + 0.3	
Logic "0" Level	$V_{DD} = V_{GG} = 0$	-0.3		1	, . V
Logic "1" Level	$V_{DD} = V_{GG} = 0$	V _{SS} – 1		V _{SS} + 0.3	V
Input Currents					
DATA IN and CLOCK		-10		10	μA
DATA ENABLE		-10		35	μΑ
BRIGHTNESS CONTROL	Excluding Output Loads (Note 2)			2	mA
Output Source Current					
Segment OFF	$V_{OUT} = (V_{SS} - V_{GG})/2$			-2	μ A
Segment ON	V _{OUT} = V _{SS} - 2V (Notes 1 and 2)	500			μΑ
Input Clock Frequency		0		250	kHz
Duty Cycle		40	50	60	%
Output Matching	Ι _{ΟUT} = 500 μΑ	-0.5		0.5	V

+150°C

300°C

Note 1: With Brightness Control tied to V_{SS} (MM5445 and MM5447) and $V_{GG} = -25V$.

Note 2: All output source current is provided from the Brightness Control input pin (MM5445 and MM5447).

Functional Description

The MM5445 Series are specifically designed to operate 4 or 5-digit alphanumeric displays with minimal interface with the display and the data source. Character generation is done external to the MM5445 Series. Serial data transfer from the data source to the display driver is accomplished with 2 signals, serial data and clock. Using a format of a leading "1" followed by the 35 data bits allows data transfer without an additional load signal. The 35 data bits are latched after the 36th bit is complete, thus providing non-multiplexed, direct drive to the display. Outputs change only if the serial data bits differ from the previous time. Display brightness is determined by control of the positive output voltage level.

A block diagram is shown in Figure 1.

Figure 2 shows the pin-out of the MM5445 series. Bit 1 is the first bit following the start bit and it will appear on pin 18. A logical "1" at the input will turn on the appropriate VF display segment.

Figure 4 shows the input data format. A start bit of logical "1" precedes the 35 bits of data. At the 36th clock a LOAD signal is generated synchronously with the high state of the clock, which loads the 35 bits of the shift registers into the latches. At the low state of the clock a RESET signal is generated which clears all the shift registers for the next set of data. The shift registers are static master-slave configuration. There is no clear for the master portion of the first shift register, thus allowing continuous operation.

There must be a complete set of 36 clocks or the shift registers will not clear.

When the chip first powers ON an internal power ON reset signal is generated which resets all registers and all latches. The START bit and the first clock return the chip to its normal operation.

Figure 3 shows the timing relationships between data, clock and data enable. A maximum clock frequency of 250 kHz is assumed.

Typical Applications




Figure 3





Figure 4. Input Data Format



Basic Electronically Tuned Radio System



MM5450, MM5451 LED Display Drivers

General Description

The 5450 and MM5451 are monolithic MOS integrated circuits utilizing N-channel metal-gate low threshold, enhancement mode, and ion-implanted depletion mode devices. They are available in 40-pin molded dual-in-line packages. A single pin controls the LED display brightness by setting a reference current through a variable resistor connected to V_{DD}.


- Enable (on MM5450)
- Wide power supply operation
- TTL compatibility
- 34 or 35 outputs, 15 mA sink capability
- Alphanumeric capability

Applications


- COPS or microprocessor displays
- Industrial control indicator
- Relay driver
- Digital clock, thermometer, counter, voltmeter
- Instrumentation readouts

Features

- Continuous brightness control
- Serial data input
- No load signal required



Connection Diagrams (Dual-In-Line Packages)



Order Number MM5450N, MM5451N NS Package N40A FIGURE 2a

> Order Number MM5450D, MM5451D NS Package D40C FIGURE 2b

TOP VIEW

Voltage at Any Pin

Operating Temperature

Storage Temperature

Power Dissipation

Junction Temperature

Lead Temperature (Soldering, 10 seconds)

VSS to VSS + 12V

-25°C to +85°C

-65°C to +150°C

560 mW at +85°C

1W at +25°C

+150°C

300°C

Electrical Characteristics TA within operating range, VDD = 4.75V to 11.0V, VSS = 0V, unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply		4.75		11	V
Power Supply Current	Excluding Output Loads			7	mA
Input Voltages	•		,		
Logical ''0'' Level	$\pm 10~\mu$ A Input Bias	-0.3		0.8	V
Logical "1" Level	$4.75 \le V_{DD} \le 5.25$	2.2		V _{DD}	V
	V _{DD} > 5.25	V _{DD} - 2		V _{DD}	V
Brightness Input (Note 2)		Ū		0.75	mΑ
Output Sink Current (Note 3)					
Segment OFF	V _{OUT} = 3.0V			10	μΑ
Segment ON	V _{OUT} = 1V (Note 4)				
	Brightness Input = $0 \mu A$	0		. 10	μΑ
	Brightness Input = $100 \mu\text{A}$	2.0	2.7	4	mA
	Brightness Input = 750 μ A	15		25	mA
Brightness Input Voltage (Pin 19)	Input Current = 750 μ A	3.0	i	4.3	٧
Input Clock Frequency		0	!	0.5	MHz
Duty Cycle		40	50	60	%
Output Matching (Note 1)				±20	. %

Note 1: Output matching is calculated as the percent variation from $I_{MAX} + I_{MIN}/2$.

Note 2: With a fixed resistor on the brightness input pin some variation in physicies will occur from one device to another.

Note 3: Absolute maximum for each output should be limited to 40mA.

Note 4: The V_{OUT} voltage should be regulated by the user. See Figures 6 and 7 for allowable V_{OUT} vs. I_{OUT} operation.

Functional Description

Both the MM5450 and the MM5451 are specifically designed to operate 4 or 5-digit alphanumeric displays with minimal interface with the display and the data source. Serial data transfer from the data source to the display driver is accomplished with 2 signals, serial data and clock. Using a format of a leading "1" followed by the 35 data bits allows data transfer without an additional load signal. The 35 data bits are latched after the 36th bit is complete, thus providing non-multiplexed, direct drive to the display. Outputs change only if the serial data bits differ from the previous time. Display brightness is determined by control of the output current for LED displays. A 0.001 capacitor should be connected to brightness control, pin 19, to prevent possible oscillations.

A block diagram is shown in Figure 1. For the MM5450 a DATA ENABLE is used instead of the 35th output. The DATA ENABLE input is a metal option for the MM5450. The output current is typically 20 times greater than the current into pin 19, which is set by an external variable resistor. There is an internal limiting resistor of 400Ω nominal value.

Figure 4 shows the input data format. A start bit of logical "1" precedes the 35 bits of data. At the 36th clock a LOAD signal is generated synchronously with the high state of the clock, which loads the 35 bits of the shift registers into the latches. At the low state of the clock a RESET signal is generated which clears all the shift registers for the next set of data. The shift registers are static master-slave configuration. There is no clear for the master portion of the first shift register, thus allowing continuous operation.

There must be a complete set of 36 clocks or the shift registers will not clear.

When the chip first powers ON an internal power ON reset signal is generated which resets all registers and all latches. The START bit and the first clock return the chip to its normal operation.

Figure 2 shows the pin-out of the MM5450 and MM5451. Bit 1 is the first bit following the start bit and it will appear on pin 18. A logical "1" at the input will turn on the appropriate LED.

Figure 3 shows the timing relationships between data, clock and data enable. A max clock frequency of 0.5 MHz is assumed.

For applications where a lesser number of outputs are used, it is possible to either increase the current per output, or operate the part at higher than 1V VOUT. The following equation can be used for calculations.

 $T_i = (V_{OUT}) (I_{LED})$ (No. of segments) $(124^{\circ}C/W) + T_A$

where:

 T_j = junction temperature +150°C max V_{OUT} = the voltage at the LED driver outputs I_{LED} = the LED current 124°C/W = thermal coefficient of the package T_{Δ} = ambient temperature

The above equation was used to plot Figure 5, Figure 6, and Figure 7.




FIGURE 3




FIGURE 4. Input Data Format






FIGURE 5




FIGURE 6





FIGURE 7


Basic Electronically Tuned Radio System



5-95

Typical Applications (Continued)

Duplexing 8 Digits with One MM5450





MM5452, MM5453 Liquid Crystal Display Drivers

General Description

The MM5452 is a monolithic integrated circuit utilizing CMOS metal gate, low threshold enhancement mode devices. It is available in a 40-pin molded package. The chip can drive up to 32 segments of LCD and can be paralleled to increase this number. The chip is capable of driving a 4 1/2-digit 7-segment display with minimal interface between the display and the data source.

The MM5452 stores the display data in latches after it is clocked in, and holds the data until new display data is received.


Features

- Serial data input
- No load signal required

- DATA ENABLE (MM5452)
- Wide power supply operation
- TTL compatibility
- 32 or 33 outputs
- Alphanumeric and bar graph capability
- Cascaded operation capability

Applications

- COPs or microprocessor displays
- Industrial control indicator
- Digital clock, thermometer, counter, voltmeter
- Instrumentation readouts
- Remote displays



Voltage at Any Pin

 V_{SS} to V_{SS} + 10V -40°C to +85°C **Power Dissipation**

300 mW at +85°C 350 mW at +25°C

Operating Temperature Storage Temperature

-65° to +150°C

Junction Temperature
Lead Temperature (Soldering, 10 seconds)

+ 150 °C 300 °C

Electrical Characteristics

 T_A within operating range, $V_{DD} = 3.0V$ to 10V, $V_{SS} = 0V$, unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Power Supply		3		10	V
Power Supply Current	Excluding Outputs			40	μΑ
	OSC = V _{SS} , BP IN @ 32 Hz			10	μ A
	V _{DD} = 5V, Open Outputs, No Clock				
Clock Frequency			,	500	kHz
Input Voltages					
Logical '0' Level	V _{DD} < 4.75	-0.3		0.1 V _{DD}	٧
	V _{DD} ≥ 4.75	-0.3		0.8	V
Logical '1' Level	V _{DD} >5.25	0.9 V _{DD}		V_{DD}	٧
	V _{DD} ≤5.25	2.0		V _{DD}	٧
Output Current Levels		1 1			
Segments					
Sink	$V_{DD} = 3V, V_{OUT} = 0.3V$,	-20	μA
Source	$V_{DD} = 3V, V_{OUT} = V_{DD} - 0.3V$	20			μΑ
Backplane					
Sink	$V_{DD} = 3V$, $V_{OUT} = 0.3V$			-320	μA
Source	$V_{DD} = 3V$, $V_{OUT} = V_{DD} - 0.3V$	320		,	μΑ
Output Offset Voltage	Segment Load 250 pF	1 , 1	-		
	Backplane Load 8750 pF	1		± 50	mV

Functional Description (Continued)

The MM5452 is specifically designed to operate 4 1/2-digit 7-segment displays with minimal interface with the display and the data source. Serial data transfer from the data source to the display driver is accomplished with 2 signals, serial data and clock. Since the MM5452 does not contain a character generator, the formatting of the segment information must be done prior to inputting the data to the MM5452. Using a format of a leading "1" followed by the 32 data bits allows data transfer without an additional load signal. The 32 data bits are latched after the 36th clock is complete, thus providing non-multiplexed, direct drive to the display. Outputs change only if the serial data bits differ from the previous time.

A block diagram is shown in *Figure 1*. For the MM5452 a DATA ENABLE is used instead of the 33rd output. If the DATA ENABLE signal is not required, the 33rd output can be brought out. This is the MM5453 device.

Figure 4 shows the input data format. A start bit of logical "1" precedes the 32 bits of data. At the 36th clock a LOAD signal is generated synchronously with the high state of the clock, which loads the 32 bits of the shift registers into the latches. At the low state of the clock a RESET signal is generated which clears all the shift registers for the next set of data. The shift registers are static master-slave configuration. There is no clear for the master portion of the first shift register, thus allowing continuous operation.

If the clock is not continuous, there must be a complete set of 36 clocks otherwise the shift registers will not clear.

Figure 2a shows the pin-out of the MM5452. Bit 1 is the first bit following the start bit and it will appear on pin 18.

Figure 3 shows the timing relationships between data, clock and DATA ENABLE.




Figure 5 shows a typical application. Note how the input data maps to the output pins and the display. The MM5452 and MM5453 do not have format restrictions, as all outputs

are controllable. This application assumes a specific display pinout. Different display/driver connection patterns will, of course, yield a different input data format.





Figure 8 shows a four wire remote display that takes advantage of the device's serial input to move many bits of display information on a few wires.

Using an External Clock


The MM5452, MM5453 LCD Drivers can be used with an externally supplied clock, provided it has a duty cycle of 50%.

Deviations from a 50% duty cycle result in an offset voltage on the LCD. In *Figure 7*, a flip flop is used to assure a 50% duty cycle. The oscillator input is grounded to prevent oscillation and reduce current consumption in the chips. The oscillator is not used.



* The minimum recommended value for R for the oscillator input is 9 kΩ. An RC time constant of approximately 4.91 × 10⁻⁴ should produce a backplane frequency between 30 Hz and 150 Hz.

FIGURE 6. Parallel Backplane Outputs



Using an external clock allows synchronizing the display drive with AC power, internal clocks, or DVM integration time to reduce interference from the display.

Figure 9 is a general block diagram that shows how the device's serial input can be used to advantage in an analog display. The analog voltage input is compared with a staircase voltage generated by a counter and a digital-to-analog converter or resistor array. The result of this comparison is clocked into the MM5452. MM5453.

The next clock pulse increments the staircase and clocks the new data in.

With a buffer amplifier, the same staircase waveform can be used for many displays. The digital-to-analog converter need not be linear; logarithmic or other non-linear functions can be displayed by using weighted resistors or special DACs. This system can be used for status indicators, spectrum analyzers, audio level and power meters, tuning indicators, and other applications.





FIGURE 8. Four Wire Remote Display





MM5480 LED Display Driver

General Description

The 5480 is a monolithic MOS integrated circuit utilizing N-channel metal gate low threshold, enhancement mode and ion-implanted depletion mode devices. It utilizes the MM5451 die packaged in a 28-pin package making it ideal for a 3½ digit display. A single pin controls the LED display brightness by setting a reference current through a variable resistor connected either to $V_{\rm DD}$ or to a separate supply of 11V maximum.


- Wide power supply operation
- TTL compatibility
- Alphanumeric capability
- 3½ digit displays

Features


- Continuous brightness control
- Serial data input
- No load signal required

Applications

- COPS or microprocessor displays
- Industrial control indicator
- Relay driver
- Digital clock, thermometer, counter, voltmeter
- Instrumentation readouts



Connection Diagram (Dual-In-Line Packages)



Order Number MM5480N NS Package N28A

Figure 2

Voltage at Any Pin Operating Temperature Storage Temperature

Power Dissipation

V_{SS} to V_{SS} + 12V -25°C to +85°C

-65°C to +150°C 490 mW at +85°C

Junction Temperature

940 mW at +25 °C +150 °C

Lead Temperature (Soldering, 10 seconds)

300°C

Electrical Characteristics T_A within operating range, $V_{DD} = 4.75$ to 11.0V, $V_{SS} = 0$ V, unless otherwise specified.

Parameter	Conditions	Min.	Тур.	Max.	Units
Power Supply		4.75		11.0	V
Power Supply Current	Excluding Output Loads			7.0	mA
Input Voltages Logical "0" Level Logical "1" Level	± 10 µA Input Bias 4.75 ≤ V _{DD} ≤ 5.25 V _{DD} > 5.25	-0.3 2.2 V _{DD} - 2		0.8 V _{DD} V _{DD}	V V V
Brightness Input (Note 2)		0		0.75	mA
Output Sink Current (Note 3) Segment OFF Segment ON	V _{OUT} = 3.0V V _{OUT} = 1V (Note 4)			10.0	μΑ
	Brightness Input = 0 µA Brightness Input = 100 µA Brightness Input = 750 µA	0 2.0 15.0	2.7	10.0 4.0 25.0	μA mA mA
Maximum Segment Current				40.0	mA
Brightness Input Voltage (Pin 13)	Input Current = 750 μA	3.0		4.3	V
Input Clock Frequency		0		0.5	MHz
Duty Cycle	*	40	50	60	%
Output Matching (Note 1)				±20	%

Note 1: Output matching is calculated as the percent variation from I_{MAX} + I_{MIN}/2.

Note 2: With a fixed resistor on the brightness input pin some variation in brightness will occur from one device to another.

Note 3: Absolute maximum for each output should be limited to 40 mA

Note 3: The V_{OUT} voltage should be regulated by the user.

Note 4: The V_{OUT} voltage should be regulated by the user.

Functional Description

The MM5480 is specifically designed to operate 3½-digit alphanumeric displays with minimal interface with the display and the data source. Serial data transfer from the data source to the display driver is accomplished with 2 signals, serial data and clock. Using a format of a leading "1" followed by the 35 data bits allows data transfer without an additional load signal. The 35 data bits are latched after the 36th bit is complete, thus providing non-multiplexed, direct drive to the display. Outputs change only if the serial data bits differ from the previous time. Display brightness is determined by control of the output current for LED displays. A 0.001 capacitor should be connected to brightness control, pin 13, to prevent possible oscillations.

A block diagram is shown in *Figure 1*. The output current is typically 20 times greater than the current into pin 13, which is set by an external variable resistor. There is an internal limiting resistor of 400Ω nominal value.

Figure 4 shows the input data format. A start bit of logical "1" precedes the 35 bits of data. At the 36th clock a LOAD signal is generated synchronously with the high state of the clock, which loads the 35 bits of the shift registers into the latches. At the low state of the clock a RESET signal is generated which clears all the shift reg-

isters for the next set of data. The shift registers are static master-slave configuration. There is no clear for the master portion of the first shift register, thus allowing continuous operation.

There must be a complete set of 36 clocks or the shift registers will not clear.

When the chip first powers ON an internal power ON reset signal is generated which resets all registers and all latches. The START bit and the first clock return the chip to its normal operation.

Figure 5 shows the Output Data Format for the 5480. Because it uses only 23 of the possible 35 outputs, 12 of the bits are 'Don't Cares'.

Figure 3 shows the timing relationships between data, clock, and data enable. A maximum clock frequency of 0.5 MHz is assumed.

For applications where a lesser number of outputs are used, it is possible to either increase the current per output, or operate the part at higher than 1V V_{OUT}. The following equation can be used for calculations.

 $T_j = (V_{OUT}) (I_{LED})$ (No. of segments) (132 °C/W) + T_A

_

where:

 T_j = junction temperature + 150 °C max. V_{OUT} = the voltage at the LED driver outputs I_{LED} = the LED current 132 °C/W = thermal coefficient of the package T_A = ambient temperature




Figure 3





Figure 4. Input Data Format

5451 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 START
5480 X 23 22 21 20 19 X X 18 X 17 16 15 14 13 12 X X X X X 11 10 9 8 X X X 7 6 5 4 3 2 1 X START

Figure 5. Output Data Format



Basic 31/2 Digit Interface



MM5481 LED Display Driver

General Description

The 5481 is a monolithic MOS integrated circuit utilizing N-channel metal gate low threshold, enhancement mode and ion-implanted depletion mode devices. It utilizes the MM5450 die packaged in a 20-pin package making it ideal for a 2 digit display. A single pin controls the LED display brightness by setting a reference current through a variable resistor connected either to $V_{\rm DD}$ or to a separate supply of 11V maximum.

- Wide power supply operation
- TTL compatibility
- Alphanumeric capability
- 2 digit LED driver

Features

- Continuous brightness control
- Serial data input
- No load signal required
- Data enable

Applications

- COPS or microprocessor displays
- Industrial control indicator
- Relay driver
- Instrumentation readouts

Block Diagram





Figure 1

Connection Diagram

(Dual-In-Line Package)



Order Number MM5481N NS Package N20A

Figure 2

5-105

5

Voltage at Any Pin
Operating Temperature
Storage Temperature

Storage Temperature
Power Dissipation

-25°C to +85°C -65°C to +150°C 450 mW at +85°C

> 860 mW at +25 °C +150 °C

 V_{SS} to $V_{SS} + 12V$

Junction Temperature Lead Temperature (Soldering, 10 seconds)

300°C

Electrical Characteristics T_A within operating range, $V_{DD} = 4.75$ to 11.0V, $V_{SS} = 0$ V, unless otherwise specified.

Parameter	Conditions	Min.	Тур.	Max.	Units
Power Supply		4.75		11	V
Power Supply Current	Excluding Output Loads			7	mA
Input Voltages Logical "0" Level Logical "1" Level	±10 µA Input Bias 4.75 ≤ V _{DD} ≤ 5.25 V _{DD} > 5.25	-0.3 2.2 V _{DD} - 2		0.8 V _{DD} V _{DD}	V V V
Brightness Input (Note 2)		0		0.75	mA
Output Sink Current (Note 3) Segment OFF Segment ON	V _{OUT} = 3.0V V _{OUT} = 1V (Note 4)			10	μΑ
	Brightness Input = 0 µA Brightness Input = 100 µA Brightness Input = 750 µA	0 2.0 15	2.7	10 4.0 25	μA mA mA
Maximum Segment Current		-		40	mA
Brightness Input Voltage (Pin 9)	Input Current = 750 μA	3.0		4.3	V
Input Clock Frequency		0		0.5	MHz
Duty Cycle		40	50	60	. %
Output Matching (Note 1)				±20	%

Note 1: Output matching is calculated as the percent variation from $I_{MAX} + I_{MIN}/2$.

Note 2: With a fixed resistor on the brightness input pin some variation in brightness will occur from one device to another.

Note 3: Absolute maximum for each output should be limited to 40 mA

Note 4: The V_{OUT} voltage should be regulated by the user.

Functional Description

The MM5481 uses the 5450 die which is packaged to operate 2-digit alphanumeric displays with minimal interface with the display and the data source. Serial data transfer from the data source to the display driver is accomplished with 2 signals, serial data and clock. Using a format of a leading "1" followed by the 35 data bits allows data transfer without an additional load signal. The 35 data bits are latched after the 36th bit is complete, thus providing non-multiplexed, direct drive to the display. Outputs change only if the serial data bits differ from the previous time. Display brightness is determined by control of the output current for LED displays. A 0.001 capacitor should be connected to brightness control, pin 9, to prevent possible oscillations.

A block diagram is shown in Figure 1. The output current is typically 20 times greater than the current into pin 9, which is set by an external variable resistor. There is an internal limiting resistor of 400Ω nominal value.

Figure 4 shows the input data format. A start bit of logical "1" precedes the 35 bits of data. At the 36th clock a LOAD signal is generated synchronously with the high state of the clock, which loads the 35 bits of the shift

registers into the latches. At the low state of the clock a RESET signal is generated which clears all the shift registers for the next set of data. The shift registers are static master slave configuration. There is no clear for the master portion of the first shift register, thus allowing continuous operation.

There must be a complete set of 36 clocks or the shift registers will not clear.

When the chip first powers ON an internal power ON reset signal is generated which resets all registers and all latches. The START bit and the first clock return the chip to its normal operation.

Figure 5 shows the Output Data Format for the 5481. Because it uses only 14 of the possible 34 outputs, 20 of the bits are 'Don't Cares'. Note that only alternate groups of 4 outputs are used.

Figure 3 shows the timing relationships between data, clock, and data enable. A maximum clock frequency of 0.5 MHz is assumed.

For applications where a lesser number of outputs are used, it is possible to either increase the current per output, or operate the part at higher than 1V V_{OUT} . The following equation can be used for calculations.

 $T_j = (V_{OUT}) (I_{LED})$ (No. of segments) (145 °C/W) + T_A where:

 T_j = junction temperature + 150 °C max. V_{OUT} = the voltage at the LED driver outputs I_{LED} = the LED current 145 °C/W = thermal coefficient of the package T_A = ambient temperature




Figure 3





Figure 4. Input Data Format

			_																																
5450	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	START
5481	х	x	X	X	14	13	x	x	X	x	12	11	10	9	x	X	X	x	8	7	6	5	x	x	х	x	4	3	2	1	X	X	x	X	START

Figure 5. Output Data Format



Basic Electronically Tuned Television System



MM5484, MM5485 16-, 11-Segment LED Display Drivers

General Description

The MM5484, MM5485 are low threshold N-channel metal gate circuits using low threshold enhancement and ion implanted depletion devices, the MM5484 is available in a 22-pin molded package and is capable of driving 16 LED segments while the MM5485 is available in a 16-pin molded package and is capable of driving 11 LED segment outputs.

- TTL compatibility
- No load signal required
- Non multiplex display
- 2½ digit capability—MM5484 1½ digit capability—MM5485

Features

- Serial data input
- Wide power supply operation
- 16 or 11 outputs, 15mA sink capability
- MM5484 is cascadeable

COPS is a trademark of National Semiconductor Corp.

Applications

- COPSTM or microprocessor displays
- Instrumentation readouts
- Industrial control indicator
- Relay driver

Block Diagrams




Figure 1. MM5484






Figure 2. MM5485

Connection Diagrams (Top Views)



Order Number MM5484N NS Package Number N22A



Order Number MM5485N NS Package Number N16A

Voltage at LED outputs
Voltage at other pins

 $V_{SS} = 0.5 \text{ V to } V_{SS} + 12 \text{ V}$ $V_{SS} = 0.5 \text{ V to } V_{SS} + 10 \text{ V}$

Operating Temperature Storage Temperature

-40°C to 85°C -40°C to 150°C

Lead Temperature (Soldering, 10 seconds)

300°C

Maximum Power Dissipation

MM5484 MM5485 500 mW 400 mW

DC Electrical Characteristics $V_{DD} = 4.5 \text{ to } 9V$, $T_A = -40 ^{\circ}\text{C}$ to $85 ^{\circ}\text{C}$ unless otherwise specified

Parameter	Conditions	Min.	Тур.	Max.	Units
Supply Voltage Supply Current		4.5	5	9 10	V mA
Logic One Input High Level V _{IH} Logic Zero		2.4		V _{DD} +0.5	V
Input Low Level V _{IL} Input Current Input Capacitance	High or Low Level	0		0.8 ±1 7.5	V μΑ pF
Outputs Data Output Voltage High Level V _{OH} Low Level V _{OL} Segment Off (logic zero on input)	(Only for MM5484) $I_{OUT} = 0.1 \text{ mA}$ $I_{OUT} = -0.1 \text{ mA}$ $V_{OUT} = 12 \text{ V}$ $R_{FXT} = 400 \Omega$	V _{DD} -0.5		0.5 50	V V μΑ
Output Current Segment On (logic one on input) Output Voltage	$I_{OUT} = 15 \text{ mA}$ $V_{DD} \ge 6 \text{ V}$		0.5	1.0	V

Note 1: Under no condition should the power dissipated by the segment driver exceed 50mW nor the entire chip power dissipation exceed 50mW for the MM5484 and 400mW for the MM5485.

AC Electrical Characteristics (See Figure 3.) V_{DD} = 4.5 to 9V, T_A = -40°C to 85°C unless otherwise specified

		· - · -				
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
	Clock Frequency				1	MHz
t _{S1}	Data Setup Time	•	0.5			μS
t _{H1}	Data Hold Time		0.5			μS
t _{S2}	Enable Setup Time		0.5			μS
t _{H2}	Enable Hold Time		0.5			μS
	Clock Rise Time				0.5	μS
tpd	Data Out Delay	,			0.5	μS
•	Clock Period t(= 1/f)		1 2			us

Functional Description

The MM5484 and MM5485 are designed to drive LED displays directly. Serial data transfer from the data source to the display driver is accomplished with 3 signals, DATA IN, CLOCK and ENABLE. The signal ENABLE acts as an envelope and only while this signal is at a logic '1' do the circuits recognize the clock signal.

While ENABLE is high, data on the serial data input is transferred and shifted in the internal shift register on the rising clock edge, i.e. a logic '0' to logic '1' transition.

When the ENABLE signal goes to a low (logic zero state), the contents of the shift register is latched and the display will show the new data. While new data is being loaded into the SR the display will continue to show the old data.

For the MM5484, data is output from the serial DATA OUT pin on the falling edge of clock so cascading is made simple with race hazards eliminated.

The MM5485 is essentially a metal mask option of the MM5484 where only 11 segments are used. However, the MM5485 contains a 12-bit shift register and so when entering new data to this device 12 clock pulses should be input with the data in a 'don't care' state for the 12th clock pulse. See Figure 2.

When the chip first powers on, an internal power on reset signal is generated which resets the SR and latches to zero so that the display will be off.

Timing Diagram




Figure 3.

MM58201 Multiplexed LCD Driver

General Description

The MM58201 is a monolithic CMOS LCD driver capable of driving up to 8 backplanes and 24 segments. A 192-bit RAM stores the data for the display. Serial input and output pins are provided to interface with a controller. An RC oscillator generates the timing necessary to refresh the display. The magnitude of the driving waveforms can be adjusted with the V_{TC} input to optimize display contrast. Four additional bits of RAM allow the user to program the number of backplanes being driven, and to designate the driver as either a master or slave for cascading purposes. When two or more drivers are cascaded, the master chip drives the backplane lines, and the master and each slave chip drive 24 segment lines. Synchronizing the cascaded drivers is accomplished by tying the RC OSC pins together and the BP1 pins together.


The MM58201 is packaged in a 40-lead dual-in-line package.

Features

- Drives up to 8 backplanes and 24 segment lines
- Stores data for display
- Cascadable
- Low power
- Fully static operation

Applications

- Dot matrix LCD driver
- Multiplexed 7-segment LCD driver
- Serial in/serial out memory



5-111

5

DC Electrical Characteristics Min/max limits apply across temperature range unless otherwise noted.


	Parameter	Conditions	Min	Тур	Max	Units
Icc	Quiescent Supply Current				0.3	mA
V _{IN(1)}	Logical "1" Input Voltage		0.45 V _{DD}		V _{DD} + 0.3	V
V _{IN(0)}	Logical "0" Input Voltage		V _{SS} - 0.3		1.0	٧
V _{OUT(0)}	Logical "0" Output Voltage	I _{SINK} = 0.6 mA			0.4	V
I _{OUT(1)}	Logical "1" Output Leakage Current	V _{OUT} = V _{DD}	. 0		± 10	μΑ
I _{IN(1)}	Logical "1" Input Leakage Current	$V_{IN} = V_{DD}$	0		1.0	μΑ
I _{IN(0)}	Logical "0" Input Leakage Current	V _{IN} = V _{SS}	-1.0		0	μΑ
V _{TC}	Input Voltage		4.5		V _{DD} + 0.3	V
V _{TC}	Input Impedance		10		30	kΩ
Z _{OUT}	Output Impedance	Backplane and Segment Outputs			10	kΩ
	DC Offset Voltage	Between Any Backplane and Segment Output	0		± 10	mV

AC Electrical Characteristics T_A and V_{DD} within operating range unless otherwise noted.

	Parameter	Conditions	Min	Тур	Max	Units
fosc	Oscillator Frequency*		128η		400η	Hz
f _{CLK IN}	Clock Frequency		DC		100	kHz
ton	Clock Pulse Width		5.0			μS
toff	Clock OFF Time		5.0			μS
ts	Input Data Set-Up Time		2.0			μS
t _H	Input Data Hold Time		1.0			μS
t _{ACC}	Access Time		5.0			μS
t _r	Rise Time	Backplane, Segment Outputs $C_L = 2000 \text{ pF}$			60	μS
t _f	Fall Time	Backplane, Segment Outputs $C_L = 2000 \text{ pF}$			60	μS

^{*} η is the number of backplanes programmed.

Switching Time Waveforms



Functional Description

A block diagram of the MM58201 LCD driver is shown in *Figure 1*. A connection diagram is shown in *Figure 2*.

Serial Inputs and Output

A negative going edge on the Singut initiates a frame. The CS input must then stay low for at least one rising edge of CLK IN, and may not be pulsed low again for the next 31 clocks. At least one clock must occur while CS is high. If CLK IN is held at a logic "1", CS is disabled. This allows the signal that drives CS to be used for other purposes when the MM58201 is not being addressed.

CLK IN latches data from the DATA IN input on its rising edge. Data from the DATA OUT pin changes on the falling edge of CLK IN and is valid before the next rising edge.

The first five bits of data following $\overline{\text{CS}}$ are the address bits (Figure 3). The address selects the column where the operation is to start. Bit 1 is the MSB and bit 5 is the LSB. The sixth bit is the read/write bit. A logic "1" specifies a read operation and a logic "0" specifies a write operation. The next 24 bits are the data bits. The first data bit corresponds to the BP1 row of the display, the second data bit to the BP2 row, and so on. After the eighth and sixteenth data bits, the column pointer is incremented. When starting address 10110 or 10111 is specified, the column pointer increments from 10111 to 00000.

During a read or write cycle, the LCD segment outputs do not reflect the data in the RAM. To avoid disrupting the pattern viewed on the display, the read or write cycle time should be kept short. Since the LCD turn-on time can be as little as 30 ms, a clock rate of at least 10 kHz would be required in order to address the entire contents of the RAM

within that time interval. The formula below can be used to estimate the minimum clock rate:

$$f_{CLK\ IN} = (300 + 7\ t_s)/t_{LCD}$$

where t_s is the processor's set-up time between each read or write cycle, and $t_{\rm LOD}$ is the minimum turn on or turn off time of the LCD as specified by the LCD manufacturer.

The DATA OUT output is an open drain N-channel device to V_{SS} (Figure 4). With an external pull-up this configuration allows the controller to operate at a lower supply voltage, and also permits the DATA OUT output to be wired in parallel with the DATA OUT outputs from any other drivers in the system.

To program the number of backplanes being driven and the M/ \bar{S} bit, load address 11000, a write bit, three bits for the number of backplanes (Table I), and the M/ \bar{S} bit. The remaining 20 data bits will be ignored but it is necessary to provide 21 more clocks before initiating another frame.

TABLE I. BACKPLANE SELECT

Number of Backplanes	B2	B1	Во
2	0	0	1
3	0	1	0
4	0	1	1
5	1	0	0
6	1	0	1
7	1	1	0
8	1	1	1

7

RC OSC Pin

This oscillator generates the timing required for multiplexing the liquid crystal display. The oscillator operates at a frequency that is 4η times the refresh rate of the display, where η is the number of backplanes programmed. Since the refresh rate should be in the range from 32 Hz to 100 Hz, the oscillator frequency must be:

$$128\eta \le f_{OSC} \le 400\eta$$

The frequency of oscillation is related to the external R and C components in the following way:

$$f_{OSC} = \frac{1}{1.25 \text{ BC}} \pm 30\%$$

The value used for the external resistor should be in the range from 10 k $\!\Omega$ to 1 M $\!\Omega.$

The value used for the external capacitor should be less than 0.005 μF .

V_{TC} Pin

The V_{TC} pin is an analog input that controls the contrast of the segments on the LCD. If eight backplanes are being driven ($\eta=8$), a voltage of typically 8V is required at 25°C. The voltage for optimum contrast will vary from display to display. It also has a significant negative temperature coefficient.

The voltage source on the V_{TC} input must be of relatively low impedance since the input impedance of V_{TC} ranges from 10 k Ω to 30 k Ω . A suitable circuit is shown in Figure 5.

In a standby mode, the V_{TC} input can be set to V_{SS} . This reduces the supply current to less than 300 μ A per driver.

Backplane and Segment Outputs

Connect the backplane and segment outputs directly to the LCD row and column lines. The outputs are designed to drive a display with a total ON capacitance of up to 2000 pF.

The output structure consists of transmission gates tapped off of a resistor string driven by V_{TC} (Figure 6).

A critical factor in the lifetime of an LCD is the amount of DC offset between a backplane and segment signal. Typically, 50 mV of offset is acceptable. The MM58201 guarantees an offset of less than 10 mV.

The BP1 output is disabled when the M/S bit is set to zero. This allows the BP1 output from the master chip to be connected directly to it so that synchronizing signals can be generated. Synchronization occurs once each refresh cycle, so the cascaded chips are assured of remaining synchronized.




Diagram above shows where data will appear on display if starting address 01100 is specified in data format.

FIGURE 3. Data Format




FIGURE 4. DATA OUT Structure




FIGURE 5. Typical Application




FIGURE 6. Structure of LCD Outputs

PRELIMINARY

MM58248, MM58241 High Voltage Display Drivers

General Description

The MM58248 series are monolithic MOS integrated circuits utilizing a combined CMOS/Bipolar process with both MOS and Junction F.E.T. devices. They are available in 40-pin dual-in-line packages, or as dice. Each output can source 1mA at 2V maximum output voltage, and also has an internal Junction F.E.T. to the display supply voltage which can be up to 60V. The possibility of brightness control is also provided.

Features

- Direct interface to 60 V VF display
- Brightness and display blanking control input (MM58241)
- No resistors needed
- No load signal required (MM58248)

- MICROWIRETM compatible (MM58241)
- Simple to cascade (MM58241)
- Wide supply operation
- TTL compatible inputs
- Software compatible with NS display driver family
- Compatible with VF, high voltage LCD, and colloidal displays

Applications

- COPSTM or microprocessor displays
- Instrumentation readouts
- Integrated dashboard displays
- Word processor text display

COPS AND MICROWIRE are trademarks of National Semiconductor Corp.

Block Diagram





Figure 1. Block Diagram

Connection Diagrams



Order Number MM58248N, MM58241N NS Package Number N40A

Figure 2.

Voltage at Any Input Pin Voltage at Any Display Pin Operating Temperature Storage Temperature

Power Dissipation

 V_{DD} +0.3 V to V_{SS} -0.3 V V_{DD} to V_{DD} -65 V -40°C to 85°C

-65°C to 150°C 500 mW at 85°C 750 mW at 25°C

Junction Temperature
Lead Temperature (Soldering, 10 seconds)

130°C 300°C

Electrical Characteristics T_A within operating range, $V_{DD} = 5V \pm 0.5V$, $V_{SS} = 0V$, unless otherwise specified

Parameter	Conditions	Min.	Тур.	Max.	Units
Power Supply					
V_{DD}	V _{SS} = 0 V	4.5	5.0	5.5	V
V _{DIS}	$V_{DD} = 5V$ $V_{SS} = 0V$	-10		-55	V
Power Supply Current					
I _{SS}	$V_{DD} = 5V$ $V_{SS} = 0V$		10	100	μA
ونقا	V _{DIS} = -55 V	1.	5	12	mA
Input Logic Level	·				
Data In, Clock Enable	$V_{DD} = 5.0 \pm 0.5 V$ $V_{SS} = 0$				
Logic "0"		V _{SS}		0.8	V
Logic "1"		2.4		V _{DD}	
Input Current		1			
Data In, Clock Enable				10	μΑ
Output Impedance					
Output Off	$V_{DIS} = -40 V$, $V_{OUT} = V_{DIS} + 2 V$		200		kΩ
Output On	I _{SOURCE} = 1mA			2	kΩ
Input Clock					
Frequency	$V_{DD} = 4.5 V$			500	kHz
Rise Time				200	ns

Functional Description

This series of products is specifically designed to drive either 4 or 5 digit non-multiplexed high voltage displays (e.g., dynamic scattering LCD or gas discharge) or multidigit dot matrix high voltage displays (e.g., VF). Character generation is done externally in the microprocessor, with a serial data path to the display driver. Two data transfer modes and display brightness controls exist. The MM58248 uses two signals, data and clock, with a format of a leading '1' followed by the 35 data bits, hence allowing data transfer without an additional load signal. Display brightness can be achieved through software control with the MM58248. The MM58241 uses a standard MICROWIRETM interface for data transfer. Display brightness is determined by the duty cycle of the brightness/blanking input. Full brightness is obtained with a logic '0' at this input and blanking with a logic '1'. A block diagram is shown in Figure 1.

Figure 2 shows the pinout of the MM58248 series. Bit 1 is the first bit to be loaded (following the start bit of MM58248). A logic '1' at the input will turn on the appropriate display segment output. Figure 5 describes the combined MOS and Junction F.E.T. output structure. The Junction F.E.T. has a pinch-off voltage in excess of 60V and may be viewed simply as a high impedance resistor.

MICROWIRE is a trademark of National Semiconductor Corp.

Figure 4 illustrates both possible microprocessor interfaces. In 4a, a start bit of logic '1' precedes the 35 bits of data. At the 36th clock a LOAD signal is generated synchronously with the high state of the clock, which loads the 35 bits of shift registers into the latches. At the low state of the clock a RESET signal is generated which clears all the shift registers for the next set of data. Hence a complete set of 36 clocks is needed or the shift register will not clear.

In Figure 4b, the ENABLE signal acts as an envelope and only while this signal is at a logic '1' does the circuit accept CLOCK input signals. Data is transferred and shifted in the internal shift register on the rising clock edge, i.e., '0' - '1' transition. When the ENABLE signal goes low, the contents of the shift register are latched and the display will show new data. During data transfer, the display will continue to show old data. DATA OUT is also provided in this mode, being output on the falling clock edge.

When the chip first powers on, an internal reset is generated which resets all registers and latches. The chip returns to normal operation on application of the start bit and the first clock for MM58248 or an application of ENABLE for MM58241. All interface signals from the microprocessor should be inactive at power on.

Timing Diagram




Figure 3.

Data Format




Figure 4a. MM58248 Microprocessor Interface






Figure 4b. MM58241 Microprocessor Interface

Typical Application





*For high current displays, MM58348 outputs may need to be paralleled or, as an alternative, the DS8881 may be required to be used as a grid driver.

Figure 5. Output Structure

Figure 6. Word Processor Application

MM58348, MM58341 High Voltage Display Drivers

General Description

The MM58348 series are monolithic MOS integrated circuits utilizing a combined CMOS/Bipolar process with both MOS and Junction F.E.T. devices. They are available in 40-pin molded dual-in-line packages or as dice. Each output can source 3mA at 1V maximum output voltage, and also has an internal Junction F.E.T. to the display supply voltage which can be up to 32V. The possibility of brightness control is also provided.

Features

- Direct interface to 32V VF display
- Brightness and display blanking control input (MM58341)

COPS and MICROWIRE are trademarks of National Semiconductor Corp

- No resistors needed
- No load signal required (MM58348)

- MICROWIRE™ compatible (MM58341)
- Simple to cascade (MM58341)
- Wide supply operation
- TTL compatible inputs
- Software compatible with NS display driver family
- Compatible with VF, high voltage LCD, and colloidal displays

Applications

- COPSTM or microprocessor displays
- Instrumentation readouts
- Integrated dashboard displays
- Word processor text display

Block Diagram





Figure 1. Block Diagram

Connection Diagrams



Order Number MM58348, MM58341 NS Package N40A

Figure 2.

Voltage at Any Input Pin Voltage at Any Display Pin Operating Temperature Storage Temperature Power Dissipation

V_{DD} +0.3V to V_{SS} -0.3V V_{DD} to V_{DD} -40V -40°C to 85°C -65°C to 150°C 500 mW at 85°C 750 mW at 25°C

Junction Temperature
Lead Temperature (Soldering, 10 seconds)

130°C 300°C

Electrical Characteristics T_A within operating range, $V_{DD} = 5V \pm 0.5V$, $V_{SS} = 0V$, unless otherwise specified

Parameter	Conditions	Min.	Тур.	Max.	Units
Power Supply VDD VDIS	$V_{SS} = 0V$ $V_{DD} = 5V$ $V_{SS} = 0V$	4.5 -10	5.0	5.5 -27	V
Power Supply Current Iss	$V_{DD} = 5V$ $V_{SS} = 0V$ $V_{DIS} = -25V$		10 5	100	μA mA
Input Logic Level Data In, Clock Enable Logic "0" Logic "1"	$V_{DD} = 5.0 \pm 0.5 V$ $V_{SS} = 0$	V _{SS} 2.4		0.8 V _{DD}	V
Input Current Data In, Clock Enable				10	μΑ
Output Impedance Output Off Output On	$V_{DIS} = -27V$, $V_{OUT} = V_{DIS} + 2$ $I_{SOURCE} = 3mA$		200 250	400	kΩ Ω
Input Clock Frequency Rise Time	V _{DD} = 4.5 V			500 200	kHz ns

Functional Description

This series of products is specifically designed to drive either 4 or 5 digit non-multiplexed high voltage displays (e.g., dynamic scattering LCD or gas discharge) or multidigit dot matrix high voltage displays (e.g., VF). Character generation is done externally in the microprocessor, with a serial data path to the display driver. Two data transfer modes and display brightness controls exist. The MM58348 uses two signals, data and clock, with a format of a leading '1' followed by the 35 data bits, hence allowing data transfer without an additional load signal. Display brightness can be achieved through software control with the MM58348. The MM58341 uses a standard MICROWIRETM interface for data transfer. Display brightness is determined by the duty cycle of the brightness/blanking input. Full brightness is obtained with a logic '0' at this input and blanking with a logic '1'. A block diagram is shown in Figure 1.

Figure 2 shows the pinout of the MM58348 series. Bit 1 is the first bit to be loaded (following the start bit of MM58348). A logic '1' at the input will turn on the appropriate display segment output. Figure 5 describes the combined MOS and Junction F.E.T. output structure. The Junction F.E.T. has a pinch-off voltage in excess of 32V and may be viewed simply as a high impedance resistor.


MICROWIRE is a trademark of National Semiconductor Corp.

Figure 4 illustrates both possible microprocessor interfaces. In 4a, a start bit of logic '1' precedes the 35 bits of data. At the 36th clock a LOAD signal is generated synchronously with the high state of the clock, which loads the 35 bits of shift registers into the latches. At the low state of the clock a RESET signal is generated which clears all the shift registers for the next set of data. Hence a complete set of 36 clocks is needed or the shift register will not clear.

In Figure 4b, the ENABLE signal acts as an envelope and only while this signal is at a logic '1' does the circuit accept CLOCK input signals. Data is transferred and shifted in the internal shift register on the rising clock edge, i.e., '0' - '1' transition. When the ENABLE signal goes low, the contents of the shift register are latched and the display will show new data. During data transfer, the display will continue to show old data. DATA OUT is also provided in this mode, being output on the falling clock edge.

When the chip first powers on, an internal reset is generated which resets all registers and latches. The chip returns to normal operation on application of the start bit and the first clock for MM58348 or an application of ENABLE for MM58341. All interface signals from the microprocessor should be inactive at power on.

Timing Diagram



Data Format




Figure 4a. MM58348 Microprocessor Interface






Figure 4b. MM58341 Microprocessor Interface

Typical Application





*For high current displays, MM58348 outputs may need to be paralleled or, as an alternative, the DS8881 may be required to be used as a grid driver.

Figure 5. Output Structure


Figure 6. Word Processor Application





Section 6
Standard
Controllers

6





MM57409 Super Number Cruncher

General Description

The MM57409 Super Number Cruncher is designed to function as a peripheral arithmetic processor in microprocessor applications. Data and instructions are transferred asynchronously between processor and peripheral using the standard 8-bit MICROBUSTM. Software development is greatly simplified when using the MM57409's calculator keyboard level language. This means that complex arithmetic functions can be incorporated in microprocessor software quickly and easily by any programmer familiar with the operation of a scientific calculator.

The wim57409 is also capable of stand alone operation. Besides arithmetic operations, the device has internal number storage, input/output instructions and test and branch capability. In the stand-alone mode, an 8-bit address is present on the PC₀-PC₇ pins for interface to an external program PROM, ROM, or RAM.

Features

- Scientific calculator instructions (RPN)
 - Up to 12-digit mantissa, 2-digit exponent
 - Four-register stack, one memory register
 - Trigonometric functions, logarithmic functions, Y^x, e^x, pi
 - Error flag generation and recovery

- Flexible input/output
 - Multidigit I/O instructions (IN, OUT) with floating point or scientific notations
 - Programmable mantissa digit count for IN, OUT instructions
 - Sense input and flag outputs
- Branch control
 - Conditional and unconditional program branching
- Interface simplicity
 - On-chip clock OSC
 - Generates all I/O control signals
 - MICROBUS interface

Applications

- Instruments
- Microprocessor/minicomputer peripheral
- Test equipment
- Process controllers

MICROBUS is a trademark of National Semiconductor Corp.




Figure 1. Super Number Cruncher - Pinout

Super Number Cruncher Interface with 8-Bit Microprocessor

Data F	ntry Instructions		
0	Mantissa or exponent digits. On first digit (d),	SIF3	Set internal flag 3.
1	if prior code was not EN (Enter), get stack push:	RIF3	Reset internal flag 3.
	was	SIF4	Set internal flag 4.
2	$Z \rightarrow t$	RIF4	• •
3	$Y \rightarrow Z$ $X \rightarrow Y$	HIF4	Reset internal flag 4.
4 5	$X \rightarrow Y$ d $\rightarrow X$	Math Ins	tructions
6 .	If prior code was EN, get simply d.	CLRX	0→x
7	Set number entry mode. See number entry description.	EN	Enter, terminate number entry and push stack
8 9			y→z x→y
DP	Decimal point. Digits that follow will be man-		same number in x and y.
	tissa fraction. If first "numeric" entry, initiates	NOP2	Terminate number entry, no other operation.
	number entry mode as above.	ROLL	Roll Stack
EE	Enter Exponent. Digits that follow will be exponent. If first "numeric" entry, initiates number entry mode as above and loads 1 to mantissa.	•	+→x→y→z→t→+
cs	Change Sign. If EE instruction was executed	SIN	Sin (x)→x; y,z,t,m unchanged.
	after last number entry initiation, changes	COS	COS (x)→x; y,z,t,m unchanged.
	exponent sign X; else changes sign X mantis-	TAN	
	sa. Does not initiate number entry.		Tan (x)→x; y,z,t,m unchanged.
Pi	3.14159265359→X; if first numeric entry, initiate number entry mode (stack push) as above.		Sin-1 (x)→x; y,z,t,m unchanged.
AIN1			COS-1 (x)→x; y,z,t,m unchanged.
41111	Single-Digit Asynchronous input initiates num- ber entry as above. See input/output descrip-	NOP2	Tan-1 (x)→x; y,z,t,m unchanged.
	tion.		Terminates number entry, no other operation
NOP1	No operation. Do nothing. Status not altered in	ECLR	Clear Error Flag.
	any way.	RTD	Convert x; radians to degrees y,z,t,m unchanged.
Data in _i N	put Multidigit input instruction — SNC accepts all	DTR	Convert x; degrees to radians y,z,t,m unchanged.
IN	required data for input. See input/output des-	POP	Pop Stack:
	cription for further explanation.		y→x
AIN2	Asynchronous input 2. 2-byte instruction. Write		z→y t→z
	a single digit, any digit, in x. Second byte of form		o→t
	Nx where N = O-F for digit address in register x = BCD data. See input/output description for further explanation.	MCLR	Clear all internal registers and outputs; 10 MDc scientific notation; round to MDC on output.
DPC	•	XEY	Exchange x,y x ← y
DPC	Load PC/8-bit general I/O port with daa contained in next byte. 2-byte instruction.	EX	e ^x →x; y,z,t,m unchanged.
NOP2	Terminate number entry; no other operation.	10X	10 ^x →x; y,z,t,m unchanged.
	The second secon	SQ	x ² →x; y,z,t,m unchanged.
Mode a	nd Flag Instructions	SQRT	$(x)^{0.5} \rightarrow x$; y,z,t,m unchanged.
RAD	Set radian angular mode.	LN	In x→x; y,z,t,m unchanged.
DEG	Set degrees angular mode default mode.	LOG	log x→x; y,z,t,m unchanged.
DIÓ.	Enable Biography IIIO		

Mode an	d Flag Instructions
RAD	Set radian angular mode.
DEG	Set degrees angular mode default mode.
RIO	Enable R as general I/O.
RPC	Enable R as program counter.
NORND	Disable round to MDC on output.
RND	Disable round to MDC on output default mode.
FLP	Set floating point I/O mode.
SCI	Set scientific notation I/O $mode-default$ $mode.$
SIF1	Set internal flag 1.
RIF1	Reset internal flag 1.
SIF2	Set internal flag 2.
RIF2	Reset internal flag 2.

SQ x'+x; y,z,t,m unchanged.

SQRT (x)^{0.5}→x; y,z,t,m unchanged.

LN ln x→x; y,z,t,m unchanged.

LOG log x→x; y,z,t,m unchanged.

1/X 1/x→x; y,z,t,m unchanged.

YX y^x→x; z→y, t→z, 0→t.

+ x+y→x; z→y, t→z, 0→t.

- x-y→x; z→y, t→z, 0→t.

X y y→x; z→y, t→z, 0→t.

X yy→x; z→y, t→z, 0→t.

X ln y→x; z→y, t→z, 0→t.

X ln y→x; z→y, t→z, 0→t.

LSH Left shift x mantissa, DP unchanged, MSD saved in guard/link digit.

RSH Right shift x mantissa, DP unchanged, link/ guard digit MSD.

6-4

Test Inst	ructions	Digit Co	unt Control				
TJC	If jump condition (input JC) true, load PC with	SMDC1	Set Mantissa Digit Count = 1.				
	data in second byte.	SMDC2	Set Mantissa Digit Count = 2.				
TX = 0	If $X = 0$, load PC with data in second byte.	SMDC3	Set Mantissa Digit Count = 3.				
TX <to< td=""><td>If X<0, load PC with data in second byte.</td><td>SMDC4</td><td>Set Mantissa Digit Count = 4.</td></to<>	If X<0, load PC with data in second byte.	SMDC4	Set Mantissa Digit Count = 4.				
TXF	If $1 \times 1 < 0$, load PC with data in second byte.	SMDC5	Set Mantissa Digit Count = 5.				
TERR	If error flag set, load PC with data in second	SMDC6	Set Mantissa Digit Count = 6.				
	byte.	SMDC7	Set Mantissa Digit Count = 7. →				
JMP	Load PC with data in second byte.	SMDC8	Set Mantissa Digit Count = 8.				
TMNZ	If M = 0, load PC with data in second byte.	SMDC9	Set Mantissa Digit Count = 9.				
TM = 0	If M = 0, load PC with data in second byte.	SMDC10	Set Mantissa Digit Count = 10.				
TF1	If F1 = 1, load PC with data in second byte.	SMDC11	Set Mantissa Digit Count = 11.				
IBMNZ	Increment M matissa. If M = 0, load PC with data in second byte.		Set Mantissa Digit Count = 12.				
DBMNZ	•	NOP2 NOP2	Terminate number entry,				
	data in second byte.	NOP2	no other operation.				
TF2	If F2 = 1, load PC with data in second byte.	NOP2					
TIF1	If internal flag 1=1, load PC with data in second byte.	Output C	control Instruction				
TIF2	If internal flag $2=1$, load PC with data in second byte.	ROFF	Tristate R port, disallowed if R is program counter.				
TIF3	If internal flag 3 = 1, load PC with data in	RON	Enable R drives.				
	second byte.	NOP2	Terminate number entry, no other operation.				
TIF4	If internal flag 4=1, load PC with data in second byte.	SF1	Set F1 to 1.				
	•	PF1	F1 is pulsed high. If F1 is set, results in F1 being				
Memory	Instructions	050	reset.				
XEM	x ←→ M; exchange x, memory.	SF2	Set F2 to 1.				
MS	x→M; store x in memory.	PF2	F2 is pulsed high. If F2 is set, results in F2 being reset.				
MR	M→x; stack pushed;	NOP2	Terminate number entry; no other operation.				
	M→x→y→z→t	NOP2	Tommate number entry, no early operation				
M+	M+x→M; x,y,z,t unchanged.	PRW	Active low pulse (low going) generated at R/W.				
M-	M-x→M; x,y,z,t unchanged.	PRW	Active low pulse (low going) generated at R/W.				
	Michael Company and Company an	PRW	Active low pulse (low going) generated at Tivv.				
M/	M/x→M; x,y,z,t unchanged.		,				

CLRM NOP2

Terminate Number Entry, no other operation.

6


MM57436 Decimal/Binary Up/Down Counter

General Description

The MM57436 Counter, an NMOS silicon gate technology device, is designed to be a minimal solution Decimal/Binary Up/Down counter with display capability. The counter length is user selectable at 4 digits decimal (16 bits binary) or 8 digits decimal (32 bits binary). The device has the capability of direct direct of a 4 digit multiplexed LED display. In the 8-digit (32-bit) mode, the user may direct either the top four digits or lower four digits to the display. The MM57436 will run off an internal RC oscillator or the user may supply an external oscillator for greater precision in the count rate.

Features

- Decimal or binary count
- Up or down count
- 4 or 8 digit (16 or 32 bit) counter length
- 4 digit, seven segment multiplexed LED display drive
- User display control
- Single supply operation
- Wide supply range (4.5V-9.5V)
- TTL compatible on inputs



Order Number MM57436N NS Package N24A

Pin	Description
OSC IN	Oscillator Input — External Oscillator or RC
Display Select	Control line to display upper or lower 4 digits (16 bits) of 8-digit (32-bit) counter
S _A -S _G	Multiplexed 7-segment outputs
COUNT	Input for signal to be counted
Decimal/ Binary	Counter mode control
Up/Down	Up-down count control
4/8 Digit (16/32 Bit Binary)	Counter length control
D_0-D_3	Display digit strobes
V _{CC1} , V _{CC2} GND1,	Power supply
GND2	Ground

Figure 1. Connection Diagram

Absolute Maximum Ratings

Voltage at Any Pin Relative to GND₁ -0.3V to +10V
Ambient Operating Temperature 0°C to +70°C
Ambient Storage Temperature -65°C to +150°C
Lead Temperature (Soldering, 10 Seconds)
Power Dissipation 0.75 Wart at 25°C
0.4 Watt at 70°C

"Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0^{\circ}C \le T_A \le 70^{\circ}C$, $4.5V \le V_{CC} \le 9.5V$, unless otherwise specified

Parameter	Conditions	Min.	Тур.	Max.	Units
Operating Voltage (V _{CC})		4.5		9.5	٧
Operating Supply Current	(all inputs and outputs open)			6.0	mA
Input Voltage Levels OSC IN, RESET Levels Logic High (V _{IH}) Logic Low (V _{II})		0.7 V _{CC}		0.6	V
Logic Low (VIL)				0.0	,
All Other Inputs Logic High (V _{IH}) Logic High (V _{IH}) Logic Low (V _{IL})	$V_{CC} = 9.5V$ $V_{CC} = 5V \pm 10\%$	3.0 2.0		0.8	V V V
Output Current Levels Output Sink Current					
D_0 - D_3 (I_{OL})	$V_{CC} = 9.5V, V_{OL} = 1.0V$	30			mA
S _A -S _G (I _{OL})	$V_{CC} = 4.5V, V_{OL} = 1.0V$ $V_{CC} = 9.5V, V_{OL} = 0.4V$ $V_{CC} = 4.5V, V_{OL} = 0.4V$	15 0.8 0.4			mA mA mA
Output Source Current	00 / 02				
Sp-S ₂ (l ₂ m)	$V_{CC} = 9.5V, V_{OH} = 2.0V$ $V_{CC} = 6.0V, V_{OH} = 2.0V$	−3.0 −3.0		-35 25	mA mA

AC Electrical Characteristics $0 \, ^{\circ}\text{C} \leqslant T_{A} \leqslant 70 \, ^{\circ}\text{C}, 4.5 \text{V} \leqslant V_{CC} \leqslant 9.5 \text{V}, unless otherwise specified}$

Parameter	Conditions	Min.	Тур.	Max.	Units
OSC IN					
Frequency		100		266.67	kHz
Duty Cycle		40		60	%
Rise Time			1	1	μS
Fall Time Internal Time Base				1	μS
(=4/Frequency)		15	1	40	μS
OSC IN Using RC Frequency	$R = 56 k\Omega \pm 5\%$, $C = 100 pF \pm 10\%$	140		266.67	kHz
Internal Time Base (= 4/Frequency)		15		28	μs
nputs		1			
Up/Down, Display Select				}	
tsetup				8	μS
tHOLD				1	
Count				}	
tsetup	}			2	μS
thold	1			1	u.S

AC Electrical Characteristics (continued) $0 \,^{\circ}\text{C} \le T_{A} \le 70 \,^{\circ}\text{C}$, $4.5\text{V} \le \text{V}_{CC} \le 9.5\text{V}$, unless otherwise specified

Parameter	Conditions	Min.	Тур.	Max.	Units	
Count Input Frequency	4 Digit Decimal Up Count OSC IN = 266.67 kHz OSC IN = 100 kHz		·	14.4 5.43	kHz kHz	
	4 Digit Decimal Down Count OSC IN = 266.67 kHz OSC IN = 100 kHz			13.6 5.13	kHz kHz	
	8 Digit Decimal Up Count OSC IN = 266.67 kHz OSC IN = 100 kHz			9.52 3.57	kHz kHz	. •
	8 Digit Decimal Down Count OSC IN = 266.67 kHz OSC IN = 100 kHz			9.17 3.44	kHz kHz	
	16 Bit Binary Up Count OSC IN = 266.67 kHz OSC IN = 100 kHz			16.3 6.14	kHz kHz	•
	16 Bit Binary Down Count OSC IN = 266.67 kHz OSC IN = 100 kHz			15.3 5.76	kHz kHz	
	32 Bit Binary Up Count OSC IN = 266.67 kHz OSC IN = 100 kHz			11.2 4.21	kHz kHz	
	32 Bit Binary Down Count OSC IN = 266.67 kHz OSC IN = 100 kHz			10.3 3.86	kHz kHz	
Pulse Width (= 8/OSC IN Frequency)	OSC IN = 100kHz OSC IN = 266.67 kHz	80 30			μS μS	
RESET Input Pulse Width	Resetting device while device running OSC IN = 100 kHz	160			μS	
	OSC IN = 266.67 kHz	60			μS	

Functional Description

The MM57436 will count pulses at its count input and will display 4 digits of the resultant count. Under user control the device will count in either decimal or binary and will either count up or count down. The user may also select which group of 4 digits (16 bits) is to be displayed.

The display is standard, seven-segment for the decimal counter. In the binary mode, hex characters are displayed as follows:

0-9, A, b, C, d, E, F

The mode controls of the MM57436 are as follows:

Decimal/Binary — With this pin left open or tied to V_{CC} , the MM57436 is a decimal counter. Connecting this pin to output D1 converts the MM57436 to a binary counter. This mode is a strap option and may *not* be changed while the device is running.

4/8-Digit Decimal (16/32-Bit Binary) — With this pin left open or tied to V_{CC} the MM57436 is a 4-digit decimal or 16-bit binary counter. Connecting this pin to ground converts the MM57436 to an 8-digit decimal or 32 bit binary counter. The counter length is a strap option and may *not* be changed while the device is running.

Up/Down — With this pin left open or at a logic "1" (positive logic) the MM57436 will increment its internal counter by 1 with every pulse input at the COUNT input. With this pin connected to ground or to a logic "0" (positive logic), the MM57436 will decrement its internal counter by 1 with every pulse at the COUNT input. This input may be tied high or low, may come from a switch or may be controlled by a logic signal. It may be changed by the user at any time. Note, if this input is to be controlled by a mechanical switch some external debounce protection may be required depending on the application. There is no debounce protection internally on this input.

Display Select — With this input tied to V_{CC} or at a logic "1", the MM57436 will display the upper 4 digits (16 bits) of the 8 digit (32 bit) counter. Connecting this pin to ground or to a logic "0" will cause the lower 4 digits of the 8 digit counter to be displayed. If the MM57436 is operating as a 4-digit counter (pin 19 open or at V_{CC}) the Display Select input is ignored and has no effect whatsoever on the display. This input may be hard wired to either V_{CC} or ground; may be controlled by a switch or may be controlled by a logic signal. The input may be changed at any time by the user without impairing the operation of the device.

General Operation

Initialization

The RESET logic will clear the MM57436 if the power supply rise time is between 1 ms and 1 us. If the power supply rise time is greater than 1 ms, the user must provide an external RC network and diode to the RESET pin as shown below (Figure 2). The RESET input is configured as a Schmitt trigger input. The user may control this with an external signal if desired as long as the proper levels are maintained. The RESET pin is the means by which the user may clear the counter. RESET may be brought low at any time. The MM57436 will be cleared whenever the proper "0" level is applied at the RESET input provided the input stays low for at least 16 clock cycles. If the reset pin is not used it should be connected to V_{CC}.




Figure 2. Power-Up Clear Circuit

Oscillator

The user has the option of connecting an RC network to the OSC IN pin and using the internal oscillator or he may supply an external oscillator to the OSC IN pin. The OSC IN input is a Schmitt trigger input and the user must insure that the proper levels are met when supplying an external clock.

The external oscillator is recommended when the counting speed and/or the stability of the counting speed is critical. The internal RC oscillator is only accurate to about ±15% to ±20%. However, if practical in the application, the RC network can be tuned for the desired operating frequency. Some typical RC values that place the operating speed at near the maximum are shown below (Figure 3).


Power Supply

The MM57436 has two V_{CC} pins: V_{CC1} and V_{CC2} — and two ground pins: GND1 and GND2. Both V_{CC1} and V_{CC2} must be connected to the positive supply (V_{CC}). Both GND1 and GND2 must be connected to ground. Failure to do this will result in improper operation of the MM57436.

Count Input

The MM57436 counts negative-going pulses at the Count Input. The width of the negative-going (logic "1" to logic "0") must be at least 8 times the oscillator cycle time.

In order to maximize the counting speed and not to miss any pulses, during the display cycles, the MM57436 has a 4-bit register at the COUNT input which will accumulate up to 15 counts. This register is added/subtracted from the counter. Therefore at the higher input count speeds, when the counter is changed from an up counter to a down counter or vice versa, there is a window of up to 15 counts — the maximum value in the input register — in the count. This effect is completely unobservable at slow input count speeds and gradually becomes more noticeable as the repetition rate of the count pulse increases. If the up/down mode is not changed during operation, the only observable effect of the input register is that the display may appear to increment or decrement by values greater than 1



RC Controlled Oscillator								
R(kΩ) C(pF) OSC IN Period (με								
51	100	4.75 ± 15%						
82	56	4.75 ± 13%						

Figure 3. MM57436 Oscillator

Input/Output Characteristics

Inputs

The MM57436 has three types of inputs. Figure 4a is the input with a depletion load to V_{CC} found on pins 17, 18, and 19 (Decimal/Binary, Up/Down, 4/8 Digit). Figure 4b is a slightly different type of input with a depletion load to V_{CC} found on pins 4 and 14 (RESET, COUNT). The remaining input, pin 5-Display Select, has no load device (Figure 4c).

a. Segment Driver Outputs

Outputs

There are only two types of outputs on the MM57436: the segment drivers (Figure 5a) and the digit drivers (Figure 5b).

b. Digit Driver Outputs




Figure 4. Input Configurations









Figure 5. Output Configurations














Figure 6. I/O DC Current Characteristics




Figure 7. MM57436 as 16-Bit Binary Counter with RC Oscillator and Switch-Controlled Up/Down Mode




Figure 8. MM57436 as 8-Digit Decimal Down Counter with Extenal Oscillator

MM57455 Advanced Educational Arithmetic Game

General Description


Figure 1 contains an electrical diagram of a complete teaching game system.

Features

- Produces add, subtract, multiply, and divide problems which teach basic arithmetic
- 6,562 different problems are produced
- Problems are generated randomly and automatically
- Automatic entry, no "ENTER" key is needed
- Green LED lights when the correct answer is entered
- If the wrong answer is entered, "E" appears in the display and the user gets a second try
- If the user answers incorrectly on both tries, the correct answer is flashed in the display

- Internal timer gives the user about 10 seconds to answer. If he doesn't answer, the problem is counted wrong
- Ten problems in each problem set
- Number of problems correct appears in the display at the end of a problem set, with the green LED flashing
- "TABLE" button causes non-random problems to be generated
- "COMPLEX" button causes algebra-type problems to be generated
- "AMATEUR/PRO" buttons select easy/hard addition and subtraction problems
- "NORMAL/FAST" buttons select 10 or 3 seconds to answer a problem
- Automatically begins game on power "ON"
- Low system cost (Figure 1)

Electrical Diagram



Absolute Maximum Ratings

Voltage at Any Pin Relative to GND1 -0.3V to +10V
Ambient Operating Temperature 0°C to +70°C
Ambient Storage Temperature -65°C to +150°C
Lead Temperature (Soldering, 10 Seconds)
Power Dissipation 0.75 Watt at 25°C
0.4 Watt at 70°C

DC Electrical Characteristics 0°C ≤ T_A ≤ 70°C, 4.5V ≤ V_{CC} ≤ 9.5V, unless otherwise specified

Parameter	Conditions	Min.	Тур.	Max.	Units
Operating Voltage (V _{CC})		4.5		9.5	٧
Operating Supply Current	(all inputs and outputs open)		•	8	mA
Input Voltage Levels					
OSC IN, RESET Logic High (V _{IH})		0.7 V _{CC}			V
Logic Low (V _{IL})				0.6	V
All Other Inputs					
Logic High (V _{IH})	$V_{CC} = 9.5V$	3.0			V
Logic High (V _{IH}) Logic Low (V _{IL})	$V_{CC} = 5V \pm 10\%$	2.0		0.8	V V
Output Current Levels					
Ouptut Sink Current D ₀ -D ₇ (I _{OL})	$V_{CC} = 9.5V, V_{OL} = 1.0V$	30			mA
20 27 NOD	$V_{CC} = 4.5V, V_{OL} = 1.0V$	15			mA
$S_a - S_a (I_{OL})$	$V_{CC} = 9.5V, V_{OL} = 0.4V$	0.8			mA
	$V_{CC} = 4.5V, V_{OL} = 0.4V$	0.4		1	mA -
Output Source Current				1	
S _a -S _g (I _{OH})	$V_{CC} = 9.5V, V_{OH} = 2.0V$	-3.0	-	-35	mA
	$V_{CC} = 6.0V, V_{OH} = 2.0V$	-3.0		-25	mA .

Functional Description

Display Configuration

The special LED display used with the MM57455 displays any of the 4 symbols "+", "-", "×", "!" in the third digit position. An "=" is displayed in the sixth digit position. The remaining 6 digits are normal 7-segment numeral displays.

Power "ON"

Upon powering "ON" the MM57455, it begins displaying the sysmbols "+", "-", "×", "/", "+",... one after another, each lasting about ½ second. This indicates that it is at the beginning of a "problem set" and ready to accept a function key input.

Key Operations

Function Keys, "+", "-", "×", "/"

One of these keys is depressed to begin a problem set. After pressing one of these keys, a randomly generated problem appears in the display. The problem is either "+", "-", "×", "/", depending on the key that was pressed.

Number Kevs. "0-9"

These keys are used to enter answers to problems. After a problem appears in the display, the user has 2 tries to answer it correctly.

Green LED

If the user keys in the correct answer to a problem, the green LED lights up immediately for $1\frac{1}{2}$ seconds. Then a new problem appears.

Incorrect Answer Indicator

If the user keys in a wrong answer to a problem, his answer disappears in the display and an "E" appears.

Second Try

If the user answers incorrectly, he gets a second try. When the "E" appears (indicating that the answer is wrong), he types in his second try. Again, the green LED lights if correct, and an "E" appears if wrong.

[&]quot;Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

Functional Description (cont'd)

Internal Timer

The MM57455 has an internal timer which allows the user 10 seconds to answer a problem. If he doesn't answer in 10 seconds, an "E" appears in the display, indicating a wrong answer. The user then gets a second try and again must answer within 10 seconds.

Flashing of a Correct Answer

In the user answers wrong on both tries, the correct answer flashes in the display. Then the next problem appears.

Ten Problems per Problem Set

New problems appear one after another until 10 problems have been done.

Score at End of Problem Set

After 10 problems are done, the number of problems the user you right appears in the display, and the green LED flashes. Only first try answers are counted correct. After 16 flashes, the MM57455 again displays "+", "-", "x", "/", "+",... and is ready for another function key entry.

"TABLE" Key

If the "TABLE" key is depressed just before pressing a function key at the start of a problem set, table problems will appear, with a random table digit.

Example: press "TABLE" ×

and these problems may appear:

6×1=

 $6 \times 2 =$

 $6 \times 3 =$

6 × 10 =

A non-random table digit can be selected by depressing the desired number (1-10) just before pressing a function button at the start of a problem set.

Example: press 9 × and these problems will appear:

 $9 \times 1 =$

 $9 \times 2 =$

 $9 \times 3 =$

 $9 \times 0 =$

"ALGEBRA" Key

If the "ALGEBRA" key is depressed just before pressing a function key at the start of a problem set, algebra-type problems will be displayed (the answer is present and one of the factors is blank, as: (15+ = 21). The user must enter the missing factor. (Note. Both "ALGEBRA" and "TABLE" buttons may be pressed before pressing a function key. This will cause algebra-type table problems to be displayed.) The order of depression is unimportant; i.e., "ALGEBRA" or "TABLE" may be pressed first.

"AMATEUR/PRO" Keys

These keys select easy ("AMATEUR") or hard ("PRO") addition and subtraction problems. Easy means sum < 30 and difference < 20. Hard means sum < 100 and difference < 100.

When power is turned "ON", the machine is in easy ("AMATEUR") mode.

"NORMAL/FAST" Keys

Those keys are used to select 10 second ("NORMAL") or 3 second ("FAST") answer time.

When power is turned "ON", the machine is in the 10 second ("NORMAL") mode.

MM57459 8-Digit LED Direct-Drive Memory Calculator

General Description

The single-chip MM57459 calculator was developed using an N-channel enhancement and depletion mode MOS/LSI technology with a primary object of low end-product cost. A complete calculator as shown in *Figure 1* requires only the MM57459 calculator chip, and X-Y matrix keyboard, an NSA1188 LED display and a 9V battery.


Keyboard decoding and key debounce circuitry, all clocks, and timing generators, power-on clear, and 7-segment output display decoding are included onchip, and require no external components. Segments and digits can usually be driven directly from the MM57459, as the segments source up to 30 mA max. peak current and the digit drivers sink 30 mA min.


Leading zero suppression and a floating negative sign allow convenient reading of the display and conserve power. Up to 8 digits for positive numbers and 7 for negative numbers can be displayed, with the negative sign displayed in the left-most position.

Features

- 8 Digits with four key memory (M+, M-, MR, MC)
- Low voltage operation (single power supply)
- Direct interface with digits and segments of LED display
- Percent function with add-on/discount
- Automatic constant on all five functions
- Floating minus sign
- Leading zero suppression
- Internal clock generator
- Internal encoding for keyboard inputs
- Internal debouncing for keyboard inputs
- Display flash in calculator overflow state

Typical Keyboard and Connection Diagram





Top View
Order Number MM57459N
NS Package N24A

Absolute Maximum Ratings

Voltage at Any Pin Relative to GND1 -0.3V to +10VAmbient Operating Temperature $0^{\circ}\text{C to } +70^{\circ}\text{C}$ Ambient Storage Temperature $-65^{\circ}\text{C to } +150^{\circ}\text{C}$ Lead Temperature (Soldering, 10 Seconds) 300°C

Power Dissipation 0.75 Watt at 25 °C 0.4 Watt at 70 °C

Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0 \, ^{\circ}\text{C} \le T_{A} \le 70 \, ^{\circ}\text{C}$, $4.5\text{V} \le \text{V}_{CC} \le 9.5\text{V}$, unless otherwise specified

Parameter	Conditions	Min.	Тур.	Max.	Units
Operating Voltage (V _{CC})		4.5		9.5	V
Operating Supply Current	(all inputs and outputs open)	1		8	mA
input Voltage Levels CKI, RESET		0.71			V
Logic High (V _{IH}) Logic Low (V _{IL})		0.7 V _{CC}	,	0.6	v
All Other Inputs					
Logic High (V _{IH})	V _{CC} = 9.5V	3.0			V
Logic High (V _{IH}) Logic Low (V _{IL})	$V_{CC} = 5V \pm 10\%$	2.0		0.8	V V
Output Current Levels Ouptut Sink Current	• ,	-			
D_0-D_3 (I_{OL})	$V_{CC} = 9.5V, V_{OL} = 1.0V$	30			mA
	$V_{CC} = 4.5V, V_{OL} = 1.0V$	15			mA ·
$S_a - S_g$, S_p (I_{OL})	$V_{CC} = 9.5V, V_{OL} = 0.4V$	8.0			mA .
	$V_{CC} = 4.5V, V_{OL} = 0.4V$	0.4			mA
Output Source Current			•	1	
$S_a - S_g$, S_p (I_{OH})	$V_{CC} = 9.5V, V_{OH} = 2.0V$	-3.0	1	-35	mA
	$V_{00} = 6.0V V_{011} = 2.0V$	-3.0		-25	mA .

1. Key Definition



The first number key in a sequence will clear the display and enter the digit in the LSD of the display. Successive entries will shift the display left and enter data in the LSD. The first decimal point entered is effective. An attempted entry of more than 8 digits or 7 decimal places will be ignored.

c — Clear

Clears the display and constant registers, and the result overflow indicator. Memory register is not affected by key. In the memory overflow condition, this key is operative as a clear memory key.

CE - Clear Entry

Clears the display of a number entry. In the result overflow mode, this key resets the overflow condition and allows calculation to continue; however this key is inoperative during memory overflow.

мс — Memory Clear

Clears the memory.

+ - Plus

Stores an addition operation and performs a possible preceding operation. Successive depression of the plus key will not affect the display.

— Minus

Stores a subtract operation and performs a possible preceding operation. Repeat subtraction by the minus key will not be possible. If this is depressed after a %, +, or = key, subtraction becomes the pending operation. Immediately following a \times or \div key, this acts as a data entry and -0. is displayed.

× — Multiply

Operates the same as the plus key except that a multiply command is stored. Successive depression of the multiply key will not alter the display.

+ — Divide

Operates the same as the plus key except that a divide command is stored. Successive depression of the divide key will not alter the display.

= - Equal

Executes any previous operation and maintains that operation for possible use in the implied constant mode. The first factor entered for multiplication and the second factor entered for division, subtraction, and addition, are retained for the constant operation. Completes the add-on or discount mode when used following the % key. The first depression of the equal key immediately following a + or – key will not alter the display.

% - Percent

The purpose of the percent key is to allow for the calculation of add-on and discount. Determination of add-on requires the principal amount to be the first enter followed by the + or \times key, with the percentage being the second entry. Depression of the percent key yields the amount to be added-on, such as tax or interest. Depression of the = key adds this amount to be principal. Discount is determined in a similar manner using the - key (\times and - keys). In the constant mode, new percentages to be added-on may be entered while retaining the principal amount.

MR - Memory Recall

Transfers the contents of the memory register into the display register. Memory is retained except in the memory overflow condition. In this case, memory is cleared and its previous contents are displayed in the result overflow mode.

м+ — Memory Plus

Add the current display to the contents of memory. M+ will termniate a number entry.

M- Memory Minus

Subtracts current display from the contents of memory. $M-\gamma$ will terminate a number entry.

2. Error Conditions

Result Overflow

If the result in absolute value exceeds $10^8 - 1$, the display will flash, and only the C and CE keys are operative.

Memory Overflow

If a M+ or M- operation causes the contents of memory to exceed the above value, the display will flash. In this overflow condition, only the C key is operative.

3. Operation Characteristics

Data Entry

Entry is always floating. On data entry, the data will be right hand justified with the last digit entered always appearing in the least significant digit position. The display register will left shift the display one digit as each new digit is entered.

Data Output

The output data as a result of a calculation will be right hand justified such that trailing insignificant zeros after the decimal are not displayed. Numbers less than one (1) will be displayed with one leading zero (0.25 for example). Numbers greater than one (1) will not display zeros to the left of the most significant digit.

Output Display

The output segments are fully decoded for standard seven-segment display. The digit outputs are multiplexed with the segment scan to provide the output.

Digit and Segment Buffers

The segment buffers provide constant drop and operate in conjunction with the constant current digit buffers to provide display current.

Constant Operation

The MM57459 has an implied constant mode of operation on +, -, \times , \div , and % operations. The constant calculation is performed automatically by the = key, % key, or % = keys without a constant switch. The second operand is treated as the constant for add, subtract, and divide and the first operand is the constant for multiplication.

For A \pm B%-type calculations, the first operand is treated as the constant with the percentage displayed with the proper sign.

Decimal Alignment

The results of addition or subtraction remain aligned to the preceding entry having the most decimal places unless a right shift is needed to keep the eight most significant digits (in which case the least significant decimal digits are lost).

Display Font

The following table shows the required segment outputs as a function of the display. In the truth table, the symbol • is used to indicate a selected segment.

Character	Display	SA	SB	sc	SD	SE	SF	SG	SP
0	0	•	•	•	•	•	•		
1	ı		•	•					
2	2	•	•		•	•		•	
3	3	•	•	•	•			•	
4	4		•	•			•	•	
5	5	•		•	•		•	•	
6	5	•		•	•	•	•	•	
7	7	•	•	•					
8	8	•	•	•	•	•	•	•	
9	9	•	•	•	•		•	•	,
Minus Sign	_							•	
Dec. Pt.	•								•

RESULT OVF: THE DISPLAY WILL FLASH.
MEMORY OVF: THE DISPLAY WILL FLASH.

Floating Minus Sign

When displaying a negative number the minus indication will be located one digit to the left of the MSD display.

The results of multiplication and division are completely right justified such that only the most significant digits are displayed (the digits not displayed will be truncated). The C key resets decimal alignment.

Successive Operations

Only the last operation entered is performed unless a - entry follows a \times or \div which sets up the calculator for numeric entry only.






Figure 1. Typical Calculator Application





Section 7
EPROMs and
Support Circuits

7





MM2716 16,384-Bit (2048 × 8) UV Erasable PROM

General Description

The MM2716 is a high speed 16k UV erasable and electrically reprogrammable EPROM ideally suited for applications where fast turn-around and pattern experimentation are important requirements.


The MM2716 is packaged in a 24-pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device by following the programming procedure.


This EPROM is fabricated with the reliable, high volume, time proven, N-channel silicon gate technology.

Features

- 2048 x 8 organization
- 525 mW max active power, 132 mW max standby power
- Low power during programming
- Access time—MM2716, 450 ns; MM2716-1, 350 ns; MM2716-2, 390 ns
- Single 5V power supply
- Static—no clocks required
- Inputs and outputs TTL compatible during both read and program modes
- TRI-STATE® output

Block and Connection Diagrams *





Order Number MM2716Q, MM2716Q-1 or MM2716Q-2 See NS Package J24CQ

Pin Connection During Read or Program

	PIN NAME/NUMBER							
MODE	CE/PGM (E/P) 18	OE (G) 20	VPP 21	VCC 24	OUTPUTS 9–11, 13–17			
Read	VIL	VIL	5	5	DOUT			
Program	Pulsed VIL to VIH	VIH	25	5	DIN			

*Symbols in parentheses are proposed industry standard

Pin Names

VSS

A0-A10 $O_0-O_7 (Q0-Q7)$ $\overline{CE}/PGM (\overline{E}/P)$ $\overline{OE} (\overline{G})$ VPP VCC

Address Inputs
Data Outputs
Chip Enable/Program
Output Enable
Read 5V, Program 25V
Power (5V)
Ground

Absolute Maximum Ratings (Note 1)

Temperature Under Bias Storage Temperature VPP Supply Voltage with Respect to VSS -25°C to +85°C -65°C to +125°C

26.5V to -0.3V

All Input or Output Voltages with Respect to VSS (except VPP)

Lead Temperature (Soldering, 10 seconds)

Power Dissipation

6V to -0.3V 1.5 W 300°C

READ OPERATION (Note 2)

DC Operating Characteristics

 $T_A = 0^{\circ} C$ to $+70^{\circ} C$, VCC = 5V $\pm 5\%$, (VCC = 5V $\pm 10\%$ for MM2716-1), VPP = VCC $\pm 0.6V$ (Note 3), VSS = 0V, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
ILI	Input Current	VIN = 5.25V or VIN = VIL			10	μΑ
ILO	Output Leakage Current	VOUT = 5.25V, $\overline{\text{CE}}/\text{PGM}$ = 5V			10	μΑ
IPP1	VPP Supply Current	VPP = 5.85V			5	mA
ICC1	VCC Supply Current (Standby)	CE/PGM = VIH, OE = VIL		10	25	mA
ICC2	VCC Supply Current (Active)	CE/PGM = OE = VIL		57	100	mA
VIL	Input Low Voltage		-0.1		0.8	· V
VIH	Input High Voltage		2.0		V _{CC} + 1	V
VOH	Output High Voltage	IOH = 400 μA	2.4			V
VOL	Output Low Voltage	IOL = 2.1 mA			0.45	V

AC Characteristics (Note 4)

 $T_A = 0^{\circ}C$ to +70°C, VCC = 5V ±5%, (VCC = 5V ±10% for MM2716-1), VPP = VCC ±0.6V (Note 3), VSS = 0V, unless otherwise noted.

SYMI	BOL	DADAMETED	PARAMETER CONDITIONS MI		MM2716		MM2716-1		MM2716-2	
ALTERNATE	STANDARD				MAX	MIN	MAX	MIN.	MAX	UNITS
tACC	TAVQV	Address to Output Delay	CE/PGM = OE = VIL		450		350		390	ns
tCE	TELQV	CE to Output Delay	OE = VIL		450		350		390	ns
^t OE	TGLQV	Output Enable to Output Delay	CE/PGM = VIL		120		120		120	ns
^t DF	TGHQZ	Output Enable High to Output Hi-Z	CE/PGM = VIL	0	100	0	100	0	100	ns
tон	TAXQX	Address to Output Hold	CE/PGM = OE = VIL	0		0		0		ns
tOD	TEHQZ	CE to Output Hi-Z	OE = VIL	0	100	0	100	0	100	ns

Capacitance (Note 5)

 $T_A = 25^{\circ}C$, f = 1 MHz

SYMBOL	PARAMETER	CONDITIONS	TYP	MAX	UNITS
CI	Input Capacitance	VIN = 0V	. 4	6	pF
со	Output Capacitance	VOUT = 0V	8	12,	pF


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 2: Typical conditions are for operation at: $T_A = 25^{\circ}$ C, VCC = 5V, VPP = VCC, and VSS = 0V.


Note 3: VPP may be connected to VCC except during program. The ±0:6V tolerance allows a circuit to switch VPP between the read voltage and the program voltage.

Note 4: Output load: 1 TTL gate and CL = 100 pF. Input rise and fall times < 20 ns.

Note 5: Capacitance is guaranteed by periodic testing.







^{*}Symbols in parentheses are proposed industry standard

PROGRAM OPERATION

DC Electrical Characteristics and Operating Conditions (Notes 1 and 2)

 $(T_A = 25^{\circ}C \pm 5^{\circ}C) (VCC = 5V \pm 5\%, VPP = 25V \pm 1V)$

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
ILI	Input Leakage Current (Note 3)			10	μΑ
VIL	Input Low Level	-0.1		0.8	٧
VIH	Input High Level	2.0		VCC + 1	V
ICC	VCC Power Supply Current			100	mA
IPP,1	VPP Supply Current (Note 4)			5	mA
IPP2	VPP Supply Current During Programming Pulse (Note 5)			30	mA

AC Characteristics and Operating Conditions (Notes 1, 2, and 6)

 $(T_A = 25^{\circ}C \pm 5^{\circ}C) (VCC = 5V \pm 5\%, VPP = 25V \pm 1V)$

SYME	BOL				24.27	LINUTE
ALTERNATE	STANDARD	PARAMETER	MIN	TYP	MAX	UNITS
- t _{AS}	TAVPH	Address Setup Time	2			μs
tos	TGHPH	OE Setup Time	2			μs
tDS	TDVPH	Data Setup Time	2			μs
^t AH	TPLAX	Address Hold Time	2			μs
tOH	TPLGX	OE Hold Time	2			μs
tDH -	TPLDX	Data Hold Time	2			μs
tDF	TGHQZ	Chip Disable to Output Float Delay (Note 4)	0		100	ns
tCE	TGLQV	Chip Enable to Output Delay (Note 4)			120	ns
tpW	TPHPL	Program Pulse Width	45	50	55	ms
tPR	TPH1PH2	Program Pulse Rise Time	5			ns
tpF	TPL2PL1	Program Pulse Fall Time	5			ns

Note 1: VCC must be applied at the same time or before VPP and removed after or at the same time as VPP. To prevent damage to the device it must not be inserted into a board with power applied.

Note 2: Care must be taken to prevent overshoot of the VPP supply when switching to +25V,

Note 3: $0.45V \le VIN \le 5.25V$.


Note 4: $\overline{CE}/PGM = VIL, VPP = VCC + 0.6V.$

Note 5: VPP = 26V.

Note 6: Transition times \leq 20 ns unless noted otherwise.

Timing Diagram *

Program Mode



Functional Description

DEVICE OPERATION

The MM2716 has 3 modes of operation in the normal system environment. These are shown in Table I.

Read Mode

The MM2716 read operation requires that \overline{OE} = VIL, \overline{CE}/PGM = VIL and that addresses A0—A10 have been stabilized. Valid data will appear on the output pins after tACC, tOE or tCE times (see Switching Time Waveforms) depending on which is limiting.

Deselect Mode

The MM2716 is deselected by making \overline{OE} = VIH. This mode is independent of \overline{CE}/PGM and the condition of the addresses. The outputs are Hi-Z when \overline{OE} = VIH. This allows OR-tying 2 or more MM2716's for memory

Standby Mode (Power Down)

The MM2716 may be powered down to the standby mode by making $\overline{\text{CE}}/\text{PGM} = \text{VIH}$. This is independent of $\overline{\text{OE}}$ and automatically puts the outputs in their Hi-Z state. The power is reduced to 25% (132 mW max) of the normal operating power. VCC and VPP must be maintained at 5V. Access time at power up remains either tACC or tCE (see Switching Time Waveforms).

PROGRAMMING

The MM2716 is shipped from National completely erased. All bits will be at a "1" level (output high) in this initial state and after any full erasure. Table II snows the 3 programming modes.

TABLE I, OPERATING MODES (VCC = VPP = 5V)

	PIN NAME/NUMBER				
MODE	CE/PGM (E/P)	OE (G)	OUTPUTS		
	18	20	9-11, 13-17		
Read	VIL	VIL	DOUT		
Deselect	Don't Care	VIH	Hị-Z		
Standby	VIH	Don't Care	Hi-Z		

TABLE II. PROGRAMMING MODES (VCC = 5V)

	Р	IN NAN	/E/NUMI	BER
MODE	CE/PGM (E/P)	OE (G)	VPP	OUTPUTS Q
	18	20	21	911, 1317
Program	Pulsed VIL to VIH	VIH	25	DIN
Program Verify	VIL	VIL	25(5)	DOUT
Program Inhibit	VIL	VIH	25	Hi-Z

^{*}Symbols in parentheses are proposed industry standard

Functional Description (Continued)

Program Mode

The MM2716 is programmed by introducing "0"s into the desired locations. This is done 8 bits (a byte) at a time. Any individual address, a sequence of addresses, or addresses chosen at random may be programmed. Any or all of the 8 bits associated with an address location may be programmed with a single program pulse applied to the chip enable pin. All input voltage levels, including the program pulse on chip enable are TTL compatible. The programming sequence is:

With VPP = 25V, VCC = 5V, \overline{OE} = VIH and \overline{CE}/PGM = VIL, an address is selected and the desired data word is applied to the output pins. (VIL = "0" and VIL = "1" for both address and data.) After the address and data signals are stable the program pin is pulsed from VIL to VIH with a pulse width between 45 ms and 55 ms.

Multiple pulses are not needed but will not cause device damage. No pins should be left open. A high level (VIH or higher) *must not* be maintained longer than $t_{\rm PW}(M_{\rm AX})$ on the program pin during programming. MM2716's may be programmed in parallel with the same data in this mode.

Program Verify Mode

The programming of the MM2716 may be verified either 1 word at a time during the programming (as shown in the timing diagram) or by reading all of the words out at the end of the programming sequence. This can be done with VPP = 25V (or 5V) in either case.

Program Inhibit Mode

The program inhibit mode allows programming several MM2716's simultaneously with different data for each one by controlling which ones receive the program pulse. All similar inputs of the MM2716 may be paralleled. Pulsing the program pin (from VIL to VIH) will program

a unit while inhibiting the program pulse to a unit will keep it from being programmed and keeping \overline{OE} = VIH will put its outputs in the Hi-Z state.

ERASING

The MM2716 is erased by exposure to high intensity ultraviolet light through the transparent window. This exposure discharges the floating gate to its initial state through induced photo current. It is recommended that the MM2716 be kept out of direct sunlight. The UV content of sunlight may cause a partial erasure of some bits in a relatively short period of time. Direct sunlight can also cause temporary functional failure. Extended exposure to room level fluorescent lighting will also cause erasure. An opaque coating (paint, tape, label, etc.) should be placed over the package window if this product is to be operated under these lighting conditions.

An ultraviolet source of 2537 Å yielding a total integrated dosage of 15 watt-seconds/cm² is required. This will erase the part in approximately 15 to 20 minutes if a UV lamp with a 12,000 μ W/cm² power rating is used. The MM2716 to be erased should be placed 1 inch away from the lamp and no filters should be used.

An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at 1 inch. The erasure time is increased by the square of the distance (if the distance is doubled the erasure time goes up by a factor of 4). Lamps lose intensity as they age. When a lamp is changed, the distance is changed, or the lamp is aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and system designs have been erroneously suspected when incomplete erasure was the basic problem.

NMC27C16 16,384-Bit (2048 × 8) UV Erasable CMOS PROM

Parameter/Part Number	NMC27C16Q-45	NMC27C16Q-55	NMC27C16Q-65
Access Time (ns)	450	550	650
Active Current (mA)	5	5	5
Standby Current (mA)	0.1	0.1	0.1

General Description

The NMC27C16 is a high speed 16k UV erasable and electrically reprogrammable CMOS EPROM ideally suited for applications where fast turn-around, pattern experimentation and low power consumption are important requirements.


The NMC27C18 is packaged in a 24 pin dual in line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device by following the programming procedure.

This EPROM is fabricated with the reliable, high volume, time proven, P²CMOS silicon gate technology.

Features

- CMOS power consumption 53 mW max active 5.3 mW max standby
- Performance compatible to NSC800 CMOS microprocessor and NMC6716 synchronous CMOS EPROM
- 2048 × 8 organization
- Pin compatible to 2716
- Access time down to 450 ns
- Single 5V power supply
- Static no clocks required
- Inputs and outputs TTL compatible during both read and program modes
- TRI-STATE® output

Block and Connection Diagrams



Dual-In-Line Package A7 1 24 VCC A6 2 23 A8 A5 3 22 A9 A4 4 2 20 0E A3 5 40 0E A1 7 A0 8 17 07 A0 9 16 06 01 10 15 05 02 111 VSS 12 13 03

Pin Connection During Read or Program

ĺ		Pin Name/Number					
	Mode	CE/PGM 18	OE 20	VPP 21	VCC 24	Outputs 9-11, 13-17	
	Read Program	VIL Pulsed VIL to VIH	VIL VIH	5 25	5 5	DOUT DIN	

Pin Names

A0-A10	Address Inputs
O ₀ -O ₇	Data Outputs
CE/PGM	Chip Enable/Program
ŌĒ	Output Enable
VPP	Read 5V, Program 25V
VCC	5V
VSS	Ground

TRI-STATE® is a registered trademark of National Semiconductor Corp.

Absolute Maximum Ratings (Note 1)

Temperature Under Bias

-25°C to +85°C

Storage Temperature

to VSS

-65°C to +125°C

26.5V to -0.3V

Output Voltages with Respect VCC + 0.3V to VSS - 0.3V

to VSS

Lead Temperature (Soldering, 10 seconds)

300°C

Input Voltages with Respect to VSS (except VPP) (Note 4)

VPP Supply Voltage with Respect

VCC + 1 to - 0.3V

READ OPERATION (Note 2)

DC Operating Characteristics TA = 0°C to +70°C, VCC = 5V ± 5%, VSS = 0V, unless otherwise noted.

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
ILI -	Input Current	VIN = VCC or GND			10	μΑ
ILO	Output Leakage Current	VOUT = VCC or VSS (GND) CE/PGM = VIH			10	μΑ
VIL	Input Low Voltage		- 0.1		0.8	٧
VIH	Input High Voltage	(Note 4)	2.2		VCC+1	٧
VOL1	Output Low Voltage	IOL = 2.1 mA			0.45	٧
VOH1	Output High Voltage	IOH = - 400 μA	2.4			٧
VOL2	Output Low Voltage	IOL = 0 μA			0.1	٧
VOH2	Output High Voltage	IOH = 0 μA	VCC - 0.1			٧
IPP1	VPP Supply Current	VPP = 5.25V			10	μА
ICC1	VCC Supply Current Active (TTL Levels)	CE/PGM, OE = VIL (Note 5) Addresses = VIH or VIL Frequency 1 MHz, I/O = 0 mA		2	10	mA
ICC2	VCC Supply Current Active (CMOS Levels)	CE/PGM, QE = VIL (Note 5) Addresses = GND or VCC Frequency 1 MHz, I/O = 0 mA		. 1	5	mA
ICCSB1	VCC Supply Current Standby	CE/PGM = VIH (Note 5)		0.1	1	mA
ICCSB2	VCC Supply Current Standby	CE/PGM = VCC (Note 5)			100	μΑ

Capacitance (Note 3) TA = 25°C, f = 1 MHz

Symbol Parameter Conditions Units Typ Max CI Input Capacitance VIN = 0V4 6 pF CO **Output Capacitance** VOUT = 0V ρF

AC Test Conditions

Input Pulse Levels	0.8V to 2.2V
Input Rise and Fall Times	20 ns
Timing	
Inputs	1V and 2V
Outputs	0.8V and 2V
Reference Levels	1.5V
Output Load	1TTL Gate and CL = 100 pF

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The functional operation of the device at these or any other conditions beyond those indicated in the "DC/AC Operating Characteristics" tables is not implied. Exposure to the absolute maximum rated conditions for extended periods may affect device reliability.

Note 2: Typical conditions are for operation at: TA = 25°C, VCC = 5V, VPP = VCC, and VSS = 0V.

Note 3: Capacitance is guaranteed by periodic testing. TA = 25 °C, f = 1 MHz.


Note 4: The inputs (Address, OE, CE) may go above VCC by one volt with no latch up danger. Only the output (data inputs during programming) need be restricted to VCC + 0.3V to VSS - 0.3V.

AC Characteristics TA = 0°C to +70°C, VCC = 5V ±5%, VSS = 0V, unless otherwise noted.


Syr	nbol	Parameter	Conditions	NMC27	7C16-45	NMC27	C16-55	NMC27	C16-65	Units
Alternate	Standard	Parameter	Conditions	Min	Max	Min	Max	Min	Max	Units
t _{ACC}	TAVQV	Address to Output Delay	$\overline{CE}/PGM = \overline{OE} = VIL$		450		550		650	ns
t _{CE}	TELQV	CE to Output Delay	ŌĒ = VIL		450		550		650	ns
t _{OE}	TGLQV	Output Enable to Output Valid	CE/PGM = VIL		120		120		120	ns
t _{DF}	TGHQZ	Output Enable High to Output Hi-Z	CE/PGM = VIL	0	100	0	100	0	100	ns
toh	TAXQX	Address to Output Hold	CE/PGM = OE = VIL	0		0		0		ns
t _{OD}	TEHQZ	CE to Output Hi-Z	ŌE = VIL	0	100	0	100	0	100	ns

Switching Time Waveforms


Read Cycle (CE/PGM = VIL)



Read Cycle (OE = VIL)



Standby Power-Down Mode (OE = VIL)



PROGRAM OPERATION

DC Electrical Characteristics and Operating Conditions (Notes 5 and 6)

 $(TA = 25^{\circ}C \pm 5^{\circ}C) (VCC = 5V \pm 5\%, VPP = 25V \pm 0.5V)$

Symbol	Parameter	Min	Тур	Max	Units
ILI	Input Leakage Current			10	μΑ
VIL	Input Low Level	- 0.1		0.8	V
VIH	Input High Level (Note 4)	2.2		VCC+1	V
ICC	VCC Power Supply Current		2	10	mA
IPP1	VPP Supply Current (Note 7)			10	μΑ
IPP2	VPP Supply Current During Programming Pulse (Note 6)			30	mA

AC Characteristics and Operating Conditions (Notes 1 and 2) (TA = 25° C \pm 5° C) (VCC = 5V \pm 5° , VPP = 25V \pm 1.0V)

Parameter	Min	Тур	Max	Units
Address Set-up Time	2			μS
OE Set-up Time	2			μS
Data Set-up Time	. 2			μS
Address Hold Time	2			μS
OE Hold Time	- 2			μS
Data Hold Time	2			μS
Output Disable to Output TRI-STATE Delay (Note 7)	0		100	ns
Output Enable to Output Delay (Note 7)			120	ns
Program Pulse Width	45	50	- 55	ms
Program Pulse Rise Time	5			ns
Program Pulse Fall Time	5			ns
VPP Set-Up Time	2			μS
VPP Hold Time	2			μS
	Address Set-up Time OE Set-up Time Data Set-up Time Address Hold Time OE Hold Time Data Hold Time Output Disable to Output TRI-STATE Delay (Note 7) Output Enable to Output Delay (Note 7) Program Pulse Width Program Pulse Rise Time Program Pulse Fall Time VPP Set-Up Time	Address Set-up Time 2 OE Set-up Time 2 Data Set-up Time 2 Address Hold Time 2 OE Hold Time 2 Data Hold Time 2 Output Disable to Output TRI-STATE Delay (Note 7) 0 Output Enable to Output Delay (Note 7) 0 Program Pulse Width 45 Program Pulse Rise Time 5 Program Pulse Fall Time 5 VPP Set-Up Time 2	Address Set-up Time 2 OE Set-up Time 2 Data Set-up Time 2 Address Hold Time 2 OE Hold Time 2 Data Hold Time 2 Output Disable to Output TRI-STATE Delay (Note 7) 0 Output Enable to Output Delay (Note 7) 0 Program Pulse Width 45 50 Program Pulse Rise Time 5 Program Pulse Fall Time 5 VPP Set-Up Time 2	Address Set-up Time 2 OE Set-up Time 2 Data Set-up Time 2 Address Hold Time 2 OE Hold Time 2 Data Hold Time 2 Output Disable to Output TRI-STATE Delay (Note 7) 0 100 Output Enable to Output Delay (Note 7) 120 Program Pulse Width 45 50 55 Program Pulse Rise Time 5 100 Program Pulse Fall Time 5 100 VPP Set-Up Time 2 100

Note 5: VCC must be applied at the same time or before VPP and removed after or at the same time as VPP. To prevent damage to the device it must not be inserted into a board with power applied.


Note 6: Care must be taken to prevent overshoot of the VPP supply when switching to under 26V max.

Note 7: CE/PGM = VIL, VPP = VCC.


Note 8: The input timing reference level is 1V for VIL and 2V for VIH.

PROGRAM Timing Diagrams

Single Address Programming Followed by a Verify Mode



Multiple Address Programming Followed by a Verify Mode*



^{*} All timings are the same as the single address programming mode. A dummy read is required only if the last programmed byte is the first byte to

Functional Description

DEVICE OPERATION

The NMC27C16 has 3 modes of operation in the normal system environment. These are shown in Table I.

Read Mode

The NMC27C16 read operation requires that $\overline{OE} = VIL$, $\overline{CE}/PGM = VIL$ and that addresses A0-A10 have been stabilized. Valid data will appear on the output pins after t_{ACC} , t_{OE} or t_{CE} times (see Switching Time Waveforms) depending on which is limiting.

TABLE I. OPERATING MODES (VCC = 5V)

	Pin Name/Number					
Mode	CE/PGM 18	OE 20	Outputs 9-11, 13-17			
Read	VIL	VIL	DOUT			
Deselect	Don't Care	VIH	Hi-Z			
Standby	VIH	Don't Care	Hi-Z			

Deselect Mode

The NMC27C16 is deselected by making $\overline{OE} = VIH$. This mode is independent of \overline{CE}/PGM and the condition of the addresses. The outputs are Hi-Z when $\overline{OE} = VIH$. This allows OR-tying 2 or more NMC27C16s for memory expansion.

Standby Mode (Power Down)

The NMC27C16 may be powered down to the standby mode by making $\overline{\text{CE}}/\text{PGM} = \text{VIH}$. This is independent of $\overline{\text{OE}}$ and automatically puts the outputs in their Hi-Z state. The power is reduced to 0.4% of the normal operating power. VCC must be maintained at 5V. Access time at power up remains either t_{ACC} or t_{CE} (see Switching Time Waveforms).

PROGRAMMING

The NMC27C16 is shipped from National completely erased. All bits will be at a "1" level (output high) in this initial state and after any full erasure. Table II shows the 3 programming modes.

Functional Description (Continued)

TABLE II. PROGRAMMING MODES (VCC = 5V)

,	Pin Name/Number					
Mode	CE/PGM	ŌĒ	VPP	Outputs Q		
	18	20	21	9-11, 13-17		
Program	Pulsed VIL to VIH	VIH	25	DIN		
Program Verify	VIL	VIL	- 5	DOUT .		
Program Inhibit	VIL	VIH	25	Hi-Z		

Program Mode

The NMC27C16 is programmed by introducing "0"s into the desired locations. This is done 8 bits (a byte) at a time. Any individual address, a sequence of addresses, or addresses chosen at random may be programmed. Any or all of the 8 bits associated with an address location may be programmed with a single program pulse applied to the chip enable pin. All input voltage levels, including the program pulse on chip enable are TTL compatible. The programming sequence is:

With VPP = 25V, VCC = 5V, \overline{OE} = VIH and \overline{CE}/PGM = VIL, an address is selected and the desired data word is applied to the output pins. (VIL ="0" and VIL = "1" for both address and data.) After the address and data signals are stable the program pin is pulsed from VIL to VIH with a pulse width between 45 ms and 55 ms.

Multiple pulses are not needed but will not cause device damage. No pins should be left open. A high level (VIH or higher) *must not* be maintained longer than t_{PW(MAX)} on the program pin during programming. NMC27C16s may be programmed in parallel with the same data in this mode.

Program Verify Mode

The programming of the NMC27C16 is verified in the program verify mode which has VPP at VCC (see Table II). After programming an address, that same address cannot be immediately verified without an address change (dummy read).

Program Inhibit Mode

The program inhibit mode allows programming several NMC27C16s simultaneously with different data for each one by controlling which ones receive the program pulse. All similar inputs of the NMC27C16 may be paralleled. Pulsing the program pin (from VIL to VIH) will program a unit while inhibiting the program pulse to a unit will keep it from being programmed and keeping $\overline{\text{OE}} = \text{VIH}$ will put its outputs in the Hi-Z state.

ERASING

The NMC27C16 is erased by exposure to high intensity ultraviolet light through the transparent window. This exposure discharges the floating gate to its initial state through induced photo current. It is recommended that the NMC27C16 be kept out of direct sunlight. The UV content of sunlight may cause a partial erasure of some bits in a relatively short period of time. Direct sunlight can also cause temporary functional failure. Extended exposure to room level fluorescent lighting will also cause erasure. An opaque coating (paint, tape, label, etc.) should be placed over the package window if this product is to be operated under these lighting conditions. Covering the window also reduces ICC due to photodiode currents.

An ultraviolet source of 2537Å yielding a total integrated dosage of 15 watt-seconds/cm² is required. This will erase the part in approximately 15 to 20 minutes if a UV lamp with a 12,000 µW/cm² power rating is used. The NMC27C16 to be erased should be placed 1 inch away from the lamp and no filters should be used.

An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at 1inch. The erasure time is increased by the square of the distance (if the distance is doubled the erasure time goes up by a factor of 4). Lamps lose intensity as they age. When a lamp is changed, the distance is changed, or he lamp is aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and system designs have been erroneously suspected when incomplete erasure was the basic problem.

MM2758 8192-Bit (1024 × 8) UV Erasable PROM

General Description

The MM2758 is a high speed 8k UV erasable and electrically reprogrammable EPROM ideally suited for applications where fast turn-around and pattern experimentation are important requirements.


The MM2758 is packaged in a 24-pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device by following the programming procedure.

This EPROM is fabricated with the reliable, high volume, time proven, N-channel silicon gate technology.

Features

- 1024 x 8 organization
- 525 mW max active power, 132 mW max standby power
- Low power during programming
- Access time-450 ns
- Single 5V power supply
- Static—no clocks required
- Inputs and outputs TTL compatible during both read and program modes
- TRI-STATE® output


Block and Connection Diagrams *



Pin Connection During Read or Program

	PIN NAME/NUMBER						
MODE	CE/PGM (E/P)	OE (G)	VPP	VCC	OUTPUTS		
	18	20	21	24	9-11, 13-17		
Read	VIL	VIL	5	5	DOUT		
Program	Pulsed VIL to VIH	VIH	25	5	DIN		

^{*}Symbols in parentheses are proposed industry standard †For MM2758A AR = VIL for all operating modes For MM2758B AR = VIH for all operating modes



Order Number MM2758AQ or MM2758BQ See NS Package J24CQ

Pin Names

A0-A10 O_0 -O7 (Q0-Q7) \overline{CE}/PGM (\overline{E}/P) \overline{OE} (\overline{G}) VPP

Address Inputs
Data Outputs
Chip Enable/Program
Output Enable
Read 5V, Program 25V

VCC Power (5V)
VSS Ground

Absolute Maximum Ratings (Note 1)

Temperature Under Bias Storage Temperature VPP Supply Voltage with Respect to VSS −25°C to +85°C −65°C to +125°C

26.5V to -0.3V

All Input or Output Voltages with Respect to VSS (except VPP)

Lead Temperature (Soldering, 10 seconds)

Power Dissipation

6V to -0.3V 1.5 W 300° C

READ OPERATION (Note 2)

DC Operating Characteristics

 $T_A = 0^{\circ} C \text{ to } +70^{\circ} C$, $VCC = 5V \pm 5\%$, $VPP = VCC \pm 0.6V$ (Note 3), VSS = 0V, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
ILI	Input Current	VIN = 5.25V or VIN = VIL	,		10	μΑ
ILO	Output Leakage Current	VOUT - 5.25V, CE/PGM - 5V			10	μΑ
IPP1	VPP Supply Current	VPP = 5.85V			5	mA
ICC1	VCC Supply Current (Standby)	CE/PGM = VIH, OE VIL		10	25	mA
ICC2	VCC Supply Current (Active)	CE/PGM - OE - VIL		57	100	mA
VIL	Input Low Voltage		0.1		0.8	٧
VIH	Input High Voltage		2.0		V _{CC} + 1	V
VOH	Output High Voltage	IOH = 400 μA	2.4			· V
VOL	Output Low Voltage	IOL = 2.1 mA			0.45	V

AC Characteristics (Note 4)

 $T_A = 0^{\circ}C$ to +70°C, VCC = 5V ±5%,

VPP = VCC ±0.6V (Note 3), VSS = 0V, unless otherwise noted.

ŚYM	BOL .	PARAMETER	CONDITIONS	MM2758		UNITS
ALTERNATE	STANDARD	ranaweten	CONDITIONS	MIN	MAX	7
tACC	TAVQV	Address to Output Delay	CE/PGM = OE = VIL		450	ns
tCE	TELQV	CE to Output Delay	OE = VIL		450	ns
^t OE	TGLQV	Output Enable to Output Delay	CE/PGM = VIL		120	ns
tDF	TGHQZ	Output Enable High to Output Hi-Z	CE/PGM = VIL	0	100	ns
tОН	TAXQX	Address to Output Hold	CE/PGM = OE = VIL	0		ns
tOD	TEHQZ	CE to Output Hi-Z	ŌĒ = VIL	0	100	ns

Capacitance (Note 5)

 $T_A = 25^{\circ}C$, f = 1 MHz

SYMBOL	PARAMETER	CONDITIONS	ТҮР	MAX	UNITS
CI	Input Capacitance	VIN = 0V	4	6	pF .
со	Output Capacitance	VOUT = 0V	8	12	pF


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 2: Typical conditions are for operation at: $T_A = 25^{\circ}$ C, VCC = 5V, VPP = VCC, and VSS = 0V.


Note 3: VPP may be connected to VCC except during program. The ±0.6V tolerance allows a circuit to switch VPP between the read voltage and the program voltage.

Note 4: Output load: 1 TTL gate and CL = 100 pF. Input rise and fall times \leq 20 ns.

Note 5: Capacitance is guaranteed by periodic testing.







^{*}Symbols in parentheses are proposed industry standard

PROGRAM OPERATION

DC Electrical Characteristics and Operating Conditions (Notes 1 and 2)

 $(T_A = 25^{\circ}C \pm 5^{\circ}C) (VCC = 5V \pm 5\%, VPP = 25V \pm 1V)$

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
ILI	Input Leakage Current (Note 3)			10	μΑ
VIL	Input Low Level	-0.1		0.8	V
VIH	Input High Level	2.0		VCC + 1	٧
ICC	VCC Power Supply Current			100	mA
IPP1	VPP Supply Current (Note 4)			5	mA
IPP2	VPP Supply Current During Programming Pulse (Note 5)			30	mA

AC Characteristics and Operating Conditions (Notes 1, 2, and 6)

 $(T_A = 25^{\circ}C \pm 5^{\circ}C) (VCC = 5V \pm 5\%, VPP = 25V \pm 1V)$

SYMI	BOL	·				
ALTERNATE	STANDARD	PARAMETER	MIN	TYP	MAX	UNITS
tAS	TAVPH	Address Setup Time	2			μs
tOS	TGHPH	OE Setup Time	2			μs
tDS	TDVPH	Data Setup Time	2			μs
^t AH	TPLAX	Address Hold Time	2			μs
^t OH	TPLGX	OE Hold Time	2			μs
^t DH	TPLDX	Data Hold Time	2			μs
^t DF	TGHQZ	Chip Disable to Output Float Delay (Note 4)	0		100	ns
tCE	TGLQV	Chip Enable to Output Delay (Note 4)			120	ns
tpW	TPHPL	Program Pulse Width	45	50	55	ms
tPR	TPH1PH2	Program Pulse Rise Time	5			ns
tpF	TPL2PL1	Program Pulse Fall Time	5			ns

Note 1: VCC must be applied at the same time or before VPP and removed after or at the same time as VPP. To prevent damage to the device it must not be inserted into a board with power applied.

Note 2: Care must be taken to prevent overshoot of the VPP supply when switching to +25V.

Note 3: $0.45V \le VIN \le 5.25V$.


Note 4: $\overline{CE}/PGM = VIL, VPP = VCC + 0.6V.$

Note 5: VPP = 26V.

Note 6: Transition times \leq 20 ns unless noted otherwise.

Timing Diagram *

Program Mode



Functional Description

DEVICE OPERATION

The MM2758 has 3 modes of operation in the normal system environment. These are shown in Table I.

Read Mode

The MM2758 read operation requires that \overline{OE} = VIL, \overline{CE}/PGM = VIL and that addresses A0—A10 have been stabilized. Valid data will appear on the output pins after tACC, tOE or tCE times (see Switching Time Waveforms) depending on which is limiting.

Deselect Mode

The MM2758 is deselected by making \overline{OE} = VIH. This mode is independent of \overline{CE}/PGM and the condition of the addresses. The outputs are Hi-Z when \overline{OE} = VIH. This allows OR-typing 2 or more MM2716's for memory expansion.

Standby Mode (Power Down)

The MM2758 may be powered down to the standby mode by making $\overline{\text{CE}}/\text{PGM} = \text{VIH}$. This is independent of $\overline{\text{OE}}$ and automatically puts the outputs in their Hi-Z state. The power is reduced to 25% (132 mW max) of the normal operating power. VCC and VPP must be maintained at 5V. Access time at power up remains either tACC or tCE (see Switching Time Waveforms).

PROGRAMMING

The MM2758 is shipped from National completely erased. All bits will be at a "1" level (output high) in this initial state and after any full erasure. Table II shows the 3 programming modes.

TABLE I. OPERATING MODES (VCC = VPP = 5V)

	PIN NAME/NUMBER					
MODE	CE/PGM (E/P)	· OE (G)	OUTPUTS			
	18	20	9-11, 13-17			
Read	VIL	VIL	DOUT			
Deselect	Don't Care	VIH	Hi-Z			
Standby	VIH	Don't Care	Hi-Z			

TABLE II. PROGRAMMING MODES (VCC = 5V)

	PIN NAME/NUMBER			
MODE	CE/PGM (E/P)	OE (G)	VPP	OUTPUTS Q
	18	20	21	9-11, 13-17
Program	Pulsed VIL to VIH	VIH	25	DIN
Program Verify	VIL	VIL	25(5)	DOUT
Program Inhibit	VIL	VIH	25	Hi-Z

^{*}Symbols in parentheses are proposed industry standard

Functional Description (Continued)

Program Mode

The MM2758 is programmed by introducing "0"s into the desired locations. This is done 8 bits (a byte) at a time. Any individual address, a sequence of addresses, or addresses chosen at random may be programmed. Any or all of the 8 bits associated with an address location may be programmed with a single program pulse applied to the chip enable pin. All input voltage levels, including the program pulse on chip enable are TTL compatible. The programming sequence is:

With VPP = 25V, VCC = 5V, \overline{OE} = VIH and \overline{CE}/PGM = VIL, an address is selected and the desired data word is applied to the output pins. (VIL = "0" and VIL = "1" for both address and data.) After the address and data signals are stable the program pin is pulsed from VIL to VIH with a pulse width between 45 ms and 55 ms.

Multiple pulses are not needed but will not cause device damage. No pins should be left open. A high level (VIH or higher) must not be maintained longer than tPW(MAX) on the program pin during programming. MM2758's may be programmed in parallel with the same data in this mode.

Program Verify Mode

The programming of the MM2758 may be verified either 1 word at a time during the programming (as shown in the timing diagram) or by reading all of the words out at the end of the programming sequence. This can be done with VPP = 25V (or 5V) in either case.

Program Inhibit Mode

The program inhibit mode allows programming several MM2758s' simultaneously with different data for each one by controlling which ones receive the program pulse. All similar inputs of the MM2758 may be paralleled. Pulsing the program pin (from VIL to VIH) will program

a unit while inhibiting the program pulse to a unit will keep it from being programmed and keeping \overline{OE} = VIH will put its outputs in the Hi-Z state.

ERASING

The MM2758 is erased by exposure to high intensity ultraviolet light through the transparent window. This exposure discharges the floating gate to its initial state through induced photo current. It is recommended that the MM2758 be kept out of direct sunlight. The UV content of sunlight may cause a partial erasure of some bits in a relatively short period of time. Direct sunlight can also cause temporary functional failure. Extended exposure to room level fluorescent lighting will also cause erasure. An opaque coating (paint, tape, label, etc.) should be placed over the package window if this product is used under these lighting conditions.

An ultraviolet source of 2537 Å yielding a total integrated dosage of 15 watt-seconds/cm² is required. This will erase the part in approximately 15 to 20 minutes if a UV lamp with a 12,000 μ W/cm² power rating is used. The MM2758 to be erased should be placed 1 inch away from the lamp and no filters should be used.

An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at 1 inch. The erasure time is increased by the square of the distance (if the distance is doubled the erasure time goes up by a factor of 4). Lamps lose intensity as they age. When a lamp is changed, the distance is changed, or the lamp is aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and system designs have been erroneously suspected when incomplete erasure was the basic problem.

MM54C373/MM74C373 TRI-STATE® Octal D-Type Latch MM54C374/MM74C374 TRI-STATE® Octal D-Type Flip-Flop

General Description

The MM54C373/MM74C373, MM54C374/MM74C374 are integrated, complementary MOS (CMOS), 8-bit storage elements with TRI-STATE® outputs. These outputs have been specially designed to drive highly capacitive loads, such as one might find when driving a bus, and to have a fan-out of 1 when driving standard TTL. When a high logic level is applied to the OUTPUT DISABLE input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.

The MM54C373/MM74C373 is an 8-bit latch. When LATCH ENABLE is high the O outputs will follow the D inputs. When LATCH ENABLE goes low, data at the D inputs, which meets the set-up and hold time requirements, will be retained at the outputs until LATCH ENABLE returns high again.

The MM54C374/MM74C374 is an 8-bit, D-type, positive-edge triggered flip-flop. Data at the D inputs, meeting

the set-up and hold time requirements, is transferred to the Ω outputs on positive-going transitions of the CLOCK input.

Both the MM54C373/MM74C373 and the MM54C374/ MM74C374 are being assembled in 20-pin dual-in-line packages with 0.300" pin centers.

Features

= Wide supply voltage range

3,0V to 15V

High noise immunity

0.45 V_{CC} typ

Low power consumptionTTL compatibility

fan-out of 1 driving standard TTL


Bus driving capability

■ TRI-STATE outputs

- Eight storage elements in one package
- Single CLOCK/LATCH ENABLE and OUTPUT DISABLE control inputs
- 20-pin dual-in-line package with 0.300" centers takes half the board space of a 24-pin package


Connection Diagrams

Dual-In-Line Package



Order Number MM54C373J or MM74C373N See NS Package J20A or N20A

Dual-In-Line Package



Order Number MM54C374J or MM74C374N See NS Package J20A or N20A

Absolute Maximum Ratings (Note 1)

Voltage at Any Pin Operating Temperature Range MM54C373, MM54C374 MM74C373, MM74C374

Storage Temperature Range

-55°C to +125°C -40°C to +85°C -65°C to +150°C

-0.3V to $V_{CC} + 0.3V$

Operating V_{CC} Range Absolute Maximum V_{CC} Lead Temperature (Soldering, 10 seconds)

Package Dissipation

500 mW 3V to 15V 18V 300°C

Electrical Characteristics Min/max limits apply across temperature range, unless otherwise noted.

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
CMOS TO	CMOS					
VIN(1)	Logical "1" Input Voltage	V _{CC} = 5V V _{CC} = 10V	3.5 8.0			V V
V _{IN(0)}	Logical "0" Input Voltage	V _{CC} = 5V · V _{CC} = 10V			1.5 2.0	V V
VOUT(1)	Logical "1" Output Voltage	$V_{CC} = 5V$, $I_{O} = -10 \mu A$ $V_{CC} = 10V$, $I_{O} = -10 \mu A$	4.5 9.0			. V
VOUT(0)	Logical "0" Output Voltage	$V_{CC} = 5V, I_{O} = 10 \mu A$ $V_{CC} = 10V, I_{O} = 10 \mu A$			0.5 1.0	V
IIN(1)	Logical "1" Input Current	V _{CC} = 15V, V _{IN} = 15V		0.005	1.0	μΑ
IIN(0)	Logical "0" Input Current	V _{CC} = 15V, V _{IN} = 0V	-1.0	-0.005		μΑ
I _{OZ}	TRI-STATE Leakage Current	V _{CC} = 15V, V _O = 15V V _{CC} = 15V, V _O = 0V	-1.0	0.005 -0.005	1.0	μ Α μ Α
Icc .	Supply Current	V _{CC} = 15V		0.05	300	μΑ
CMOS/LPT	TL INTERFACE		·			
VIN(1)	Logical "1" Input Voltage	54C, V _{CC} = 4.5V 74C, V _{CC} = 4.75V	V _{CC} -1.5 V _{CC} -1.5			V V
V _{IN(0)}	Logical "0" Input Voltage	54C, V _{CC} = 4.5V 74C, V _{CC} = 4.75V			0.8 0.8	v V
VOUT(1)	Logical "1" Output Voltage	54C, V _{CC} = 4.5V, I _O = -360 μA 74C, V _{CC} = 4.75V, I _O = -360 μA	V _{CC} -0.4 V _{CC} -0.4			V V
		54C, V _{CC} = 4.5V, I _O = -1.6 mA 74C, V _{CC} = 4.75V, I _O = -1.6 mA	2.4 2.4			V
VOUT(0)	Logical "0" Output Voltage	54C, V _{CC} = 4.5V, I _O = 1.6 mA 74C, V _{CC} = 4.75V, I _O = 1.6 mA			0.4 0.4	V
OUTPUT D	DRIVE		1		<u> </u>	
ISOURCE	Output Source Current	V _{CC} = 5V, V _{OUT} = 0V, T _A = 25°C, (Note 4)	-12.0	-24		mA
ISOURCE	Output Source Current	V _{CC} = 10V, V _{OUT} = 0V, T _A = 25°C, (Note 4)	-24.0	-48		mA
ISINK	Output Sink Current (N-Channel)	$V_{CC} = 5V$, $V_{OUT} = V_{CC}$, $T_A = 25^{\circ}C$, (Note 4)	6.0	12		mA
ISINK	Output Sink Current (N-Channel)	V _{CC} = 10V, V _{OUT} = V _{CC} , T _A = 25°C, (Note 4)	24.0	48		mA

Switching Characteristics $T_A = 25^{\circ}C$, $C_L = 50$ pF, $t_r = t_f = 20$ ns, unless otherwise specified.

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
tpd1, tpd0	Propagation Delay, LATCH ENABLE	V _{CC} = 5V, C _L = 50 pF		165	330	ns ns
	to Output	V _{CC} = 10V, C _L = 50 pF		70	140	ns
	MM54C373, MM74C373	V _{CC} = 5V, C _L = 150 pF	l	195	390	ns
		V _{CC} = 10V, C _L = 150 pF		85	170	ns

Switching Characteristics (Continued) $T_A = 25^{\circ}C$, $C_L = 50$ pF, $t_r = t_f = 20$ ns, unless otherwise specified.

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
^t pd1, ^t pd0	Propagation Delay Data In to Output MM54C373, MM74C373	LATCH ENABLE = V _{CC} V _{CC} = 5V, C _L = 50 pF V _{CC} = 10V, C _L = 50 pF V _{CC} = 5V, C _L = 150 pF V _{CC} = 10V, C _L = 150 pF		155 70 185 85	310 140 370 170	ns ns ns
^t pd1, ^t pd0	Propagation Delay CLOCK to Output MM54C374/MM74C374	V _{CC} = 5V, C _L = 50 pF V _{CC} = 10V, C _L = 50 pF V _{CC} = 5V, C _L = 150 pF V _{CC} = 10V, C _L = 150 pF		150 65 180 80	300 130 360 160	ns ns ns
tset-up	Minimum Set-Up Time Data In to CLOCK/LATCH ENABLE	t _{HOLD} = 0 ns V _{CC} = 5V V _{CC} = 10V		70 35	140 70	ns ns
^t PWH	Minimum LATCH ENABLE Pulse Width MM54C373, MM74C373	V _{CC} = 5V V _{CC} = 10V		75 55	150 110	ns ns
tpwH, tpwL	Minimum CLOCK Pulse Width MM54C374, MM74C374	V _{CC} = 5V V _{CC} = 10V		70 50	140 100	ns ns
fMAX	Maximum LATCH ENABLE Frequency MM54C373, MM74C373	V _{CC} = 5V V _{CC} = 10V	3.3 4.5	6.7 9.0		MHz MHz
fMAX	Maximum CLOCK Frequency MM54C374, MM74C374	V _{CC} = 5V V _{CC} = 10V	3.5 5.0	7.0 10.0		MHz MHz
t _{1H} , t _{0H}	Propagation Delay OUTPUT DISABLE to High Impedance State (From a Logic Level)	R _L = 10k, C _L = 5 pF V _{CC} = 5V V _{CC} = 10V		105 60	210 120	ns ns
^t H1, ^t H0	Propagation Delay OUTPUT DISABLE to Logic Level (From High Impedance State)	R _L = 10k, C _L = 50 pF V _{CC} = 5V V _{CC} = 10V		105 45	210 90	ns ns
tTHL, tTLH	Transition Time	V _{CC} = 5V, C _L = 50 pF V _{CC} = 10V, C _L = 50 pF V _{CC} = 5V, C _L = 150 pF V _{CC} = 10V, C _L = 150 pF		65 35 110 70	130 70 220 140	ns ns ns
t _r , t _f	Maximum LATCH ENABLE Rise and Fall Time MM54C373, MM74C373	V _{CC} = 5V V _{CC} = 10V		NA NA		μs μs
t _r , t _f	Maximum CLOCK Rise and Fall Time MM54C374, MM74C374	V _{CC} = 5V V _{CC} = 10V	15 5	>2000 >2000		μs μs
C _{CLK} , C _{LE}	Input Capacitance	CLOCK/LE Input, (Note 2)		7.5	10	pF
C _{OD}	Input Capacitance	OUTPUT DISABLE Input,(Note 2)		7.5	10	pF
c _{IN}	Input Capacitance	Any Other Input,(Note 2)		5.0	7.5	pF
C _{OUT}	Output Capacitance	High Impedance State, (Note 2)		10	15	pF
C _{PD}	Power Dissipation Capacitance MM54C373, MM74C373	Per Package, (Note 3)		200		· pF
C _{PD}	Power Dissipation Capacitance MM54C374, MM74C374	Per Package, (Note 3)		250		pF

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 3: CpD determines the no load ac power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note, AN-90.

Note 2: Capacitance is guaranteed by periodic testing.


Note 4: These are peak output current capabilities. Continuous output current is rated at 12 mA max.

Typical Performance Characteristics TA = 25°C


MM54C373/MM74C373
Propagation Delay, LATCH
ENABLE to Output vs Load
Capacitance



MM54C373/MM74C373
Propagation Delay, Data In to Output vs Load Capacitance




MM54C374/MM74C374
Propagation Delay, CLOCK to Output vs Load Capacitance




MM54C373/MM74C373, MM54C374/MM74C374


Change in Propagation Delay per pF of Load Capacitance (△tpD/pF) vs Power Supply Voltage



MM54C373/MM74C373, MM54C374/MM74C374 Output Sink Current vs VOUT



MM54C373/MM74C373, MM54C374/MM74C374 Output Source Current vs V_{CC} — V_{OUT}



Truth Tables

MM54C373/MM74C373

OUTPUT DISABLE	LATCH ENABLE	D	Q
· L	Н	. H	Н
L	н	L	L
L	L	×	. О
Н	Х	×	Hi-Z

MM54C374/MM74C374

OUTPUT DISABLE	CLOCK	D	Q
L	_	н	Н
L		L	L
L	L	х	Q
L	• н	х	Q
• н	×	Х	Hi-Z

L = low logic level H = high logic level


X = irrelevant

= low to high logic level transition
Q = preexisting output level


Hi-Z = high impedance output state


Typical Applications

Data Bus Interfacing Element




Simple, Latching, Octal, LED Indicator Driver with Blanking For Use As Data Display, Bus Monitor, μP Front Panel Display, Etc.






MM54C373/MM74C373 (1 of 8 Latches)


MM54C374/MM74C374 (1 of 8 Flip-Flops)



TRI-STATE® Test Circuits and Timing Diagrams

Logic Diagrams





CLOCK

DM54LS373/DM74LS373, DM54LS374/DM74LS374 **Octal D-Type Transparent Latches** and Edge-Triggered Flip-Flops

General Description

These 8-bit registers feature totem-pole TRI-STATE® outputs designed specifically for driving highly-capacitive or relatively low impedance loads. The high impedance TRI-STATE and increased high logic level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The 8 latches of the DM54LS373 are transparent Dtype latches meaning that while the enable (G) is high the Q outputs will follow the data (D) inputs. When the enable is taken low the output will be latched at the level of the data that was set up.

The 8 flip-flops of the DM54LS374/DM74LS374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were set up at the D inputs.

A buffered output control input can be used to place the 8 outputs in either a normal logic state (high or low logic levels) or a high impedance state. In the high impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are OFF.


Features

- Choice of 8 latches or 8 D-type flip-flops in a single
- TRI-STATE bus driving outputs
- Full parallel access for loading
- Buffered control inputs
- PNP inputs reduce DC loading on data lines

Connection Diagrams and Truth Tables

DM54LS373/DM74LS373 Dual-In-Line Package

DM54LS374/DM74LS374 Dual-In-Line Package



1		OE DE	a a		OE OE		OE			[OE OE		1		<u> </u>	OE OE			0E 0E		
3		4	5	6		7	8	9	10	П	1	Ţ		3	4		5	6	7	8		9	
1	D	2	Q2 TOP \	Ω3	D3		14	Ω4	GND	UTP ONTI		αı	Ö	1	D2	Q2 TC	DP VIE	13 W	D3	D4	0	14	6
			, .																				

ENABLE G	D	ОИТРИТ
Н	Н	Н
н	L	L
L	l x	۵۵ ا

T I	L	L
L	X	QU

CLOCK

When output control is high, the output is disabled to high impedance state; however, sequential operation of these devices are not affected.

Absolute Maximum R	atings	Recommended Operating Cond						
			MIN	MAX	UNITS			
Supply Voltage (Note 1) Input Voltage OFF-State Output Voltage	7V 7V 7V	Supply Voltage (V _{CC}) DM54LS373, DM54LS374 DM74LS373, DM74LS374	4.5 4.75	5.5 5.25	V			
Operating Temperature Range DM54LS373, DM54LS374 DM74LS373, DM74LS374 Storage Temperature Range	-55° C to +125° C 0° C to +70° C -65° C to +150° C	High Level Output Voltage (V _{OH}) High Level Output Current (I _{OH}) DM54LS373, DM54LS374		5.5 -1	V mA			
Coologs Tomporators Hange		DM74LS373, DM74LS374 Width of Clock/Enable Pulse (tw) High Low	15 15	-2.6	mA ns ns			
		Data Set-Up Time (t _{SU}) DM54LS373/DM74LS373 DM54LS374/DM74LS374	0↓ 20↑		ns ns			
		Data Hold Time (t _H) DM54LS373/DM74LS373 DM54LS374/DM74LS374	15↓ 5↑		ns ns			
		Temperature (T _A) DM54LS373, DM54LS374	-55	+125	°C			

The arrow indicates the transition of the clock/enable input used for reference: \uparrow for the low-to-high transition; \downarrow for the high-to-low transition.

+70

DM74LS373, DM74LS374

Electrical Characteristics Over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	CON	IDITIONS	ı	M54LS373 M54LS374		1	DM74LS37 DM74LS37		UNITS
	FANAWEIEN	(1	MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX	OWITS	
VIH	High Level Input Voltage			2			2			V
VIL	Low Level Input Voltage		,			0.7			8.0	V
VIK	Input Clamp Voltage	V _{CC} = Min, I _I = -18 mA				-1.5			-1.5	V
Voн	High Level Output Voltage	V _{CC} = Min, V _{IH} = 2V, V I _{OH} = Max	'IL = VIL(MAX),	2.4	3.4		2.4	3.1		٧
VOL	Low Level Output Voltage	V _{CC} = Min, V _{IH} = 2V,	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	V
	*	VIL = VIL(MAX)	IOL = 24 mA					0.35	0.5	V
lozh	OFF State Output Current, High Level Voltage Applied	V _{CC} = Max, V _{IH} = 2V, \	V _{CC} = Max, V _{IH} = 2V, V _O = 2.7V			20			20	. μΑ
lozL	OFF State Output Current, Low Level Voltage Applied	V _{CC} = Max, V _{IH} = 2V, \	/ _O = 0.4V			-20			-20	μΑ
II.	Input Current at Maximum Input Voltage	V _{CC} = Max, V _I = 7V	\$ 1			0.1			0.1	mA
Ιн	High Level Input Current	V _{CC} = Max, V _I = 2.7V				20			20	μΑ
IIL .	Low Level Input Current	V _{CC} = Max, V _I = 0.4V				-0.4			-0.4	mA
los	Short Circuit Output Current (Note 4)	V _{CC} = Max		-30		-130	-30		-130	mA
Icc	Supply Current	V _{CC} = Max, Output	DM54LS373/DM74LS373		24	40		24	40	mA
	•	Control at 4.5V	DM54LS374/DM74LS374		27	45		27	45	mA

	PARAMETER	FROM INPUT	TO OUTPUT	CONDITIONS)	M54LS3 M74LS3			M54LS3 M74LS3		UNITS
		INPUT	001701		MIN	TYP	MAX	MIN	TYP	MAX	
fMAX	Maximum Clock Frequency						İ	35	50		MHz
^t PLH	Propagation Delay Time, Low-to-High Level Output	Data	Any Q			12	18				ns
^t PHL	Propagation Delay Time, High-to-Low Level Output	Data	Any Q	$C_L = 45 \text{ pF}, R_L = 667\Omega,$ (Notes 5 and 6)		12	18				ns
tРLН	Propagation Delay Time, Low-to-High Level Output	Clock or Enable	Any Q			20	30		16	28	ns
tPHL.	Propagation Delay Time, High-to-Low Level Output	Clock or Enable	Any Q			18	30		22	34	ns
tPZH	Output Enable Time to High Level	Output Control	Any Q			15	28		16	28	ns
tPZL	Output Enable Time to Low Level	Output Control	Any Q			22	36		22	28	ns
tPHZ	Output Disable Time from High Level	Output Control	Any Q	CL = 5 pF, RL = 667Ω,		12	20		10	18	ns
tPLZ	Output Disable Time from Low Level	Output Control	Any Q	(Note 6)		15 ⁻	25		14	24	ns

Note 1: Voltage values are with respect to network ground terminal.


Note 2. For conditions shown as min or max, use the appropriate value specified under recommended operating conditions. Note 3: All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 4: Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.


Note 5: Maximum clock frequency is tested with all outputs loaded.

Note 6: See load circuits and waveforms.

Logic Diagrams




DM54LS374/DM74LS374 Positive-Edge-Triggered Flip-Flops



Schematic Diagrams

DM54LS373/DM74LS373

Equivalent of Data, Enable, and Output Control Inputs




Data: R_{eq} = 20 $k\Omega$ typ Output control: R_{eq} = 18 $k\Omega$

Typical of All Outputs VCI 100 TYP


оштрит

DM54LS374/DM74LS374


Equivalent of Data Inputs



Equivalent of Output Control Clock Inputs




Typical of All Outputs





Section 8 **Development Systems and User's Manuals**

8





COP400-PDS Product Development System


General Description


A single development tool which supports microcontroller development activities through every phase from concept to production, the COP400 Product Development System is built around a powerful 16-bit microcomputer to allow rapid execution of sophisticated, efficient utilities. The sytem meets the total product development need. An editor and assembler are provided to handle source code entry, conversion to object code, and maintenance of documentation. The emulator card attachment allows object code to be executed under the careful control of the COPMON debug utility. A cable can be connected from the PDS to the final product; in this mode, the full power and versatility of the PDS is extended to the product-to-be for real time emulation during development. When a program is complete and ready to be committed to production, the PDS generates a transmittal disc that NSC will use to assure accurate masking of the final components. The usefulness of the PDS does not end there: a fixture is available for the incoming functional test of the ROM programmed COP400 devices. Thus, the COP400-PDS actively supports every step of a microcontroller product development activity.

Features

- Supports the entire COP400 and COP300 microcontroller family
- A total concept-to-production tool
- Low cost
- 32k bytes R/W memory
- 12k bytes PROM (firmware)
- Disk-based
- Macro-assembler
- HS-232 and current loop peripheral interfaces
- Automatic baud rate selection (110-9600)
- Comprehensive in-system emulation (ISETM), with single-step, breakpoint & trace
- ROM pattern transmission by diskette

System Diagram





8

COP400 Product Development System

FIRMWARE (ROM)

Executive

- Entered on a power-up or initialization.
- Provides for system definition.
- Allows loading and executing disk-based programs by file name.

Diagnostics

- . Memory address, bit and word test.
- CPU operation.
- · Disk read test.
- Diagnostics are called by pressing diag. button on front panel

SOFTWARE (Disk)

File Manager

- · Create and delete disk files.
- Control file directory.
- · Protect disk files.
- Pack disk files.
- · Copy disk to disk.

DSKIT

- · Initialize disk.
- Disk read/write diagnostic.

COPMON

- In-circuit emulator (ICE).
- Software breakpoints.
- External hardware breakpoint (2 lines).
- Lists user specified registers when selected breakpoint is detected.
- Real-time trace operation displays 256 address sequences. Synchronization may be pre, post, or center, and may be software or external event initiated.
- Mnemonic modification/listing of object code.
- Execution time measurement.
- · Single-step.
- Step-list-restart.

Edito

- · Read text from disk or terminal.
- · Display text on terminal.
- Write edited text to disk printer.
- Generate source code for assemblers.
- Extensive word processing functions.
- Edit source files larger than the edit buffer.

Macro Assembler

- Macro generation capabilities.
- · Listing controls.
- Cross reference list.
- Conditional assembly operators.
- · Wide variety of directives.
- Diagnostic messages that include error position in source line.
- MASKTRN creates a disk file for transmission of customer ROM patterns and device I/O options to National Semiconductor.

SYSTEM COMPONENTS

COP400-PDS

- Host microprocessor.
- 32k byte R/W memory.

- Single disk drive.
- System power supply.
- · 12k byte ROM (all firmware described).
- · Emulator cable.
- External connectors (3).
- Two master diskettes (all software described).
- Operator's Manual.
- PROM programmer.

Peripherals

- The COP400-PDS will interface to a wide range of peripheral devices.
- Both RS-232 and current loop ports are provided.
- · Video display interface.
- · Printer interface (RS-232 serial).
- · Emulator cards for in-circuit emulation.

Emulator Boards

Emulator boards are ordered separately for each of the COPS family of devices to be used. The emulator board allows real-time emulation in your applications circuitry using PROM memory or the development system R/W memory for program storage.

- PC assembly with the appropriate COP400 ROMless device and its support circuitry.
- · Sockets for UV erasable PROMs.
- In-circuit emulation cable with emulated COP device plug.

ENVIRONMENTAL REQUIREMENTS

Operating and Storage Temperature 50° to 125°F
Relative Humidity 8% to 80%
Maximum Wet Bulb Temperature 85°F

Shipping

Temperature 40° to 125°F
Relative Humidity 8% to 80%
Maximum Wet Bulb Temperature 85°F
Weight 101 lb.

Power

115 volts AC \pm 10%, 60 Hz, fused for 600 watts 230 volts AC \pm 10%, 50 Hz, fused for 600 watts

Physical Specifications

Height 121/2", Width 16", Depth 23"

Ordering Information

COP400-PDS2 — U.S. version (60 Hz, 120 VAC) COP400-PDS2E—European version (50 Hz, 220 VAC) COP400-EO2 — Emulator for 420 and 421

COP400-EO4L — Emulator for 420L, 421L, 444L, 445L,

410L, and 411L COP400-E02C — Emulator for 420C, 421C, 410C, 411C

COP400-E24 — Emulator for 440, 441, 442, 2440, 2441, 2442

COP400-DO2 - PDS Master Diskette

Manuals

420305548-002 — COP400, PDS Operator's Manual 420306469-001 — Emulator Cards User's Manual

COP400 Product Development System

User's Manual



Publication No. 420305548-002A Order No. 420305548-002 October 1981

Preface

This manual describes the COP400 Product Development System (PDS). In particular, it discusses the following topics:

- System Installation
- · System Initialization
- Diagnostics
- · The following PDS Programs:
 - File Manager
 - Disk Initialization and Test
 - Text File Editor
 - Cross-Assembler
 - Monitor and Debugger
- File List
- Cross Reference
- Mask Transmittal
- Memory Diagnostic
- PROM Programmer

This manual applies only to the current COP400-PDS (Part No. COP400-PDS2). For users with the COP400-PDS with a front panel keypad, see COP400 PDS User's Manual, Publication No. 420305548-001.

This manual is for information only and is subject to change without notice.

COP400 Product Development System Table of Contents

Section	Description	Page
	Chapter 1. Introduction and Overview	
1.1	Introduction	8-11
1.2	Hardware Overview	8-11
1.3	Software Overview	8-13
1.4	Emulation and Debugging Overview	8-14
	Chapter 2. Installation and Initialization	
2.1	Introduction	8-17
2.2	Installation	8-17
2.3	System Initialization	8-17
2.4	Console Input	8-17
2.5	Printer Output	8-22
2.6	System Configuration Commands	8-23
2.7	Diagnostics	8-23
	Chapter 3. File Manager Program	
3.1	Introduction	8-24
3.2	Combine Files Command	8-24
3.3	Copy File Command	8-24
3.4	Delete Command	8-24
3.5	Directory Command	8-24
3.6	Duplicate File Command	8-25
3.7	Duplicate Volume Command	8-25
3.8	Header Command	8-25
30	Locate Command	9 25
3.10	Pack File Command	8-25
3.11	Pack Volume Command	8-25
3.12	Protect Command	8-25
3.13	Rename Command	8-25
3.14	Space Command	8-25
3.15	Undelete Command	8-26
3.16	Volume Command	8-26
	Chapter 4. Disk Initialization and Test (DSKIT)	
4.1	Introduction	8-27
4.2	Initialize Command	8-27
4.3	Address Test Command	8-27
4.4	Bad Sector Command	8-28
4.5	Clear Command	8-28
4.6	Directory Command	8-28
4.7	Dump Sector Command	8-28
4.8	Pattern Test Command	8-29
4.9	Sector Marks Command	-
4.10	Status Command	8-29
1 11	Test Sector Command	0-29

Section	Description	Page
	Chapter 5. Text File Editor	
5.1	Introduction	8-3
5.2	DISK EDIT MODE	8-3
5.3	Invoking EDIT	8-3
5.4	Edit Command	8-3
5.5	Commands Within the Edit Window (Buffer)	8-3
5.6	Commands that Move the Edit Window	8-3
5.7	DISK EDIT MODE Setup and Quit Command	8-38
	Chapter 6. COP Cross-Assembler (ASM)	
6.1	Introduction	8-4
6.2	The Assembly Process	8-4
6.3	Introduction to Assembly Language Statements	8-46
6.4	Assembler Statements	8-49
6.5	MACROS	8-6
6.6	Example of Creating and Assembling a User Program	8-67
	Chapter 7. COPS Monitor and Debugger	
7.1	COPMON	8-80
7.2	Console Operation	8-80
7.3	COPMON Console Commands	8-8
	Chapter 8. File List Program (LIST)	
8.1	Introduction	8-90
8.2	Invoking LIST	8-90
8.3	Options	8-90
	Chapter 9. Cross Reference Program	
9.1	Introduction	8-92
9.2	Invoking XREF	8-92
	Chapter 10. Mask Transmittal Program (MASKTR)	
10.1	Use of Mask Transmittal Program	8-93
10.2	ABORT Command	8-93
10.3	CHIP Command	8-93
10.4	COMPANY Command	8-93
10.5	DATE Command	8-93
10.6	FINISH Command	8-94
10.7	HELP Command	8-94
10.8	LIST Command	8-94
10.9	NAME Command	8-94
10.10	OPTION Command	8-94
10.11 10.12	PRINT Command	8-94
10.12	TRANSMITTAL Command	8-94
	Chapter 11. Memory Diagnostic	

Section	Description	Page				
Chapter 12. COP400 PDS PROM Programmer (PROG)						
12.1	Introduction	8-101				
12.2	ALTER DATA BUFFER Command	8-101				
12.3	BASE Command	8-101				
12.4	CHIP Command	8-101				
12.5	COMPARE Command	8-101				
12.6	DEPOSIT Command	8-101				
12.7	DUMP Command	8-102				
12.8	ERASE Command	8-102				
12.9	HELP Command	8-102				
12.10	LIST Command	8-102				
12.11	LOAD Command	8-102				
12.12	PROGRAM Command	8-102				
	Appendix					
Α	Sample Program	8-104				
Figure	Illustrations	Page				
1-1	PDS as Shipped from the Factory	8-12				
1-2	PDS Front Panel	8-12				
1-3	PDS Rear Panel	8-12				
1-4	PDS Rear Panel Connectors	8-12				
1-5	PDS In-System Emulation System	8-14				
2-1	Inserting a Diskette into the Drive	8-18				
F_1	Operational Sequence of DISK EDIT MODE	6 30				
5-2	DISK EDIT MODE Edit Window Operator	8-39				
6-1	DSPLY.SRC Source Code	8-68				
6-2	DSPLY . SRC Assembly Output Listing	8-73				
9-1	Typical Cross Reference Listing	8-92				

	7-11	_
Table 1-1	Tables	Page
	Recommended Peripheral Devices	
1-2	Edge Connector Assignments	
2-1	TTY Connector (Current Loop)	
2-2	Printer and CRT Connectors (RS232)	
2-3	PDS System Program Names and Prompts	
2-4	PDS Console Input Control Characters	
2-5	System Default Modifiers	
2-6	PDS Internal File Types	
2-7	Protection Levels and Safeguard Provisions	
2-8	Disk File Error Messages	
2-9	PDS Device Names	
2-10	System Commands	
2-11	Operand Parameters	
3-1	File Manager Command Summary	
4–1	DSKIT Command Summary	
4-2	Command Parameter Description	8-27
4-3	DSKIT Command Option Description	8-28
5-1	Editor Commands	8-40
5-2	Command Format Definitions	
5-3	Error Messages	8-42
5-4	Edit Command Control Characters	8-43
6-1	ASM Arithmetic and Logical Operators	8-48
6-2	COP400 Instruction Set	8-51
6-3	COP400 Instruction Set Table Symbols	8-54
6-4	Alphabetical Mnemonic Index of COP400 Instructions	8-54
6-5	Table of COP400 Instructions Listed by OP Codes (Hexadecimal)	8-55
6-6	Summary of Assembler Directives	8-57
6-7	List Options	8-57
6-8	ASCII Character Set in Hexadecimal Representation	8-58
6-9	Display Digit Segments	8-59
7–1	Valid Chip Numbers	8-81
7-2	Summary of COPMON Console Commands	8-87
7-3	Operand Syntax	8-88
7-4	GO Operation Summary	8-89
8-1	Summary of List Options	8-90
10-1	MASKTR Command Summary	8-97
12-1	PROM Programmer Command Summary	8-101
12-2	Summary of PROG Operands	8-103

Introduction and Overview

1.1 General Description

The COP400 Product Development System (PDS) is designed to aid in the development of products using National Semiconductor's COP400 Microprocessor series.

The PDS is a disk-oriented system. It is capable of creating and accessing data and program files stored on a floppy diskette. This allows fast and easy access to system software, rapid access to program files, and a convenient way to provide National Semiconductor with program data for the mask-making process.

The PDS provides for debugging of the COP400 device. Debugging uses hardware and software to single-step through a COP400 program, breakpoint on an address, trace program execution, and dump out internal COP400 registers. This feature speeds up the development cycle.

The user interacts with the PDS via a system console such as a teletype or CHI. An optional printer can be attached to obtain program listings quickly. The PDS front panel allows the user to perform specific development functions without a system console. Connectors on the rear panel of PDS can be connected to an emulator board, which emulates a COP400 chip in the user's system. A PROM programmer on the PDS front panel allows the emulator board to be portable, for emulation in the final environment of the user's system.

The following sections provide an overview of the COP400 PDS Hardware, COP400 PDS Software, and Emulation and Debugging.

1.2 Hardware Overview

This section provides a general description of the PDS hardware consisting of the following:

- FIUIL AND DEAL FAILEIS
- · Peripheral Devices

Figure 1-1 shows the PDS as shipped from the factory.

1.2.1 Front and Rear Panels

The PDS front panel is shown in Figure 1–2. The switch in the lower right corner is the power switch. To the left of the power switch are five switches. Two switches, labeled PROGRAM LOAD, are used to load and execute the COP Monitor discussed in Chapter 7. A third switch, labeled DIAG, is for a diagnostic test on the PDS internal memory and the disk drive. A fourth switch, labeled INIT, is for PDS system initialization. A fifth switch, labeled AUX, is a spare, not currently used by the PDS. The five switches are discussed in more detail in Chapter 2.

In the center of the PDS front panel is a quick-release socket that is used for programming MM2758, MM2716, MM2732, MM2724 EPROMs.

On the left side of the PDS front panel is the floppy disk drive door. The door latches are closed and opened with the rectangular button to the left of it. In the center of the button is an indicator light which lights when the drive is in use.

The PDS rear panel is shown in Figure 1-3. On each side there is a cooling fan filter screen. Below the left screen is a fuse holder and a plug for the power cable. Above this screen are six connectors used to connect peripheral devices to PDS.

1.2.2 Peripheral Devices

Peripheral devices provide user interface with the PDS. A console is required for entering commands. A console may be a CRT or TTY, i.e., any device with an RS232 or a current loop inteface. A printer for producing hard copy output is required when using a CRT, and optional when using a LLY. A TLY provides its own hard copy output. An emulator board is required for user's system emulation. Emulator Boards are discussed in the In-System Emulator Boards Manual, Publication No. 420306469.

There are six connectors on the PDS rear panel used to connect peripheral devices to the PDS, see Figure 1–4 for a close-up view. TTY is a 9-pin connector for teletype or other current loop device connection. CRT is a standard 25-pin RS232 connector for a CRT or other RS232 device. PRINTER is a standard 25-pin RS232 connector used to connect a printer to the PDS.

The console device (CRT or TTY) may operate at one of the following baud rates: 110, 150, 300, 600, 1200, 2400, 4800 or 9600. The user can set EVEN or NO parity, and carriage return and line feed delays from 0 to 1000ms for the console. The recommended console set upe for the various allowable baud rates are as follows:

110 Baud:

8-bit data (No Parity — PDS resets bit 8 = 0), 2 Stop bits, Full Duplex operation

2 Grop Bito, i all Bapiex operation

150-9600 Baud:

8-bit data (No Parity — PDS resets bit 8 = 0), 1 Stop bit, Full Duplex operation; or 7-bit data, Even Parity, 1 Stop bit, Full Duplex operation.

If the console uses a current loop interface, PDS will assume a 110 Baud rate with the set-up as shown above.

The printer device must meet the same requirements listed above for a console. The user can set EVEN or NO parity, and carriage return, line feed, form feed, and vertical tab delays from 0 to 1000 ms for the printer. Table 1-1 lists some typical peripheral devices.

8




Figure 1-1. PDS as Shipped from the Factory




Figure 1-2. PDS Front Panel




Figure 1-3. PDS Rear Panel




Figure 1-4. PDS Rear Panel Connectors

1.3 COP400 PDS Software Overview

PDS software is divided into two parts:

- · Firmware in ROM
- · Software on disk

The firmware contains general routines for console and printer configuration, system initialization, diagnostics, and program loading. The user invokes a general routine by entering a command name at the console or by pressing one of the five switches on the PDS front panel.

The software contains the programs for file editing, assembly, debugging, and PROM programming. The PDS Programs are interactive programs. The user invokes the program by entering the program name at the console, followed by a carriage return. The system responds with a message and prompts for user-entered commands. Each program has several commands.

This section gives an overview of the following COP400 commands and programs:

- System Configuration and Diagnostic Commands
- File Manager Program (FM)
- · Disk Initialization and Test Program (DSKIT)
- . Text File Editor (EDIT)
- COP Cross-Assembler (ASM)
- COPS[™] Monitor and Debugger (COPMON)
- File List Program (LIST)
- Cross Reference Program (XREF)
- Mask Transmittal Program (MASKTR)
- Memory Diagnostic (MDIAG)
- PROM Programmer (PROG)

1.3.1 System Configuration and Diagnostic Commands

The system configuration commands are used to configure the console. The diagnostic command performs a snort diagnostic routine on the internal memory and the disk drive. The System Configuration commands and the Diagnostics are described in Chapter 2.

Table 1-1. Recommended Peripheral Devices

Device	Vendors	
CRT:	1. Lear Siegler Model ADM-3, Part No. 129450 Lear Siegler 714 No. Brookhurst St. Anaheim, CA 92803 2. Hazeltine Model 1500 Hazeltine Industrial Products Div. Greenlawn, NY 11740	
PRINTER:	1. Centronics Mod. 702 w/RS232 interface Centronics Data Computer Corp. Hudson, NH 03051 2. FACIT Mod. 4555 w/RS232 interface (Sweden) 3. G.E. TERMINET w/RS232 interface	
TTY:	Teletype Mod. ASR3320/3JC manual read Decwriter Silent 700	

Note: A Silent 700 with RS232 interface requires pins 5 and 8 to be connected together.

1.3.2 File Manager Program (FM)

The File Manager (FM) is a PDS system program that provides an inteface to disk files. FM enables the user to copy files, delete and undelete files, list the disk directory, duplicate disks, list file size and type, list space available on a disk, list and change the disk name and perform various other functions. The File Manager Program is described in Chapter 3.

1.3.3 Disk Initialization and Test Program (DSKIT)

The Disk Initialization and Test Program is a PDS system program that initializes new disks. Initialization consists of writing sector sync marks on each sector, writing and verifying a test pattern on each sector, writing the volume name and header onto the disk, and create an empty directory. The Disk Initialization and Test Program is described in Chapter 4.

1.3.4 Text File Editor (EDIT)

The Text File Editor (EDIT) is a system program which creates or changes text files. The Text File Editor can insert, delete, alter, and list program text as well as write the text to a floppy disk. EDIT can accept source from either disk files or console entry. The Text File Editor is described in Chapter 5.

1.3.5 COPS Cross-Assembler (ASM)

The COPS Cross-Assembler (ASM) is a PDS system program which translates symbolic program files (created with the Text File Editor) into object code files containing program instruction in machine language. The COPS Cross-Assembler also generates output listings containing source statements, corresponding machine code and memory locations, and error messages. The COPS Cross-Assembler is described in Chapter 6.

1.3.6 COPS Monitor and Debugger (COPMON)

The COPS Monitor and Debugger (COPMON) is a PDS system program which can monitor the execution of programs. The COPMON program permits program tracing and examination and modification of system registers during program execution. The COPS Monitor and Debugger is described in Chapter 7.

1.3.7 File List Program (LIST)

The File List Program (LIST) is a PDS system program which lists files on the system console or printer. LIST has several printing options. The File List Program is described in Chapter 8.

1.3.8 Cross Reference Program (XREF)

The Cross Reference Program (XREF) is a PDS system program which prints a symbol map of COP assembly language programs. The symbol map shows the name of every symbol in the program, the line number where the symbol is defined, and all of the line numbers where the symbol is used. The Cross Reference Program is described in Chapter 9.

1.3.9 Mask Transmittal Program (MASKTR)

The Mask Transmittal Program (MASKTR) is a PDS system program which creates the Transmittal File used by National Semiconductor to create the COP chip ROM/OPTIONS mask. The Mask Transmittal Program is described in Chapter 10.

1.3.10 Memory Diagnostic (MDIAG)

The Memory Diagnostic (MDIAG) is a PDS system program which runs diagnostics on PDS memory. This program will run ADDRESS, BIT, WORD, and GALPAT tests. The Memory Diagnostics Program is described in Chapter 11.

1.3.11 COP400 PDS PROM Programmer (PROG)

The COP400 PDS PROM Programmer (PROG) is a PDS system program which operates the PROM programmer located in the center of the PDS front panel. The PROM programmer programs MM2716, MM2732, MM2724, and MM2758 EPROMs. The COP400 PDS PROM Programmer is described in Chapter 12.

1.4 COP400 Emulation and Debugging Overview

The following COP400 Emulation and Debugging facilitate COP400 system development:

- In-Circuit Emulation
- Trace
- Breakpoint
- Single-Step

Emulation and Debugging commands are described in Chapter 7.

1.4.1 In-Circuit Emulation

In-Circuit Emulation refers to execution and testing of COP400 programs while under PDS control. The PDS In-Circuit Emulator emulates the operation of the user's COP400 system and permits user programs to be tested in the user environment. The user may modify and re-test programs if errors are found. This ensures that the program is correct before dedicating it to mask-making.

The PDS In-Circuit Emulation System is shown in Figure 1–5. The Emulator Card emulates the COP chip by using a special 400 device which is identical to a masked-ROM COP. The ROM of the special COP400 device has been replaced by a connection to an external memory. The external memory may consist of PROMs which plug into the emulator card, or random access memory used by both the emulator card and PDS is called "shared memory."

The contents of shared memory may be first loaded from a disk file, then altered and/or listed using the PDS system software (COPMON) described in Chapter 7.

A TARGET cable, supplied with the PDS, connects the PDS to the Emulator card. One end of the TARGET cable attaches to the 50-pin edge connector on the card. The other end splits into two connectors, one male and one female, that attach to the PDS rear panel connectors labeled "EMULATOR 1 and 2." Table 1-2 shows the wiring of these connectors. Five types of signals come across the TARGET cable:

- Shared memory address and data lines used by the emulator card to access shared memory.
- +5 V_{DC} and GND power supply lines used to power the emulator card. These lines are from the PDS power supply and should never be used to power the user's system.
- RESET line permits PDS software reset of the emulator card (see Chapter 7).
- External event lines permit breakpoint and singlestep on signals from external devices. Signals must be TTL compatible.
- Trigger out line permits the PDS to signal external devices such as oscilloscopes. The signal is TTL compatible.

The Emulator Card is described in detail in the In-Circuit Emulator Cards Manual, Publication No. 420306469.




Figure 1-5. PDS In-System Emulation System

Table 1-2. Edge Connector Assignments

Connector No.	Name	Description
1	GND	Signal and power return
2	GND	Signal and power return
3	V _{CC}	+5V _{DC} power from Development System
4	V _{CC}	+5V _{DC} power from Development System
5	EX2	Buffered External Event
6	EX1	Buffered External Event
7	EX4	Buffered External Event
8	EX3	Buffered External Event
9	CLK	Buffered AD/DATA signal from COP4XX
10	SKIP	COP4XX skip status line
11	A8	COP4XX program counter address bit
12	A9	Address Bit
13	A3	Address Bit
14	A7	Address Bit
15	A1	Address Bit
16	A2	Address Bit
17		
	A4	Address Bit
18	A0	Least significant address bit
19	A6	Address Bit
20	A5	Address Bit
21	Not Used	
22	A10	Most significant address bit
. 23	Not Used	
24	Not Used	
25	Not Used	
26	Not Used	
27	Not Used	
28	Not Used	
29	Not Used	
30	Not Used	
31	Not Used	
32	Not Used	
33	В0	Least significant COP object code bit
24	D7 ·	Most significant COP object code hit
35	B2	Object code bit
36	B5	Object code bit
37	B3	Object code bit
38	B4	Object code bit
39	B6	Object code bit
40	B1	Object code bit
41	TRIGGER OUT	BREAKPOINT/TRACE indicator
42	Not Used	BREAM OINT/THAOL IIIuloator
43	RST	Same as RESET
43	PROM DISABLE	
		Select PROM or Shared Memory mode
45 46	See Note 1	
46	See Note 1	
47	Vcc	+5V _{DC} power from Development System
48	V_{CC}	+5V _{DC} power from Develoment System
49	GND	Power and signal return
50	GND	Power and signal return

Note 1: Pins 45 and 46 are used as follows:

PDS with target board 980306552 REV A or later, normally not used. PDS with target board 980305551 REV F or earlier, $-12V_{DC}$ from the PDS.

1.4.2 Trace

A trace records the path of execution control through the user program.

A trace may store up to 254 consecutive COP instruction addresses in the PDS Trace memory. A trace can be initiated on user command or it can be set up by the user to initiate when one of these conditions occurs:

- The COP chip program counter attains a specific address.
- 2. External Events 1 and 2 attain specific values.

The user can specify that a given number of occurrences (from 1 to 256) of the above conditions must occur before trace is initiated. At the time that trace is initiated, a positive edge occurs on the Trigger Out (T.O.) signal post on the emulator card. This signal can be used for triggering oscilloscopes or logic analyzers.

The user may specify the number of COP instruction addresses that are to be stored prior to the trigger. This number may be from 0 to 253. The remainder of trace memory will automatically store as many instruction addresses as possible following the trigger. The user can thus perform pre-triggering, post-triggering, and mid-triggering.

In addition to COP instruction addresses, trace memory stores the following data:

- COP chip SKIP flag, which indicates whether or not the corresponding instruction was skipped.
- 2. The four external event signals connected by the user to the emulator card posts labeled 1,2,3, and 4.

The user can specify that a given number of occurrances (from 1 to 256) of the above conditions must

occur before a break is initiated. At the time that break is initiated, a positive edge occurs on the Trigger Out (T.O.) signal post on the emulator card. This signal can be used for triggering oscilloscopes or logic analyzers.

When break is initiated, the COP chip instruction lines are switched from shared memory or PROMs over to a special transparent memory containing a dump program. This program causes the special COP400 chip on the emulator card to dump all internal registers and memory to PDS, where it is available for inspection by the user. The program then restores all registers and maintains the COP chip in a waiting state until commanded by the user to continue normal program execution.

1.4.3 Breakpoint

Breakpoint provides a means to examine internal COP registers at specific points within program execution. A break can be initiated immediately on user command, or it can be set up by the user to initiate automatically when one of the following conditions occurs:

- The COP chip program counter attains a specific address.
- 2. External Events 1 and 2 attain specific values.

1.4.4 Single-Step

Single-step provides a means for single-stepping the COP chip by breakpointing on each consecutive instruction. Internal COP registers are available to the user after each step.

PDS Installation and Initialization

2.1 Introduction

This chapter provides a description of PDS installation and initialization procedures. Also discussed is the console input, including command syntax, printer output, system configuration, diagnostics and error messages.

2.2 PDS Installation

Installation of the PDS involves a physical check of the PDS, connection of the peripheral devices to the PDS, and application of power to both the PDS and the peripheral devices. To install the PDS, do the following:

- Remove the PDS top cover by removing the two screws located toward the rear of the cover and sliding the cover off. Make sure that all six PC boards are seated and firmly fastened. Replace the top cover.
- Connect the peripheral devices to the PDS. The user must provide appropriate cables for connection between the peripheral devices and the connectors on the PDS rear panel. Pin assignments are shown in Tables 2-1 and 2-2.
- Plug the power cable into the rear of the PDS. The PDS is now ready for operation.

2.3 System Initialization

System Initialization involves powering up the PDS and configuring system peripherals. To initialize the system, do the following:

 Turn on power to the PDS and system peripheral devices. (The PDS is powered up using the front panel key switch.) The system displays

CR?

on the front LED display.

sole. The system performs an initialization routine, sets the console baud rate and type (RS232 or current loop), and then displays message:

EXEC Rev A

F>

at the console. The system is now in the executive (EXEC) program. E> is the program prompt.

- 3. Configure console and printer operation using the System Configuration Commands (see Section 2.6). Note that console configuration can be skipped if the default configuration is sufficient. Default configuration for current loop interface is 110 baud, no parity, two stop bits, and full duplex operation. Default for RS232 is 1200 baud, no parity, and no line feed or carriage return delays.
- Insert the PDS MASTER diskette in the PDS floppy disk drive and close the door (see Figure 2-1).

The PDS is now ready to accept PDS commands. The user may enter a command or program name at the console as described in the next section or press the PDS front panel switches MONITOR, DIAG, and INIT.

Table 2-1. TTY Connector (Current Loop)

Pin Number	Signal Name
1 .	TTY Xmitter (+)
2	TTY Printer (+)
3	Reader Relay (+)
4	Not connected
5	Not connected
6	TTY Xmitter Return (-)
7	TTY Printer Return (-)
8	Reader Relay Return (-)
9	Not connected

Table 2-2. Printer and CRT Connectors (RS232)

RS232 Data Set Pin No.	Signal Name	Printer Pin No.	CRT Pin No.
1	Chassis Ground	1	1 1
2	Transmitted Data	2 not conn.	2
3	Received Data	3	3
4	Request to Send	4	4 not conn.
5	Clear to Send	5	5
6	Data Set Ready	6	6
7	Signal Ground	7	7
8-19		8-19	8-19
1		not conn.	not conn.
20	Data Terminal	20	20
	Ready		not conn.
21-25		21-25 not conn.	21-25 not conn.

The MONITOR switch loads the COPMON program described in Chapter 7.

The DIAG switch loads the Diagnostic routine described in Section 2.7.

The INIT switch resets the PDS. The user may then initialize the PDS as described above.

2.4 Console Input

2.4.1 Commands and Command Line Syntax

The PDS commands cause the system to perform a specified operation or load a PDS program from diskette into memory. A PDS command consists of symbols, names, and operands that specify the command type and the operation to be performed. The operands specify the diskette files, numbers, names, and options that are to be used during command operation.

The user enters PDS commands at the command line. The command line is a line at the system console containing a program prompt. A prompt consists of a letter followed by the ">" symbol, e.g., "E>" is the EXEC program prompt. The prompt indicates which program the system is currently executing. Each PDS program has a unique prompt. Table 2-3 lists the prompts of the various PDS programs.




Figure 2-1. Inserting a Diskette into the Drive

System Program Name	Function	Prompt
ASM*	COP Macro Assembler	A>
COPMON*	COP Monitor	C>
DSKIT*	Disk Initialization and Test	D>
EDIT*	Text File Editor	E>
FM*	File Manager Program	F>
LIST*	Text File Listing	L>
MDIAG*	PDS Memory Diagnostic Program	M>
PROG*	PROM Programming Utility	P>
XREF*	COP Program Cross Reference	R>
MASKTR*	Mask Transmittal Program	T>
EXEC**	PDS Executive Program	X>

^{*} System program on Master Diskette.

When a prompt appears, the system is ready to accept a command. The PDS commands are divided into three types:

- System Configuration Commands
- Program Invocation Commands
- Program Commands

The System Configuration commands configure the system peripheral devices. The commands consist of two "at signs" (@@), a command name, and command operands. Commands must be terminated by a carriage return.

The Program Invocation commands load PDS programs from diskette in memory and change the current program prompt. The commands consist of an "at sign" (@), a program name, and program operands and must be terminated by a carriage return.

The Program commands cause the current PDS program to perform a specific operation. The commands consist of a command name and command operands and must be terminated by a carriage return. Each PDS program has a unique set of Program commands.

The syntax of a PDS command depends on the command function and/or the program to which it belongs. In describing command syntax, the following conventions are used. Upper-case and lower-case letters are used in these conventions; any combination of upper-case and lower-case letters may be used when actually entering the commands.

UPPER-CASE letters show the command names and keywords. Mandatory items are shown outside of the brackets []; they must be included in the command.

If an item shown consists of underscored letters followed by non-underscored letters, then that item may be entered in an abbreviated form. Minimum legal abbreviation of such items is the underscored letters portion; in addition, any number of the non-underscored letters that follow may also be used.

Blanks or commas, when present in command strings, are significant; they must be entered as shown. Multiple blanks may be used in place of a single blank.

< >— angle brackets enclose descriptive names (in lower-case) for user-supplied names/labels for commands, parameters, devices, and files.

{ }—braces enclose more than one item out of which one, and only one, must be used. The items are separated from each other by a logical OR sign "|".

[]—brackets enclose optional items(s). Brackets within a bracket enclose item(s) which may be optionally entered only if the item outside that inner bracket is entered.

| — logical OR sign separates items out of which one and only one may be used.

...—three consecutive periods indicate optional repetition of the preceding item. If a comma precedes the three periods, then each item must be separated from the other by a comma.

2.4.2 Control Characters

PDS uses a console input routine which has several features that allow the user to correct typing mistakes. Among the features are the ability to backspace and to abort a line using control characters. Table 2-4 describes the various control characters and the function of each one. These control characters can be used at any time when the user is typing on the PDS console. If a hardcopy console is being used, most of the control characters cannot be used because of the inability to back up and change characters that have already been typed. However, the Shift/O, Control/Q, Control/I, and carriage return characters can be used.

2.4.3 Disk Files

A disk file is a collection of data stored on a disk and given a name. (The words disk, diskette, and disc are used interchangeably throughout this manual.) A PDS filename has the following syntax:

[<volume name>:]<name>[. <modifier>]

The brackets ([]) around a term indicate that the term is optional and may be left off. An example of a filename is PDS:SAMPLE. SRC. The volume name is PDS, the name is SAMPLE, and the modifier is SRC.

The volume name is a name given to a diskette. All files on a particular diskette have the same volume name. The volume name is given to the diskette when it is initialized (see Chapter 4) and can be changed with the File Manager program (see Chapter 3). It consists of one to eight alphanumeric characters — blanks and special characters are not permitted. The volume name is optonal in a filename. If PDS encounters a filename with no volume name, it will use the volume name of the diskette that is currently in the PDS disk drive. If given, the volume name must be separated from the remainder of the filename by a colon.

8

^{**} System program in Firmware.

Table 2-4. PDS Console Input Control Characters

Character	Function
Control/H	Backspace one character, but do not delete the character that is backspaced over.
Shift/0 ("<-" on some TTY)	Delete one character back.
Control/Q	Abort line and try again.
Carriage return	Line is completed. Must be entered at end of each line.
Control/T or Control/I	Tab. (See @@TAB Command for setting tabs.)
Control/X	Delete character at current CRT cursor position.
Control/L	Forward space one character.
Control/A	Insert characters before current cursor character.
Control/B	Backspace one word.
Control/F	Forward space one word.
Control/C	Forward space to third tab position (for comments).
Control/D	Same as carriage return except line is truncated at current cursor position.
Control/E	Forward space to end of line.
Control/S	Backspace to start of line.
Control/O or Control/Z	Forward space to next occurrence of next character typed.
Control/P or Control/W	Forward space one character beyond next occurrence of next character typed.

Note: If no characters have been typed on a line, forward spacing will space over the last line typed, a useful means of repeating the last line. If the last line ended in "*PR", it will not appear on the repeated line.

The name part of a filename may consist of one to eight alphanumeric characters. The first character must be an alphabetic — blanks and special characters are not permitted.

The modifier part of a filename may consist of up to three alphanumeric characters — blanks and special characters are not permitted. It is separated from the beginning part of the filename by a period. A period with no character following it specifies a modifier with zero characters. The modifier is usually used to describe the type of a file. For example, SRC is used for text files and MP is used for PDS system program files. This convention is not mandatory. The user may choose any modifier. The modifier and its preceding period are optional. If left off, PDS will provide a default modifier. Table 2–5 lists the default modifiers.

Table 2-5. System Default Modifiers

Modifier	Definition
SRC	Source Text
LM	COP Load Module
MP .	PDS System Program
LST	Listing File
SYT	Special System File
TRN	PDS Transmittal File

Each file on a diskette has a unique NAME. MODIFIER combination. The user creates files using the PDS file manager, text editor, or assembler programs. PDS maintains a directory on each diskette, describing the name and other information for each file on it. The directory can be listed by using the PDS File Manager program (see Chapter 3).

Each file has a special number called an Internal File Type (IFT) maintained by PDS in the diskette directory. The IFT is not alterable by the user. It is used by PDS to indicate the type of data in each file (source text, system program data, etc.). This allows PDS to prevent the user from accidentally assembling a binary data file, or attempting to execute a source text file. The IFT is not related to the file modifier. The modifier is selected by the user; the PDS selects the correct IFT regardless of what modifier is used. Table 2–6 lists the PDS IFTs.

Table 2-6. PDS Internal File Types

File Type	Definition
SYM	Symbolic Text
LM	COP Load Module
MP	PDS System Program

A file whose IFT is SYM (symbolic) consists of ASCII data written on the disk. The PDS File Manager program generates the SYM file type when copying ASCII data to the disk or when copying another SYM file. The PDS Text Editor program (see Chapter 5) requires a SYM file when reading data from the disk, and generates a SYM file when writing data to the disk. The PDS Assembler program requires a SYM file as input, and generates a SYM file when creating a listing file.

A file whose IFT is LM (Load Module) consists of binary data in COP load module format. The PDS Assembler program (ASM) generates an LM file as object code output. The COP Monitor program (COPMON) requires an LM file for loading into shared memory.

A file whose IFT is MP (Main Program) consists of binary data in a format that allows it to be executed by PDS with an @ command, described later in this chapter. The PDS programs FM and Edit are examples of this file type.

PDS maintains another number for each file, called a protection level. This is used to prevent accidental destruction of files. Table 2-7 is a list of protection levels and their safeguard provisions. System programs such as FM and Edit create files for the user as level 2 files. All system programs are initially level 3 files. The protect level of any file can be changed with the File Manager PROTECT command (see Section 3.12).

If PDS is directed to write into an existing file, it will delete the existing file and recreate a new file of the same name, type, and protection level. A file cannot be recreated if its protection level is 3, and if its protection level is 2, the user must give permission for recreation. A deleted file is not removed from the diskette. It still exists and can be undeleted with the File Manager UNDELETE command, provided that the disk has not been packed (see Section 3.15).

A third number for each file, called the version number, is set to 1 the first time the file is created. Each time the file is recreated, as, for example, when a text file is edited using the editor program, the version number is incremented. This number is to keep an up-to-date backup of a file. It is recommended that the user always keep a backup of every file, because diskettes go bad occasionally. The File Manager DUPLICATE command is used to back up a file (see Section 3.6).

A diskette is divided into sectors. There are 616 sectors on each diskette. One sector will hold approximately

20 average lines of text. The diskette directory requires at least eight sectors of its own. The File Manager DIRECTORY command can be used to list the size of each file (see Section 3.5).

Table 2-7.
Protection Levels and Safeguard Provisions

Protection Level	User Notified of Creation?	User Approval Required to Delete or Modify File?
0	No	No
1	Yes	No
2	Yes	Yes
3	Yes	Delete/Modify not allowed

The PDS disk file manipulation routines will generate an error message when certain conditions occur. A file error message has the following format:

DISK ERROR, FILE <filename> error message 1 [error message 2]

Table 2-8 is a list of the error messages and their meanings. Normally only the first nine messages given in the table will occur. In some messages there is no filename involved, in which case only ":." will be printed for the filename. Sometimes two error messages will be printed.

Table 2-8. Disk File Error Messages

Error Message Problem			
WRONG DISK VOLUME	User referred to a file on a diskette other than the one in the drive.		
DRV NOT RDY	No disk in drive, drive door isn't shut, or diskette is jammed.		
FILENAME SYNTAX	User typed an illegal filename.		
END OF FILE	User tried to read past the end of the file while using the text editor.		
END OF DISK	Diskette is full, no more data can be stored on it. See WARNING in Chapter 7 concerning this error.		
CANT DELETE	Attempt to delete a file whose protect level is 3, or user didn't give permission to delete a file whose protect level is 2.		
ILLEGAL DEVICE	User referred to an illegal device.		
FILE NOT FOUND	Reference was made to a file that is not on the diskette.		
NO SYNC/WRT PRTCT	Attempt to write on write-protected diskette, or else disk is bad.		
WRT CRC ERR	Couldn't write on disk, disk may be bad.		
RD CRC ERR	Couldn't read from disk, disk may be bad.		
CANT RD NST	Drive not ready or disk is bad.		
DISK/DIR FULL	Diskette is full, no more data can be stored on it. See WARNING in Chapter 7 concerning this error.		
CANT RD DIR	Drive not ready or disk is bad.		
CANT WRT NST	Drive not ready or disk is bad.		
CANT WRT DIR	Disk may be bad.		
RD ERR	Disk is bad.		
WRT ERR	Disk is bad.		
CANT MODIFY	Attempt to modify a file whose protect level is 3, or user didn't give permission to modify a file whose protect level is 2.		
ADDR ERR	System hardware or software error.		
ILLEGAL CMD	System hardware or software error.		
NO DISKIO ERRS	System hardware or software error.		
NO ERRS	System hardware or software error.		
NOT OPEN FOR RD	System hardware or software error.		
NOT OPEN FOR WRT	System hardware or software error.		
NOT OPEN FOR MOD	System hardware or software error.		
ALREADY OPEN	System hardware or software error.		
TOO MANY FILES	System hardware or software error.		
NST/DIR CONT MATCH	System hardware or software error.		
PAST END OF DIR	System hardware or software error.		
BAD CHNL TBL	System hardware or software error.		
NO END OR DIR	System hardware or software error.		
TOO MANY VOLUMES	System hardware or software error.		
<u></u>			

In a few system commands, a device name is acceptable in place of a filename. A device name is specified by an asterisk, followed by two alphabetic characters indicating a peripheral device. At present, only two device names are allowed. These are shown in Table 2-9.

Table 2-9. PDS Device Names

Name	Device	
*CN	System Console	
*PR	Printer	

2.5 Printer Output

If a PDS command line has *PR at the end of it, PDS will direct output generated by that command to the printer. This can be done with any PDS system program command. If a printer is not connected to the system, PDS will wait until one is connected. The system must be reinitialized to terminate this wait state.

Example:

F>C TEST1.SRC, TEST2.SRC, TEST3.SRC *PR CREATING FILE CDS:TEST3.SRC (This line is printed on the printer.)

2.6 System Configuration Commands

System configuration commands set and change the certain PDS system parameters. System configuration commands may be entered at the EXEC level or at any program level. Tables 2-10 and 2-11 list the commands and their parameters.

A system configuration command is invoked by typing @ @ followed by a Command name and operands. The four-system configuration commands are described hereafter.

Table 2-10. System Commands

Directive	Function	Section
CONSOLE	@@C <baud>[,<type>[,<parity> [,<crdly>[,<lfdly>]]]]</lfdly></crdly></parity></type></baud>	2.6.1
PRINTER	@@P <baud>[,<type>[,<parity> [,<crdly>[,<lfdly>[,<ffdly></ffdly></lfdly></crdly></parity></type></baud>	
	[, <vtdly>]]]]]]</vtdly>	2.6.2
TAB	<u>@@T</u> [<t<sub>1>,[,<t<sub>2>[,<t<sub>3>]]]</t<sub></t<sub></t<sub>	2.6.3
WIDTH	@@WI[<number columns="" of="">]</number>	2.6.4

Table 2-11. Operand Parameters

Command	Description		
<baud></baud>	baud rate listed in Table 2-3		
<crdly></crdly>	carriage return delay in milli- seconds (1-1000)		
<ffdly></ffdly>	form feed delay (1-1000 ms)		
<lfdly></lfdly>	line feed delay (1-1000ms)		
<parity></parity>	E for even parity, N for no parity		
<t<sub>1></t<sub>	tab column 1		
<t<sub>2></t<sub>	tab column 2		
<t<sub>3></t<sub>	tab column 3		
<type></type>	R for RS232, C for current loop device		
<number columns="" of=""></number>	, ·		
STURYS	printer and consols solumn width (10-80)		

2.6.1 @@ CONSOLE Command

Syntax: @@ CONSOLE<baud>[,<type>[,<parity> [,<crdiy>[,<Ifdly>]]]]

The CONSOLE command sets the console parameters. The baud rate must be one of the following: 110, 150, 300, 600, 1200, 2400, 4800 or 9600. Type must be an "R" for RS232 or a "C" for current loop console. Parity must be "E" for even parity or "N" for no parity. Crdly is the carriage return delay in milliseconds. It must be a number from 0 to 1000. Lfdly is for line feed delay. It must be a number from 0 to 1000. Default parameters are RS232, no parity, zero delays. Console parameters are automatically set up when CR is typed at PDS initialization.

Example:

X>@@C1200,R,N,10,5

2.6.2 @@ PRINTER Command

Syntax: @@ PRINTER<baud>[,<type>[,<parity>
[,<crdly>[,<lfdly>[,<ffdly>[,<vtdly>]]]]]

The PRINTER command sets the printer parameters. Parameter description and defaults are the same as for @ @ CONSOLE command, except that form feed

and vertical tab delays are added. At system initialization time, the print parameters are set to 1200 baud, RS232, no parity, zero delays.

Example:

X>@@P110,c,e,20,20,500,100

2.6.3 @@ TAB Command

Syntax: @@TAB $[<t_1>,[,<t_2>[,<t_3>]]]$

The TAB command sets the tab columns for Control/T or Control/I input line control characters. Three tab columns can be set. Initial and default tabs are columns 9, 17, and 33.

Example:

X>@@T10,20,30

2.6.4 @@ WIDTH Command

Syntax: @@ WIDTH [<number of columns>]

The WIDTH command sets the printer and console column width. At system initialization this parameter is set to 72. Minimum setting is 10, maximum setting is 80.

Example:

X>@@WI 80

2.7 Diagnostics

Syntax: DIAGNOSTIC

The Diagnostics command, the only command in the EXEC program, causes a PDS diagnostic test to be performed. The test performs a 7-minute diagnostic of the system memory followed by a brief disk drive test. If the memory test passes, the message:

MEMORY TEST PASSED

is displayed on the console. If the test fails, a memory address is displayed on the console and servicing by National Semiconductor will be necessary. An initialized disk must be inserted in the disk drive for the disk test to succeed. The message:

DIAGNOSTICS PASS

is displayed on the console when the disk drive test passes. If the test fails, the message:

DISK TEST FAILED

is displayed.

Example:

X>D

DIAGNOSTICS PASS

The diagnostic test is also performed whenever the front panel DIAG switch is pressed. If the memory test (which takes about seven minutes) fails, the fail address will be given in the left side of the front panel display, and the test type (address, word, or bit) will be given in the right side. If this occurs, servicing by National Semiconductor is necessary. If the memory test passes, the disk test will be performed. As with the console diagnostic operation, it takes only a few seconds and requires that an initialized diskette be in the disk drive. If this test fails, DISK ERRS will be displayed on the front panel. If both tests pass, DIAG PASS will be displayed on the front panel.

File Manager Program (FM)

3.1 Introduction

The File Manager program (FM) provides an interface to system disk files. FM enables the user to copy files, delete and undelete files, list the disk directory, duplicate disks, list file size and type, list space available on a disk, list and change the disk name, and perform various other functions. This chapter describes the File Manager commands and gives examples of their use.

To call FM, the user types in the @ command:

X><u>@ FM</u> FM, REV:B

F>

After FM prompts for a command (F>), the user types in the necessary FM commands. These commands are summarized in Table 3-1. In commands that require a filename, if the file modifier is not specified on a filename that is to the left of TO, FM will use SRC for the default modifier. If a file modifier is not specified on a filename that is to the right of TO, FM will use the same modifier as it used for the filename to the left of TO.

3.2 Combine Files Command

Syntax: <u>C</u>OMBINE <filename>,<filename> [,<filename>]...TO<filename>

Combines the specified disk files and saves the new disk file with the specified name. All of the disk files must be of the symbolic (SYM) file type.

Example:

F>C FILE1.SRC,FILE2.SRC,FILE3.SRC TO TEST.SRC CREATING FILE PDS:TEST.SRC

3.3 Copy File Command

Syntax: COPY<filename>TO<filename>

Copies the specified disk file to a new file on the same diskette, thus creating duplicate files with two different names.

Example:

F>C FILE1. SRC TO SAMPLE CREATING FILE PDS:SAMPLE. SRC

3.4 Delete Command

Syntax: DELETE<filename>[,<filename>]...

Marks the specified files as deleted. After a file is deleted, it remains on the diskette and its name appears in the diskette directory with an asterisk beside it. It can be undeleted using the UNDELETE command. If the diskette is packed using the PACK command, the deleted file is removed from the diskette. An attempt to delete a file with a protect of 2 will cause a query to the user. The user will not be allowed to delete a file whose protect level is 3.

Example:

F>DE TEST.SRC, SAMPLE.MP
CANNOT DELETE FILE PDS:TEST.SRC
(protect level 3)
OK TO DELETE FILE PDS:SAMPLE.MP
(Y/N, CR = YES)? CR

3.5 Directory Command

Syntax: DIRECTORY [<option>[,<option>]...]

This command lists the diskette directory. One or both of the following options, separated by commas, may be specified.

Option A—List files in alphabetical order. Otherwise, the list is done chronologically.

Option S—A "short" listing is to be made, excluding deleted files, file IFT, version number, file#, and the number of bad, used, and available sectors on the diskette.

Example:

F>DA

DIRECTORY FOR: PDSUSER "PDS USER"

FΝ	D NAME	TYPE	SIZE	PL	VN
2	EDIT	. MP MAIN PROGRAM	20	3	1
1	LIST	. MP MAIN PROGRAM	8	3	1

SECTORS BAD: SECTORS USED: 36

SECTORS FREE: 580

The first line in the above printout shows the diskette volume name (MASTER) and header (PDS MASTER DISKETTE).

The FN column is a chronological numbering of the first 99 undeleted files. If there are more than 99 files on the diskette, the FN field will be blank for these files.

The D (Delete) column denotes a deleted disk file with an asterisk preceding the filename.

The NAME column is an alphabetical list of the filenames and modifiers.

The TYPE column indicates the file's Internal File Type (IFT).

The SIZE column indicates the number of sectors occupied by the file.

The PL column indicates the protection level.

The VN column indicates the file version number.

The sum of the bad, used, and free sectors account for the total number of sectors on a diskette (Section 2.4). Sectors used indicates the number of sectors occupied by the files, plus a minimum of eight sectors required by PDS.

3.6 Duplicate File Command

Syntax: <u>DUPLICATE</u><volume>:<filename>TO
<volume>:<filename>

Copies the file from the first volume to a new file on the second volume. The volume name must be different. FM prompts the user to exchange diskettes in the disk drive as required to complete the transfer. The user must enter CR after each prompt. Control/Q instead of CR will abort the duplication.

Example:

F>DU VOL1:TEST.SRC TO VOL2:TEST.SRC

LOAD INDICATED VOLUME, PRESS CR

VOL1 CR

VOL2 CR

CREATING FILE VOL2:TEST.SRC

VOL1 CR

VOL2 CR

DUPLICATION COMPLETE

3.7 Duplicate Volume Command

Syntax: DUPLICATE<volume>TO<volume>

This command copies each undeleted file on the first volume to the second volume. The two volume names must be different. FM prompts the user to exchange diskettes in the disk drive as required to complete the transfer. The user must enter CR after each prompt. Control/Q instead of CR will abort the duplication. This command provides a means for making backup copies of diskettes, a recommended procedure. As many as 20 or more swaps may be needed to duplicate diskettes that have many files or large files on them. The first volume that FM will request to be loaded is the second, or destination volume. This allows a "cleaning up" operation to be performed on it prior to the duplication in order to improve the diskette's access time.

Example:

F>DU VOL1 TO VOL2
LOAD INDICATED VOLUME, PRESS CR
VOL2 CR
VOL1 CR
VOL2 CR
CREATING FILE VOL2:FM. MP
VOL1 CR
VOL2 CR
CREATING FILE VOL2:EDIT. MP
DUPLICATION COMPLETED

3.8 Header Command

Syntax: <u>HEADER</u> ["<header-string>"]

This command changes the current header to the specified header-string. If no header-string is specified, the command displays the current header but does not change it.

Example:

F>H "MY COP PROGRAMS"

3.9 Locate Command

Syntax: LOCATE<filename>

Lists the file type, total sectors occupied, protection level, and version number of the specified file.

Example:

F>L TEST. SRC
FILE TYPE: SOURCE
TOTAL SECTORS: 16
PROTECTION LEVEL: 3
VERSION NUMBER: 10

3.10 Pack File Command

Syntax: PACK<filename>

Removes all deleted files of the given name from the directory. The file can no longer be undeleted. Disk space that was occupied by the file is then freed for use by other files.

Example:

F><u>P TEST. SRC</u>
PACKING FILE PDS:TEST. SRC (Y/N.CR = YES)? CR

3.11 Pack Volume Command

Syntax: PACK

Removes all deleted files on the diskette. The removed files can no longer be undeleted. Disk space that was occupied by the files is then freed for use by other files.

Example:

F><u>P</u>

PACKING DISK (Y/N CR = YES)? CR

3.12 Protect Command

Syntax: PROTECT<filename>[,<plevel>]

Changes the protection level of the specified file to the protection level specified by plevel. If plevel is not specified, the command lists the protection level of

the specified file but does not change it.

Example:

F>PR TEST.SRC,3

3.13 Rename Command

Syntax: <u>RENAME<filename>TO<filename></u> Changes the name of a file.

Example:

F>R TEST.SRC TO TEST.OLD

3.14 Space Command

Syntax: SPACE

Lists the number of bad, used, and available sectors on the diskette.

Example:

F><u>S</u> VOLUME:MASTER SECTORS BAD:

0

SECTORS USED: SECTORS FREE:

140 476 8

3.15 Undelete Command

Syntax: UNDELETE<filename>

Restores the most recently deleted version of the specified file and deletes the existing one (if any). If no deleted version exists, the following message is displayed.

NO BACKUP EXISTS

If there is more than one deleted file of the same name, the files can be successively undeleted and renamed, one at a time.

Example:

F>U TEST. SRC

3.16 Volume Command

Syntax: VOLUME ["<volume-name>"]

Changes the volume-name of the current diskette to the specified volume-name. If no volume-name is specified, the command lists the current volume-name but does not change it.

Example:

F>V "PDS"

Table 3-1. File Manager Command Summary

Command	Syntax	Description	Section
COMBINE FILES C < filename >, < filename > [, < filename >] TO < filename >		Combine symbolic files into a new file	3.2
COPY FILE	C < filename > TO < filename >	Copy file with first name to a new file with the second name.	3.3
DELETE	DE < filename > [, < filename >]	Delete files on diskette.	3.4
DIRECTORY	D [<option>[,<option>]]</option></option>	List the disk directory.	3.5
DUPLICATE FILE	DU <volume>:<filename>TO <volume>:<filename></filename></volume></filename></volume>	Copy file from one diskette to a second diskette.	3.6
DUPLICATE VOLUME	DU <volume>TO<volume></volume></volume>	Copy all files on one diskette to a second diskette.	3.7
HEADER	H [" <header-string>"]</header-string>	List or change diskette header.	3.8
LOCATE	L < filename >	List file type, number of sectors, pro- tection level, and version number.	3.9
PACK FILE	P < filename >	Remove deleted files of given name from the disk directory.	3.10
PACK VOLUME	P	Remove all deleted files from the disk directory.	3.11
PROTECT	PR < filename > [, < plevel >]	List or change file protection level.	3.12
RENAME	R < filename > TO < filename >	Rename file.	3.13
SPACE	S	List number of bad, used, and avail- able sectors on the diskette.	3.14
UNDELETE	U < filename >	Undelete file.	3.15
VOLUME	V [" <volume>"]</volume>	List or change diskette volume name.	3.16

Disk Initialization and Test (DSKIT)

4.1 Introduction

The Disk Initialization and Test program (DSKIT) allows the user to initialize new diskettes. Initialization consists of the following three operations:

- Write sector sync marks on each of the disk's 616 sectors. This operation requires approximately one minute.
- Write and verify a test pattern in each of the sectors in order to detect bad sectors. This operation requires approximately 20 minutes.
- Write the diskette volume name and header onto the disk, and create an empty directory. This operation requires approximately 10 seconds.

These three operations can be performed with the INITIALIZE command. Although the user will probably not have use for any of the other DSKIT commands, they are described here for completeness.

To call DSKIT, type:

X>@DSKIT DSKIT,REV:B

D>

DSKIT is then ready to accept one of the commands described in detail below. Refer to Tables 4-1, 4-2 and 4-3.

4.2 Initialize Command

Syntax: INITIALIZE "<volume>","<header>"
Initializes the diskette that is currently in the disk
drive, giving it the specialized volume name and
header string. The volume name consists of one to
eight alphanumeric characters. The header string consists of one to 40 characters of any type. The system
will query the user regarding initialization of the
unserted before beginning the operation.

Example:

D>I "COPS", "COP PROGRAMS"

OK TO DESTROY VOLUME "MASTER"

(Y/N, CR = YES)? N

(user forgot to put correct disk in)

D>I "COPS", "COP PROGRAM"

OK TO RUN DESTRUCTIVE OPERATION ON DISK

(Y/N, CR = YES)? CR

- ***SECTOR MARKS COMPLETE***
- ***PATTERN TEST COMPLETE***
- ***DIRECTORY COMPLETE***
- ***INITIALIZATION COMPLETE***

Table 4-2. Command Parameter Description

Operand	Parameter
<sector></sector>	Hexadecimal # from 0 to X'267
<track/>	Hexadecimal # from 0 to X'4C
<sctrange></sctrange>	<sector>[/<sector>]</sector></sector>
<trkrange></trkrange>	<track/> [/ <track/>]
" <volume< td=""><td>1-8 alphanumeric characters</td></volume<>	1-8 alphanumeric characters
" <header>"</header>	1-40 characters
<aopt>*</aopt>	CO, NE
<popt>*</popt>	CO, ND, NE, PA, RO, RW, WO
<topt>*</topt>	CO, PA, RO, RW, WO

^{*}See Table 4-3.

4.3 Address Test Command

Syntax: ADDRESS < sctrange > [< aopt >] . . .

Tests the addressing ability of the disk head. All sectors in the specified range sctrange are written in descending sequence with their sector addresses during Pass 1, then verified during Pass 2.

Valid Options: CO, NE

Table 4-1. DSKIT Command Summary

Command	Syntax	Description	Section
ADDRESS TEST	A <sctrange>[<aopt>]</aopt></sctrange>	Tests the capability to access sectors in given range.	4-3
BAD SECTORS	В	Prints the sector numbers of bad sectors.	4-4
CLEAR	С	Clears the results of previous tests.	4-5
DIRECTORY	DI '' <volume>'',''<header>''</header></volume>	Builds an empty directory.	4-6
DUMP SECTOR	D <sctrange></sctrange>	Prints the contents of given range.	4-7
INITIALIZE	I " <volume>","<header>"</header></volume>	Initializes a diskette.	4-2
PATTERN TEST	P <sctrange>[<popt>]</popt></sctrange>	Tests all the sectors in given range.	4-8
SECTOR MARKS	S[<trkrange>]</trkrange>	Writes sector marks on given track range.	4-9
STATUS 4-10	ST	Prints the drive status.	
TEST SECTOR	T <sector>[<topt>]</topt></sector>	Tests an individual sector.	4-11

Table 4-3. DSKIT Command Option Description

Option	Meaning
CO — Continuous Test	Execute specified tests (RO, WO, or RW) continuously until a console interrupt is detected.
ND — Nondestructive Test	Save original data before the test is begun, and restore data after the test has ended.
NE — No Error Message	Suppress error messages.
PA — Pattern Value	Write a specified pattern (up to four hexadecimal digits) on one or more sectors. More than one pattern may be specified.
RO — Read-Only Test	Read previously written pattern to verify the data (primarily used to test compatibility between two drives.)
RW — Read/Write Test	Write specified pattern on each sector, and read to verify (default mode).
WO - Write-Only Test	Write specified pattern on each sector but do not read.

Note: RO, RW, and WO are usually mutually exclusive, i.e., only one can be used within a given option declaration.

Example:

D>A 0/267
READY TO RUN DESTRUCTIVE OPERATION ON DISK (Y/N, CR = YES)? CR
ADDRESS TEST COMPLETE

4.4 Bad Sector Command

Syntax: BAD

Prints the sector numbers of all sectors found to be bad by the tests that were run after the last CLEAR, DIRECTORY, or INITIALIZE commands.

Example:

D>B

NO BAD SECTORS

4.5 Clear Command

Syntax: CLEAR

Clears the results of all tests that have been executed up to this point. The command is performed automatically upon completion of the INITIALIZE DIRECTORY command.

Example:

D>C

4.6 Directory Command

Syntax: <u>DIRECTORY</u> "<volume>","<header>"
Builds an empty directory based on all information
gathered in any preceding test. This operation should
be performed after any sector tests.

Example:

D>DI "MASTER","PDS MASTER DISKETTE"
DIRECTORY COMPLETE

4.7 Dump Sector Command

Syntax: DUMP<sctrange>

Prints the contents of the specified sector range in hexadecimal with the equivalent ASCII values.

Example:

D>D 212/267

4.8 Pattern Test Command

Syntax: PATTERN<sctrange>[<popt>]...

Tests all sectors in the specified range. In the normal default RW (Read/Write) Mode, each sector is written with the specified pattern, then read to verify the data. A total of five patterns may be specified with the PA option, though only one pattern may be specified during RO (Read-Only) or WO (Write-Only) tests. If the PA option is not supplied, the pattern E5E5 is assumed.

Valid Options: CO, ND, NE, PA, RO, RW, WO

Example:

D>P 0/267 ND PA = AAAA PA = 55555
PATTERN TEST COMPLETE

4.9 Sector Marks Command

Syntax: SECTOR [<trkrange>]

Writes the sector address marks for a new diskette. This must be followed by a PATTERN TEST command over the specified range of the diskette. The final command in this initialization sequence is DIRECTORY.

Example:

D>S 0/4C

SECTOR MARKS COMPLETE

4.10 Status Command

Syntax: STATUS

Reads sector 0 of the disk and prints the resulting disk status. The status is given as four hexadecimal digits.

The left byte is the number of errors encountered and the right byte indicates the type of error, as follows:

Right Byte	Description
X′1	No error detected
X′2	Drive not ready
X′4	 Addressing error
X′8	Missing sync/write protect
X′10	Write error, CRC doesn't verify
X′20	Read error, CRC doesn't verify
X'40	Illegal disk command

Example:

D>ST

DISK STATUS:0001

4.11 Test Sector Command

Syntax: TEST<sector>[<topt>]...

Tests a sector as in the PATTERN command. The command is normally used to test the disk drive itself rather than the actual diskette. If the PA option is not supplied, the pattern E5E5 is assumed.

Valid Options: CO, PA, RO, RW, WO

Example:

D>T 23A WO PA = 3333

Text File Editor (EDIT)

5.1 Introduction

The Text File Editor (EDIT) creates and changes text files that may be subsequently used as source code for assembling programs or as documentation. A variety of commands allows the user to insert, delete. alter and list the text, and to write text to a file on floppy disk. EDIT can accept source from disk files or keyboard input. Text entered goes into the edit buffer. The edit buffer is part of the RAM reserved for system programs in the PDS system, and will hold approximately 800 lines of text. Most commands perform their operations on the contents of the edit buffer. The easiest way of editing text is using the DISK EDIT MODE. DISK EDIT MODE allows the user to specify a disk filename at the beginning of an edit and have each subsequent READ or WRITE command default refer to the specified file.

5.2 DISK EDIT MODE

DISK EDIT MODE is entered by using the EDIT command and specifying an edit input file that contains the source to be edited, and optionally an edit output file that will contain the source after it is edited. If an edit output file is not named, the editor will replace the edit input file with the edit output file when the disk edit mode is exited. If the edit output file is named, the edit input file will not be replaced.

Operationally, when the DISK EDIT MODE is entered. the user reads a range of lines from the edit input file to the edit buffer using an ADVANCE, READ, or POSI-TION command. The user performs the edits on the lines in the edit buffer, then uses another ADVANCE or POSITION command to automatically write the contents of the edit buffer to the edit output file, clear the buffer, and read the next range of lines from the edit input file. The size of the edit buffer written back to the disk need not be the same size as the block read into the buffer. When the edits are completed, the edit input file and the edit output file are closed automatically with a FINISH or TERMINATE command. To abort the DISK EDIT MODE, enter an ABORT command. In the DISK EDIT MODE, disk write errors will refer to a file called "EDIT.SYT", a temporary file for the DISK EDIT MODE.

Figure 5-1 shows the operational sequence.

Using the DISK EDIT MODE, files larger than the edit buffer can be edited. In disk edit mode, the edit buffer is treated as an "edit window". (See Figure 5-2.) The edit window (in memory) may advance through the text of the source disk file. Use of the disk edit mode, allows repositioning of large sections of text, allowing easy editing of source files much larger than the edit buffer.

A warning has been inserted when the disk has no room left for the edit. Nevertheless, care should be taken when editing to assure that there is enough room for the new edit before continuing or a disk error may occur, resulting in possible loss of a substantial portion or all of the edit.

When a write error occurs with the use of the ADVANCE, FINISH, TERMINATE, or WRITE commands, the input and output (if available) file is closed and renamed RECV (recovery). If this happens, a console message will appear. Immediately write the buffer to a different disk. Then duplicate the bad disk to a good disk. The bad disk should either be discarded or reinitialized. Now, between the original file, RECV file, and the different file, reconstruction of the edited file can be accomplished with the possible loss of only approximately 20 lines.

5.3 Invoking Edit

EDIT is a line editor, that is positioned by line number. Line numbers are assigned by EDIT, and are automatically adjusted when lines are inserted or deleted. EDIT is called from the disk with the @ command.

Example:

X>@EDIT EDIT,REV:B

A common sequence of operations is to call EDIT and then enter the DISK EDIT MODE.

Example:

X>@EDIT OLDFILE TO NEWFILE
EDIT, REV:B
AVAILABLE SECTORS: 294
INPUT FILE SECTORS: 12
F>

For any command which lists text, the output may be interrupted by pressing any key on the console.

5.4 Edit Command Mode

Edit commands are entered from the console. Text may be entered from the console or from the disk. The prompt (E>) indicates the editor is in command mode and is ready to accept a new command. (The DISK EDIT MODE is used in the command mode.)

The following command formats are listed alphabetically in Table 5–1. The definitions used in the command formats are listed in Table 5–2. Table 5–3 is a list of EDIT Error Messages.

5.5 Commands Within the Edit Window (Buffer)

5.5.1 INSERT Command

Syntax: INSERT [TO<line>]

Accepts text from the console keyboad for insertion into the edit buffer. The text is inserted before the line indicated by the "TO line" option. If the "TO line" option is omitted, the text is appended to the end of the buffer. The prompt

line?

is given initially, and after each carriage return. The line number in the prompt is the actual number of the line about to be inserted. The insertion of lines causes If the line number of the insert is greater than the last line of the buffer, then the text is appended to the end of the buffer. If the line number of the insert is less than the first line of the buffer, then the text is inserted in front of the first line of the buffer.

If a Control/Q is entered in column 1 in response to the EDIT command prompt. EDIT will enter the "insert mode" at the end of the buffer. If a CR is entered in column 1 in response to the edit prompt, EDIT will enter the insert mode at the current line number as if the command

I TO (current line)

had been entered. If a Control/Q or CR is entered as the first character of an inserted line, the insert mode is exited. If a Control/Q is entered in any other position, EDIT will abort that line and prompt for it again. If a CR is entered in any other position, it signifies the end of the current input line.

Examples:

1. Insert text before line 125.

E>IT	O 125		
125?	\$BCDADD:	RC	
126?		JP	ASTART
127?	\$INC:	SC	
128?	CTRL/Q#	CTRL	./Q is the first character
of the	line, echoe	d on ti	he console as a #, so
insert	mode is ter	minat	ed.

2. Insert text before the current line.

E>[1]	<u>0</u>			
128?		LD		
129?		JSR	\$BCDADI	D
130?		JSR	\$CSP	CTRL/Q
130?		JMP	\$DSPLY	
1317		บอก	φινισ	
132?	CTRL/Q#			
E \				

3. Insert text before the current line (enter input mode)

```
E>CR
      (ADD NEW TEXT)
132?
133?
      CR (Exit input mode)
E>
```

4. Add text to the end of the buffer.

```
E>I
349?
      (Text also may look like this. The text in-
350?
      serted is just standard ASCII characters.)
351?
      CTRL/Q#
E>
```

Add n	nore text to the end	of the buffer.
E>CTRL/Q#		ter input mode.
351?	The above comma	and can be used to
352?	insert more text.	
353?	CTRL/Q #	Exit input mode.

5.5.2 LIST Commands

The LIST commands list text from the edit buffer. The lines are listed with their current line numbers. If the "S" (squash) option is included, the lines are leftjustified, and extra blanks (more than one) are removed from between the words. The S option affects only the listing, not the text in memory.

LIST RANGE

Syntax: LIST [<range>[,<range>]...][S]

Lists a range or ranges of lines. If the range option is omitted, the entire buffer is listed beginning at the first line of the buffer. (In DISK EDIT MODE the first line of the buffer is not necessarily line 1 of the text.) "*PR" at the end of the command line will cause the listing to be sent to the printer.

Examples:

E>L.

1. List the first line of the buffer.

```
.TITLE DEMO, 'SOFTWARE EXAMPLE'
```

2. List lines 430/435 on the printer.

E>L 4	30/435	*PR
430	AISC	13 These lines are printed on the
		printer.
431	JP	\$DPINC
432	JMP	\underline{K} # Any key (K) terminates the
		listing.
E>		-

3. List the current position of the edit buffer.

	432	JMP	\$DSPLY		•
	E>				
4.			evious through	the	next
	line, and the	last line.			
	E>L, F, P/N,	L			

DEINIO, SOFTI WATE ENAIVIPLE 431 JP \$DPINC 432 **JMP** \$RST 433 : Comment Line. 438 .END START

266 COMP; BY SETTING ALL TO ONES

5. List with and without the S option.

E>L 266/271 S

267	XAS; GET	CONTENTS OF S			
268	COMP;S	COMP;S COUNTS DOWN, SO INVERT			
269	SKGBZ 0	SKGBZ 0;IF KEY DOWN			
270	JP \$NOHOLD				
271	CLRA;HC	LD COUNTER			
E> <u>L</u>	E>L 266/271				
266	COMP	;BY SETTING ALL TO ONES			
267	XAS	GET CONTENTS OF S			

268 COMP :S COUNTS DOWN, SO INVERT SKGBZ 0; ;IF KEY DOWN 269 270 JP \$NOHOLD

:HOLD COUNTER

271 F>

CLRA

LIST STRING

Syntax: LIST<string>[IN<range>[,<range>]...][S] Lists every line within the given range or ranges in which the specified string occurs. If no such lines exist, the message

VOID RANGE

is printed on the console. If the range is omitted, every occurrence of the specified string will be listed. EDIT will accept both upper- and lower-case letters. However, the user will normally use only upper-case. Within the string, upper-case characters and lower-case characters are treated as the same character. For instance:

$$ABC = ABc = Abc = abc = aBc = aBC = AbC$$

This feature is true for the LIST, ADVANCE, and POSITION commands. In all other commands that have the string option (DELETE, EDIT, CHANGE, and WRITE), the string must match exactly.

Examples:

 List all occurrences of .WORD in lines 100 through 400.

E>	L'.	WORD'	IN 10	0/400

283 .WORD OFF 294 MEMORY: WORD 03F.0

MEMORY: .WORD 03F,06,05B,04F,

066,06D,07D,07 07F,067,077,07C,

358 CRDRDR: .WORD

039,07E,079

E>

2. List all occurrences of the string RDBUF.

E><u>L "RDBUF"</u> VOID RANGE E>

5.5.3 NEXT Command

Syntax: NEXT [<lines>]

Lists lines from the edit buffer. If the number of lines option is given, the listing starts at the next line and continues until the given number of lines is listed or until the end of the buffer is reached, whichever occurs first. If the number of lines option is omitted, only the next line is listed.

Examples:

1. List the next line.

E><u>N</u> This command is equivalent to: 103 CLRA <u>L N</u> E>

2. List the next five lines.

E>N 5

104 \$NHOLD:

105 LBI 0,CNTR 106 JSR \$BCDADD

107 \underline{K} # Terminate the listing by E> pressing any key.

5.5.4 COPY Command

Syntax: COPY<range>[TO<line>]

Copies the specified range of lines and inserts them before the line indicated by the "TO line" option. If the "TO line" option is omitted, the copied lines are appended to the end of the buffer. The copied lines are not deleted from their original location. The buffer is renumbered after the copy.

Examples:

 Copy lines 6 through 18 and insert them before line 23.

E>CO 6/18 TO 23

E:

2. Copy lines 100 through 120 and append them to the end of the buffer.

E>CO 100/120 E>

Note: If the editor is in DISK EDIT MODE and the buffer begins, for example, at line 110, only lines 110 through 120 are copied.

5.5.5 DELETE Commands

The DELETE commands delete lines of text from the edit buffer and then renumbers the buffer. If the "L" option is specified, the lines are listed on the console as they are being deleted.

Note: If the "L" option is specified, striking any key will abort the deletion of the current line and any other lines that have not been deleted already.

The specific options for the delete command are described below:

DELETE RANGE

Syntax: DELETE<range>[.<range>]...[L]

Deletes the specified range or ranges of lines from the edit buffer.

Examples:

 Delete lines 94 through 98, 101, and 103 through 105.

E>D 94/98,101,103/105

Delete lines 203 through 206 and list the deleted lines.

E><u>D 203/206 L</u>

203 \$DOT: XAS 204 COMP 205 SKGBZ

205 SKGBZ 0 206 JP \$NOHOLD

DELETE STRING

 $Syntax: \underline{D}ELETE < string > [IN < range > [, < range >] \dots][L]$

Deletes only the lines in which the specified character string occurs. If no such lines exist, the message

VOID RANGE

is printed on the console.

Note: Any character string found in the text must match exactly the specified character string.

Examples:

 Delete all lines that contain the character string RAMCLR, List all the lines.

E><u>D 'RAMCLR' L</u>

158 JSR \$RAMCLR

170 JSR \$RAMCLR

234 JSR \$RAMCLR

282 JSR \$RAMCLR

E>
2. Delete all lines that contain the character string ABC from the range of line 100 through line 200.
E>D 'ABC' IN 100/200
VOID RANGE

5.5.6 CLEAR Command

Syntax: CLEAR

F>

Deletes all lines from the edit buffer.

Example:

Clear the edit buffer and check to see if it is cleared.

CLEAR CURRENT BUFFER (Y/N, CR = YES)? CR

E>L

Buffer EMPTY List the contents of the buffer.

E>

5.5.7 MOVE Command

Syntax: MOVE < range > [TO < line >]

Moves a range of lines and inserts them before the line specified by the "TO line" option. The lines are deleted from their original location after the move, and the text is renumbered. If the "TO line" option is not specified, the lines are appended to the end of the buffer.

Examples:

1. Move line 6 to the end of the edit buffer.

E><u>M 6</u>

2. Move lines 31 through 40 and insert them before line 68.

E>M 31/40 TO 68 E>

5.5.8 READ Commands

The READ commands read text from a disk file into the edit buffer. The text read is merged with any existing text in the edit buffer and the buffer is renumbered. If the buffer is filled during the course of the read, the message

BUFFER FULL

is printed on the console and the command is terminated. The buffer will contain text through the last complete line read.

The specific options for the read command are described as follows:

READ RANGE

Syntax: <u>READ</u> [<range>] FROM <filename> [TO<line>]

Reads the specified range of lines from the disk file named to the edit buffer and inserts them before the line specified by the "TO line" option. If a range of lines is not specified, the active disk file will be read until an end-of-file is detected, or until the buffer is full. If the "TO line" option is omitted, the text read will be appended to the end of the buffer. The characters "F", "P", ".", "N", and "L" may not be used in the range option for this command.

Examples:

1. Read the disk file named "UTILITY".

E><u>R FROM UTILITY</u> This read cannot be terminated by console input. EOF AT 246

E>

Road lines 206 through 350 from the disk file named "LIST" and insert the text before line 128.

E>R 206/350 FROM LIST TO 128 E>

Read from the disk file named "TEST". (The editor is in DISK EDIT MODE and using "TEST".)

E>R 100/200 FROM TEST FILE ALREADY IN USE E>

READ LINES

Syntax: READ [<lines>]

Reads the specified number of lines from the input file and appends them to the edit buffer. If the number of lines is not specified, lines will be transferred until the edit buffer is full or until an end-of-file is reached.

note. The editor must be in DISK EDIT WODE when using this command format.

Examples:

 Read the next 12 lines from the current disk edit input file.

E><u>R 12</u> E>

2. Read the entire file.

E>R BUFFER FULL The buffer filled before the entire file was read. F>

5.5.9 WRITE Commands

The WRITE commands write text from the edit buffer to a disk file. The specific options for the write command are described as follows:

WRITE RANGE

Writes a range or ranges of lines to the disk file named by the TO < filename > option. If the range is omitted, the entire edit buffer is written to the disk file. If the TO < filename > option is omitted and the editor is in DISK EDIT MODE, the lines are appended to the current edit output file.

Examples:

 Write the entire contents of the buffer to the disk file named "RESUME".

E>W TO RESUME
OK TO DELETE PDS:RESUME.SRC
(YIN, CR = YES)? CR There was an existing copy of the file.
CREATING FILE PDS:RESUME.SRC

Write the contents of lines 1 through 200 to the disk file named "TEST1".

E>W 1/200 TO TEST1
CREATING FILE PDS:TEST1.SRC
E>

Write lines 152 through 393 to the current disk edit output file. (The editor is in the DISK EDIT MODE.)

E>W 152/393 E>

 Write lines 420 through 582 to the current disk edit output file. (The editor is not in DISK EDIT MODE).

E>W 420/582 NO OUTPUT FILE SPECIFIED F>

Write the contents of the buffer to the disk file named "TEST1". (Editor is in DISK EDIT MODE and using "TEST1".)

E>W TO TEST1
FILE ALREADY IN USE
E>

WRITE STRING

Syntax: <u>WRITE</u><string>[IN<range>[,<range>]...] [TO<filename>]

Writes all the lines within the given range or ranges of lines that contain the specified character string to the disk file named by the TO <filename> option. If the range option is omitted, all lines that contain the string are written to the disk file. If the TO <filename> option is omitted and the editor is in the DISK EDIT MODE, the lines are appended to the current edit output file.

Note: All the character strings found in the text must match the specified character string.

Examples:

1. Write all occurrences of the string XYZ to the disk file "TEST2".

E>W 'XYZ' TO TEST2
VOID RANGE None found.
E>

Write to the current disk edit output file all the lines, from line 168 to line 250, that contain the string "DEV02". (The editor is in DISK EDIT MODE.)

E>W 'DEV02' IN 168/250 E>

Write to the disk file named "TEST" all the lines that contain the string "ABCD". (The editor is not in DISK EDIT MODE.)
 E>W 'ABCD'

NO OUTPUT FILE SPECIFIED

5.5.10 EDIT Commands

The EDIT commands allow the user to edit a range or ranges of lines. Within a line, characters may be inserted, changed, or deleted; or the line may be inserted, changed, or deleted; or the line may be extended or truncated. If the range option is omitted, the entire buffer is edited beginning at the first line. If the "S" (single) option is selected, there will be no prompt for a second edit of the same line. The control characters that may be used with this command are shown in Table 5–4. They are similar to the control characters described in Chapter 2 for the general line input routine. The line edit mode described here, however, is one of the few times when the general line input characters are not used.

EDIT RANGE

Syntax: <u>EDIT</u> [<range>[,<range>]...][S] Edits a range or ranges of lines.

Examples:

1. Edit line 179.

E>E 179
179 JRS IFBYP ;IF BYPASS
EDITS? JSR CR
179 JSR IFBYP ;IF BYPASS
EDITS? CR (in column 1 terminates the edit)
E> It is necessary to correct only as far as the error.

2. Edit the buffer starting at the current line.

E>E./L

451 LEI 1

EDITS? CR No edits to this line.

452 AISC 9 9 should be changed.

EDITS? CTRL/Z9 Search for the 9.

EDITS? AISC 9 Carriage stops at 9.

EDITS? AISC 5 CR Correct the line.

452 AISC 5

EDITS? CR No more edits this line.

453 LBI K # Abort the listing.

EDITS? CTRL/Q # Abort the EDIT command.

3. Edit lines 120 and 121 using the S option.

E><u>E 120/121S</u>
120 LBI 0,4
EDITS? <u>LBI 1 CR</u>
121 AISC 4
EDITS? <u>AISC 5 CR</u>

With the S option, each line is presented for editing only once.

E>

EDIT STRING

Syntax: EDIT<string>[IN<range>[,<range>]...][S] Edits all occurrences of the specified character string within a range or ranges of lines. The character string searched for must match exactly the character string specified. For instance, to match "ABC" the editor must find "ABC"."ABc" would not match.

Example: Edit all lines which contain the string CARRY.

```
E>E 'CARRY'

104 LBI 0,CARRY Change CARRY to CRY.

EDITS? CTRL/Z A Search for an "A".

EDITS? LBI 0,CA Carriage stops at A.

EDITS? LBI 0,CA CTRL/X CTRL/X CR

EDITS? LBI 0,C Delete "AR" (" " are echoed back.)

104 LBI 0,CRY

EDITS? CR No more changes.
```

5.5.11 CHANGE Commands

The CHANGE commands change a character string or a range of columns to a specified character string throughout a range or ranges of lines. The altered lines will be displayed on the console unless the "N" (no list) option is specified. Pressing any key will abort the change for the current line and the remaining lines of the given range or ranges. The specific options for this command are described below.

CHANGE STRING

Syntax: CHANGE<string>TO<string>[IN<range> [.<range>]...][N]

Substitutes the second character string for the first character string throughout the specified range or ranges of lines. If no substitutions can be made, the message

VOID RANGE

is printed on the console.

For a character string in the text to be changed from the first character string specified in the command to the second character string specified in the command, it must match exactly the first character string (i.e., "ABC" does not match "abc").

Examples:

Change the character string ABCD to 1234 throughout the entire buffer.

```
E><u>C 'ABCD' TO '1234'</u> The editor did not find VOID RANGE any occurrences of the E> string ABCD.
```

2. Change the character string \$3 to \$N10 in lines 100 through 200.

```
E><u>L '$3'</u> List all occurrences of the string $3.

101 JP $3

135 $3: LBI $BPI

172 JP $3

E><u>C '$3' TO '$N10' IN 100/200</u>

101 JP $N10

135 $N10: LBI $BPI

172 JP $N10

F>
```

CHANGE COLUMNS

Syntax: CHANGE<crange>TO<string>[IN<range> [,<range>]...][N]

Changes one or more columns to the specified character string in a range or ranges of lines. If crange specifies a range of columns, then the existing columns in that range are modified. If crange specifies a single column, then the specified character string is inserted starting at that column.

Examples:

1. List lines 30 through 35, then insert "**" in column 1 in lines 30 through 35.

E> <u>L 30/35</u> 30 ·····
31
32 READ INSTRUCTIONS BEFORE
33 TURNING ON PROCESSOR
34
35
E>C 1 TO '**' IN 30/35
30 **
31 **
32 ** READ INSTRUCTIONS BEFORE
33 ** TURNING ON PROCESSOR
34 **
35 **

2. Change columns 2 through 3 to ";" in lines 30 through 35.

E>C	2/3 TO ';' IN 30/35
30 ;	
31;	
32;	READ INSTRUCTIONS BEFORE
33:	TURNING ON PROCESSOR
34;	
35 ;	
_	

This command places the contents of column 1 and deletes the contents of column 2. The remainder of the affected lines are moved one column to the left.

5.5.12 ALIGN Command

Syntax: <u>ALIGN</u> [<range>][IN<indent>][CO<crange>] Aligns a range of lines on the columns specified by the CO crange option. If the second column number of the crange is not specified, it defaults to the width of the line. If the IN indent option is specified by indent, the first line of the range is assumed to be the start of the first paragraph.

Lines are added or deleted whenever necessary, and the text is renumbered when the ALIGN command is completed. One or more blank lines defines a paragraph.

The ALIGN command removes excess spaces within each paragraph, even from within any character string contained in the paragraph. If there are one or more spaces after the following characters before alignment, two spaces will follow each character after alignment: ".", ":", "!", "?". All other characters will be followed by a single space after alignment, provided, of course,

that they were followed by at least one space before alignment.

The listing of the range of lines that were aligned may be aborted by pressing any key.

This command is used primarily for realigning documentation after text has been added or deleted. The user should be extremely cautious when using this command since all of the text within the range is aligned before any lines are listed. If incorrect numbers are given, the user could align areas he had no intention of aligning. It would be advisable to practice using this command before trying it on a large source file.

Example: Align lines 1 through 5 of the following text. Indent 5 spaces in columns 20 through 60.

F>1

- 1 THE FOLLOWING VERIFICATION PROCEDURE
 2 IS INTENDED TO PROVIDE THE USER WITH BOTH
- 3 AN INTRODUCTION TO SYSTEM OPERATION AND
- 4 A VERIFICATION OF SYSTEM SOFTWARE AND
- 5 HARDWARE.
- 6 THE FOLLOWING FIVE SYSTEMS WILL BE USED:

E>AL 1/5 IN 5 CO 20/60

- THE FOLLOWING VERIFICATION
- 2 PROCEDURE IS INTENDED TO PROVIDE THE
- 3 USER WITH BOTH AN INTRODUCTION TO
- 4 SYSTEM OPERATION AND A VERIFICATION
- 5 OF SYSTEM SOFTWARE AND HARDWARE.

5.5.13 SCALE Command

Syntax: SCALE

Prints out a repeating string of digits starting from column 1 of the text field and continuing to column 72. This line of digits may then be compared with printed or displayed text line to determine actual column numbers.

Example:

E>S

123456789-123456789-123456789-123456789-

E>

5.6 Commands That Move the Edit Window

The ADVANCE and POSITION disk edit mode commands maintain the same line numbers as the edit input file on disk. For instance, an advance to line 100 would read lines 100 through 149 (if the size default is used). Of course, any insertions or deletions change the line numbers and the text written to the edit output file which will not, therefore, necessarily have the same line numbers as the text in the edit input file.

The ADVANCE string and the POSITION string command both have the automatic case conversion feature. That is, ABC = ABc = Abc, etc.

5.6.1 ADVANCE Commands

The ADVANCE commands advance the edit window forward only (in the direction of increasing line numbers). ADVANCE (rather than the POSITION command) normally is used to advance through a disk file. When advancing, prior to finding the first line or string, pressing any key will stop the advance and list the line the command was currently processing.

The specific options for the ADVANCE command are described below.

ADVANCE RANGE

Syntax: ADVANCE [<range>]

Writes the contents of the edit output file, clears the edit buffer, then copies the contents of the edit input file (starting at the next input line) to the edit output file until the lower line of the specified range is reached. Text is then read from the edit input file to the edit buffer until the upper line of the specified range is reached, or an end-of-file is reached, or the buffer is filled. If the lower line number of the specified range already has been passed (either it was in the current buffer or it previously had been written to the edit output file), the message

LINE NUMBER BEYOND RANGE

is printed on the console, and the command is aborted.

If only the lower line of a range is specified, the editor sets the upper line of the range to the lower line plus 49. For example,

A LINE

is equivalent to

A LINE/LINE + 49

Examples:

1. Advance to 200.

E>A 200 Equivalent to AD 200/249.

2. Advance to 300 through 600.

E>A 300/600 E>

3. Advance to 200.

E>A 200 LINE NUMBER BEYOND RANGE E>

ADVANCE STRING

Syntax: ADVANCE<string>

Writes the contents of the edit buffer to the edit output file, then copies the contents of the edit input file (starting at the next input line) to the edit output file until the specified character string is found. If the character string is found, it will be the only line written from the edit input file to the edit buffer. If the character string is not found, the contents of the edit input file are copied to the edit output file until an EOF (end-of-file) is found.

Examples:

 Advance to the first occurrence of the character string \$DEFAULT:.

E>A "\$DEFAULT:" 1048 \$DEFAULT: F>

Advance to the first occurrence of the character string ABC.

E><u>A 'ABC'</u> EOF AT 276 ABC was not found. E>

5.6.2 POSITION Commands

The POSITION commands move the edit window to a new position in the edit input file. The contents of the edit buffer are written to the edit output file, the edit buffer is cleared, and then the specified lines are read into the buffer from the edit input file.

POSITION allows a user to reorganize large blocks of text in his file. For instance, in the example below, suppose a user wanted to move the sections of text designated A, B, and C so that C was the first section of text in the source file, B was next, and A was last.

	Source file before POSITION commands	Source file after POSITION commands
. 1		
	Α	С
500		
501		
	В	В
1000	-	ь
1001		
ເລບບ	С	Α

First, enter the DISK EDIT MODE, then position at the range of lines designated C, then at the range of lines designated B, then at the range of lines designated A. Finally, terminate the edit. If the source file was named "TEST", then the operation would be as follows:

$$\begin{split} & E > \underline{E \; TEST} \quad \textit{Enter DISK EDIT MODE.} \\ & E > \underline{P \; 1001/1500} \quad \textit{Position at section "C".} \\ & E > \underline{P \; 501/1000} \quad \textit{Position at section "B".} \\ & E > \underline{P \; 1/500} \quad \textit{Position at section "A".} \\ & E > \underline{T \; \textit{Terminate DISK EDIT MODE.}} \\ & TERMINATE CURRENT EDIT (Y/N, CR = YES)? \; \underline{CR} \\ & OK \; TO \; DELETE \; FILE \; PDS:TEST. \; SRC \\ & (Y/N, CR = YES)? \; \underline{CR} \\ & E > \end{split}$$

The specific options for this command are described below.

POSITION RANGE

Syntax: POSITION<range>

Positions the edit window at the specified range of lines. If the range is too large to fit into the edit buffer, the message

BUFFER FULL

is printed on the console, and the command terminates with the last line that will fit in the buffer. If this happens, the user may use the ADVANCE command to edit the remainder of the range, then continue. (See Example 4.)

If just the first line of the range is given, the default range will be "line/line + 49."

Examples:

Position at lines 100 through 700.
 E>P 100/700 The range was too large.
 BUFFER FULL

E>

2. Position at lines 1 through 200.

E><u>P 1/200</u> E>

Position at line 100. (Range will be 100/149.)
 E>P 100

E>

4. In this example, the user has divided his source into three sections, and plans to move section C to the beginning of the file, followed by section B, then section A (see the figure below). However, there is a problem in that the buffer is not large enough to hold section B in its entirety.

Line No.		
1 500	A	С
501		
1500	В	В
1501		
2000	С	Α

 $\begin{array}{lll} \mathsf{E} > & \underline{\mathsf{E}} \, \mathsf{TEST} & \textit{Enter DISK EDIT MODE}. \\ \mathsf{E} > & \underline{\mathsf{P}} \, 1501/2000 & \textit{Position at section C}. \\ \mathsf{E} > & \underline{\mathsf{P}} \, 501/1500 & \textit{Position at section B}. \\ \mathsf{BUFFER} \, \mathsf{FULL} & \mathsf{E} > & \mathsf{LL} & \mathit{List the last line in the buffer}. \\ \end{array}$

1000 JP ACOOP
E>A 1001/1500 Advance to the end of section B.

E>P 1/500 Position at section A. E>T Terminate the edit.

TERMINATE CURRENT EDIT (Y/N, CR = YES)? CR OK TO DELETE FILE PDS:TEST.SRC

(Y/N, CR = YES)? CR

POSITION STRING

 $Syntax: \underline{POSITION}{<}string{>}[FROM{<}line{>}]$

Positions the edit window at the first line in which the specified character string occurs, beginning from the line specified by the "FROM line" option. If the "FROM line" option is not specified, the search will begin from the next input file.

R

If a line containing the character is found, the line is listed on the console. The edit buffer will contain only that line.

Examples:

 Position to the first occurrence of DATA beginning from line 86.

E>P 'DATA' FROM 86 143 LBI 0,DATA E>

2. Position to the first occurrence of BLANKS.

E><u>P'BLANKS'</u> 683 \$GR: LBI 1,BLANKS . E>

5.7 DISK EDIT MODE Setup and Quit Commands

The EDIT, FINISH, TERMINATE, and ABORT commands described in the following paragraphs allow the editor program to enter and exit DISK EDIT MODE.

NOTE

The user should assure that there is ample space on his disk for the edit output file before entering DISK EDIT MODE. Upon entering the DISK EDIT MODE, the size of the available disk space and the size of the input file are displayed. If the user is creating a new file, only the available disk size is displayed.

5.7.1 EDIT Command

Syntax: EDIT<filename>[TO<filename>]

Puts the editor in DISK EDIT MODE. In the above command, the first named file is declared to be the edit input file and the second named file is declared to be the edit output file. If the edit output file does not exist, the editor will create one at a protection level equal to that of the input file. If the edit output file does exist, dialogue appropriate to its protection level will take place after the edit is completed. If a second file is not named, the editor will construct a provisional edit output file. If the edit is completed normally, the editor will delete the original edit input file and replace it with the edit output file. The protection level of the new edit input file will be the same as that of the old edit input file.

Examples:

1. Create a new edit output file.

E>E TEST1
CREATE NEW FILE (Y/N, CR = YES)? CR
E>

2. Edit disk file TEST1 TO TEST2.

E>E TEST1 TO TEST2 E>

3. Edit disk file TEMPA. SRC. (Editor already in DISK EDIT MODE editing TEMPA. SRC.)

E>E TEMPA.SRC
FINISH CURRENT EDIT (Y/N, CR = YES)? N
FILE PDS:TEMPA.SRC
CAN'T DELETE No permission to delete file.
E>

 Edit disk file B. SRC to C. SRC. (Editor already in DISK EDIT MODE editing A. SRC.)

E>E B.SRC TO C.SRC
FINISH CURRENT EDIT (Y/N, CR = YES)? CR
OK TO DELETE FILE PDS:A.SRC (Y/N,
CR = YES)? CR
E> Now ready to begin new edit.

Edit disk file B.SRC. (Editor already in DISK EDIT MODE editing A.SRC.)

E>E B.SRC
CONTINUE CURRENT OUTPUT FILE (Y/N, CR = YES)? <u>OR</u> In this example, file A.SRC is terminated, and file B.SRC is opened.

5.7.2 FINISH Command

Syntax: FINISH

Appends the contents of the edit buffer and the remainder of the edit buffer and the remainder of the edit input file to the edit output file, terminates DISK EDIT MODE, and closes the edit input file and the edit output file. This is a normal completion.

If the editor is not in DISK EDIT MODE, this command is ignored.

Examples:

1. Finish the current edit.

E>E FINISH CURRENT EDIT (Y/N, CR = YES)? CR OK TO DELETE FILE PDS:DIVIDE.SRC (Y/N, CR = YES)? CR E>

The editor was not in DISK EDIT MODE.E>F

NOT IN DISK EDIT MODE E>

3. Finish the current edit.

E>F
FINISH CURRENT EDIT (Y/N, CR = YES)? CR
FILE PDS:A.SRC There was not enough space
on the disk for the edit output file.
END OF DISK
F>

5.7.3 TERMINATE Command

Syntax: TERMINATE

Appends only the contents of the edit buffer to the edit output file, terminates the edit mode, and closes the edit input file and the edit output file. This is a normal completion.

If the editor is not in DISK EDIT MODE, this command is ignored.

Examples:

1. Terminate the current edit.

E>T
TERMINATE CURRENT EDIT (Y/N, CR = YES)? CR
OK TO DELETE FILE PDS:SAMPLE.SRC
(Y/N, CR = YES)? CR
E>

The editor was not in DISK EDIT MODE.
 E>T
 NOT IN DISK EDIT MODE
 E>

5.7.4 ABORT Command

Syntax: ABORT

Aborts the edit mode. The edit buffer is cleared, the edit input file is closed, and the edit output file is not written. If the editor is not in the DISK EDIT MODE, this command is ignored.

Examples:

 ABORT DISK EDIT MODE, then list the contents of the edit buffer.

E>ABABORT CURRENT EDIT (Y/N, CR = YES)? CROK TO DELETE FILE PDS:DIVIDE. SRC (Y/N, CR = YES)? CRE>LBUFFER EMPTY
E>

2. The editor was not in DISK EDIT MODE.

E>AB

NOT IN DISK EDIT MODE

E><u>AB</u>
NOT IN DISK EDIT MODE
E>




Figure 5-1. Operational Sequences of DISK EDIT MODE




Figure 5-2. DISK EDIT MODE Edit Window Operator

Ö

Table 5-1. Editor Commands

The following is a list of the edit command mnemonics and formats. All commands may be abbreviated to the first two characters of the command word, and some commands may be abbreviated to the first character only. The abbreviations are indicated by an underline.

An asterisk in front of a command indicates the command is available only when the disk is inserted in the drive.

Command	Parameters	Section
*ABORT	AB	5.7.4
*ADVANCE	A [<range>]</range>	5.6.1
ADVANCE	A <string></string>	5.6.1
ALIGN	AL [<range>] [IN<indent>] [CO<crange>]</crange></indent></range>	5.5.12
CHANGE	C <string>TO<string>[IN<range>[,<range>]][N]</range></range></string></string>	5.5.11
CHANGE	C <crange>TO<string>[IN<range>[,<range>]][N]</range></range></string></crange>	5.5.11
CLEAR	CL	5.5.6
COPY	CO <range>[TO<line>]</line></range>	5.5.4
DELETE	D <range>[,<range>][L]</range></range>	5.5.5
DELETE	D <string>[IN<range>[,<range>]][L]</range></range></string>	5.5.5
EDIT	E[<range>[,<range>]][S]</range></range>	5.5.10
EDIT	E <string>[IN<range>[,<range>]] [S]</range></range></string>	5.5.10
*EDIT	E <filename>[TO<filename>]</filename></filename>	5.7.1
*FINISH	F	5.7.2
INSERT	I[TO <line>]</line>	5.5.1
LIST	L[<range>[,<range>]][S]</range></range>	5.5.2
LIST	L <string>[IN<range>[,<range>]][S]</range></range></string>	5.5.2
MOVE	M <range>[TO<line>]</line></range>	5.5.7
NEXT	N [<lines>]</lines>	5.5.3
POSITION	P < range >	5.6.2
POSITION	P <string>[FROM<line>]</line></string>	5.6.2
READ	R [<range>] FROM<filename>[TO<line>]</line></filename></range>	5.5.8
*READ	R [<lines>]</lines>	5.5.8
SCALE	S	5.5.13
*TERMINATE	т .	5.7.3
*WRITE	W [<range>[,<range>]] [TO<filename>]</filename></range></range>	5.5.9
*WRITE	W <string>[IN<range>[,<range>]] [TO<filename>]</filename></range></range></string>	5.5.9

Table 5-2. Command Format Definitions

Symbol/ Notation	Definition			
column	is used as a single column number in the range of 1 to 80.			
crange	(column range) is defined as: column (/column), where the first column specified indicates the beginning of a column range and the second column specified indicates the end of a column range. The default for the second column is the last column of the line.			
	Note: In the CHANGE command, if only the first column is specified, it indicates an insert starting at the column.			
device as	Note: The second column number must be equal to or greater than the first column number. indicates an input/output device other than the disk. The legal device mnemonics are as			
	follows: Mnemonic Device			
	*CN Console *PR Printer			
filename	indicates a legal disk filename. See Chapter 4 for a description of what constitutes a legal disk filename.			
indent	indicates the number of columns to indent the first line of each paragraph in a range of lines. (Used only in the ALIGN command.)			
line	indicates the number of a line in the edit buffer. Line may be entered as an integer in the range of 1 to 32,766 or as one of the following characters:			
	Buffer Line Character Indicated			
	F First line P Previous line			
	Current line			
	N Next line			
	L Last line Note: The above characters may not be used in the READ command as part of the range specification.			
lines	indicates the number of lines to be read or the number of lines to be listed. Lines is an integer in the range 1 to 32,766.			
range	is defined as: line (/line), where the first line specified indicates the beginning line of the range, and the second line specified indicates the ending line of the range. Examples: 10/50, F/L, P, N/200, ./L, 342			
string	is a string of 0 to 15 ASCII characters enclosed in single or double quotes.			
-	If the character string contains quotes (single or double), then the quotes defining the character string must be different.			
	Examples: "memory's" 'memory's' '"to line"' This would not work. ""to line"' This would work. This would not work.			
ı	(slash) is entered as shown between the beginning and ending lines of a range or the beginning and ending columns of a range.			
[]	(brackets) indicate the enclosed item or items are optional.			
	(ellipsis) indicates that the previous items may be repeated if desired.			

Table 5-3. Error Messages

ALIGN ERROR - STOP AT line number

The length of the line the editor stopped at is greater than the maximum line width set or the column range specified. Either increase the line width or the column range, or make the line shorter and re-align the range.

BUFFER EMPTY

Attempted to perform action on an empty buffer.

BUFFER FULL

Attempted to exceed the protective limit of the edit buffer (i.e., next line may exceed the maximum buffer size).

BUFFER FULL - CHANGE IGNORED

The error message was caused by one of the following operations:

- 1. "EDIT line" buffer full after edit; changes are ignored.
- 2. CHANGE command caused a buffer full (lines expanded), current line ("L") is next line to be changed.

BUFFER FULL - STOP AT line number

Buffer expanded during ALIGN command, next line to be aligned is shown.

CANNOT DELETE OLD COPY OF OUTPUT FILE, NEW NAME:

Edited output file has file of same name at protection level 3, non-deletable, user must enter new name.

FILE ALREADY IN USE

Attempted to read from or write to a file currently being used as either an input or an output file in "DISK EDIT MODE."

FILE DOES NOT EXIST

On an "EDIT filename to filename" the first filename does not exist.

ILLEGAL COMMAND

Nonexistant command used.

ILLEGAL OPERAND

The error message was caused by one of the following operations:

- 1. Illegal operand.
- 2. Disk not available and using disk-related commands ("READ FROM file, WRITE TO file," etc.).

LINE NUMBER BEYOND RANGE

In the command "ADVANCE line[/line]", the lower line of the range has already been brought into the edit buffer or written out, and therefore is not on the disk.

NO INPUT FILE SPECIFIED

Attempted to execute a "READ [line]" when not in DISK EDIT MODE and no input file specified.

NOT IN DISK EDIT MODE

The following commands are not available when not in DISK EDIT MODE:

ABORT, ADVANCE, FINISH, POSITION, and TERMINATE

NUMBER OVERFLOW

The error message was caused by one of the following operations:

- 1. The input number specified is greater than 32,766.
- 2. The next input line will cause the text buffer to have a line number greater than 32,766.
- 3. The range of lines to be copied will cause the text buffer to have a line number greater than 32,766.

Table 5-3. Error Messages (Continued)

OUTPUT ALREADY HAS EOF

Disk error occurred when closing file.

Attempted to execute ADVANCE, POSITION, READ, WRITE after a disk error on closing. Only valid commands are ABORT, FINISH, and TERMINATE.

RANGE WILL NOT FIT

The range of lines to be copied will cause the text buffer to exceed the maximum buffer size.

UNABLE TO ACCESS FILE

The editor is unable to transfer control to the file specified because an illegal character has been detected in the filename specified.

VOID RANGE

The lines referenced are not within the boundaries set by the specified ranges.

Table 5-4. Edit Command Control Characters

Control Character	Description
CTRL/A	Followed by a character string and a carriage return inserts the string after the CTRL/A. A ">" is echoed on the console for the CTRL/A.
CTRL/B	Backspace one word.
CTRL/C	Advances the carriage to the third tab setting without changing any intervening characters in the line.
CTRL/D	Truncates the rest of the line from the current carriage position.
CTRL/E	Advances the carriage to one column past the last character of the current line, provided the position of the last character is less than the width. For example, if the last character is in column 65, and the width is 72, then CTRL/E will move the carriage to column 66.
CTRL/F	Forward space one word.
CTRL/H	Backspace one character.
CTRL/I or CTRL/T	Advances the carriage to the next tab setting, changing any intervening characters in the line to spaces. Space one if past third tab.
CTRL/L	Forward space one character.
CTRL/Q	Aborts the current line modifications if entered in any column position other than column 1. If entered in column 1, CTRL/Q aborts the EDIT command and any modifications to the current line.
CRTL/W or CTRL/P	Followed by any character, advances the carriage one column beyond the next occurrence of the specified character. If there are no occurrences of the character before the carriage return, the carriage does not move.
CTRL/X	Deletes the current character and echoes a "^" in its place.
CTRL/Z or CTRL/O	Followed by any character, advances the carriage to the column containing the next occurrence of the specified character. If there are no occurrences of the character before the carriage return, the carriage does not move.
CR	(Carriage return) in column 1 terminates modifications on the current line.
К	(Any key) aborts the listing of the current line.
SHIFT/0	Backspace one character.
Underline	Backspace one character.

COP CROSS ASSEMBLER (ASM)

6.1 Introduction

The COP Cross Assembler (ASM) translates symbolic program files (created with the text editor, using Assembly Language statements) into object code files (Load Modules) which contain program instructions in binary machine language format. The Load Modules, in turn, are used for loading into PDS shared-memory for debugging, for mask-programming the machine code into the appropriate COP400 device (MASKTR), or for programming test PROMs by the PDS user. The assembler also generates an output listing containing source statements with their corresponding machine code and memory locations, error messages, and other information useful to the programmer in debugging and verifying COP400 programs. Included in the listing are some warning messages with respect to emulating the COP410L/COP411L/COP420C chips with the COP400-E02 emulator.

The warnings are:

- RAM REGISTERS ARE NOT THE SAME AS THE COP420
- *2* STACK ON COP410/COP411 HAS ONLY TWO
- *3* "IT" INSTRUCTION VALID FOR COP420C ONLY (2-BYTE NOP ON COP402L AND COP421)
- "HALT" INSTRUCTION VALID FOR COP420C AND COP445C ONLY (2-BYTE NOP ON COP401 AND COP402)
- *W* IF THE LISTING HAS BEEN SUPPRESSED, AS IN MACROS WHERE THE EXPANSION IS NOT LISTED OR BY USE OF LIST OPTIONS, THE *W* WILL BE PRINTED ON THE FIRST PRINT-ED INSTRUCTION AFTER THE LIST IS TURNED BACK ON, THIS WARNING MEANS THAT THERE WERE INSTRUCTIONS IN THE NONLIST-ED CODE THAT WOULD HAVE GENERATED WARNINGS HAD THE LIST BEEN ALLOWED.

The source version number is printed on the assembled program listing. The version number aids in matching current listings with different versions of the source files.

This chapter will describe the assembler statements. coding conventions, and other information necessary to use ASM.

To call ASM, the user types in the @ command:

 $X>@ASM I = \langle input \rangle [,O = \langle output \rangle] [,L = \langle list \rangle]$ [,<options>]

ASM.REV:C

(Assembly now begins.)

or:

X>@ASM

ASM, REV:C

A>I = <input>[,O = <output>][,L = <list>][<options>1

(Assembly now begins.)

where the assembly parameters are as follows:

scription		Definition

Input Device (required): I = < filename> Disk File

Output Device (optional): Disk File O = <filename>

List Device (optional):

L=*CN Console (default) Printer L = *PR L = < filename> Disk File

Listing Options (optional):

Error Listing Only EL No Symbol Table List NM No Comment List NC NL No Listina

The symbolic Assembly Language input to ASM is from a disk file created by the user. The default modifier for the input filename is SRC.

The machine code Load Module may be output to a disk file by the assembler. The default modifier for the output filename is LM.

An assembly listing may be output to the console. printer, or a disk file. The default modifier for the list filename is LST.

The Load Module and Listing will be produced only if the user specifies the "O =" or "L = " parameters, respectively.

The listing contains program assembly language statements, together with line numbers and page numbers. For assembly language statement lines which generate machine code, the hexadecimal address of memory locations and their contents are also indicated. Errors associated with assembly language statements are flagged with descriptive error messages on the appropriate statement lines. The assembler listing also produces an alphabetical listing of all symbols used in the program together with their values. Symbols which are defined but not referenced by the program are flagged with an asterisk (*). Symbols which are referenced but undefined are flagged with a "U". The listing also indicates the number, if any, of errors encountered during the assembly, the number of ROM words (bytes) used, the source and object checksum values and the input, output, and list filenames.

Examples of invoking an assembly:

1. Assemble disk file ADD. SRC: output Load Module to disk file ADD. LM; output full listing to

A>I=ADD,O=ADD,L=*PRCR

2. Assemble file DSPLY.SRC; no Load Module; output error list only to console.

A>I = DSPLY, L = *CN, EL CR

3. Assemble disk file ABC. SRC: output Load Module to disk file ABC. LM; output Load Module to disk file ABC. LM; output full listing to disk file ABC.LST:

A>I=ABC,O=ABC,L=ABC CR

4. Assemble disk file ABC. SRC, no listing.

$$A>I=ABC,NL$$

Upon pressing the carriage return key associated with each of the above commands, the assembly process will begin. The user may terminate the assembly or the output of an assembler output listing by pressing any key. The system will then interrogate the user concerning aborting the assembly as follows:

Pressing "N CR" will abort the assembly, terminating the printing of an assembly output listing if in progress. Pressing "Y CR" or "CR" will result in a continuation of the assembly.

The disk containing ASM must be loaded into the disk drive prior to calling the assembler via the @ASM command. This may be the PDS master diskette or another disk to which ASM has been copied using the File Manager (see Chapter 3). After calling the Assembler, the user must insert the disk containing the source code file to be assembled into the drive disk. (If the file to be assembled is contained on the same disk as the ASM disk, then no change of disks is required.)

If the user program to be assembled is a disk file which resides on the same disk as ASM, the user may call and invoke an assembly after loading the disk containing both programs by combining the call of the Assembler program and Assembler parameter specifications into one command. The following is an illustratif this technique. Note that a space must be inserted between the Assembler call (@ASM) and Assembler parameter specifications.

Example:

To call the Assembler and begin an assembly of file ADD. SRC (as in Example #1) contained on the same disk. enter:

ASM, REV:C

(Assembly of ADD. SRC now begins.)

6.2 The Assembly Process

If an assembler were not available, programs would have to be written in machine code. The binary code for each instruction would have to be determined and manually entered into the machine. Transfer-of-control instructions, such as JMP, would require tedious manual calculation of the JMP address to allow calculation of the machine code. Instructions with operands, such as AISC, would require manual insertion of the operand value into the machine code.

An assembler simplifies the programmer's task in several ways:

 Each instruction is represented by an instruction mnemonic instead of the less intelligible binary machine code. The assembler translates the mnemonic into the appropriate code. For example, the COP400 No-OPeration instruction is represented by the mnemonic "NOP". The assembler translates this into the code 01000100. 2. Instructions which are to be referenced by transfer-of-control instructions may be labeled with a label. (See Section 6.3, Label Field, for parameters.) The label consists of one to six alphanumeric characters followed by a colon (:). The label precedes the mnemonic of the instruction it labels. For example, the label CLEAR: precedes the mnemonic CLRA in the following instruction:

CLEAR: CLRA

A transfer instruction may specify the label to pass control. The assembler assigns the appropriate address to the label, and then uses the address to determine the proper machine code for the transfer instruction. For example, if the above CLRA instruction is at address 3A7, and it is desired to jump to this instruction from elsewhere in the program, the jump instruction

JMP CLEAR

may be used rather than JMP 3A7. The assembler calculates the appropriate address (3A7).

 Instructions with operands may be written with the operand following the mnemonic. The assembler will insert the value of the operand into the machine code. For example, AISC 7 is translated by the assembler into the code:

$$\underbrace{0 \quad 1 \quad 0 \quad 1}_{AISC} \qquad \underbrace{0 \quad 1 \quad 1 \quad 1}_{7}$$

The above three functions are present in almost every assembler. The COP assembler has several other special features which further ease the programmer's task:

4. Values may be assigned to "English-like" words, called symbols, and these symbols may be used as the operands for instructions. For example, the value 3 may be assigned to the symbol COUNT:

and this symbol may be used as an operand for instructions:

LBI COUNT (Equivalent to LBI 3.)

This feature is often used when a value may be changed during the process of program development. In this example, only the value assigned to COUNT needs to be changed. If COUNT was not used, all LBI 3 instructions throughout the entire program would have to be changed.

An operand may consist of an arithmetic expression. The expression will be evaluated by the assembler and its value for the operand.

Examples:

- a. LBI COUNT +1
- b. STII 2
- c. JMP . +3 ·
- d. AISC 3*SIZE-LEN/2

Expressions may be used to improve clarity and to simplify alterations of the program by assigning values to symbols at the front of the program, and using them in arithmetic expressions for

8

instruction operands. Another use of an expression is shown in 5c above, which jumps to the current instruction plus 3, thus precluding the necessity for a label on this instruction.

- 6. Special assembler statements called directives give the user further flexibility in writing programs. Directives are available to assign a title to the program, specify the COP400 chip number and options, specify program page numbers, feed pages and lines of the output listing, perform conditional assembly of instructions, etc.
- Assembler procedures, or MACROs, allow the programmer to give an "English-like" name, called
 the MACRO NAME, to sequences of instructions
 that are frequently used, and to insert these
 instructions into the program simply by stating
 the MACRO NAME.

The Assembler performs its functions by reading through the Assembly Language statements sequentially from top to bottom, generating the machine code and a program listing as it proceeds. Since it reads statements sequentially, a special problem occurs which must be overcome. Specifically, suppose the Assembler encounters the statement

JMP CLEAR

but has not yet encountered the label CLEAR. It will be unable to generate machine code for the instruction. This problem is solved by making the assembler perform two "passes" through Assembly Language statements.

Pass 1 of the assembler does not generate a Load Module or a Listing. Its purpose is to assign address values to labels. It does this by using an internal counter called a "location counter." The location counter is initialized to zero at the beginning of each pass. Each time the assembler encounters a singlebyte COP400 instruction, the location counter is incremented by one. Each time the assembler encounters a double-byte COP400 instruction, the location counter is incremented by two. The location counter thus keeps track of the ROM address of the next COP400 instruction. In this respect it is similar to a COP400 program counter (PC) register. As the assembler encounters program labels, the labels are assigned the current value of the location counter. In this way, the assembler builds a table of label values which can be used during pass 2 to generate machine code for transfer of control instructions.

Pass 2 of the assembler generates the Load Module and/or Listing, as specified by the user. It uses the table of label values generated during pass 1 to calculate machine code values for transfer of control instructions. It also uses the location counter to determine the address which each COP400 instruction should occupy. The Load Module contains this address information.

The user may alter the value of the location counter with special Assembly Language statements (described later). Care must be exercised when doing this so as not to try to put two different COP instructions in the same ROM location.

6.3 Introduction to Assembly Language Statements

The input to the assembler consists of a sequence of Assembly Language statements. There are three types of Assembly Language statements:

- Instruction statements, which provide a COP400 instruction mnemonic to be translated by the assembler.
- Directive statements which provide the assembler with information or request it to perform specific tasks.
- 3. Assignment statements, which assign values to symbols.

Each statement is written using the following characters:

Letters — A through Z

Numbers - 0 through 9

Special Characters -! \$ % '() * + , -/;:< = > b

Note: "b" indicates a blank.

These statements are entered into the assembler input file using the text editor (Chapter 5), and following certain coding conventions. Each statement contains from one to four fields in the following order:

label field operation field operand field comment field

Since the assembler accepts free-form statements, the user may disregard specific field boundaries, provided the appropriate delimiters for each field are used. However, for clarity and readability, the use of field boundaries is highly recommended. Useful boundaries can be achieved with the PDS control I or T tab function described in Section 2.7. PDS initially sets tabs at columns 9, 17, and 33. The @@TAB command described in Section 2.7 can be used to change these settings if desired. The command field may extend to column 72. Following is a description of each field.

LABEL FIELD

The label field is optional and may contain a symbol used to identify a statement referenced by other statements. When the assembler encounters a label, it assigns it to the current value of the location counter. More than one label may appear in the label field, in which case any of the labels may be used to reference the labeled location. A label may appear by itself in a statement, in which case it refers to the next instruction or data word in the source program. A colon (:) must be used to delimit (terminate) each label.

Labels are the most common means of referencing address locations.

Example:

JMP SUB

SUB: CLRA

A label must conform to the following rules:

LONGLA
LONGLABEL1
are identical to the assembler
LONGLABEL2

2. If the first character in the label is a dollar sign (\$), the label is defined as a local label. The . LOCAL directive allows the programmer to specify that local labels appearing between two . LOCAL directives are accessible only within that region of the program (see Section 6.4.3). This enables the programmer to use identical labels throughout a program without causing a conflict between label names. Within a local region, a local label must be unique in the first four alphanumeric characters, not including the dollar sign (\$).

Example:

\$ABCD are identical labels to the assembler

- 3. No special characters or embedded blanks may appear within a label.
- A label represents a memory address and, hence, must have a value ranging between 0 and the maximum ROM address of the COP400 chip being used.

Several examples of labels follow:

Legal Labels	illegal Labels	Reason Illegal
\$ABC	LONGLABEL1	First six characters are not
AB2 \$2	2AB 2CDE	First character must be a letter or a dollar sign
XYZ	XYZ\$	Last character is not alphanumeric
\$ABCDEF \$ABC2EF	\$ABCDE \$ABCDF	First four characters of the local labels are not unique

A label referencing an instruction need not be on the same line as the instruction—the label will be assigned the value of the address of the first instruction location following the label. This allows the programmer, when writing source code, to devote a separate line with comments to labels, providing clearer documentation of the program and allowing for easier editing of the source code. (An edit of a "label-line" instruction often involves a change of the label location.)

Example:

SUB: ;SUBTRACT ROUTINE CLRA ;CLEAR ACCUMULATOR

Note: The label "SUB" will be assigned the value of the address of the CLRA instruction.

The label field may also contain a symbol, without a following colon (:). This format is used for the assignment statement (Section 6.4.2).

OPERATION FIELD

The operation field is mandatory and contains an identifier indicating which type of statement it is.

In an instruction statement, the operation field contains the mnemonic name of the desired instruction. For example:

label operation SUB: CLRA

Valid COP400 instruction mnemonics are provided in Table 6-2. The operation field of an instruction statement is often called a mnemonic field.

In a directive statement, the operation field contains a period (.) immediately followed by the name of the desired directive. For example:

. END

Valid directive names are provided in Table 6-6.

In an assignment statement, the operation field contains an equal sign (=). (See Section 6.4.2.)

One or more blanks terminate the operation field.

OPERAND FIELD

The operand field contains entries that identify data to be acted upon by the operation defined in the operation field. Many statements do not require use of the operand field. For those that do, the operand field usually consists of one or two expressions, separated by a comma

An expression is composed of terms. There are seven types of terms:

 A decimal constant is a decimal number that does not begin with zero. Leading zeros for decimal data are not permitted, except for the simple case of the constant 0.

Examples: 3, 234, -10.

 A hexadecimal constant term is a hexadecimal number that starts with "X" or with a leading zero.
 Examples: X'23A, 07B, X'F.

A string constant term is a single character enclosed in single quote marks.

Examples: 'Z', '\$', '3'.

To use a single quote mark for a string constant, write four quotemarks: "".

- 4. A label term is described above under the label field description.
- A symbol term is constructed in the same way as a label term, but is used differently. (See Section 6.4.2.)
- The location counter term is a single dot (.). The dot represents the location counter, and, if it appears within an expression, it is replaced by the current value of the location counter.

Example: JMP .+2

8

 A lower-half term is represented by L (term). An upper-half term is represented by H (term). When the assembler encounters one of these in an expression, it replaced it with either the lower or the upper eight bits of the value of the symbol, respectively.

Examples:

H(X'172F) is replaced by X'17 L(X'172F) is replaced by X'2F H(X'00FF) is replaced by X'00 L(X'00FF) is replaced by X'FF

Terms are represented internally in the assembler in 16-bit binary notation. Negative numbers are represented by two's complement notation. In this notation, the negative of a number is formed by complementing each bit in the data word and adding one to the complemented number. The sign of the number is indicated by the most significant bit. When the most significant bit is 0, the number is positive or zero; when the most significant bit is 1, the number is negative. The maximum range for a 16-bit number in this format is 7FFF $_{16}$ (+ 32767_{16}) to 8000_{16} (-32768_{10}).

String constants are represented internally by the appropriate 8-bit ASCII code.

An expression may consist of a single term.

Examples:

5 H'3C 'Q' SUB . H(H'3CF) L(SUB)

Alternatively, an expression may consist of two or more terms combined using the operators shown in Table 6-1.

Examples:

36 + SUB X'3F0 - 10 X'7F&'Q' 3*5!XYZ %SUB/2

The multiterm expression is evaluated by the assembler program in a left-to-right order regardless of the operators used between the terms. However, parentheses are permitted for the purpose of grouping the terms of a multiterm expression. They may be nested up to nine-deep within a multiterm expression, with the innermost parenthetical operation being resolved first.

The constructs "A < B", "A = B", and "A > B" cause the specified comparison to be made. The result is 1 if the comparison is true and 0 if the condition is false.

Example:

The magnitude of the expression must be compatible with the memory storage available for the expression. For example, if the expression is to be stored in an 8-bit memory word, then the value of the expression must not exceed X'FF.

Example:

JMP X'40 + CHAR Expression value must not exceed X'3FF for COP420 (1024 bytes of program memory).

If the expression is used in conjunction with the JP instruction to transfer control to a new ROM word on the same page, then the value must not exceed N * 40_{16} + $3E_{16}$ or precede N * 40_{16} where N = the number of the current page.

Example:

Expression value must not exceed 3E₁₆ or precede 0.

Some statements consist of a mandatory first expression and an optional second expression. When such a statement is encountered by the assembler and the operand field contains two expressions, the assembler will left shift the value of the left expression to four bits, and will then add to it the value of the right expression, which must evaluate to less than 16_{10} (four bits). This feature is useful on the LBI instruction.

Example: LBI 3,15

In this example, the assembler evaluates the left expression (3), shifts it left four bits to obtain the value X'30, then evaluates the right expression (15), and finally adds it to X'30, obtaining a result of X'3F. This value is then used to determine the correct machine code for the LBI instruction. The above example is thus equivalent to:

LBI X'3F

Table 6-1. ASM Arithmetic and Logical Operators

Operator	Function	Туре
+	Addition	Binary
\ -	Subtraction	Unary or Binary
*	Multiplication	Binary
1.	Division	Binary
%	Logical NOT	Unary
&	LogicaL AND	Binary
!!!	Logical OR	Binary
<	"Less Than"	Binary
=	"Equal To"	Binary
>	"Greater Than"	Binary

COMMENT FIELD

Comments are optional descriptive notes which are printed on the assembler output listing for programmer reference and documentation. Comments should be included throughout the program to explain subroutine linkages, data formats, algorithms used, formats of inputs processed, and so forth. A comment may follow a statement on the same line, or the comment may be entered on one or more separate statement lines. The comment has no effect on the assembled Load Module (.LM) file.

The following conventions apply to comments:

- 1. A comment must be preceded by a semicolon (;).
- 2. All ASCII characters, including blanks, may be used in comments.
- Comments should not extend beyond column 72, but a comment may be carried over on the following line (preceded by a semicolon).
 Note: Witen listing a COP400 program on the system printer, comments are listed to column 63

Example:

only.

Label	Operand

GETVAL: JSR SAVREG ;LOAD MEMORY DATA

The label, GETVAL, is a label name for the address of this instruction. Thus, GETVAL can be used in other statements (preceding or following) to reference this statement. The instruction mnemonic JSR specifies the COP400 instruction. The operand field for the JSR instruction is the symbol SAVREG. The comment field is separated from the operand field by a semicolon (;). Spaces on each side of the semicolon are optional. The comment allows the programmer to quickly identify the operation performed by the instruction.

6.4 Assembler Statements

The following sections describe the COP Assembly Language statements in detail. Some statements have optional fields. These optional fields will be enclosed in brackets ([]) to indicate that they are optional.

6.4.1 Instruction Statements

There are approximately 60 COP400 instructions, all of which are applicable to the COP440. The COP420 instruction set is a subset of the COP440 instruction set. The COP410 instruction set, is a subset of the COP420 instruction set (COP410 instruction set < COP420 instruction set < COP440 instruction set). Also, the COP421 and COP411, which lack specific inputs, cannot use some instructions that are present in their related COP devices, the COP420 and COP410, respectively. Refer to the MOS Databook or the specific Data Sheet for information on the instruction set of the particular COP device which the assembler code is being written for.

COP400 Series Assembler instruction statements fall within one of the following six classes:

- · Arithmetic Instructions
- Transfer-of-Control Instructions
- Memory Reference Instructions
- Register Reference Instructions
- Test Instructions
- · Input/Output Instructions

Table 6-2 contains a summary of the COP400 series instruction set, grouped according to one of the above six classes. Additional instructions which will be included in the COP400 instruction set are not indicated. (Refer to COP440 data sheet.) This table provides the assembly mnemonic and operand, hexadecimal code, machine code (binary), data flow, skip conditions and description for each instruction. Refer to Table 6-3 for definitions of symbols used in describing the COP400 series instruction set. The Notes to Table 6-2 provide additional information to assist the user in understanding the operations of specific instructions. For further detailed information on the nature and use of the COP400 series instruction set, examples of assembly language routines and programming techniques, information on the electrical specifications and architecture of each COP400 series device, see the MOS Data Book or the specific Data Sheet. Refer to Table 6-4 for an alphabetical listing of all COP400 series instructions showing their hexadecimal opcode. Also refer to Table 6-5 for a hexadecimal opcode ordered list of the COP400 series instruction set. These latter two tables do not include references to the additional COP400 instructions.

6.4.2 Assignment Statements

symbol = <expression> (, <expression>)
[;<comments>]

The Assignment Statement assigns the value of the expression on the right of the equals sign to the symbol on the left of the equals sign. If two expressions are given, the value of the leftmost is shifted left by four bits, and the rightmost expression, which must evaluate to less than 16_{10} , is added to this value. The Assignment Statement does not generate machine code. It simply assigns a value to a symbol. When the symbol is used in a COP instruction statement operand field, the assigned value is used to generate code.

Examples:

X = 3,15	;ASSIGN VALUE OF X'3F TO
•	;"X"
LBI X	GENERATE LBI 3,15;
	;INSTRUCTION CODE
Y = 5	;ASSIGN VALUE OF 5 TO "Y"
AISC Y	GENERATE AISC 5
	;INSTRUCTION CODE

8

The Assignment Statement may also refer to the current value of the location counter. The location counter symbol (".") may appear on both sides of the Assignment Statement equals sign.

If it appears on the left, it is assigned the value of the expression to the right side of the equals sign. In that case, the expression on the right must be defined during the first pass so that the pass 1 label assignments may be made.

Examples:

. = X'20 ;SET LOCATION COUNTER TO

;ADDRESS X'20

. = . +10 ;RESERVE 10 LOCATIONS

;FOR LATER USE

LOC = . ;SAVE CURRENT LOCATION

;COUNTER VALUE IN "LOC"

If the symbol on the left of the equals sign is not a ".", then the expression on the right need not have a value during pass 1, but the expression must have a value during pass 2. This permits only one level of forward referencing. An example of more than one level of forward referencing is included in the following examples:

THD: A = B + 2 This expressions is undefined

during pass 2 because it appears before B is defined below. It is therefore invalid; B is defined only after pass 2.

See "SND" below.

SND: B = C - 1

This expression is undefined during pass 1 because it appears before C is defined below. It is defined during

pass 2 because C was defined during pass 1.

FST: C = 25

This expression is absolute, defined during pass 1.

A symbol may be assigned only one value during an assembly with an Assignment Statement. Attempting to redefine the value of the symbol will result in an error message. The .SET directive, however, allows symbol values to be redefined during an assembly (see Section 6.4.3).

6.4.3 Directive Statements

Directive statements control the assembly process and may generate data in the object program. The directive name may be preceded by one or more labels, and may be followed by a comment. It occupies the operation field and may require an operand field expression as determined by the particular directive statement.

Assembler directive statements and their functions are summarized in Table 6-6. All directive statements begin with a period. The directive statements are described in detail in the following sections.

.TITLE DIRECTIVE

Syntax: .TITLE<symbol>,['<string>'][;<comments>]

The .TITLE directive identifies the load module and output listing in which it appears with a symbolic name and an optional definitive title string. If a .TITLE directive does not appear in the program, the load module and output listing are given the name MAINPR. If more than one .TITLE directive is used, the last one encountered specifies the symbolic name. The symbolic name must meet the symbol construction restrictions discussed in Section 6.3. The string must be 26 or fewer characters long for it to appear fully on the output listing. Single quotes (') must appear at the beginning and end of the chracter string.

Example:

.TITLE TBLKP, 'TABLE LOOKUP'

.END DIRECTIVE

Syntax: . END

The .END directive signifies the physical end of the source program. All assembly source statements appearing after this directive are ignored. All Assembler programs must terminate with the .END directive.

Example:

;SOURCE CODE

.END

END OF PROGRAM

. LIST DIRECTIVE

Syntax: .LIST<expression>[;<comments>]

The .LIST directive controls listing of the source program. This includes listing of assembled code in general, listing of unassembled code caused by the .IF and .IFC directives, listing of MACRO expansions and listing of code generated by the .INCLD directive.

Control of the various list options depends upon the state of the six least significant bits of the evaluated expression in the operand field (bits 5 through 0). Table 6-7 shows the options available, their associated bit weights and assembler default values.

Options are usually combined to give the desired type of listing.

Examples:

1. Full Master listing:

LIST 1

2. Full Master listing and listing of all code expanded during macro calls:

. LIST X'D

or .LIST 01!OC

3. Suppress listing:

.LIST 0

Table 6-2. COP400 Instruction Set

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description	
ARITHME	TIC INSTRU	CTIONS					
ASC	30 [0 0 1 1]0		0011 0000	$A + C + RAM(B) \rightarrow A$ Carry $\rightarrow C$	Carry	Add with Carry, Skip on Carry	
ADD		31	00110001	A + RAM(B) → A	None	Add A to RAM	
ADT		, 4A	01001010	A + 10 ₁₀ → A	None	Add Ten to A	
AISC	у	5-	0 1 0 1 y	A + y - A	Carry	Add Immediate, Skip on Carry (y \neq 0)	
CASC		·10	0 0 0 1 0 0 0 0	\overline{A} + RAM(B) + C \rightarrow A Carry \rightarrow A	Carry	Complement and Add with Carry, Skip on Carry	
CLRA		00	00000000	0 - A	None	Clear A	
COMP		40	01000000	$\overline{A} \rightarrow A$	None	Ones complement of A to A	
NOP		44	0.1000100	None	None	No Operation	
RC		32 0 0 1 1 0 0 1 0		0 → C	None	Reset C	
sc		22	00100010	"1" → C	None	Set C	
XOR		02	00000010	A ⊕ RAM(B) → A	None	Exclusive-OR A with RAI	
TRANSFE	R OF CONT	ROL INS	TRUCTIONS				
JID		FF	11111111	ROM (PC9:8,A,M) → PC7:0	None	Jump Indirect (Note 3)	
JMP	а	6- 	0 1 1 0 0 0 a9:8	a → PC	None	* Jump	
JP	a ,		1 a _{6:0} (pages 2,3 only)	a → PC _{6:0}	None	Jump within Page (Note 4)	
			or 11 a5:0 (all other pages)	a → PC _{5:0}			
JSRP	a		10 a _{5:0}	PC+1→SA→SB→SC	None	Jump to Subroutine Pag (Note 5)	
				0010 → PC9:6 a → PC5:0		(Note 5)	
JSR	a	6- 	0 1 1 0 1 0 a9:8	$PC+1 \rightarrow SA \rightarrow SB \rightarrow a \rightarrow PC$	None	* Jump to Subroutine	
RET		48	0 1 0 0 1 0 0 0	SC → SB → SA → PC	None	Return from Subroutine	
RETSK		49	01001001	SC → SB → SA → PC	Always Skip on Return	Return from Subroutine then Skip	

Table 6-2. COP400 Instruction Set (continued)

Table 6-2. COP400 Instruction Set (continued)									
Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description			
MEMORY	REFERENC	E INSTRI	UCTIONS						
CAMQ		33 3C	[0 0 1 1 0 0 1 1] [0 0 1 1 1 1 0 0]	A - Q _{7:4} RAM(B) - Q _{3:0}	None	Copy A, RAM to Q			
CQMA		33 2C	0 0 1 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0	Q _{7:4} → RAM(B) Q _{3:0} →A	None	Copy Q to RAM, A			
LD	r	-5	00 r 0101	RAM(B) → A Br ⊕ r → Br	None	Load RAM into A, Exclusive-OR Br with r			
LDD	r,d	23 	0 0 1 0 0 0 1 1 1 0 0 r d	RAM(r,d) → A	None	Load A with RAM pointed to directly by r,d			
LQID Indirect		BF	10111111	ROM(PC9:8,A,M) → Q SB → SC	None	Load Q (Note 3)			
RMB	0 1 2 3	4C 45 42 43	0 1 0 0 1 1 0 0 0 1 0 0 0 1 0 1 0 1 0 0 0 0	0 → RAM(B) ₀ 0 → RAM(B) ₁ 0 → RAM(B) ₂ 0 → RAM(B) ₃	None	Reset RAM Bit			
SMB	0 1 2 3	4D 47 46 4B	0 1 0 0 1 1 0 1 0 1 0 0 0 1 1 1 0 1 0 0 0 1 1 0 0 1 0 0 0 1 0 1	1 → RAM(B) ₀ 1 → RAM(B) ₁ 1 → RAM(B) ₂ 1 → RAM(B) ₃	None	Set RAM Bit			
STII	у	7-	[0 1 1 1] y	y → RAM(B) Bd + 1 → Bd	None	Store Memory Immediate and Increment Bd			
×	r	-6	00 r 0110	$RAM(B) \longleftrightarrow A$ $Br \oplus r \to Br$	None	Exchange RAM with A, Exclusive-OR Br with r			
XAD	r,d	23 	00100011 10 r d	RAM(r,d) ←→ A	None	Exchange RAM with A pointed to directly by r,d			
XDS	r	-7	00 r 0111	$RAM(B) \longleftrightarrow A$ $Bd - 1 \to Bd$ $Br \oplus r \to Br$	Bd decrements past 0	Exchange RAM with A and Decrement Bd, Exclusive-OR Br with r			
XIS	r	-4	00 r 0101	$RAM(B) \longleftrightarrow A$ $Bd + 1 \to Bd$ $Br \oplus r \to Br$	Bd increments past 15	Exchange RAM with A and Increment Bd, Exclusive-OR Br with r			
REGISTER	REFERENC	CE INSTR	RUCTIONS	7					
CAB		50	[0 1 0 1 0 0 0 0]	A → Bd	None	Copy A to Bd			
СВА		4E	0 1 0 0 1 1 1 0	Bd → A	None	Copy Bd to A			
LBI	r,d		$\frac{ 0 \ 0 \ r \ (d-1) }{(d=0, 9:15)}$	r,d → B	Skip until not a LBI	Load B Immediate with r,d (Note 6)			
		33 	or 0 0 1 1 0 0 1 1 1 0 r d d (any d)						
LEI	y	33 6-	0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0	y → EN	None	Load EN Immediate (Note 7)			
XABR		12	0 0 0 1 0 0 1 0	$A \longleftrightarrow Br (0,0 \to A_3,A_2)$	None	Exchange A with Br			

Table 6-2. COP400 Instruction Set (continued)

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
TEST INS	TRUCTIONS					
SKC		20	00100000		C = "1"	Skip if C is True
SKE		21	0 0 1 0 0 0 0 1		A = RAM(B)	Skip if A Equals RAM
SKGZ		33 21	0 0 1 1 0 0 1 1		$G_{3;0} = 0$	Skip if G is Zero (all 4 bits)
SKGBZ	0 1 2 3	33 01 11 03 13	0 0 1 1 0 0 1 1 0 0 0 0 1 0 0 0 0 0 0 0	1st byte 2nd byte	$G_0 = 0$ $G_1 = 0$ $G_2 = 0$ $G_3 = 0$	Skip if G Bit is Zero
SKMBZ	0 1 2 3	01 11 03 13	0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0		$RAM(B)_0 = 0$ $HAM(B)_1 = 0$ $RAM(B)_2 = 0$ $RAM(B)_3 = 0$	Skip if RAM Bit is Zero
SKT		41	0 1 0 0 0 0 0 1	. •	A time-base counter carry has occurred since last test	Skip on Timer (Note 3)

INPUT/OUTPUT INSTRUCTIONS

ING	33 2A	0 0 1 1 0 0 1 1	G → A	None	Input G Ports to A
ININ	33 28	0 0 1 1 0 0 1 1	IN → A	None	Input IN Inputs to A (Note 2)
INIL	33 29	0 0 1 1 0 0 1 1 1 0 0 1 0 0 1 1	IL ₃ ,"1","0",IL ₀ → A	None	Input IL Latches to A (Notes 2 and 3)
INL	33 2E	0 0 1 1 0 0 1 1	L _{7:4} → RAM(B) L _{3:0} → A	None	Input L Ports to RAM,A
OBD	33 3E	0 0 1 1 0 0 1 1	Bd → D	None	Output Bd to D Outputs
OGI y	33 5-	0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 0 1 0 1 0	y → G	None	Output to G Ports Immediate
омс	33 3A	0 0 1 1 0 0 1 1	RAM(B) → G	None	Output RAM to G Ports
XAS	4F	0 1 0 0 1 1 1 1	A ←→ SIO, C → SK	None	Exchange A with SIO (Note 3)

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant (low-order, right-most) bit. For example, A₃ indicates the most significant (left-most) bit of the 4-bit A register.

Note 2: The ININ and INIL instructions are not available on the 24-pin COP421, since this device does not contain the IN inputs.

Note 3: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see data sheet.

Note 4: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64-word page. JP may not jump to the last word of a page.

Note 5: A JSRP transfers program control to subroutine page 2 (0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3. JSRP may not jump to the last word in page 2.

Note 6: LBI is a single-byte instruction if d = 0, 9, 10, 11, 12, 13, 14, or 15. The machine code for the lower 4 bits equals the binary value of the "d" data minus 1, e.g., to load the lower four bits of 1B (Bd) with the value 9 (1001₂), the lower 4 bits of the LBI instruction equal 8 (1000₂). To load 0, the lower 4 bits of the LBI instruction should equal 15 (1111₂).

Note 7: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a "1" or "0" in each bit of EN corre sponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)

Table 6-3. COP400 Instruction Set Table Symbols

INTERNAL ARCHITECTURE SYMBOLS A	Symbol	Definition
B 6-bit RAM Address Register Br Upper 2 bits of B (register address) Bd Lower 4 bits of B (digit address) C 1-bit Carry Register D 4-bit Data Output Port EN 4-bit Enable Register G 4-bit Register to latch data for G I/O Port IL Two 1-bit Latches associated with the IN₃ or IN₀ Inputs IN 4-bit Input Port L 8-bit TRI-STATE I/O Port M 4-bit contents of RAM Memory pointed to by B Register PC 10-bit ROM Address Register (program counter) Q 8-bit Register to latch data for L I/O Port 10-bit Subroutine Save Register A SB 10-bit Subroutine Save Register C SIO 4-bit Shift Register and Counter SK Logic-Controlled Clock Output Symbol Definition INSTRUCTION OPERAND SYMBOLS d 4-bit Operand Field, 0-15 binary (RAM Digit Select) r 2-bit Operand Field, 0-3 binary (RAM Register Select) a 10-bit Operand Field, 0-1024 binary (ROM Address) y 4-bit Operand Field, 0-15 binary (ROM Address) y 4-bit Operand Field, 0-15 binary (ROM Address) RAM(s) Contents of RAM location addressed by t OPERATIONAL SYMBOLS + Plus - Minus - Replaces - Is exchanged with = Is equal to A The ones complement of A Exclusive-OR	INTERNA	L ARCHITECTURE SYMBOLS
Br Upper 2 bits of B (register address) Bd Lower 4 bits of B (digit address) C 1-bit Carry Register D 4-bit Data Output Port EN 4-bit Enable Register G 4-bit Register to latch data for G I/O Port IL Two 1-bit Latches associated with the IN₃ or IN₀ Inputs IN 4-bit Input Port L 8-bit TRI-STATE I/O Port M 4-bit contents of RAM Memory pointed to by B Register PC 10-bit ROM Address Register (program counter) Q 8-bit Register to latch data for L I/O Port SA 10-bit Subroutine Save Register A SB 10-bit Subroutine Save Register B SC 10-bit Subroutine Save Register C SIO 4-bit Shift Register and Counter SK Logic-Controlled Clock Output Symbol Definition INSTRUCTION OPERAND SYMBOLS d 4-bit Operand Field, 0-15 binary (RAM Digit Select) r 2-bit Operand Field, 0-3 binary (RAM Register Select) a 10-bit Operand Field, 0-1024 binary (ROM Address) y 4-bit Operand Field, 0-1024 binary (ROM Address) RAM(s) ROM(t) Contents of RAM location addressed by t OPERATIONAL SYMBOLS + Plus - Minus - Replaces - Is exchanged with = Is equal to A The ones complement of A Exclusive-OR	Α	4-bit Accumulator
Bd Lower 4 bits of B (digit address) C 1-bit Carry Register D 4-bit Data Output Port EN 4-bit Enable Register G 4-bit Register to latch data for G I/O Port IL Two 1-bit Latches associated with the IN₃ or IN₀ Inputs IN 4-bit Input Port L 8-bit TRI-STATE I/O Port M 4-bit contents of RAM Memory pointed to by B Register PC 10-bit ROM Address Register (program counter) Q 8-bit Register to latch data for L I/O Port SA 10-bit Subroutine Save Register A SB 10-bit Subroutine Save Register B SC 10-bit Subroutine Save Register C SIO 4-bit Shift Register and Counter SK Logic-Controlled Clock Output Symbol Definition INSTRUCTION OPERAND SYMBOLS d 4-bit Operand Field, 0-15 binary (RAM Digit Select) r 2-bit Operand Field, 0-1024 binary (ROM Address) y 4-bit Operand Field, 0-1024 binary (ROM Address) RAM(s) Contents of RAM location addressed by t OPERATIONAL SYMBOLS + Plus - Minus - Replaces - Is exchanged with = Is equal to A The ones complement of A Exclusive-OR	В	6-bit RAM Address Register
C 1-bit Carry Register D 4-bit Data Output Port EN 4-bit Enable Register G 4-bit Register to latch data for G I/O Port Two 1-bit Latches associated with the IN₃ or IN₀ Inputs IN 4-bit Input Port L 8-bit TRI-STATE I/O Port M 4-bit contents of RAM Memory pointed to by B Register PC 10-bit ROM Address Register (program counter) Q 8-bit Register to latch data for L I/O Port SA 10-bit Subroutine Save Register A SB 10-bit Subroutine Save Register B SC 10-bit Subroutine Save Register C SIO 4-bit Shift Register and Counter SK Logic-Controlled Clock Output Symbol Definition INSTRUCTION OPERAND SYMBOLS d 4-bit Operand Field, 0-15 binary (RAM Digit Select) r 2-bit Operand Field, 0-1024 binary (ROM Address) y 4-bit Operand Field, 0-1024 binary (ROM Address) RAM(s) Contents of RAM location addressed by t OPERATIONAL SYMBOLS + Plus - Minus - Replaces - Is exchanged with = Is equal to A The ones complement of A Exclusive-OR	Br	Upper 2 bits of B (register address)
D 4-bit Data Output Port EN 4-bit Enable Register G 4-bit Register to latch data for G I/O Port IL Two 1-bit Latches associated with the IN₃ or IN₀ Inputs IN 4-bit Input Port L 8-bit TRI-STATE I/O Port M 4-bit contents of RAM Memory pointed to by B Register PC 10-bit ROM Address Register (program counter) Q 8-bit Register to latch data for L I/O Port SA 10-bit Subroutine Save Register A SB 10-bit Subroutine Save Register B SC 10-bit Subroutine Save Register C SIO 4-bit Shift Register and Counter SK Logic-Controlled Clock Output Symbol Definition INSTRUCTION OPERAND SYMBOLS d 4-bit Operand Field, 0-15 binary (RAM Digit Select) r 2-bit Operand Field, 0-15 binary (RAM Register Select) a 10-bit Operand Field, 0-1024 binary (ROM Address) y 4-bit Operand Field, 0-15 binary (Immediate Data) RAM(s) Contents of RAM location addressed by s Contents of ROM location addressed by t OPERATIONAL SYMBOLS + Plus - Minus - Replaces - Is exchanged with = Is equal to A The ones complement of A Exclusive-OR	Bd	Lower 4 bits of B (digit address)
EN 4-bit Enable Register G 4-bit Register to latch data for G I/O Port IL Two 1-bit Latches associated with the IN₃ or IN₀ Inputs IN 4-bit Input Port L 8-bit TRI-STATE I/O Port M 4-bit contents of RAM Memory pointed to by B Register PC 10-bit ROM Address Register (program counter) Q 8-bit Register to latch data for L I/O Port SA 10-bit Subroutine Save Register B SC 10-bit Subroutine Save Register C SIO 4-bit Subroutine Save Register C SIO 4-bit Shift Register and Counter SK Logic-Controlled Clock Output Symbol Definition INSTRUCTION OPERAND SYMBOLS d 4-bit Operand Field, 0-15 binary (RAM Digit Select) r 2-bit Operand Field, 0-3 binary (RAM Register Select) a 10-bit Operand Field, 0-1024 binary (ROM Address) y 4-bit Operand Field, 0-15 binary (Immediate Data) Contents of RAM location addressed by s ROM(t) Contents of ROM location addressed by t OPERATIONAL SYMBOLS + Plus Minus - Replaces - Is exchanged with = Is equal to A The ones complement of A Exclusive-OR	C	1-bit Carry Register
G 4-bit Register to latch data for G I/O Port Two 1-bit Latches associated with the IN₃ or IN₀ Inputs IN 4-bit Input Port L 8-bit TRI-STATE I/O Port M 4-bit contents of RAM Memory pointed to by B Register PC 10-bit ROM Address Register (program counter) Q 8-bit Register to latch data for L I/O Port 10-bit Subroutine Save Register A SB 10-bit Subroutine Save Register B SC 10-bit Subroutine Save Register C SIO 4-bit Shift Register and Counter SK Logic-Controlled Clock Output Symbol Definition INSTRUCTION OPERAND SYMBOLS d 4-bit Operand Field, 0-15 binary (RAM Digit Select) r 2-bit Operand Field, 0-3 binary (RAM Register Select) a 10-bit Operand Field, 0-1024 binary (ROM Address) y 4-bit Operand Field, 0-15 binary (Immediate Data) Contents of RAM location addressed by s ROM(t) Contents of ROM location addressed by t OPERATIONAL SYMBOLS + Plus Minus - Replaces - Is exchanged with = Is equal to A The ones complement of A Exclusive-OR	D	4-bit Data Output Port
IL Two 1-bit Latches associated with the IN₃ or IN₀ Inputs IN 4-bit Input Port L 8-bit TRI-STATE I/O Port M 4-bit contents of RAM Memory pointed to by B Register PC 10-bit ROM Address Register (program counter) Q 8-bit Register to latch data for L I/O Port SA 10-bit Subroutine Save Register A SB 10-bit Subroutine Save Register B SC 10-bit Subroutine Save Register C SIO 4-bit Shift Register and Counter SK Logic-Controlled Clock Output Symbol Definition INSTRUCTION OPERAND SYMBOLS d 4-bit Operand Field, 0-15 binary (RAM Digit Select) r 2-bit Operand Field, 0-3 binary (RAM Register Select) a 10-bit Operand Field, 0-1024 binary (ROM Address) y 4-bit Operand Field, 0-15 binary (Immediate Data) Contents of RAM location addressed by s ROM(t) Contents of ROM location addressed by t OPERATIONAL SYMBOLS + Plus - Minus - Replaces - Is exchanged with = Is equal to A The ones complement of A Exclusive-OR	EN	4-bit Enable Register
Inputs IN 4-bit Input Port L 8-bit TRI-STATE I/O Port M 4-bit contents of RAM Memory pointed to by B Register PC 10-bit ROM Address Register (program counter) Q 8-bit Register to latch data for L I/O Port SA 10-bit Subroutine Save Register A SB 10-bit Subroutine Save Register B SC 10-bit Subroutine Save Register C SIO 4-bit Shift Register and Counter SK Logic-Controlled Clock Output Symbol Definition INSTRUCTION OPERAND SYMBOLS d 4-bit Operand Field, 0-15 binary (RAM Digit Select) r 2-bit Operand Field, 0-3 binary (RAM Register Select) a 10-bit Operand Field, 0-1024 binary (ROM Address) y 4-bit Operand Field, 0-15 binary (Immediate Data) Contents of RAM location addressed by t OPERATIONAL SYMBOLS + Plus Minus - Replaces → Is exchanged with = Is equal to A The ones complement of A Exclusive-OR	G	4-bit Register to latch data for G I/O Port
L 8-bit TRI-STATE I/O Port M 4-bit contents of RAM Memory pointed to by B Register PC 10-bit ROM Address Register (program counter) Q 8-bit Register to latch data for L I/O Port SA 10-bit Subroutine Save Register A SB 10-bit Subroutine Save Register B SC 10-bit Subroutine Save Register C SIO 4-bit Shift Register and Counter SK Logic-Controlled Clock Output Symbol Definition INSTRUCTION OPERAND SYMBOLS d 4-bit Operand Field, 0-15 binary (RAM Digit Select) r 2-bit Operand Field, 0-3 binary (RAM Register Select) a 10-bit Operand Field, 0-1024 binary (ROM Address) y 4-bit Operand Field, 0-1024 binary (ROM Address) y 4-bit Operand Field, 0-15 binary (Immediate Data) Contents of RAM location addressed by s ROM(t) Contents of ROM location addressed by t OPERATIONAL SYMBOLS + Plus Minus - Replaces - Is exchanged with = Is equal to A The ones complement of A Exclusive-OR	IL	, ,
M	IN	4-bit Input Port
Register PC 10-bit ROM Address Register (program counter) Q 8-bit Register to latch data for L I/O Port 10-bit Subroutine Save Register A SB 10-bit Subroutine Save Register B SC 10-bit Subroutine Save Register C SIO 4-bit Shift Register and Counter SK Logic-Controlled Clock Output Symbol Definition INSTRUCTION OPERAND SYMBOLS d 4-bit Operand Field, 0-15 binary (RAM Digit Select) r 2-bit Operand Field, 0-3 binary (RAM Register Select) a 10-bit Operand Field, 0-1024 binary (ROM Address) y 4-bit Operand Field, 0-15 binary (Immediate Data) Contents of RAM location addressed by s ROM(t) Contents of ROM location addressed by t OPERATIONAL SYMBOLS + Plus Minus Replaces □ Is equal to A The ones complement of A Exclusive-OR	l ·L	
Q 8-bit Register to latch data for L I/O Port SA 10-bit Subroutine Save Register A SB 10-bit Subroutine Save Register B SC 10-bit Subroutine Save Register C SIO 4-bit Shift Register and Counter SK Logic-Controlled Clock Output Symbol Definition INSTRUCTION OPERAND SYMBOLS d 4-bit Operand Field, 0-15 binary (RAM Digit Select) r 2-bit Operand Field, 0-3 binary (RAM Register Select) a 10-bit Operand Field, 0-1024 binary (ROM Address) y 4-bit Operand Field, 0-15 binary (Immediate Data) RAM(s) Contents of RAM location addressed by s Contents of ROM location addressed by t OPERATIONAL SYMBOLS + Plus Minus - Replaces - Is exchanged with = Is equal to A The ones complement of A Exclusive-OR	М	
SA 10-bit Subroutine Save Register A SB 10-bit Subroutine Save Register B SC 10-bit Subroutine Save Register C SIO 4-bit Shift Register and Counter SK Logic-Controlled Clock Output Symbol Definition INSTRUCTION OPERAND SYMBOLS d 4-bit Operand Field, 0-15 binary (RAM Digit Select) r 2-bit Operand Field, 0-3 binary (RAM Register Select) a 10-bit Operand Field, 0-1024 binary (ROM Address) y 4-bit Operand Field, 0-15 binary (Immediate Data) RAM(s) Contents of RAM location addressed by s ROM(t) Contents of ROM location addressed by t OPERATIONAL SYMBOLS + Plus - Minus - Replaces - Is exchanged with Is equal to A The ones complement of A Exclusive-OR	PC	10-bit ROM Address Register (program counter)
SB 10-bit Subroutine Save Register B SC 10-bit Subroutine Save Register C SIO 4-bit Shift Register and Counter SK Logic-Controlled Clock Output Symbol Definition INSTRUCTION OPERAND SYMBOLS d 4-bit Operand Field, 0-15 binary (RAM Digit Select) r 2-bit Operand Field, 0-3 binary (RAM Register Select) a 10-bit Operand Field, 0-1024 binary (ROM Address) y 4-bit Operand Field, 0-15 binary (Immediate Data) RAM(s) Contents of RAM location addressed by s ROM(t) Contents of ROM location addressed by t OPERATIONAL SYMBOLS + Plus Minus - Replaces Is exchanged with = Is equal to A The ones complement of A Exclusive-OR	Q	8-bit Register to latch data for L I/O Port
SC 10-bit Subroutine Save Register C SIO 4-bit Shift Register and Counter SK Logic-Controlled Clock Output Symbol Definition INSTRUCTION OPERAND SYMBOLS d 4-bit Operand Field, 0-15 binary (RAM Digit Select) r 2-bit Operand Field, 0-3 binary (RAM Register Select) a 10-bit Operand Field, 0-1024 binary (ROM Address) y 4-bit Operand Field, 0-15 binary (Immediate Data) Contents of RAM location addressed by s ROM(t) Contents of ROM location addressed by t OPERATIONAL SYMBOLS + Plus Minus - Replaces - Is exchanged with = Is equal to A The ones complement of A Exclusive-OR		10-bit Subroutine Save Register A
SIO 4-bit Shift Register and Counter SK Logic-Controlled Clock Output Symbol Definition INSTRUCTION OPERAND SYMBOLS d 4-bit Operand Field, 0-15 binary (RAM Digit Select) r 2-bit Operand Field, 0-3 binary (RAM Register Select) a 10-bit Operand Field, 0-1024 binary (ROM Address) y 4-bit Operand Field, 0-15 binary (Immediate Data) Contents of RAM location addressed by s Contents of ROM location addressed by t OPERATIONAL SYMBOLS + Plus - Minus - Replaces - Is exchanged with = Is equal to A The ones complement of A Exclusive-OR	1	_
SK Logic-Controlled Clock Output Symbol Definition INSTRUCTION OPERAND SYMBOLS d 4-bit Operand Field, 0-15 binary (RAM Digit Select) r 2-bit Operand Field, 0-3 binary (RAM Register Select) a 10-bit Operand Field, 0-1024 binary (ROM Address) y 4-bit Operand Field, 0-15 binary (Immediate Data) Contents of RAM location addressed by s Contents of ROM location addressed by t OPERATIONAL SYMBOLS + Plus - Minus - Replaces - Is exchanged with = Is equal to A The ones complement of A Exclusive-OR		_
Symbol Definition		1
INSTRUCTION OPERAND SYMBOLS d	SK	Logic-Controlled Clock Output
d 4-bit Operand Field, 0-15 binary (RAM Digit Select) r 2-bit Operand Field, 0-3 binary (RAM Register Select) a 10-bit Operand Field, 0-1024 binary (ROM Address) y 4-bit Operand Field, 0-15 binary (Immediate Data) RAM(s) Contents of RAM location addressed by s Contents of ROM location addressed by t OPERATIONAL SYMBOLS + Plus - Minus - Replaces - Is exchanged with = Is equal to A The ones complement of A Exclusive-OR	Symbol	Definition
r 2-bit Operand Field, 0-3 binary (RAM Register Select) a 10-bit Operand Field, 0-1024 binary (ROM Address) y 4-bit Operand Field, 0-15 binary (Immediate Data) Contents of RAM location addressed by s Contents of ROM location addressed by t OPERATIONAL SYMBOLS + Plus Minus - Meplaces Is exchanged with Is equal to A The ones complement of A Exclusive-OR	INSTRUC	TION OPERAND SYMBOLS
Select) a 10-bit Operand Field, 0-1024 binary (ROM Address) y 4-bit Operand Field, 0-15 binary (Immediate Data) Contents of RAM location addressed by s Contents of ROM location addressed by t OPERATIONAL SYMBOLS + Plus Minus - Replaces Is exchanged with = Is equal to A The ones complement of A Exclusive-OR	d .	4-bit Operand Field, 0-15 binary (RAM Digit Select)
y A-bit Operand Field, 0-15 binary (Immediate Data) Contents of RAM location addressed by s Contents of ROM location addressed by t OPERATIONAL SYMBOLS + Plus Minus - Meplaces Is exchanged with = Is equal to A The ones complement of A Exclusive-OR	r	, ,
RAM(s) ROM(t) Contents of RAM location addressed by s Contents of ROM location addressed by t OPERATIONAL SYMBOLS + Plus - Minus - Replaces - Is exchanged with = Is equal to A The ones complement of A Exclusive-OR	а .	10-bit Operand Field, 0-1024 binary (ROM Address)
ROM(t) Contents of ROM location addressed by t OPERATIONAL SYMBOLS + Plus - Minus - Replaces - Is exchanged with = Is equal to A The ones complement of A Exclusive-OR	у -	4-bit Operand Field, 0-15 binary (Immediate Data)
OPERATIONAL SYMBOLS + Plus - Minus - Replaces - Is exchanged with = Is equal to A The ones complement of A Exclusive-OR	RAM(s)	Contents of RAM location addressed by s
+ Plus - Minus - Replaces - Is exchanged with = Is equal to A The ones complement of A Exclusive-OR	ROM(t)	Contents of ROM location addressed by t
- Minus - Replaces - Is exchanged with = Is equal to A The ones complement of A Exclusive-OR	OPERATI	
→ Replaces Is exchanged with Is equal to A The ones complement of A Exclusive-OR	+	1
	-	
= Is equal to A The ones complement of A Exclusive-OR	-	1
A The ones complement of A Exclusive-OR		_
e Exclusive-OR	=	1
	A	1
: Range of values		
	1:	Hange of values

Table 6-4. Alphabetical Mnemonic Index of COP400 Instructions

Instruction	Hexadecimal Opcode	Description
ADD	31	ADD A to RAM
ADT	4A	ADd Ten to A
AISC 1-15	51-5F	Add Immediate, Skip on Carry
ASC	30	Add with carry, Skip on Carry
CAB	50	Copy A to Bd
CAMQ*	33/3C	Copy A, RAM to Bd
CASC	10	Complement and Add with carry, Skip on Carry
CBA	4E	Copy Bd to A
CLRA	00	CLeaR A
COMP	40	ones COMPlement of A to A

Table 6-4. Alphabetical Mnemonic Index of COP400 Instructions (continued)

COP	COP400 Instructions (continued)								
	Hexadecimal								
instruction	Opcode	Description							
CQMA*	33/2C	Copy A to RAM, A							
ING*	33/2A	INput G ports to A							
INIL*	33/00	INput IL latches to A							
ININ	33/28	INput IN inputs to A							
INL*	33/2E	INput L ports to M, A							
JID	FF	Jump InDirect							
JMP*	60-63/00-FF	JuMP							
JР	80-BE,C0-CE	Jump within Page							
JSR*	68-6B/00-FF	Jump to SubRoutine							
JSRP	80/BE	Jump to SubRoutine Page							
LBI 0,9-15,0	08-0F)	•							
LBI 1,9-15,0	18-1F	Load B Immediate							
LBI 2,9-150,0	28-2F	(single-byte)							
LBI 3,9-150,0	38-3F								
LBI* 0,1-8	33/81-88								
LBI* 1,1-8	33/91-98	Load B Immediate							
LBI* 2,1-8	33/A1-A8	(double-byte)							
LBI* 3,1-8	33/B1-B8								
LD 0,1,2,3	05,15,25,35	LoaD RAM into A							
LDD* 0-3,0-15	23/00-3F	LoaD A with RAM, Directly							
LEI* 0-15	33/60-6F	Load EN Immediate							
LQID	BF	Load Q InDirect							
NOP	44	No OPeration							
OBD*	33/3E	Output Bd to D outputs							
ogi*	33/50-5F	Output to G ports Immediate							
OMG*	33/3A	Output RAM to G ports							
RC	32	Reset C							
RET	48	RETurn							
RETSK	49	RETurn then SKip							
RMB 0,1,2,3	4C,45,42,43	Reset Memory Bit							
sc	22	Set C							
SMB 0,1,2,3	4D,47,46,48	Set Memory Bit							
SKC	20	SKip if C is true							
SKE	21	SKip if A Equals RAM							
SKGBZ* 0,1,2,3	33/01,11,03,13	SKip if G Bit is Zero							
SKGZ*	33/21	SKip if G equals Zero (all 4 bits)							
SKMBZ 0,1,2,3	01,11,03,13	SKip if Memory Bit is Zero							
SKT	41	SKip on Timer							
STII	70-7F	STore memory Immediate and Increment Bd							
X 0,1,2,3	06,16,26,36	eXchange RAM with A							
XABR	12	eXchange A with Br							
XAD* 0-3,0-15	23/80-BF	eXchange A with RAM Directly							
XDS 0,1,2,3	07,17,27,37	eXchange RAM with A and Decrement Bd							
XIS 0,1,2,3	04,14,24,34	eXchange RAM with A and Increment Bd							
XOR	02	eXclusive-OR A with RAM							

^{*}Double-Byte Instruction: first byte/second byte (or first byte range/second byte range).

^{**}Instruction not available or has different features on COP421-series.

Table 6-5. Table of COP400 Instructions Listed by Opcodes (Hexadecimal)

00 CLRA 3A LBI 3,11 6F invalid for COP420, COI SKMBZ 0 3B LBI 3,12 COP420, COI COP420, COI COI SKMBZ 2 3D LBI 3,14 71 STII 1 1 STII 0 STII 0 1 STI	
XOR	or 5F OGI 15
Name	P410 60 LEI 0
Name	61 LEI 1
December Color C	62 LEI 2
X 0	63 LEI 3
XDS 0	64 LEI 4
B	65 LEI 5
09	66 LEI 6
D9 LBI 0,10 43 RMB 3 77 STII 7 DA LBI 0,11 44 NOP 78 STII 8 STII 10 B LBI 0,12 45 RMB 1 79 STII 9 DA LBI 0,14 47 SMB 1 78 STII 11 DE LBI 0,14 47 SMB 1 78 STII 11 DE LBI 0,15 48 RET 7C STII 12 DE LBI 0,15 48 RET 7C STII 12 DE LBI 0,0 49 RETSK 7D STII 11 SKMBZ 1 4B SMB 3 7E STII 11 SKMBZ 1 4B SMB 3 7E STII 11 SKMBZ 1 4B SMB 3 7E STII 14 SKMBZ 1 4B SMB 0 7F STII 15 SKMBZ 3 4D SMB 0 80-BE JP to word (0.3Figl) DE LBI 1,15 5 CAB Word XX (0.3 JSRP to pag word XX (0.3 JSRP to pag word XX (0.3 JSRP to pag word XX (0.3 JSRP to pag word XX (0.3 JSRP to pag word XX (0.3 JSR to page 1 DE LBI 1,11 54 AISC 1 BF LOID 14 LBI 1,11 54 AISC 2 C0-CE JP to word (0.3Figl) DE LBI 1,11 55 AISC 5 FF JID LBI 1,14 57 AISC 5 FF JID LBI 1,14 57 AISC 7 Two Word Instruction First Word:33; Second 15 LD 15 LD 2 5F AISC 15 LD 2 SKC 5A AISC 10 03 SKGBZ 2 SC 2 SC 2 SC 2 SC 2 SC 2 SC 2 SC 2 S	67 LEI 7
DB	68 LEI 8
OC LBI 0,13 46 SMB 2 7A STII 10 OD LBI 0,14 47 SMB 1 7B STII 11 OF LBI 0,0 49 RETSK 7C STII 12 10 CASC 4A ADT 7D STII 13 11 SKMBZ 1 4B SMB 3 7E STII 11 12 XABR 4C RMB 0 7F STII 15 13 SKMBZ 3 4D SMB 0 80-BE JP to word (0.3F 16) 14 XIS 0 4E CBA JSRP 10 page 11 15 LD 1 4F XAS word XX (0.3 0 pcode = 0.0 1) 16 X 1 50 CAB opcode = 0.0 1 17 XDS 1 51 AISC 1 BF LOID 18 LBI 1,19 52 AISC 2 C0-CE JP to word (0.3F 16) 19 LBI 1,10 53 AISC 3 (0.3F 16) 10 LBI 1,11 54 AISC 4 Opcode = 0.0 1 11 LBI 1,11 55 AISC 5 FF JID 12 LBI 1,13 56 AISC 6 13 LBI 1,14 57 AISC 7 Two Word Instruction First Word:33; Second 1 15 LBI 1,15 58 AISC 8 FIRST Word:33; Second 1 16 LBI 1,15 58 AISC 8 FIRST Word:33; Second 1 17 XDS 1 51 AISC 1 BF LOID 18 LBI 1,16 59 AISC 9 11 SKGBZ 0 20 SKC 5A AISC 10 03 SKGBZ 2 21 SKE 5B AISC 11 11 SKGBZ 1 22 SG 5G AISC 11 11 SKGBZ 1 23 LDD/XAD 5D AISC 13 13 SKGBZ 3 24 XIS 2 5E AISC 14 28 ININ CARRES 1 25 LD 2 5F AISC 15 29 INIL CARRES 1 26 X 2 60 JMP*** to Page 2A ING 2 27 XDS 2 61 JMP**** to Page 3E OBD 12, 13, 14, or 15 50 OGI 0 28 LBI 2,11 62 JMP**** to Page 3E OBD 12, 13, 14, or 15 50 OGI 0 29 LBI 2,11 62 JMP**** to Page 35 OGI 1 20 LBI 2,11 64 Invalid 51 OGI 1 21 SE LBI 2,15 65 Invalid 52 OGI 2 22 LBI 2,13 66 Invalid 53 OGI 3 31 ADD 68 JSR**** to Page 55 OGI 5 32 RC 0, 1, 2, or 3 56 OGI 6 33 TWO WORD 69 JSR**** to Page 57 OGI 7 4, 5, 6, or 7 56 OGI 0 34 XIS 3 B, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR**** to Page 59 OGI 9 36 X 3 JNP, JSR) 6A JSR**** to Page 59 OGI 9 36 X 3 JNP, JSR) 6A JSR**** to Page 59 OGI 9 36 X 3 JNP, JSR) 6A JSR***** to Page 59 OGI 9 36 X 3 JNP, JSR) 6A JSR**** to Page 59 OGI 9 37 NSS 3 B, 9, 10, or 11 5A OGI 10 38 OGI 11	69 LEI 9
0D LBI 0,13 46 SMB 2 7A STII 10 0D LBI 0,14 47 SMB 1 7B STII 11 0E LBI 0,15 48 RET 7C STII 12 0F LBI 0,0 49 RETSK 7D STII 13 10 CASC 4A ADT 7D STII 13 11 SKMBZ 1 4B SMB 3 7E STII 14 12 XABR 4C RMB 0 7F STII 15 13 SKMBZ 3 4D SMB 0 80-BE JP to word 16 14 XIS 0 4E CBA JSKP to page word XX (0-3) 15 LD 1 4F XAS word XX (0-3) 16 X 1 50 CAB opcode = 80- 17 XDS 1 51 AISC 1 BF LOID 18 LBI 1,9 52 AISC 2 C0-CE JP to word 19 18 LBI 1,10 53 AISC 3 (0-3) 19 LBI 1,110 53 AISC 5 FF JID 10 LBI 1,11 54 AISC 4 opcode = C0 11 LBI 1,11 54 AISC 5 FF JID 11 LBI 1,14 57 AISC 7 Two Word instruction First Word:33; Second 17 18 LBI 1,15 58 AISC 8 FIRST Word:33; Second 17 19 LBI 1,16 59 AISC 9 20 SKC 5A AISC 10 03 SKGBZ 2 21 SKE 5B AISC 11 11 SKGBZ 1 22 SU 50 CO AISC 13 21 SKGZ 2 23 LDDIXAD** 5D AISC 13 21 SKGZ 2 24 XIS 2 5E AISC 14 28 ININ 22 25 LD 2 5F AISC 15 29 INIL 28 26 X 2 60 JMP*** to Page 4, 5, 6, or 7 2 E INL 28 27 XDS 2 61 JMP*** to Page 3E OBD 22 28 LBI 2,11 62 JMP*** to Page 3E OBD 22 29 LBI 2,11 62 JMP*** to Page 3E OBD 22 20 LBI 2,11 62 JMP*** to Page 3E OBD 22 21 LBI 2,11 62 JMP*** to Page 3E OBD 22 22 LBI 2,12 63 JMP*** to Page 3E OBD 22 24 LBI 2,11 64 Invalid 51 OGI 1 25 LBI 2,12 63 JMP*** to Page 3E OBD 22 26 LBI 2,13 63 JMP*** to Page 55 OGI 6 27 LBI 2,14 64 Invalid 51 OGI 1 28 LBI 2,15 65 Invalid 52 OGI 2 29 LBI 2,10 68 JSR*** to Page 55 OGI 6 30 ASC 67 Invalid 54 OGI 4 31 ADD 68 JSR*** to Page 55 OGI 6 31 ADD 68 JSR*** to Page 59 OGI 9 34 XIS 3 FR*** to Page 59 OGI 9 35 LD 3 6B JSR*** to Page 59 OGI 9 36 XS 50 JMP 3 JSR*** to Page 59 OGI 9 37 NOW WORD 69 JSR*** to Page 59 OGI 9 38 XIS 3 FR*** to Page 59 OGI 9 38 XIS 3 FR*** to Page 59 OGI 9 38 XIS 3 FR*** to Page 59 OGI 9 38 XIS 3 FR*** to Page 59 OGI 9 39 AISC 11 TO Page 59 OGI 9 30 ASC 67 Invalid 54 OGI 4 30 ASC 67 Invalid 54 OGI 4 31 ADD 68 JSR*** to Page 59 OGI 9 31 ADD 68 JSR*** to Page 59 OGI 9 32 RC 0.1, 2, or 3 56 OGI 6 33 TWO WORD 69 JSR*** to Page 59 OGI 9 34 XIS 3 FR*** to Page 59 OGI 9 35 LD 3 6B	6A LEI 10
OD LBI 0,14 47 SMB 1 7B STII 11 0E LBI 0,15 48 RET 7C STII 12 0F LBI 0,0 49 RETSK 7C STII 13 10 CASC 4A ADT 7D STII 13 11 SKMB2 1 4B SMB 3 7E STII 14 12 XABR 4C RMB 0 80-BE JP to word 13 SKMB2 3 4D SMB 0 80-BE JP to word 14 XIS 0 4E CBA JSRP to pag 15 LD 1 4F XAS word XX (0-3) 16 X 1 50 CAB JSRP to pag 17 XDS 1 51 AISC 1 BF LOID 18 LBI 1,10 53 AISC 2 CO-CE JP to word 19 LBI 1,11 54 AISC 3 (0-3F ₁₆) (0-3F ₁₆) 19 LBI 1,11 57 AISC 5 <	6B LEI 11
OE LBI 0,15 48 RET 7C STII 12 0F LBI 0,0 49 RETSK 7D STII 13 10 CASC 4A ADT 7D STII 13 11 SKMBZ 1 4B SMB 3 7E STII 14 12 XABR 4C RMB 0 80-BE JP to Word 14 XIS 0 4E CBA JSRP to pag 15 LD 1 4F XAS word XX(0-3) 16 X 1 50 CAB JSRP to pag opcode = 80 JSRP to pag opcode = 80 16 X 1 50 CAB Opcode = 80 17 XDS 1 51 AISC 1 BF LOID 18 LBI 1,10 53 AISC 3 Opcode = CO BF LOID 19 LBI 1,11 54 AISC 5 FF JID 10 LBI 1,13 56 AISC 6 First Word:33; Second 12 11	6C LEI 12
OF LBI 0.0 49 RETSK 10 CASC 4A ADT 7D STII 13 11 SKMBZ 1 4B SMB 3 7E STII 14 12 XABR 4C RMB 0 80-BE JY to word 13 SKMBZ 3 4D SMB 0 80-BE JY to word 14 XIS 0 4E CBA JSRP 10 page 15 LD 1 4F XAS word XX (0-3 opcode = 80-17) 16 X 1 50 CAB opcode = 80-17 17 XDS 1 51 AISC 1 BF LOID 18 LBI 1,10 53 AISC 3 (0-3F16)*** 19 LBI 1,11 54 AISC 4 opcode = 80-0 10 LBI 1,12 55 AISC 5 FF JID 10 LBI 1,13 56 AISC 6 First Word:33; Second N 11 LBI 1,15 58 AISC 8 First Word:33; Second N 12	6D LEI 13
11 SKMBZ 1 4B SMB 3 7E STII 14 12 XABR 4C RMB 0 7F STII 15 13 SKMBZ 3 4D SMB 0 80-BE JP to word 14 XIS 0 4E CBA JSRP to pag 15 LD 1 4F XAS word XX (0-3 16 X 1 50 CAB opcode = 80- 17 XDS 1 51 AISC 1 BF LOID 18 LBI 1,10 53 AISC 3 (0-3Fig): 19 LBI 1,11 54 AISC 4 opcode = C0 19 LBI 1,11 54 AISC 5 FF JID 10 LBI 1,12 55 AISC 5 FF JID 11 LBI 1,13 56 AISC 6 11 LBI 1,15 58 AISC 8 First Word:33; Second V 17 LBI 1,15 58 AISC 8 First Word:33; Second V 18 LBI 1,15 58 AISC 8 First Word:33; Second V 19 LBI 1,15 58 AISC 1 II SKGBZ 0 20 SKC 5A AISC 10 03 SKGBZ 2 21 SKE 5B AISC 11 11 SKGBZ 1 22 SU DU AISC 12 13 SKGBZ 2 23 LDDIXAD** 5D AISC 13 21 SKGZ 2 24 XIS 2 5E AISC 14 28 ININ 2 25 LD 2 5F AISC 15 29 INIL 2 26 X2 60 JMP*** to Page 2A ING 2 27 XDS 2 61 JMP*** to Page 4, 5, 6, or 7 2 28 LBI 2,10 62 JMP*** to Page 3E OBD 12 12, 13, 14, or 15 50 GGI 0 29 LBI 2,11 62 JMP*** to Page 3E OBD 12 12, 13, 14, or 15 50 GGI 0 30 ASC 67 invalid 52 GGI 2 31 TOW WORD* 69 JSR*** to Page 57 GGI 7 32 RC 0, 1, 2, or 3 56 GGI 6 33 TWO WORD* 69 JSR*** to Page 57 GGI 7 34 XIS 3 6B JSR*** to Page 57 GGI 7 35 CCAMA 3IS 3 GGI 3 36 XIS 3 GGI 31 JRP, 3F TO PAGE 57 GGI 7 36 XIS 3 GGI 30 JRP, 3F TO PAGE 57 GGI 7 36 XIS 3 GGI 30 JRP, 3F TO PAGE 57 GGI 7 36 XIS 3 GGI 30 JRP, 3F TO PAGE 57 GGI 7 37 TOW WORD* 69 JSR*** to Page 57 GGI 7 38 GKSC 57 GGI 7 39 TWO WORD* 69 JSR*** to Page 57 GGI 7 39 GKCC 57 GGI 7 30 ASC 67 invalid 54 GGI 14 GKCCC 57 GGI 7 31 ADD 68 JSR*** to Page 57 GGI 7 32 GKCCCCCC 57 GGI 7 33 TWO WORD* 69 JSR*** to Page 57 GGI 7 36 KXIS 3 GGI 30 JRP, 3F TO PAGE 57 GGI 7 36 KXIS 3 GGI 30 JRP, 3F TO PAGE 57 GGI 7 36 KXIS 3 GGI 30 JRP, 3F TO PAGE 57 GGI 7 36 KXIS 3 GGI 30 JRP, 3F TO PAGE 57 GGI 7 37 TWO WORD* 69 JSR*** to Page 57 GGI 7 38 GKCCCCC 57 GGI 7 39 TWO WORD* 69 JSR*** to Page 57 GGI 7 39 GKCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC	6E LEI 14
12 XABR 4C RMB 0 7F STII 15 13 SKMBZ 3 4D SMB 0 80-BE JP to word (0.3F ₁₆) or SMB 0 15 LD 1 4F XAS word XX (0.3F ₁₆) or SMB 0 15 LD 1 4F XAS word XX (0.3F ₁₆) or SMB 0 16 X 1 50 CAB opcode = 80 o	6F LEI 15
13 SKMBZ 3 4D SMB 0 80-BE JP to word 14 XIS 0 4E CBA JSRP to page 15 LD 1 4F XAS word XX (0-3 opcode = 80-17 XDS 1 51 AISC 1 BF LQID 18 LBI 1,10 53 AISC 2 C0-CE JP to word 19 LBI 1,11 54 AISC 2 C0-CE JP to word 19 LBI 1,11 54 AISC 5 FF JID 10 LBI 1,11 55 AISC 5 FF JID 10 LBI 1,11 55 AISC 6 Two Word Instruction First Word:33; Second 10 LBI 1,15 58 AISC 8 First Word:33; Second 10 LBI 1,16 58 AISC 8 First Word:33; Second 10 SKGBZ 2 SC SC SC SC SC SC SC SC SC SC SC SC SC	81 LBI 0,1
14	62 LDI 0,2
15	83 LBI 0.3
15 LD 1 4F XAS word XX (0:3 opcode = 80 op	94 10104
17 XDS 1 51 AISC 1 BF LQID 18 LBI 1,9 52 AISC 2 CO-CE JP to word 19 LBI 1,10 53 AISC 3 (0-3F ₁₆): 1A LBI 1,11 54 AISC 5 FF JID 1B LBI 1,12 55 AISC 6 1D LBI 1,13 56 AISC 6 1D LBI 1,14 57 AISC 7 Two Word Instruction 1E LBI 1,15 58 AISC 8 First Word:33; Second 1 1E LBI 1,0 59 AISC 9 20 SKC 5A AISC 10 03 SKGBZ 2 21 SKE 5B AISC 11 11 SKGBZ 1 22 SC 5C 5C AISC 13 21 SKGBZ 1 23 LDD/XAD** 5D AISC 13 21 SKGZ 24 XIS 2 5E AISC 14 28 ININ 25 LD 2 5F AISC 15 29 INIL 26 X 2 60 JMP*** to Page 2A ING 27 XDS 2 61 JMP*** to Page 4, 5, 6, or 7 3A OMG 28 LBI 2,9 61 JMP*** to Page 4, 5, 6, or 7 3A OMG 29 LBI 2,10 62 JMP*** to Page 3E OBD 20 LBI 2,14 64 invalid 51 OGI 1 21 SISC 15 OGI 2 22 LBI 2,14 64 invalid 51 OGI 1 24 LBI 2,15 65 invalid 52 OGI 2 25 RC 0, 1, 2, or 3 56 OGI 6 30 ASC 67 invalid 54 OGI 4 31 ADD 68 JSR*** to Page 57 OGI 7 4, 5, 6, or 7 58 OGI 8 33 TWO WORD** 69 JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 59 OGI 9 36 X 3 12, 13, 14, or 15 5A OGI 10 37 DOGI 1 38 OGI 10 39 DOGI 10 30 ASC 67 Invalid 54 OGI 4 31 ADD 68 JSR*** to Page 59 OGI 9 32 RC 0, 1, 2, or 3 56 OGI 6 33 TWO WORD** 69 JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 59 OGI 9 36 X 3 12, 13, 14, or 15 5A OGI 10	
18	+ XX 86 LBI 0,6
19	87 LBI 0,7
1A LBI 1,11 54 AISC 4 Opcode = CO 1B LBI 1,12 55 AISC 5 FF JID 1C LBI 1,13 56 AISC 6 1D LBI 1,14 57 AISC 7 Two Word Instruction 1E LBI 1,15 58 AISC 8 First Word:33; Second 1 1F LBI 1,0 59 AISC 9 20 SKC 5A AISC 10 03 SKGBZ 2 21 SKE 5B AISC 11 11 SKGBZ 1 22 SC 5C 5C AISC 12 13 SKGBZ 3 24 XIS 2 5E AISC 13 21 SKGZ 25 LD 2 5F AISC 15 29 INIL 26 X 2 60 JMP*** to Page 2A ING 27 XDS 2 61 JMP*** to Page 2A ING 28 LBI 2,19 61 JMP*** to Page 2B INL 29 LBI 2,10 62 JMP*** to Page 3B OMG 2A LBI 2,11 62 JMP*** to Page 3B OMG 2B LBI 2,12 63 JMP*** to Page 3B OMG 2C LBI 2,13 12, 13, 14, or 15 50 OGI 0 2D LBI 2,14 64 invalid 51 OGI 1 2E LBI 2,15 65 invalid 52 OGI 2 2F LBI 2,0 66 invalid 53 OGI 3 3D ASC 67 invalid 53 OGI 3 3TWO WORD* 69 JSR*** to Page 57 OGI 7 4, 5, 6, or 7 58 OGI 8 31 ADD 68 JSR*** to Page 57 OGI 7 4, 5, 6, or 7 58 OGI 8 33 TWO WORD* 69 JSR*** to Page 57 OGI 7 4, 5, 6, or 7 58 OGI 8 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 68 JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 68 JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 68 JSR*** to Page 59 OGI 9 36 X 3 12, 13, 14, or 15 5A OGI 10 36 X 3 12, 13, 14, or 15 5B OGI 11	
1B LBI 1,12 55 AISC 5 FF JID 1C LBI 1,13 56 AISC 6 1D LBI 1,14 57 AISC 7 Two Word Instruction First Word:33; Second N 1E LBI 1,15 58 AISC 8 First Word:33; Second N 1F LBI 1,0 59 AISC 9 20 SKC 5A AISC 10 03 SKGBZ 0 21 SKE 5B AISC 11 11 SKGBZ 1 22 SU 5U 5U AISC 13 21 SKGZ 2 23 LDDIXAD** 5D AISC 13 21 SKGZ 2 24 XIS 2 5E AISC 14 28 ININ 25 LD 2 5F AISC 15 29 INIL 26 X 2 60 JMP*** to Page 2A ING 27 XDS 2 0, 1, 2, or 3 2C CMA 28 LBI 2,9 61 JMP*** to Page 2A ING 29 LBI 2,10 62 JMP*** to Page 2E INL 28 LBI 2,11 62 JMP*** to Page 3E OBD 29 LBI 2,11 62 JMP*** to Page 3E OBD 20 LBI 2,14 64 invalid 51 OGI 1 21 SEC CGMA 22 SU 5D ST ST ST ST SOGI 3 23 JMP*** to Page 3E OBD 24 LBI 2,15 65 invalid 52 OGI 2 25 LBI 2,0 66 invalid 52 OGI 2 26 LBI 2,0 66 invalid 53 OGI 3 30 ASC 67 invalid 54 OGI 4 31 ADD 68 JSR*** to Page 55 OGI 5 32 RC 0, 1, 2, or 3 56 OGI 6 33 TWO WORD* 69 JSR*** to Page 57 OGI 7 4, 5, 6, or 7 58 OGI 8 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 36 X 3 12, 13, 14, or 15 5D OGI 11	0. 201.,1
1C LBI 1,13 56 AISC 6 1D LBI 1,14 57 AISC 7 Two Word Instruction First Word:33; Second No. 15 AISC 8 1F LBI 1,15 58 AISC 8 First Word:33; Second No. 15 AISC 9 20 SKC 5A AISC 10 03 SKGBZ 2 21 SKE 5B AISC 11 11 SKGBZ 1 22 SC 5C 5C AISC 12 13 SKGBZ 2 23 LDDIXAD** 5D AISC 13 21 SKGBZ 3 24 XIS 2 5E AISC 14 28 ININ 18 SKGBZ 1 25 LD 2 5F AISC 15 29 INIL 18 SKGZ 1 26 X 2 60 JMP*** to Page 2A ING 27 XDS 2 0, 1, 2, or 3 2C CQMA 28 LBI 2,9 61 JMP*** to Page 4, 5, 6, or 7 3 A OMG 28 LBI 2,11 62 JMP*** to Page 20 LBI 2,11 62 JMP*** to Page 35 OBD 26 LBI 2,12 63 JMP*** to Page 35 OBD 26 LBI 2,13 12, 13, 14, or 15 50 OGI 0 10 CBI 2,14 64 Invalid 51 OGI 1 CBI 2,15 65 Invalid 52 OGI 2 CBI 2,15 65 Invalid 52 OGI 2 CBI 2,15 65 Invalid 52 OGI 3 CBI 2,15 ADD 68 JSR*** to Page 57 OGI 7 ASC 67 Invalid 54 OGI 4 ASC 67 Invalid 54 OGI 4 ASC 67 Invalid 55 OGI 5 OGI 6 33 TWO WORD** 69 JSR*** to Page 57 OGI 7 ASC 64 JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 SR*** to Page 59 OGI 9 35 LD 3 6B JSR*** to Page 59 OGI 9 36 X 3 12, 13, 14, or 15 5A OGI 10 SR**** to Page 59 OGI 9 37 ASC 67 Invalid 54 OGI 4 38 ASC 67 Invalid 54 OGI 4 39 ASC 67 Invalid 54 OGI 4 30 ASC 67 Invalid 54 OGI 6 31 ADD 68 JSR*** to Page 57 OGI 7 32 ASC 67 Invalid 54 OGI 61 ASC 67 Invalid 54 OGI 61 ASC 67 Invalid 54 OGI 61 ASC 67 Invalid 55 OGI 61 ASC 6	+ XX 92 LBI 1,2
1D LBI 1,14 57 AISC 7 Two Word Instruction 1E LBI 1,15 58 AISC 8 First Word:33; Second No. 1F LBI 1,0 59 AISC 9 01 SKGBZ 0 20 SKC 5A AISC 10 03 SKGBZ 0 21 SKE 5B AISC 11 11 SKGBZ 12 22 SU DU AISC 13 21 SKGBZ 13 23 LDDIXAD** 5D AISC 13 21 SKGZ 24 XIS 2 5E AISC 15 28 ININ 25 LD 2 5F AISC 15 29 INIL 26 X 2 60 JMP**** to Page 2A ING 27 XDS 2 0, 1, 2, or 3 2C CQMA 28 LBI 2,9 61 JMP**** to Page 2E INL 29 LBI 2,10 62 JMP**** to Page 3E OBD 20 LBI 2,11 62 <t< td=""><td>93 LBI 1,3</td></t<>	93 LBI 1,3
1E LBI 1,15 58 AISC 8 First Word:33; Second No. 1F LBI 1,0 59 AISC 9 01 SKGBZ 0 20 SKC 5A AISC 10 03 SKGBZ 0 21 SKE 5B AISC 11 11 SKGBZ 12 22 SU DU AISC 13 21 SKGZ 13 23 LDDIXAD** 5D AISC 13 21 SKGZ 2 24 XIS 2 5E AISC 14 28 ININ 25 LD 2 5F AISC 15 29 INIL 26 X 2 60 JMP**** to Page 2A ING 27 XDS 2 0, 1, 2, or 3 2C CQMA 28 LBI 2,9 61 JMP**** to Page 2E INL 29 LBI 2,10 62 JMP**** to Page 3E OBD 2A LBI 2,11 62 JMP**** to Page 3E OBD 2B LBI 2,11 62 <td>94 LBI 1,4</td>	94 LBI 1,4
1F LBI 1,0 59 AISC 9 20 SKC 5A AISC 10 03 SKGBZ 0 21 SKE 5B AISC 11 11 SKGBZ 1 22 SC 5C 5C AISC 13 21 SKGBZ 3 23 LDDIXAD** 5D AISC 13 21 SKGBZ 3 24 XIS 2 5E AISC 14 28 ININ 25 LD 2 5F AISC 15 29 INIL 26 X 2 60 JMP*** to Page 2A ING 27 XDS 2 0,1,2,or 3 2C CMA 28 LBI 2,9 61 JMP*** to Page 2A ING 29 LBI 2,10 62 JMP*** to Page 3A OMG 2A LBI 2,11 62 JMP*** to Page 3E OBD 2C LBI 2,13 12,13 14, or 15 50 OGI 0 2D LBI 2,14 64 invalid 51 OGI 1 2E LBI 2,15 65 invalid 52 OGI 2 2F LBI 2,0 66 invalid 53 OGI 3 30 ASC 67 invalid 54 OGI 4 31 ADD 68 JSR*** to Page 55 OGI 5 32 RC 0,1,2, or 3 56 OGI 6 33 TWO WORD* 69 JSR*** to Page 57 OGI 7 4, 5, 6, or 7 58 OGI 8 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 59 OGI 9 36 X 3 12, 13, 14, or 15	
20 SKC 5A AISC 10 03 SKGBZ 0 21 SKE 5B AISC 11 11 SKGBZ 1 22 SU 5U 5U AISC 12 13 SKGBZ 2 23 LDD/XAD** 5D AISC 13 21 SKGBZ 3 24 XIS 2 5E AISC 14 28 ININ 25 LD 2 5F AISC 15 29 INIL 26 X 2 60 JMP*** to Page 2A ING 27 XDS 2 0, 1, 2, or 3 2C CMA 28 LBI 2,9 61 JMP*** to Page 2A ING 29 LBI 2,10 62 JMP*** to Page 2E INL 29 LBI 2,11 62 JMP*** to Page 3E OMG 2A LBI 2,11 8, 9, 10, or 11 3C CAMQ 2B LBI 2,12 63 JMP*** to Page 3E OBD 2C LBI 2,13 12, 13, 14, or 15 50 OGI 0 2D LBI 2,14 64 invalid 51 OGI 1 2E LBI 2,15 65 invalid 52 OGI 2 2F LBI 2,0 66 invalid 53 OGI 3 30 ASC 67 invalid 54 OGI 4 31 ADD 68 JSR*** to Page 55 OGI 5 32 RC 0, 1, 2, or 3 56 OGI 6 33 TWO WORD* 69 JSR*** to Page 57 OGI 7 4, 5, 6, or 7 58 OGI 8 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 59 OGI 9 36 X 3 12, 13, 14, or 15	Word: 96 LBI 1,6
20 SKC 5A AISC 10 03 SKGBZ 2 21 SKE 5B AISC 11 11 SKGBZ 1 22 SU 5U 5U AISC 12 13 SKGBZ 2 23 LDDIXAD** 5D AISC 13 21 SKGZ 24 XIS 2 5E AISC 14 28 ININ 25 LD 2 5F AISC 15 29 INIL 26 X 2 60 JMP*** to Page 2A ING 27 XDS 2 0, 1, 2, or 3 2C CQMA 28 LBI 2,9 61 JMP*** to Page 2E INL 29 LBI 2,10 62 JMP*** to Page 3A OMG 2A LBI 2,11 62 JMP*** to Page 3A OMG 2B LBI 2,12 63 JMP*** to Page 3E OBD 2C LBI 2,13 12, 13, 14, or 15 50 OGI 0 2D LBI 2,14 64 invalid 51 OGI 1 2E LBI 2,15 65 invalid 52 OGI 2 2F LBI 2,0 66 invalid 53 OGI 3 30 ASC 67 invalid 53 OGI 3 31 ADD 68 JSR*** to Page 55 OGI 5 32 RC 0, 1, 2, or 3 56 OGI 6 33 TWO WORD* 69 JSR*** to Page 57 OGI 7 4, 5, 6, or 7 58 OGI 8 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 59 OGI 9 36 X 3 12, 13, 14, or 15 5B OGI 11	97 LBI 1,7
21 SKE 5B AISC 11 22 SC 5C AISC 12 23 LDD/XAD** 5D AISC 13 24 XIS 2 5E AISC 14 25 LD 2 5F AISC 15 26 X 2 60 JMP*** to Page 2A ING 27 XDS 2 0, 1, 2, or 3 28 LBI 2,9 61 JMP*** to Page 3A OMG 28 LBI 2,10 62 JMP*** to Page 3A OMG 2A LBI 2,11 62 JMP*** to Page 3E OBD 2B LBI 2,12 63 JMP*** to Page 3E OBD 2C LBI 2,13 12, 13, 14, or 15 2D LBI 2,14 64 invalid 51 OGI 1 2E LBI 2,15 65 invalid 52 OGI 2 2F LBI 2,0 66 invalid 53 OGI 3 30 ASC 67 invalid 54 OGI 4 31 ADD 68 JSR*** to Page 55 OGI 5 32 RC 0, 1, 2, or 3 56 OGI 6 33 TWO WORD* 69 JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 59 OGI 9 36 X 3 12, 13, 14, or 15	09 10110
22 SC SC SC SIGNATOR STATE STA	A1 I DI 2.1
23 LDD/XAD** 5D AISC 13 21 SKGZ 24 XIS 2 5E AISC 14 28 ININ 25 LD 2 5F AISC 15 29 INIL 26 X 2 60 JMP*** to Page 2A ING 27 XDS 2 0, 1, 2, or 3 2C CQMA 28 LBI 2,9 61 JMP*** to Page 2E INL 29 LBI 2,10 62 JMP*** to Page 3A OMG 2A LBI 2,11 62 JMP*** to Page 3E OBD 2B LBI 2,12 63 JMP*** to Page 3E OBD 2C LBI 2,13 12, 13, 14, or 15 50 OGI 0 2D LBI 2,14 64 invalid 51 OGI 1 2E LBI 2,15 65 invalid 52 OGI 2 2F LBI 2,0 66 invalid 52 OGI 2 2F LBI 2,0 66 invalid 53 OGI 3 30 ASC 67 invalid 54 OGI 4 31 ADD 68 JSR*** to Page 55 OGI 5 32 RC 0, 1, 2, or 3 56 OGI 6 33 TWO WORD* 69 JSR*** to Page 57 OGI 7 (except LDD, XAD, 4, 5, 6, or 7 58 OGI 8 JMP, JSR) 6A JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 59 OGI 9 36 X 3 12, 13, 14, or 15	10100
24 XIS 2 5E AISC 14 28 ININ 25 LD 2 5F AISC 15 29 INIL 26 X 2 60 JMP*** to Page 2A ING 27 XDS 2 0, 1, 2, or 3 2C CQMA 28 LBI 2,9 61 JMP*** to Page 2E INL 29 LBI 2,10 62 JMP*** to Page 3A OMG 2A LBI 2,11 62 JMP*** to Page 3E OBD 2B LBI 2,12 63 JMP*** to Page 3E OBD 2C LBI 2,13 12, 13, 14, or 15 50 OGI 0 2D LBI 2,14 64 invalid 51 OGI 1 2E LBI 2,15 65 invalid 52 OGI 2 2F LBI 2,0 66 invalid 52 OGI 2 2F LBI 2,0 66 invalid 53 OGI 3 30 ASC 67 invalid 54 OGI 4 31 ADD 68 JSR*** to Page 55 OGI 5 32 RC 0, 1, 2, or 3 56 OGI 6 33 TWO WORD* 69 JSR*** to Page 57 OGI 7 (except LDD, XAD, JMP, JSR) 6A JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 36 X 3 12, 13, 14, or 15	A3 LBI 2,3
25 LD 2 5F AISC 15 29 INIL 26 X 2 60 JMP*** to Page 2A ING 27 XDS 2 0, 1, 2, or 3 2C CQMA 28 LBI 2,9 61 JMP*** to Page 2E INL 29 LBI 2,10 62 JMP*** to Page 3A OMG 2A LBI 2,11 62 JMP*** to Page 8, 9, 10, or 11 3C CAMQ 2B LBI 2,12 63 JMP*** to Page 3E OBD 2C LBI 2,13 12, 13, 14, or 15 50 OGI 0 2D LBI 2,14 64 invalid 51 OGI 1 2E LBI 2,15 65 invalid 52 OGI 2 2F LBI 2,0 66 invalid 52 OGI 2 2F LBI 2,0 66 invalid 53 OGI 3 30 ASC 67 invalid 54 OGI 4 31 ADD 68 JSR*** to Page 55 OGI 5 32 RC 0, 1, 2, or 3 56 OGI 6 33 TWO WORD* 69 JSR*** to Page 57 OGI 7 (except LDD, XAD, JMP, JSR) 6A JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 55 OGI 5	A4 LBI 2,4
27 XDS 2 0, 1, 2, or 3 2C CQMA 28 LBI 2,9 61 JMP*** to Page 4, 5, 6, or 7 2E INL 29 LBI 2,10 62 JMP*** to Page 3A OMG 2A LBI 2,11 63 JMP*** to Page 3E OBD 2C LBI 2,12 63 JMP*** to Page 3E OBD 2C LBI 2,13 12, 13, 14, or 15 50 OGI 0 2D LBI 2,14 64 invalid 51 OGI 1 2E LBI 2,15 65 invalid 52 OGI 2 2F LBI 2,0 66 invalid 52 OGI 2 2F LBI 2,0 66 invalid 53 OGI 3 30 ASC 67 invalid 54 OGI 4 31 ADD 68 JSR*** to Page 55 OGI 5 32 RC 0, 1, 2, or 3 56 OGI 6 33 TWO WORD* 69 JSR*** to Page 57 OGI 7 (except LDD, XAD, 4, 5, 6, or 7 58 OGI 8 JMP, JSR) 6A JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 58 OGI 11 36 X 3 12, 13, 14, or 15	A5 LBI 2,5
28 LBI 2,9 61 JMP*** to Page 2E INL 29 LBI 2,10 62 JMP*** to Page 3A OMG 2A LBI 2,11 62 JMP*** to Page 3E OBD 2B LBI 2,12 63 JMP*** to Page 3E OBD 2C LBI 2,13 12, 13, 14, or 15 50 OGI 0 2D LBI 2,14 64 invalid 51 OGI 1 2E LBI 2,15 65 invalid 52 OGI 2 2F LBI 2,0 66 invalid 53 OGI 3 30 ASC 67 invalid 54 OGI 4 31 ADD 68 JSR*** to Page 55 OGI 5 32 RC 0,1,2, or 3 56 OGI 6 33 TWO WORD* 69 JSR*** to Page 57 OGI 7 (except LDD, XAD, 4, 5, 6, or 7 58 OGI 8 JMP,*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 36 X 3 12, 13, 14, or 15	A6 LBI 2,6
29 LBI 2,10 62 JMP*** to Page 3A OMG 2A LBI 2,11 62 JMP*** to Page 3E OBD 2B LBI 2,12 63 JMP*** to Page 3E OBD 2C LBI 2,13 12, 13, 14, or 15 50 OGI 0 2D LBI 2,14 64 invalid 51 OGI 1 2E LBI 2,15 65 invalid 52 OGI 2 2F LBI 2,0 66 invalid 53 OGI 3 30 ASC 67 invalid 54 OGI 4 31 ADD 68 JSR*** to Page 55 OGI 5 32 RC 0,1,2, or 3 56 OGI 6 33 TWO WORD* 69 JSR*** to Page 57 OGI 7 (except LDD, XAD, 4, 5, 6, or 7 58 OGI 8 JMP, JSR) 6A JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 58 OGI 11 36 X 3 12, 13, 14, or 15	A7 LBI 2,7
29 LBI 2,10 62 JMP*** to Page 3A OMG 2A LBI 2,11 8,9,10, or 11 3C CAMQ 2B LBI 2,12 63 JMP*** to Page 3E OBD 2C LBI 2,13 12, 13, 14, or 15 50 OGI 0 2D LBI 2,14 64 invalid 51 OGI 1 2E LBI 2,15 65 invalid 52 OGI 2 2F LBI 2,0 66 invalid 53 OGI 3 30 ASC 67 invalid 54 OGI 4 31 ADD 68 JSR*** to Page 55 OGI 5 32 RC 0,1,2, or 3 56 OGI 6 33 TWO WORD* 69 JSR*** to Page 57 OGI 7 (except LDD, XAD, 4, 5, 6, or 7 58 OGI 8 JMP*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 55 OGI 5 36 X 3 12, 13, 14, or 15	A8 LBI 2,8
2A LBI 2,11 8, 9, 10, or 11 3C CAMQ 2B LBI 2,12 63 JMP*** to Page 3E OBD 2C LBI 2,13 12, 13, 14, or 15 50 OGI 0 2D LBI 2,14 64 invalid 51 OGI 1 2E LBI 2,15 65 invalid 52 OGI 2 2F LBI 2,0 66 invalid 53 OGI 3 30 ASC 67 invalid 54 OGI 4 31 ADD 68 JSR*** to Page 55 OGI 5 32 RC 0, 1, 2, or 3 56 OGI 6 33 TWO WORD* 69 JSR*** to Page 57 OGI 7 (except LDD, XAD, 4, 5, 6, or 7 58 OGI 8 JMP, JSR) 6A JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 58 OGI 11 36 X 3 12, 13, 14, or 15	B1 LBI 3,1
2B LBI 2,12 63 JMP*** to Page 3E OBD 2C LBI 2,13 12, 13, 14, or 15 50 OGI 0 2D LBI 2,14 64 invalid 51 OGI 1 2E LBI 2,15 65 invalid 52 OGI 2 2F LBI 2,0 66 invalid 53 OGI 3 30 ASC 67 invalid 54 OGI 4 31 ADD 68 JSR*** to Page 55 OGI 5 32 RC 0,1,2, or 3 56 OGI 6 33 TWO WORD* 69 JSR*** to Page 57 OGI 7 (except LDD, XAD, JMP, JSR) 6A JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 58 OGI 11 36 X 3 12, 13, 14, or 15	B2 LBI 3,2
2C LBI 2,13 12, 13, 14, or 15 50 OGI 0 2D LBI 2,14 64 invalid 51 OGI 1 2E LBI 2,15 65 invalid 52 OGI 2 2F LBI 2,0 66 invalid 53 OGI 3 30 ASC 67 invalid 54 OGI 4 31 ADD 68 JSR*** to Page 55 OGI 5 32 RC 0,1,2, or 3 56 OGI 6 33 TWO WORD* 69 JSR*** to Page 57 OGI 7 (except LDD, XAD, 4, 5, 6, or 7 58 OGI 8 JMP, JSR) 6A JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 58 OGI 11 36 X 3 12, 13, 14, or 15	B3 LBI 3,3
2E LBI 2,15 65 invalid 52 OGI 2 2F LBI 2,0 66 invalid 53 OGI 3 30 ASC 67 invalid 54 OGI 4 31 ADD 68 JSR*** to Page 55 OGI 5 32 RC 0, 1, 2, or 3 56 OGI 6 33 TWO WORD* 69 JSR*** to Page 57 OGI 7 (except LDD, XAD, 4, 5, 6, or 7 58 OGI 8 JMP, JSR) 6A JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 58 OGI 11 36 X 3 12, 13, 14, or 15	B4 LBI 3,4
2F LBI 2,0 66 invalid 53 OGi 3 30 ASC 67 invalid 54 OGi 4 31 ADD 68 JSR*** to Page 55 OGi 5 32 RC 0, 1, 2, or 3 56 OGi 6 33 TWO WORD* 69 JSR*** to Page 57 OGi 7 (except LDD, XAD, 4, 5, 6, or 7 58 OGi 8 JMP, JSR) 6A JSR*** to Page 59 OGi 9 34 XIS 3 8, 9, 10, or 11 5A OGi 10 35 LD 3 6B JSR*** to Page 58 OGI 11 36 X 3 12, 13, 14, or 15	B5 LBI 3,5
30 ASC 67 invalid 54 OGI 4 31 ADD 68 JSR*** to Page 55 OGI 5 32 RC 0, 1, 2, or 3 56 OGI 6 33 TWO WORD* 69 JSR*** to Page 57 OGI 7 (except LDD, XAD, 4, 5, 6, or 7 58 OGI 8 JMP, JSR) 6A JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 58 OGI 11 36 X 3 12, 13, 14, or 15	B6 LBI 3,6
31 ADD 68 JSR*** to Page 55 OGI 5 32 RC 0, 1, 2, or 3 56 OGI 6 33 TWO WORD* 69 JSR*** to Page 57 OGI 7 (except LDD, XAD, 4, 5, 6, or 7 58 OGI 8 JMP, JSR) 6A JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 58 OGI 11 36 X 3 12, 13, 14, or 15	B7 LBI 3,7
32 RC 0, 1, 2, or 3 56 OGI 6 33 TWO WORD* 69 JSR*** to Page 57 OGI 7 (except LDD, XAD, 4, 5, 6, or 7 58 OGI 8 JMP, JSR) 6A JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 58 OGI 11 36 X 3 12, 13, 14, or 15	B8 LBI 3,8
33 TWO WORD* 69 JSR*** to Page 57 OGI 7 (except LDD, XAD, 4, 5, 6, or 7 58 OGI 8 JMP, JSR) 6A JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 58 OGI 11 36 X 3 12, 13, 14, or 15	
(except LDD, XAD, 4, 5, 6, or 7 58 OGI 8 JMP, JSR) 6A JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 5B OGI 11 36 X 3 12, 13, 14, or 15	**LDD/XAD Instruction First Word: 23; Second Word:
JMP, JSR) 6A JSR*** to Page 59 OGI 9 34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR*** to Page 5B OGI 11 36 X 3 12, 13, 14, or 15	First Word: 23; Second Word:
34 XIS 3 8, 9, 10, or 11 5A OGI 10 35 LD 3 6B JSR** to Page 36 X 3 12, 13, 14, or 15 5B OGI 11	**00 LDD 0,0
35 LD 3 6B JSR*** to Page 5A OGI 10 36 X 3 12, 13, 14, or 15 5B OGI 11	01 LDD 0,1
36 X 3 12, 13, 14, or 15 5B OGI 11	02 LDD 0,2
30 A3 12, 13, 14, 01 13	03 LDD 0,3
37 XDS 3 6C) 5C OGI 12	04 LDD 0,4
en invalid for 5D OGI 13	05 LDD 0,5
5E OGI 14	06 LDD 0,6
39 LBI 3,10 6E /	

Table 6-5. Table of COP400 Instructions Listed by Opcodes (Hexadecimal) (continued)

07	LDD 0,7	28	LDD 2,8	89	XAD 0,9	A5	XAD 2,5
08	LDD 0,8	29	LDD 2,9	8A	XAD 0,10	A6	XAD 2,6
09	LDD 0,9	2A	LDD 2,10	8B	XAD 0,11	A7	XAD 2,7
0A	LDD 0,10	2B	LDD 2,11	8C	XAD 0,12	A8	XAD 2,8
0B	LDD 0,11	2C	LDD 2,12	8D	XAD 0,13	Α9	XAD 2,9
0C	LDD 0,12	2D	LDD 2,13	8E	XAD 0,14	AA	XAD 2,10
0D	LDD 0,13	2E	LDD 2,14	8F	XAD 0,15	АВ	XAD 2,11
0E	LDD 0,14	2F	LDD 2,15	90	XAD 1,0	AC	XAD 2,12
0F	LDD 0,15	30	LDD 3,0	91	XAD 1,1	AD	XAD 2,13
10	LDD 1,0	31	LDD 3,1	92	XAD 1,2	AE	XAD 2,14
11	LDD 1,1	32	LDD 3,2	93	XAD 1,3	AF	XAD 2,15
12	LDD 1,2	33	LDD 3,3	94	XAD 1,4	В0	XAD 3,0
13	LDD 1,3	34	LDD 3,4	95	XAD 1,5	B1	XAD 3,1
14	LDD 1,4	35	LDD 3,5	96	XAD 1,6	B2	XAD 3,2
15	LDD 1,5	36	LDD 3,6	97	XAD 1,7	В3	XAD 3,3
16	LDD 1,6	37	LDD 3,7	98	XAD 1,8	B4	XAD 3,4
17	LDD 1,7	38	LDD 3,8	99	XAD 1,9	B5	XAD 3,5
18	LDD 1,8	39	LDD 3,9	9A	XAD 1,10	В6	XAD 3,6
19	LDD 1,9	3A	LDD 3,10	9B	XAD 1,11	B7	XAD 3,7
1A	LDD 1,10	3B	LDD 3,11	9C	XAD 1,12	· B8	XAD 3,8
1B	LDD 1,11	3C	LDD 3,12	9D	XAD 1,13	В9	XAD 3,9
1C	LDD 1,12	3D	LDD 3,13	9E	XAD 1,14	BA	XAD 3,10
1D	LDD 1,13	3E	LDD 3,14	9F	XAD 1,15	ВВ	XAD 3,11
1E	LDD 1,14	3F	LDD 3,15	Α0	XAD 2,0	BC	XAD 3,12
1F	LDD 1,15	80	XAD 0,0	A1	XAD 2,1	BD	XAD 3,13
20	LDD 2,0	81	XAD 0,1	A2	XAD 2,2	BE	XAD 3,14
21	LDD 2,1	82	XAD 0,2	А3	XAD 2,3	BF	XAD 3,15
22	LDD 2,2	83	XAD 0,3	A4	XAD 2,4		
23	LDD 2,3	84	XAD 0,4				
24	LDD 2,4	85	XAD 0,5	***00 ± YV 16	SR or JMP to page 0, 4	1 10 or 14or	4 YY (03E): 03E
25	LDD 2,5	86	XAD 0,6		SR or JMP to page 0, 2 SR or JMP to page 1, 5		
26	LDD 2,6	87	XAD 0,7		SR or JMP to page 2, 6		

SPACE DIRECTIVE

Syntax: [<|abel>].SPACE<expression>

LDD 2.7

[;<comments>]

The .SPACE directive skips forward a number of lines on the output listing as specified by the expression in the operand field.

88

XAD 0,8

Example:

.SPACE 20 Skip 20 lines.

.FORM DIRECTIVE

Syntax: .FORM ['<string>'][;<comments>]

The .FORM directive spaces forward to the top of the next page of the output listing (form feed). The optional string is printed as a page title on each page until a .FORM directive containing a new string is encountered. No action is taken (except for a new page title) if the .FORM directive is encountered immediately after an assembler-generated top-of-page request which occurs when an output listing is full.

Example:

. FORM'BCD ARITHMETIC ROUTINES' :FORM FEED

The string must be 26 or fewer characters to be fully printed on the output listing.

C0+XX JSR or JMP to page 3, 7, 13, or 17, word XX (0-3F16):C0-FF

.WORD DIRECTIVE

Syntax: [<label>:].WORD<expression> [,<expression>]...[;<comments>]

The . WORD directive stores consecutively in memory one 8-bit byte of data for each given expression. If the directive has a label, it refers to the address of the first expression. The value of each expression must be in the range - 128 to + 127 for signed data or 0 to 255 for unsigned data.

The hexadecimal value of ASCII characters may be stored in memory using the . WORD directive and an operand expression specifying character strings or their hexadecimal equivalents. (See Table 6-8, ASCII Character Set in Hexadecimal Representation.)

In the smaller system dedicated applications in which COP400 devices are commonly used, a more typical function of the . WORD directive is to place 7-segment decode data in ROM for output to the digits of an LED or VF display. Table 6-9 provides the 7-segment binary and hexadecimal values associated with the display numerals 0 through 9, with and without the Decimal

Point bit on and with the contents of ROM (L7-L0) assigned to Sa-Sg, D.P. as well as to D.P., Sg-Sa.

Examples:

1. .WORD X'FF

2. .WORD MPR-10, X'FF TBL:

.WORD 'H', 'E', 'L', 'O' 3. 4.

.WORD X'48, X'45, X'4C, X'4C, 2'4F

Example 1 stores the hexadecimal number FF in a byte of memory.

Example 2 stores two hexadecimal numbers in consecutive bytes in memory.

Examples 3 and 4 store the hexadecimal value of the word HELLO in consecutive bytes of memory.

. ADDR DIRECTIVE

Syntax: [<label:>].ADDR<expression> [,<expression>]...[;<comments>]

The . ADDR directive generates 8-bit bytes as specified by one or more expressions in the operand field of this directive and places them in successive memory locations. These expressions are usually labels and are used as address pointers by the COP400 JID (Jump Indirect) instruction which transfers program control to the contents of the address generated by the . ADDR directive.

Table 6-6. Summary of Assembler Directives

Directive	Function	Section
. ADDR	Address constant generation	6.4.3
.CHIP	Identification of COP400 device	6.4.3
.DO	Begin Macro-time looping*	6.5.7
.ELSE	Conditional assembly directive	6.5.5
.END	Physical end of source program	6.4.3
.ENDDO	End Macro-time looping*	6.5.7
.ENDIF	Conditional assembly directive	6.5.5
.ENDM	End Macro definition*	6.5.1
.ERROR	Macro error message generation**	6.5.6
.EXIT	Exit DO loop*	6.5.7
.FORM	Output listing top-of-form	6.4.3
.IF	Conditional assembly directive	6.5.5
.IFC	Macro conditional assembly**	6.5.5
.INCLD	Include disk file source code	6.4.3
.LIST	Listing output control	6.4.3
.LOCAL	Establish a new local symbol region	6.4.3
.MACRO	Begin Macro definition	0.5.1
.MDEL	Macro delete**	6.5.6
.MLOC	Macro local symbol designation*	6.5.5
.OPT	Define COP400 device options	6.4.3
.PAGE	Set assembler location counter to page address	6.4.3
.SET	Assign values to variables	6.4.3, 6.5.6
.SPACE	Space n lines on Output Listing	6.4.3
.TITLE	Identification of program	6.4.3
.WORD	8-bit data generation	6.4.3

^{*}Used only in Macro definitions.

Table 6-7, List Options

0	Bit		6-Bit			
Control Function	Positions	Binary Value	Hex Value	Description		
Master List	0	0 1	00 01	Suppress all listing *Full listing		
.IF List	1	0	00 02	*Suppress listing of unassembled code Full listing (of .IFs and IFCs)		
Macro List	2,3	00 10 11	00 08 0C	*List only macro calls List only code generated by macro calls List all code expanded during macro calls		
Binary List	4	0 1	00 · 10	List only the first two bytes of generated data *List all the binary output by statements generating more than one word (e.g., ASCII)		
Include List	5	0 1	00 20	*List only error lines for the included file List the included file (source statements from the in- cluded files are listed without line numbers)		

^{*}Indicates Default

^{**}Macro related directives.

Table 6-8. ASCII Character Set in Hexadecimal Representation

	7-Bit	·	7-Bit		7-Bit		7-Bit
01	Hex		Hex		Hex		Hex
Character	Number	Character	Number	Character	Number	Character	Number
NUM	00	SP	20	@	40	٠.	60
SOH	01	!	21	Α	41	а	61
STX	02	,,	22	В	42	b	62
ETX	03	#	23	C	43	С	63
EOT	04	\$	24	D	44	d	64
ENQ	05	%	25	E	45	е	65
ACK	06	&	26	F	46	f	66
BEL	07	,	27	G	47	g	67
BS	08	(28	н	48	h	68
HT	09)	29	l I	49	i	69
LF	0A	*	2A	J	4A	j	6A
VT	0B	+	2B	K	4B	k	6B
FF	0C	• .	2C	L	4C	ı	6C
CR	0D	-	2D	М	4D	m	6D
so	0E		2E	N	4E	n	6E
SI	0F	.1	2F	0	4F	0	6F
DLE	10	0	30	. Р	50	р	70
DC1	11	1	31	Q	51	q	71
DC2	12	2	32	R	52	r	72
DC3	13	3	33	s`.	53	s	73
DC4	14	4	34	Т	54	. t	74
NAK	15	5	35	U	55	u	- 75
SYN	16	6	36	V	56	v	76
ETB	17	7	37	w	57	. w ,	77
CAN	18	8	38	×	58	×	78
EM	19	9	39	Y	59	y y	79
SUB	1A	:	3A	z	5A	z	7A
ESC	1B	;	3B	l [5B		7B .
FS	1C	<	3C	\	5C		7C
GS	1D	=	3D]	5D	ALT	7D
RS	1E	>	3E	1	5E	ESC	7E
US	1F	?	3F	+	5F	DEL, rubout	7F

This directive masks out the upper eight bits of the expression specified in the operand field, and places the lower eight bits in successive memory locations. Next, the lower eight bits of the symbol or expression are masked and a comparison is made of the upper eight bits with the current location counter address to ensure that the address generated by the . ADDR directive is in the same 4-page ROM block as the assembler location counter - this test is necessary since the JID instruction must access a pointer and transfer program control within the current 4-page program ROM block. If this test indicates an out-of-range expression, an error message will be generated upon assembly and listed on the assembler listing. For further information on the operation, restrictions asociated with, and use of the COP400 JID instruction, see the MOS Data Book or the specific Data Sheet.

Example:

Create an address pointer table to be used by the COP400 JID instruction.

Assuming that program labels TBL1, TLB2 and TBL3 are located at memory locations 01D3, 01DF and 02C0, respectively, with the .ADDR directive placed

in the program source code preceding memory location 01C0 using an Assignment Statement, then

. = X′1C0

;SET LOCATION POINTER TO ;ROM LOCATION X'01C0

. ADDR TBL1, TBL2, TBL3

will place the following address pointer data in the following memory locations:

Address (HEX)	Data (HEX)	
01C0	D3	(lower eight bits of address of TBL1 label)
01C1	DF	(lower eight bits of address of TBL2 label)
01C2	XX	(ERROR message will be generated — TBL3 address is out of range for .ADDR directive)

. PAGE DIRERECTIVE

Syntax: .PAGE [<expression>][;<comments>]

The .PAGE directive changes the assembler's location counter to the address of the beginning of the ROM page specified by the expression in the operand field.

Table 6-9. Display Digit Segments



-	Binary Values					;	Hexadecimal Values		Hexadecimal Values		
	Sa-Sg, D.P.→L ₇ -L ₀					-0		-Sg, ·L ₇ -L ₀		.P., → L ₇ -L ₀	
Sa	Sb	Sc	Sd	Se	Sf	Sg	D.P. Off/On	D.P. Off	D.P. On	D.P. Off	D.P. On
1	1	1	1	1	1	0	0/1	FC	FD	3F	BF
0	1	1	0	0	0	0	0/1	60	61	06	86
1	1	0	1	1	0	1	0/1	DA	DB	5B	DB
1	1	1	1	0	0	1	0/1	F2	F3	4F	CF
1	1	1	0	0	1	1	0/1	66	67	- 66	E6
1	0	1	1	0	1	1	0/1	В6	B7	6D	ED
1	0	1	,1	1	1	1	0/1	B7	BF	7D	FD
1	1	1	0	0	0	0	0/1	E0	E1	07	87
1	1	1	1	1	1	1.	0/1	FE	FF	7F	FF
_1	1	1	0	0	1	1	0/1	E6	E7	67	E7

The value of the expression may not exceed the maximum ROM page number for the chip being used. (See .CHIP directive.) There are 64 locations in each ROM page.

Example:

. PAGE 2	SET LOCATION COUNTER TO				
	:X'80				

LOCAL DIRECTIVE

Syntax: .LOCAL [;<comments>]

The . LOCAL directive establishes a new program section for local labels (labels beginning with a dollar sign [\$]). All local labels between two .LOCAL directive statements have their values assigned to them only within that particular section of the program. Note that a . LOCAL directive is assumed at the beginning and the end of a program; thus, one .LOCAL directive within a program divides the program into two local sections. Up to 58. LOCAL directives may appear in one assembly.

Example:

\$X:.WORD 1	;FIRST LABEL \$X
.LOCAL	;ESTABLISH NEW LOCA

:SYMBOL SECTION

\$X:.WORD 1 SECTION LABEL \$X, NO CON-:FUSION SINCE THEY ARE IN

:DIFFERENT "LOCAL" BLOCKS

.SET DIRECTIVE

Syntax: .SET <symbol>,<expression> [;<comments>]

The .SET directive is used to assign values to symbols. In contrast to an ASSIGNMENT statement, a symbol assigned a value with the .SET directive can be assigned different values an arbitrary number of times within an assembly language program with each new value taking precedence over the previous value for a particular symbol.

Example:

.SET	A,100	;SET A = 100
.SET	B,50	;SET B = 50
.SET	C.A-25*B/4	:SET C = A-25*B/4

Note: this expresion is always evaluated from left to right regardless of the operators used between the variables and constants unless parentheses appear in the expression.

.CHIP DIRECTIVE

Syntax: .CHIP<expression>[;<comments>]

The .CHIP directive specifies to the assembler the particular COP device for which the assembly source code is being written. This is necessary since different COP400 devices having a different number of COP400 instructions may use the COP Cross Assembler. The devices which may be specified with the .CHIP directive and the corresponding values for their operand field expressions are as follows:

	COP400 Device	Operand Expression
	COP410P	410
	COP411L	411
С	OP420/420L/420C	420*
. 0	OP421/421L/421C	421
	COP422/422L	422
	COP440	440
	COP441	441
	COP442	442
	COP444L	444
	COP445L	445
	GOP2440	2440
	COP2441	2441
	COP2442	2442

^{*}Indicates default value.

A feature associated with the .CHIP directive is that the assembler allows for multiple. CHIP directives in the program. The assembler will treat the program as one written for the COP device specified by the last .CHIP directive (the default device is the COP420) until it encounters a new .CHIP directive. It will then treat the program as one written for a different device as specified by the new .CHIP directive.

Example:

1. No .CHIP directive:

.PAGE

.END

Assembler assumes default device, the COP420.

2. Multiply .CHIP directives:

.PAGE :ASSEMBLER ASSUMES COP420

;ASSEMBLER ASSUMES COP440 .CHIP 440 :FOR FOLLOWING CODE UNTIL

;NEXT . CHIP

.END

OPT DIRECTIVE

Syntax: .OPT<expression₁>,<expression₂> [;<comments>]

The .OPT directive specifies to the assembler which mask-programmable options have been selected for the device for which the program is written (as specified by the .CHIP directive). The first expression indicates the option number: the second expression indicates the value to be assigned to the specified option number. Values for the first expression (option numbers) must be within the range 1 through 56; values for the second expression (option values) must be within the range 0 through 14. A value of 15 indicates an undefined option. Also, option numbers and values must be valid for the particular COP device for which the program is written. For specific information on the options and values associated with COP400 devices, see the MOS Data Book or the specific Data Sheet

The .OPT directive does not convey information to the assembler for its own use. It is necessary to provide option information to be included in the assembler Load Module output file for mask-programming the selected options into the COP part when fabricated.

Example:

OPT. 1.3 OPT. 2.1 :SPECIFY OPTION 1 = 3

:SPECIFY OPTION 2 = 1

.INCLD DIRECTIVE

Syntax: .INCLD<filename>[:<comments>]

The .INCLD directive includes the symbolic file specified in the operand field of the directive in the current assembler source code. Specifically, it causes the assembler to read source code from the specified file on the current diskette until an end-of-file mark is reached, at which time it will again start reading source code from the assembly input file. The file must be a symbolic file. The default modifier is SRC. Since the specified file is included in the source code at assembly time, the included file must, as mentioned above, be contained on the current diskette as assembly time. Expansion of the source code included by this directive on the assembler output listing is controlled by bit 5 in the operand field of the . LIST directive. A .LIST with bit 5 set to "1" must be contained in the assembly source code prior to the .INCLD directive in order for the contents of the included file to be expanded on the assembler output listing (see . LIST directive, above).

Example:

.LIST X'21

EXPANDING . INCLD SOURCE CODE ON OUTPUT LISTING .INCLD BCDADD ;INCLUDE 'BCDADD.SRC' FILE ON CURRENT DISKETTE


CONDITIONAL ASSEMBLY DIRECTIVES

Syntax: [<label>:].IF<expression>[;<comments>] .ELSE [;<comments>] .ENDIF [:<comments>]


The conditional assembly directives selectively assemble portions of a source program based on the value of the expression in the operand field of the .IF directive statement. All source statements between an .IF directive and its associated . ENDIF are defined as an .IF-.ENDIF block. These blocks may be nested to a depth of ten. The . ELSE directive can be optionally included in an .IF-.ENDIF block. The .ELSE directive divides the block into two parts. The first part of the source statements block is assembled if the .IF expression is greater than zero; otherwise, the second part is assembled. When the .ELSE directive is not included in a block, the block is assembled only if the .IF expression is greater than zero. If an error is detected in the expression, the assembler assumes a true value (greater than zero).

Example:

1. Two part conditional assembly:



2. Nested .IF-. ENDIF block conditional assembly:



Labels appearing on .IF statements are assigned the address of the next assembled instructions. Labels cannot be used on .ELSE or .ENDIF directives.

Listing of conditional assembly code is controlled by the . LIST directive.

6.5 Macros

The primary use of macros is to make the assembly process easier, by inserting duplicative or similar assembly language statements into the program source code without the need to manually enter these statements into the program each time they are required. A macro, once defined, will automatically, during assembly time, place reiterative code or similar code with changed parameters into the assembler source code when called by its macro name. The following sections are devoted to explaining the process of defining and calling macros, with and without parameters, and describing assembler directives associated with the use of macros.

Using macros, a programmer can gradually build a library of basic routines, allowing variables unique to particular programming applications to be defined in and passed to a particular macro when called by main programs. Such macros can be automatically included in the assembly source code of main programs using the .INCLD directive (see Section 5.4.3) or read into the source code during an editing session using the READ FROM<filename>command (see Chapter 5).

6.5.1 Defining a Macro

The process of defining a macro involves preparing statements which perform the following functions:

- · Give it a name
- · Declare any parameters to be used
- · Write the assembler statements it contains
- · Establish its boundaries

Macros must be defined before their use in a program. Macro definitions within an assembly do not generate code. Code is generated only when macros are called by the main program. Macro definitions are formed as follows:

. MACRO mname [.parameters]

macro body

.ENDM

where,

- a. .MACRO is the directive mnemonic which initiates the macro definition. It must be terminated by at least one blank.
- b. "mname" is the name of the macro. It is legal to define a macro with the same name as an already existing macro, in which case the latest definition is operative. Previous definitions are, however, retained in the macro definition table unless deleted from the buffer space by the .MDEL directive (see below). The macro name is used by the main progam to call the macro, and must adhere to the rules given for symbol construction in Section 6.2.
- c. [,parameters] is the optional list of parameters used in the macro definition. Each parameter must adhere to the symbol construction rules. Parameters are delimited from "mname" and successive parameters by commas.
- d. The macro body consists of assembly language statements. The macro body may consist of simple text, text with parameters, and/or macrotime operators.
- e. The .ENDM signifies the end of the macro and must be used to terminate a macro definition.

The following are examples of legal and illegal .MACRO directives.

SIMPLE MACROS

.MACRO INC2

The simplest form of macro definition is one with no parameters or macro operators. The macro body is simply a sequence of assembly language statements which are substituted for each macro call. Of course, such identical macro calls are inefficient if called repetitively within the same assembly program — a repeatedly used series of assembly language statements within a program should be coded as a subroutine. However, simple macros with no variables are useful in compiling a library of basic routines to be used within different programs, since, as mentioned above, they allow the programmer to simply call the macro within the program rather than repeatedly coding all the macro body statements into each program when needed. An example of a simple macro definition follows:

;MACRO "INC2" TO INCREMENT A 2-DIGIT BCD ;RAM COUNTER WHEN CALLED, B MUST POINT TO ;A LOW-ORDER DIGIT OF COUNTER

;BEGIN MACRO DEFINITION

SC	;INITIALIZE C TO 1 TO ADD ;LOW-ORDER DIGIT
CLRA	;ZERO TO A
AISC 6	;BCD ADJUST RESULT IF ;NECESSARY
ASC	
ADT	;IF RESULT > 9, LOW-ORDER ;DIGIT = 0
XIS	;PLACE INCREMENTED DIGIT IN ;M, POINT TO HIGH-ORDER DIGIT
CLRA	;ZERO TO A
AISC 6	;ADD CARRY, IF PROPAGATED ;FROM LOW-ORDER DIGIT TO ;HIGH-ORDER DIGIT
ASC	
ADT	;BCD ADJUST RESULT IF ;NECESSARY
X	;REPLACE DIGIT IN M
.ENDM	

MACROS WITH PARAMETERS

Obviously, the above macro cound be made more flexible by the addition of parameters in the macro definition, allowing the programmer to specify the low-order digit of the RAM counter to be incremented in the macro call itself, rather than relying on the instruction in the main program which loads the B (RAM address) register with the proper value before calling the macro. The following is an example of the use of parameters within a macro definition to accomplish this result:

Legal	Illegal	Reason illegal
. MACRO MAC,A,B	.MACRO SUB,?1H	Special character used in parameter
. MACRO \$ADD,OP1,OP2	. MACRO 1MAC,C,D	First character of macro name numeric
. MACRO LIST,\$1	. MACRO MAC,25	First character of parameter must be alphabetic
. MACRO MSG3	. MACRO M\$AC	Special character used in macro name

COUNTER THE LO	TO INCREMENT A 2-DIGIT RAM DW-ORDER DIGIT OF THE RESENTED BY PARAMETERS
. MACRO INC2A, R,D	;R,D = REGISTER #. DIGIT # OF ;LOW-ORDER DIGIT COUNTER
LBI	;POINT TO LOW-ORDER DIGIT ;OF COUNTER
SC	;INITIALIZE C TO A TO ADD TO ;LOW-ORDER DIGIT
CLRA	;ZERO TO A
AISC 6	;BCD ADJUST RESULT IF ;NECESSARY
ASC	
ADT	;IF RESULT >9, LOW-ORDER ;DIGIT = 0
xiŝ	;PLACE INCREMENTED DIGIT IN ;M, POINT TO HIGH-ORDER DIGIT
CLRA	;ZERO TO A
AISC 6	;ADD CARRY, IF PROPAGATED ;FROM LOW-ORDER DIGIT TO ;HIGH-ORDER DIGIT

6.5.2 Calling a Macro

ASC

ADT

.ENDM

Х

Once a macro has been defined, it may be called by a program to generate code. A macro is called by placing the macro name in the operand field of the assembly language statement and the actual value of parameters to be used (if any) by the symbolic macro definition parameters. The following form is used for a macro call:

:NECESSARY

:BCD ADJUST RESULT IF

:END MACRO DEFINITION

;REPLACE DIGIT IN M

<mname>[<parameters>]

where.

- a. "mname" is the name previously assigned in the macro definition.
- b. [<parameters>] is the list of input parameters. When a macro is defined without parameters. the parameter list is omitted from the call.

A call to the simple INC2 macro, defined above, would be expanded as follows:

Before Assembly	(showr	n withou	t comments)
· ·	nerates	INC2 SC CLRA	6

Assembled Program

Note: The macro call (INC2), as well as the expanded macro machine and source code will appear on the assembler output listing if a .LIST directive with bits 2 and 3 set is placed in the program's source code (see Section 6.4.3). The macro call statement (INC2) itself will not generate machine code.

6.5.3 Using Parameters

Source Program

Source Program

As already indicated, the power of a macro can be increased tremendously through the use of optional parameters. The parameters allow variable values to be declared when the macro is called.

For example, the parameter version of INC2, INC2A (Section 6.5.1), could be used to increment a 2-digit RAM based upon the parameter values specified in the macro call. The following macro call illustrates the use of the INC2A macro to increment a 2-digit RAM counter whose low-order digit is contained in RAM ranistar 3 dinit 11.

Assembled Program

Before Assembly (sl	nown without comments)
: INC2A 3,14 generato :	INC2A 3,14 LBI 3,14 SC CLRA AISC 6 ASC

When parameters are included in a macro call, the following rules apply to the parameter list:

- a. Commas or blanks delimit parameters.
- b. Consecutive blanks are treated as a single delimiter.
- A leading, following or embedded comma in a string of blanks is treated as a single delimiter.
- d. A semicolon terminates the parameter list and starts the comment field
- e. Quotes may be included as part of a parameter except as the first character of a parameter.
- f. A parameter may be enclosed in single quotes ('), in which case the quotes are removed and the string is used as the parameter. This function is useful when blanks, commas, or semicolons are to be included in the parameter.
- g. To include a quote in a quoted parameter, it must be preceded by another quote (").
- h. Missing or null parameters are treated as strings of length zero.

PARAMETERS REFERENCED BY NUMBER

"#" is a macro operator that references the parameter list in the macro call. When used in an expression, it is replaced by the number of parameters in the macro call. The following .IF directive, for example, causes the conditional code to be expanded if there are more than 10 parameters in the macro call:

.IF #>10 '#N' — Nth Parameter

When used in conjunction with a constant or variable, the '#' operator references individual parameters in the parameter list. The following example demonstrates how this function may be used in defining and calling a macro to establish a program memory data table:

. MACRO X ;MACRO DEFINITION . WORD #1.#2.#3

. WORD #1, . ENDM

Macro Call Generated Code

X X'61,X'FF,X'90 . WORD X'61,X'FF,X'90

This technique eliminates the need for naming each parameter in the macro definition, particularly convenient when long parameter lists are to be used. It also allows powerful macros to be defined using an arbitrary number of parameters.

6.5.4 'A' — Concatenation Operator

The "A" macro operator is used for concatenation. When found, the "A" is removed from the output string and the strings on each side of the operator are compressed together after parameter substitution.

Example:

.MACRO LABEL,X R X: .WORD 1 I I: .WORD 1

The Macro call:

LABEL 0

generates:

RO: .WORD 1

Another example of the use of this operation is shown in Section 6.5.8 (Macro-Time Loop Example).

6.5.5 Local Symbols

Syntax: .MLOC<symbol>[,<symbol>]...
[;<comments>]

When a label is defined within a macro, a duplicate definition results with the second and each subsequent call of the macro. This problem can be avoided by using the .MLOC directive to declare labels local to the macro definition. In other words, if a macro definition containing fixed labels is to be called more than once during an assembly, duplicate definition errors will occur unless the .MLOC directive is used in the macro definition.

To illustrate this problem, consider the following macro definition, intended for multiple calls in an assembly, which does not use the .MLOC directive. Since it is a multiple loop routine, jumping back to the CLRA instruction, the inability to use a fixed label referencing this instruction requires the use of more complicated transfer of control instructions (JP) referenced to the assembly location counter (".") and not to one label:

;MACRO "CLRAM" TO CLEAR ALL DIGITS (0-15) OF ;ALL COP420 DATA MEMORY REGISTERS (0-3)

.MACRO CLRAM

LBI 3,0 ;CLEAR REGISTER 3 FIRST CLRA

XIS ;EXCHANGE ZEROS INTO ;MEMORY DIGIT

JP -2 ;JUMP BACK TO "CLRA" UNTIL ;REGISTER CLEARED

XABR ;REGISTER CLEARED, BR TO A AISC 15 :REGISTER 0 CLEARED?

JP . +3 ;YES, JUMP TO FIRST INSTRUC-;TION AFTER ROUTINE

XABR ;NO, BR -1 TO BR

JP -7 ;JUMP BACK TO "CLRA" TO ;CLEAR NEXT REGISTER

.ENDM ;END MACRO DEFINITION

Now here is the same macro (without comments) using the .MLOC directive which allows the fixed label, "CLEAR." to be referenced by the JP instructions:

.MACRO CLRAM
.MLOC CLEAR
LBI 3,0
CLEAR: CLRA
XIS
JP CLEAR
XABR
AISC 15
JP . +3
XABR
JP CLEAR
.ENDM

The .MLOC directive may occur at any point in a macro definition, but it must precede the first occurrence of the symbol(s) it declares local. If it does not, no error will be reported per se, but symbols used before the .MLOC will not be recognized as local. Local macro labels appear in the symbol table map at the end of the assembly listing as ZZXXXX, where XXXX is a particular hex number.

6.5.6 Conditional Expansion

The versatility and power of the macro assembler is enhanced by the conditional assembly directives. The conditional assembly directives (.IF, .ELSE, .ENDIF) allow the user to generate different lines of code from the same macro simply by varying the parameter values used in the macro calls. Three relational operators are provided:

= (equal) < (less than) > (greater than)

.IF, .ELSE, .ENDIF DIRECTIVES

When the macro assembler encounters an .IF directive within a macro expansion, it evaluates the relational operation that follows. If the expression is satisfied (evaluated greater than 0), the lines following the .IF are expanded until an .ELSE or an .ENDIF is encountered. If the expression is not satisfied (evaluated less than or equal to 0), only the lines from the .ELSE to the .ENDIF are expanded. See Section 6.4.3 for additional information on the conditional assembly directives.

Evample:

SHIFT THE CONTENTS OF RAM ADDRESS R.D. ;RIGHT IF N>0, LEFT OTHERWISE . MACRO SHIFT R,D,N LBI R.D ;POINT TO RAM DIGIT R,D .IF N>0 CLRA :SHIFT RIGHT IF N>0 SKMBZ 3 AISC 4 SKMBZ 2 AISC 2 SKMBZ 1 AISC 1 .ELSE :SHIFT LEFT IF N≤0 LD ADD .ENDIF

X ;EXCHANGE SHIFTED DIGIT IN ;A BACK INTO RAM .ENDM ;END MACRO DEFINITION

.IFC DIRECTIVE

Syntax: [<label>:].IFC<string₁><operator>
<string₂>[;<comments>]

The .IFC directive allows conditional assembly based on character strings rather than the value of an expression as in the .IF directive. String₁ and string₂ are the character strings to be compared. Operator is the relational operator between the strings. Two operators are allowed: EQ (equal) and NE (not equal). If the relational operator is satisfied, the lines following the .IFC are assembled until an .ELSE or an .ENDIF is encountered. .ELSE and .ENDIF directives have the same effect with the .IFC directive as they do with the .IF directive.

The primary application of the .IFC is to compare a parameter value such as #3 against a specific string.

Example:

.IF #3 NE INTEGER

6.5.7 Useful Directives

Syntax: [<label>:].SET<symbol>,<expression> [;<comments>]

The .SET directive is used to assign values to symbols (variables). A variable assigned a value with the .SET directive can be reassigned different values an arbitrary number of times (see Section 6.4.3). Set variables are useful during macro expansion to control macro-time looping and macro communication. To ensure value correspondence between pass 1 and pass 2 of the assembler, all values in the expression must be defined before use in a .SET directive. If a value is not previously defined, an error is reported and a value of zero is returned. For an example of the .SET directive in a

. MDEL DIRECTIVE

Syntax: [<label>:]. MDEL<mname>[,<mname>]... [;<comments>]

The .MDEL directive deletes macro definitions from the macro definition table and frees the buffer space used by the definitions.

Examples:

.MDEL INC2

.ERROR DIRECTIVE

Syntax: [<|abel>:]. ERROR ['<string>']
[;<comments>]

The .ERROR directive generates an error message and an assembly error that is included in the error count at the end of the program. The directive is useful for parameter checking in macros. For example, the INC2A macro, defined in Section 6.5.1, will put out erroneous code, if written for a COP420 program, if R>3 or D>15, since the COP420 has four RAM registers (0-3) containing 16 digits (0-15) each. To flag this condition with an error message, the following .ERROR directives may be included in the INC2A macro definition:

.MACRO INC2A,R,D .IF D>15 .ERROR 'LBI WILL NOT WORK WITH D VALUE>15' .ELSE .IF R>3 .ERROR 'LBI WILL NOT WORK WITH R VALUE>3' .ELSE LBI R.D SC CLRA AISC ASC ADT XIS **CLRA** AISC 6 ASC ADT Y .ENDIF .ENDIF .ENDM

6.5.8 Macro-Time Looping

. DO AND . ENDDO DIRECTIVES

Syntax: [<|abel>:]. DO<count>[;<comments>] [<|abel>:].ENDDO[;<comments>]

Macro-time looping is facilitated through the .DO and .ENDDO directives. These directives are used to delimit a block of statements which are repeatedly assembled. The number of times the block will be assembled is specified by the . DO directive "count" value. Following is the format of a .DO-.ENDDO block:

source

.DO

.ENDDO

count

Note: . DO. . ENDDO. and . EXIT are defined only within a macro definition.

The "X" macro described in the section on "#" could be modified to generate a variable number of words, using .DO and a loop counter.

.EXIT DIRECTIVE

Syntax: [<|abel>]. EXIT [;<comments>]

Early termination of looping in a .DO-.ENDDO block can be effected with the . EXIT directive. This directive allows the current loop to finish and then terminates looping. The .EXIT directive is commonly used in conjunction with a conditional test within a macro loop which will exit from the loop if a variable is equal to a particular value. In such cases the . DO "count" value is not crucial, provided it exceeds the maximum number of times the . DO loop will be required or expected to be

executed for a particular macro definition or for possible macro calls.

EXAMPLE OF A MACRO-TIME LOOP

The following examples show the use of the . DO, .ENDDO, and .EXIT directives. The macro CTAB generates a constant table from 0 to MAX where MAX is a parameter of the macro call. Each word has label DOX:. where X is the value of the data word.

	. MACRO	CTAB,MAX
	.SET	X,0
	.DO	MAX+1
DO X:	.WORD	Χ
	.SET	X,X + 1
	.ENDDO .ENDM	

Now a call of the form:

CTAB 10

X.0

generates code equivalent to: .SET

D00:	.WORD	X
	.SET	X,X + 1
D01:	.WORD	X
	.SET	X,X + 1
D02:	.WORD	X
	•	

	.SEI	X,X +
D09:	.WORD	X
	.SET	X,X + 1
D10:	.WORD	X

Note: Care must be taken when writing macros that generate a variable number of data words through the use of the .IF or the .DO directives. If the operands on these directives are forward referenced, their values change between pass 1 and pass 2 and the number of generated words may change. Should this be the case, all labels defined after the macro call that has changed values generate numerous assembly errors of the following form:

ERROR DUP . DEF

6.5.9 Nested Macro Calls

Nested macro calls are allowed; that is, a macro definition may contain a call to another macro. When a macro call is encountered during macro expansion, the state of the macro currently being expanded is saved and expansion begins on the nested macro. Upon completing expansion of the nested macro, expansion of the original macro continues. Depth of nesting allowed will depend on the parameters list sizes, but on the average about 10 levels of nesting will be allowed.

A logical extension of a nested macro call is a recursive macro call, that is, a macro that calls itself. This is allowed, but care must be taken that an infinite loop is not generated.

6.5.10 Nested Macro Definitions

A macro definition can be nested within another macro. Such a macro is not defined until the outer macro is expanded and the nested .MACRO statement is executed. This allows the creation of special-purpose macros based on the outer macro parameters and, when used with the .MDEL directive, allows a macro to be defined only within the range of the macro that uses it.

6.6 Example of Creating and Assembling A User Program

The following example illustrates the basic process of creating an assembly language file and, after checking for errors, assembling the user program file. The use of a diskette containing the PDS main programs EDIT, LIST and ASM with the volume name "1" is assumed. The user program given is a sample display/keyboard debounce-decode program. This program illustrates typical usage of some of the most commonly used assembler directives. The use of a CRT console and high-speed printer is assumed. The assembler input file, DSPLY.LM, is written to and read from the same diskette containing the system main programs mentioned above, disk 1.

CREATING FILE DSPLY.SRC

Assuming PDS has been initialized and the EXEC program is currently in use, the user creates the DSPLY.SRC assembly as follows:

1. Invoke the EDIT program:

X>@EDIT CR

Next, enter the DISK EDIT MODE, creating a new filename, DSPLY SRC. (The EDIT program displays the number of available sectors on the DISK.):

E>E DSPLY CR /
CREATE NEW FILE (Y/N, CR = YES)? CR
AVAILABLE SECTORS (# of sectors)

 Enter input mode and insert assembly language statements as shown in Figure 6-2. After entering a line and pressing a carriage return, EDIT will re-prompt with the next line number followed by a "?":

 Exit input mode by pressing CR and finish the edit, writing the assembly language file to the disk, catalogued as DSPLY.SRC:

E>FCR FINISH CURRENT EDIT (Y/N, CR = YES)? CR E>

5. If the user desires, the first debug of the entered code may be performed by using the LIST system program to obtain a listing of the source code to verify proper format and content of the assembly language statements prior to an assembly. The following command calls the LIST program and outputs a listing to the line printer as shown in Figure 6-1, unformatted except for line numbers:

E>@LIST DSPLY.SRC PR NE NH NP CR LIST,REV:A (Listing now begins.)

6. Having verified the assembly language statements contained in DSPLY.SRC, the user may perform a limited assembly of the program, obtaining only an error listing on the CRT to determine if any edits are required as indicated by the error message output to the CRT. The following command calls and invokes an assembly of DSPLY.SRC, outputting an error message listing as shown on the CRT. (If any errors had been encountered during the assembly, the line numbers, assembly language statements and type of errors would be displayed as well as the count of the total number of assembly errors.):

L>@ASM I = DSPLY,O + DSPLY,L = *CN,EL CR ASM,REV:A END PASS 1 (Error message listing follows.) COP CROSS ASSEMBLER PAGE1 DSPLY COP420 DISPLAY DEMO NO ERROR LINES 227 ROW WORD USED END PASS 2 3000000 OBJECT CHECKSUM = D7A7 OBJECT CHECKSUM = 0529 INPUT FILE 1;DSPLY.SRC

If error lines had been displayed, the user may have been able to determine from the error message definitions the proper edits to make to the source code without the need for a complete assembler output listing. If not, to obtain a complete assembler output listing, the following command would be entered on the console:

A>I = DSPLY,L = *PR CR

 After obtaining an error-free assembly, the user can create a load module file for loading into PDS shared memory for debugging and obtain a full output listing on the printer as follows:

A>I = DSPLY,O = DSPLY,L = *PR CR CREATING FILE 1:DSPLY .LM END PASS 1 (Listing begins to print.) END PASS 4 A>

Figure 6-2 provides a complete assembler output listing for an assembly of DSPLY. SRC.

MONITOR PROGRAM LISTING

```
.TITLE DSPLY, 'COP420 DISPLAY DEMO'
 2 :COP 420 DISPL AY/KEYBOARD DEBOUNCE/DECODE ROUTINE.
  :DISPLAYS 14 BCD DIGITS CONTAINED IN M(0.14) THROUGH
  ;M(0, 1), HIGH-ORDER TO LOW-ORDER, RESPECTIVELY.
  ;DECIMAL POINT POSITION VALUE CONTAINED IN M(0, 15).
   :DIGIT POSITION VALUE CONTAINED IN M(1, 15).
   ;TEMPORARY STORAGE OF 4 BITS OF SEGMENT DATA IN M(3, 14).
   KEYBOARD DEBOUNCE COUNTER (KBC) CONTAINED IN M(3, 15).
   SEVEN-SEGMENT DECODE ROM LOOKUP DATA CONTAINED IN PAGE
  ;4, WORDS 0 - F.
10
   :KEYSTRAP DATA TIED TO D14-D12 LINES PLACED IN M(1.14)
11
   :THROUGH M(1, 12).
   EXIT TO KEYDECODE ROUTINE AFTER DEBOUNCING KEYSWITCH
   CLOSURES WITH DIGIT VALUE IN M(1, 15) AND G PORT DATA
15
   :IN A.
               .SPACE
                                       :LEAVE 5 BLANK LINES ON LISTING
16
                           5
                           0
17
               . PAGE
               DIGIT
                                       ;ASSIGN VALUE 1,15 TO "DIGIT"
18
                           1,15
19
               STORE
                           3,14
                                       ;ASSIGN VALUE 3,14 TO "STORE"
                        =
                                       ;ASSIGN VALUE 3,15 TO "KBC"
20
               KBC
                           3.15
                                       FIRST INSTRUCTION MUST BE A "CLRA"
21
               CLRA
22 START:
               JSR
                           CLRAM
                                       :CLEAR ALL RAM
23
               LBI
                           0.14
24 LDRAM:
               CBA
                                       :LOAD DISPLAY REGISTER WITH NUMBERS
25
               XDS
26
                                       :14 - 1
               JΡ
27
                           LDRAM
28 DSPLY
               OGI
                           15
                                       SET ALL G PORTS HIGH
29
                           KBC
                                       POINT TO M(3, 15)
               LBI
30
                                       :15 TO KBC
               STII
                           15
31 DSP1:
32
               LBI
                           0,14
                                       ;NO, START DISPLAY AT DIGIT 14
33 DSP2:
               CBA
                                       :DIGIT POSITION TO A
               XAD
                           DIGIT
34
                                       STORE IN M(1, 15)
35
               CLRA
36
               AISC
                                       SET A2 TO FLIP TO PAGE 1 FOR LOOKUP
                           4
                           0
                                       BLANK SEGMENTS (RESET EN2)
37
               LEI
                                       LOOKUP TABLE SEGMENT DATA TO Q
38
               LQID
39
               LBI
                           DIGIT
                                       POINT TO DIGIT POSITION
               LD
                                       DIGIT POSITION TO A, POINT TO
40
                           1
                                       DECIMAL POINT POSITION DIGIT TO A
41
42
               SKE
                                       DECIMAL POINT = DIGIT POSITION?
43
               JMP
                           NODP
                                       ;NO, RESET DECIMAL POINT BIT IN Q
               CLRA
44
45
               AISC
46
               JΡ
                                       DELAY 9 INSTR. CYCLE TIMES
                           . –1
47 DIGOUT:
               LBI
                           DIGIT
                                       :POINT TO DIGIT POSITION
48
               LD
                                       DIGIT POSITION TO A
49
               CAB
                                       :DIGIT POSITION TO BD
50
               OBD
                                       :OUTPUT DIGIT VALUE
```

Figure 6-1. DSPLY.SRC Source Code (Sheet 1 of 5)

51 52 53 54 55 56		LEI LBI ING AISC JMP CLRA	4 KBC 1 KEYDWN	;OUTPUT SEGMENT DATA (SET EN2) ;POINT TO KBC ;G PORTS TO A ;ALL G PORTS STILL HIGH (= 15)? ;NO, JUMP TO "KEYDOWN" ROUTINE
57 58 59		AISC JP LBI	3 . – 1 KBC	;YES, DELAY 13 INSTR. CYCLE TIMES ;BACK TO PREVIOUS INSTR. UNTIL SKIP
60 61 62		JMP . FORM . PAGE	NRDY 1	;FORM FEED
64	I(0) - I(7) = 1	D.P., SG - SA		DECODE LOOKUP DATA TABLE
66	;HEX VALUE	FOR ASCII CI	HARACTERS (SPECTIVELY.) - 9,P,A,U,C,F,BLANK BY ".WORD" DIRECTIVE
68	,	.SPACE	5	;LEAVE 5 BLANK LINES ON LISTING
69		.WORD	X/FD	; = 0 (7-SEGMENT DECODE HEX VALUES)
70	•	.WORD	X 6 i	, = i
71 72		.WORD .WORD	X′DB X′F3	; = 2
73		.WORD	X 67	; = 3 : = 4
74		.WORD	X'B7	; = 5
75		.WORD	X'3F	; = 6
76		.WORD	X'E1	; = 7
77		.WORD	X'FF	:=8
78		.WORD	X'E7	;=9
79		.WORD	X'CF	;=P
80		.WORD	X'EF	; = A
81	• •	.WORD	X7D	;=U
82		.WORD	X′9D	:=C
83		.WORD	X'8F	:=F
84		.WORD	X′00	; = BLANK
85	DEBOUN:			
86		SKMBZ	3	;UP BIT = 1?
87		JP	ALLUP	;YES
88		SKMBZ	2	;NO, NRB = 1?
89		JP	STR	;YES, A = 15 SO STORE IT IN KBC
	DECKBC:	ADD		;DECREMENT KBC
	STR:	X		;PLACE A IN KBC
92		SMB	3	;SET UP BIT OF KBC
93		JMP	DSP1	;DO DISPLAY LOOP OVER AGAIN
	ALLUP:	SKMBZ	2	;NRB = 1?
95		JP	DECKBC	;YES, DECREMENT KBC (A = 15)
96		AISC	4	;NO, SET KBC = 11
97		NOP	CTD	;DEFEAT "AISC" SKIP
98 99	KEYDWN:	JP LDD	STR DIGIT	DIGIT POSITION TO A
100	NET DVVIV.	AISC	4	;DIGIT POSITION TO A ;DIGIT POSITION > 11 (STRAP DATA)?
100		7100	-	, DIGIT FOOTHOR > IT (OTHER DATA)!

Figure 6-1. DSPLY.SRC Source Code (Sheet 2 of 5)

101		JP	KBCTST	:NO	
102		AISC	12	;YES, RESTORE STRAP DIGIT VALUE	
103		CAB	-	STRAP DIGIT POSITION TO BD	
104		CLRA		,ornar blant contour to bb	
105		AISC	1		
105		XABR	•	;1 TO BR(POINT TO STRAP DATA REG. 1)	
107		ING		,	
				;STRAP DATA TO A	
108		X	NDDV	;PLACE IN APPROPRIATE DIGIT, REG. 1	
109		JMP	NRDY .		
	KBCTST:	RMB	3	;RESET UP BIT OF KBC	
111		CLRA			
112		AISC	8	;DELAY 5 INSTR. CYCLE TIMES	
113		JP	. –1	REPEAT PREVIOUS INSTR. UNTIL SKIP	
114		CLRA		;0 TO A	
115		SKE		KBC = 0?	
116		JMP	NRDY	:NO	
117		LEI	0	YES, BLANK SEGMENTS	
118		ING	•	:G PORTS TO A	
119		LBI	DIGIT	POINT TO DIGIT VALUE	
120		JMP	KEYDEC	JUMP TO KEYDECODE ROUTINE	
			KETDEC	,JUMP TO RETDECODE ROUTINE	
121		.FORM	•		
122		. PAGE	2	•,	
	CLRAM:	LBI	3,0		
	CLEAR:	CLRA			
125		XIS			
126		JP	CLEAR		
127		XABR			
128		AISC	15	;REGISTER 0 CLEARED?	
129		RET		YES, RETURN	
130		XABR		;NO, BR -1 TO BR	
131		JP	CLEAR	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
	BLANK:	CLRA	OLL/ III	;PLACE "F"S (DISPLAY BLANKS) IN A	
133	DEAIN.	OLITA		:RAM REGISTER	
134		AISC	15	, HAW REGISTER	
			, lo		
135		XIS	DI ANIZ		
136		JP_	BLANK		
137		RET			
138		.FORM		;FORM FEED	
139		. PAGE	4		
				OF A AND M, KEYSWITCH COLUMN	
141	;AND ROW C	CLOSURE DAT	A, RESPECTI	VELY, ON EXIT FROM DISPLAY	
142	;ROUTINE, T	O ACCESS RO	OM POINTERS	S TO JUMP TO KEY1 – KEY16	
143	:DECODE RO	OUTINES, LAB	ELS "KEY1"	THROUGH "KEY16" MUST	
		D WITHIN PA			
145	,	.SPACE	5	:FIVE BLANK LINES ON LISTING	
	KEYDEC:	COMP	-	COMPLEMENT A SO THAT BIT = 1	
147		COMI		;INDICATES KEY CLOSURE	
148		JID		JUMP TO KEYDECODE ROUTINE FOR	
		טוט		** · · · · · · · · · · · · · · · · · ·	
149		V1444 ·		PARTICULAR KEY CLOSURE	
150		. = X'111		MOVE ASSEMBLER LOCATION	

Figure 6-1. DSPLY. SRC Source Code (Sheet 3 of 5)

151 152 153 154 155	. ADDR . ADDR . ADDR . ADDR	KEY1 KEY2 KEY3 KEY4	;COUNTER TO KEY1 ROM POINTER ADDRESS ;PLACE KEY1 POINTER IN ADDRESS X'111 ;PLACE KEY2-KEY4 POINTERS IN NEXT ;ROM LOCATIONS
156 157 158 159 160	. = X'121 .ADDR .ADDR .ADDR .ADDR	KEY5 KEY6 KEY7 KEY8	;MOVE TO KEY5 POINTER LOCATION
161 162 163 164 165	. = X'141 .ADDR .ADDR .ADDR .ADDR	KEY9 KEY10 KEY11 KEY12	;MOVE TO KEY 9 POINTER LOCATION ;(PAGE 5)
166 167 168 169	. = X'181 .ADDR .ADDR .ADDR .ADDR	KEY13 KEY14 KEY15 KEY16	;MOVE TO KEY13 POINTER LOCATION ;(PAGE 6)
171 KEY1:	JMP	ONE	;GO,D1 KEY
172 KEY2:	JMP	TWO	;GO,D2 KEY
173 KEY3:	JMP	THREE	;GO,D3 KEY
174 KEY4:	JMP	FOUR	;GO,D4 KEY
175 KEY5:	JMP	FIVE	;G1,D1 KEY
176 KEY6:	JMP	SIX	;G1,D2 KEY
177 KEY7:	JMP	SEVEN	;G1,D3 KEY
178 KEY8:	JMP	EIGHT	;G1,D4 KEY
179 KEY9:	JMP	NINE	;G2,D1 KEY
180 KEY10:	JMP	TEN ELEVEN TWELVE THIRTN FOURTN	;G2,D2 KEY
181 KEY11:	JMP		;G2,D3 KEY
182 KEY12:	JMP		;G2,D4 KEY
183 KEY13:	JMP		;G3,D1 KEY
184 KEY14:	JMP		;G3,D2 KEY
185 KEY15:	JMP	START	;G3,D3 KEY ;G3,D4 KEY DIGIT POSITION TO A ;LAST DIGIT DONE (A = 1)? ;YES, JUMP TO DEBOUNCE ROUTINE (A = 15)
186 KEY16:	JMP	START	
187 NRDY:	LDD	DIGIT	
188	AISC	14	
189	JMP	DEBOUN	
190 191 192 193 194	AISC LBI CAB CLRA AISC	1 0,0	;NO, DECREMENT DIGIT POSITION VALUE ;POINT TO DISPLAY REGISTER 0 ;DIGIT POSITION VALUE TO BD
195	JP	4	;DELAY 9 INSTR. TIMES ;REPEAT PREVIOUS INSTR. UNTIL SKIP ;DISPLAY NEXT DIGIT ;POINT TO M(2,15) ;SE-SG,D.P. TO A
196	JMP	1	
197 NODP:	LBI	DSP2	
198	CQMA	STORE	
199	X	0	;EXCHANGE INTO M (2,15)
200	RMB		;RESETD.P. BIT (DECIMAL POINT OFF)

Figure 6-1. DSPLY.SRC Source Code (Sheet 4 of 5)

201 202 203	CAMQ . JMP	DIGOUT	;SEGMENT DATA BACK TO Q
204	FORM		
205	PAGE	7	
206 ONE:	LBI	0,1	
207 TWO:	LBI	0,2	•
208 THREE:	LBI	0,3	
209 FOUR:	LBI	0,4	
210 FIVE:	LBI	0,5	
211 SIX:	LBI	0,6	
212 SEVEN:	LBI	0,7	
213 EIGHT:	LBI	0,8	
214 NINE:	LBI	0,9	
215 TEN:	LBI	0,10	
216 ELEVEN	LBI	0,11	
217 TWELVE	LBI	0,12	
218 THIRTN:	LBI	0,13	
219 FOURTN:	LBI	0,14	*
220	CBA		
221	XAD	1,9	;SAVE KEY NUMBER
222	LBI	0,0	
223	JSR	BLANK	;BLANK DISPLAY REGISTER
224	LBI	0,0	
225	LDD	1,9	KEY NUMBER TO A
226	CAB		
227	Х		KEY NUMBER TO DISPLAY REGISTER
228	JMP	DSPLY	
229	.END		

Figure 6-1. DSPLY SRC Source Code (Sheet 5 of 5)

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15		TITLE DSPLY, 'COP420 DISPLAY DEMO' ;COP 420 DISPLAY/KEYBOARD DEBOUNCE/DECODE ROUTINE ;DISPLAYS 14 BCD DIGITS CONTAINED IN M(0, 14) THROUGH ;M(0,1), HIGH-ORDER TO LOW-ORDER, RESPECTIVELY. ;DECIMAL POINT POSITION VALUE CONTAINED IN M(0, 15). ;DIGIT POSITION VALUE CONTAINED IN M(1, 15). ;TEMPORARY STORAGE OF 4 BITS OF SEGMENT DATA IN M(3, 14). ;KEYBOARD DEBOUNCE COUNTER (KBC) CONTAINED IN M(3, 15). ;SEVEN-SEGMENT DECODE ROM LOOKUP DATA CONTAINED IN PAGE ;4, WORDS 0 - F. ;KEYSTRAP DATA TIED TO D14-D12 LINES PLACED IN M(1, 14) ;THROUGH M(1, 12) ;EXIT TO KEYDECODE ROUTINE AFTER DEBOUNCING KEYSWITCH ;CLOSURES WITH DIGIT VALUE IN M(1, 15) AND G PORT DATA ;IN A			
16	0005		.SPACE 5		;LEAVE 5 BLANK LINES ON LISTING
17 18 19 20 21 000			STORE = KBC = CLRA	0 1,15 3,14 3,15	;ASSIGN VALUE 1,15 TO "DIGIT" ;ASSIGN VALUE 3,14 TO "STORE" ;ASSIGN VALUE 3,15 TO "KBC" ;FIRST INSTRUCTION MUST BE A "CLRA"
22 001 23 003 24 004 25 005 26	0D 4E	START: LDRAM:	JSR LBI CBA XDS	OLRAM 0,14	;CLEAR ALL RAM ;LOAD DISPLAY REGISTER WITH NUMBERS ;14 - 1
27 006 28 007 29 009 30 00A 31	335F 3E	DSPLY:	JP OGI LBI STII	LDRAM 15 KBC 15	;SET ALL G PORTS HIGH ;POINT TO M(3, 15) ;15 TO KBC
32 00R 33 00C 34 00D 35 00F	4E 239F	DSP2:	LBI CBA XAD CLRA	0.14 DIGIT	:NO. START DISPLAY AT DIGIT 14 ;DIGIT POSITION TO A ;STORE IN M(1,15)
36 010 37 011 38 013 39 014 40 015 41	3360 BF 1E		AISC LEI LQID LBI LD	0 DIGIT	;SET A2 TO FLIP TO PAGE 1 FOR LOOKUP ;BLANK SEGMENTS (RESET EN2) ;LOOKUP TABLE SEGMENT DATA TO Q ;POINT TO DIGIT POSITION ;DIGIT POSITION TO A, POINT TO ;DECIMAL POINT POSITION DIGIT TO A
42 016 43 017 44 019 45 01A	61B2 00		SKE JMP CLRA AISC	NODP	;DECIMAL POINT = DIGIT POSITION? ;NO, RESET DECIMAL POINT BIT IN Q

Figure 6-2. DISPLY SRC Assembly Output Listing (Sheet 1 of 7)

46 0	1B DA		JP	. – 1	;DELAY 9 INSTR. CYCLE TIMES
47 01	1C 1E	DIGOUT:	LBI ·	DIGIT	;POINT TO DIGIT POSITION
48 0	1D 05		LD		;DIGIT POSITION TO A
49 01	1E 50		CAB		;DIGIT POSITION TO BD
50 0	1F 333E		OBD		;OUTPUT DIGIT VALUE
51 02	21 3364		LEI	4	;OUTPUT SEGMENT DATA (SET EN2)
52 02	23 3E		LBI	KBC	;POINT TO KBC
53 02	24 332A		ING		;G PORTS TO A
54 02	26 51		AISC	1	;ALL G PORTS STILL HIGH (= 15)?
55 02	27 605E		JMP	KEYDWN	;NO, JUMP TO "KEYDOWN" ROUTINE
56 02	29 00	*	CLRA	*	
57 02	2A 53		AISC	3	;YES, DELAY 13 INSTR. CYCLE TIMES
58 02	2B EA		JP	. – 1	;BACK TO PREVIOUS INSTR. UNTIL SKIP
59 02	2C 3E		LBI	KBC	
60 02	2D 61A5		JMP	NRDY	

Figure 6-2. DSPLY.SRC Assembly Output Listing (Sheet 2 of 7)

61	.FORM		;FORM FEED
62 0040 63 64 65 66 67 68 0005	;I(0) - I(7) = D.P., SG - S ;SENT UPON LOOKUP T ;HEX VALUE FOR ASCII	A O Q(7) – Q(0), R CHARACTERS	
69 040 FD 70 041 61 71 042 DB 72 043 F3 73 044 67 74 045 B7 75 046 3F 76 047 E1 77 048 FF 78 049 E7 79 04A CF 80 04B EF 81 04C 7D 82 04D 9D 83 04E 8F 84 04F 00 85 86 050 13 87 051 D9 88 052 03 89 053 D5 90 055 06 92 056 4B 93 057 600B 94 059 03 95 05A D4 96 05B 54 97 05C 44 98 05D D5 99 05E 231F 100 060 54 101 061 EC 102 062 5C 103 063 5C 104 064 00 105 065 51 106 066 12 107 067 332A	.WORD .WORD	X'FD X'61 X'DB X'F3 X'67 X'87 X'87 X'87 X'E1 X'FF X'E7 X'0F X'9D X'8F X'00 3 ALLUP 2 STR 3 DSP1 2 DECKBC 4 STR DIGIT 4 KBCTST 12	;=0 ;=1 ;=2 ;=3 ;=4 ;=5 ;=6 ;=7 ;=8 ;=9 ;=P ;=A ;=U ;=C ;=F ;=BLANK ;UP BIT = 1? ;YES, A = 15 SO STORE IT IN KBC DFCRFMENT KBC ;PLACE A IN KBC ;SET UP BIT OF KBC ;DO DISPLAY LOOP OVER AGAIN ;NRB = 1? ;YES, DECREMENT KBC (A = 15) ;NO, SET KBC = 11 ;DEFEAT "AISC" SKIP ;DIGIT POSITION TO A ;DIGIT POSITION TO A ;DIGIT POSITION > 11 (STRAP DATA)? ;NO ;YES, RESTORE STRAP DIGIT VALUE ;STRAP DIGIT POSITION TO BD

Figure 6-2. DSPLY. SRC Assembly Output Listing (Sheet 3 of 7)

108 069 06 109 06A 61A5 110 06C 43 111 06D 00 112 06E 58 113 06F EE 114 070 00 115 071 21 116 072 61A5 117 074 3360 118 076 332A 119 078 1E 120 079 6100	квстѕт:	X JMP RMB CLRA AISC JP CLRA SKE JMP LEI ING LBI JMP	NRDY 3 81 NRDY 0 DIGIT KEYDEC	;PLACE IN APPROPRIATE DIGIT, REG. 1 ;RESET UP BIT OF KBC ;DELAY 5 INSTR. CYCLE TIMES ;REPEAT PREVIOUS INSTR. UNTIL SKIP ;0 TO A ;KBC = 0? ;NO ;YES, BLANK SEGMENTS ;G PORTS TO A ;POINT TO DIGIT VALUE ;JUMP TO KEYDECODE ROUTINE
121		. FORM		
122 0080 123 080 3F 124 081 00 125 082 04	CLRAM: CLEAR:	. PAGE LBI CLRA XIS	2 3,0	
126 083 81 127 084 12		JP XABR	CLEAR	
128 085 5F 129 086 48 130 087 12		AISC RET XABR	15	;REGISTER 0 CLEARED? ;YES, RETURN ;NO, BR –1 TO BR
131 088 81 132 089 00 133	BLANK:	JP CLRA	CLEAR	;PLACE "F"S (DISPLAY BLANKS) IN A ;RAM REGISTER
134 08A 5F 135 08B 04		AISC XIS	15	
136 08C 89 137 08D 48		JP RET	BLANK	

Figure 6-2. DSPLY.SRC Assembly Output Listing (Sheet 4 of 7)

;FORM FEED

.FORM

139 140 141 142 143 144 145	0100	;AND ROW C ;ROUTINE, T ;DECODE RO	CLOSURE DAT O ACCESS RO DUTINES. LAB	A, RESPECTI\ OM POINTERS	DF A AND M, KEYSWITCH COLUMN /ELY, ON EXIT FROM DISPLAY TO JUMP TO KEY1 – KEY16 HROUGH "KEY16" MUST GH 7. ;FIVE BLANK LINES ON LISTING
146 100 147 148 101 149 150 151 152 111 153 112 154 113 155 114 156 157 121 158 122 159 123 160 124 161 162 141 163 142 164 143 165 144 166 167 181 169 183 170 184 171 185 172 187 173 189 174 18B 175 18D 176 18F 177 191 178 193 179 195 180 197 181 199 182 19B 183 19D 184 19F	FF 0111 85 87 89 8B 0121 8D 8F 91 93 0141 95 97 99 9B 0181 9D 05 A1 A3 61C0 61C2 61C4 61C6 61C8 61CA 61CC 61CE 61D0 61D1 61D2 61D3 61D4	KEYDEC: KEY1: KEY2: KEY3: KEY4: KEY6: KEY6: KEY9: KEY10: KEY11: KEY12: KEY12: KEY13: KEY14:	COMP JID . = X'111 .ADDR .A	KEY1 KEY2 KEY3 KEY4 KEY5 KEY6 KEY7 KEY8 KEY10 KEY112 KEY112 KEY112 KEY113 KEY116 ONE THREE FOUR FIVE SIEWEN THREE FOUR FIVE SIEWEN THREE TEN ELEVEN TWELVE TWELVE TWELVE TWELVE TOURT	;COMPLEMENT A SO THAT BIT = 1 ;INDICATES KEY CLOSURE ;JUMP TO KEYDECODE ROUTINE FOR ;PARTICULAR KEY CLOSURE ;MOVE ASSEMBLER LOCATION ;COUNTER TO KEY1 ROM POINTER ADDRESS X'111 ;PLACE KEY1 POINTER IN ADDRESS X'111 ;PLACE KEY2-KEY4 POINTERS IN NEXT ;ROM LOCATIONS ;MOVE TO KEY5 POINTER LOCATION ;(PAGE 5) ;MOVE TO KEY9 POINTER LOCATION ;(PAGE 6) ;G0,D1 KEY ;G0,D2 KEY ;G0,D3 KEY ;G1,D1 KEY ;G1,D1 KEY ;G1,D1 KEY ;G1,D1 KEY ;G2,D2 KEY ;G2,D3 KEY ;G2,D3 KEY ;G2,D4 KEY ;G3,D1 KEY ;G3,D1 KEY ;G3,D1 KEY ;G3,D1 KEY ;G3,D1 KEY ;G3,D2 KEY ;G3,D3 KEY ;G3,D4 KEY ;G3,D4 KEY ;G3,D5 KEY ;G3,D6 KEY ;G3,D7 KEY ;G3,D7 KEY ;G3,D7 KEY ;G3,D7 KEY ;G3,D7 KEY ;G3,D7 KEY ;G3,D7 KEY ;G3,D7 KEY ;G3,D7 KEY ;G3,D7 KEY

Figure 6-2. DSPLY.SRC Assembly Output Listing (Sheet 5 of 7)

223 1DA 6889

225 1DD 2319

228 1E1 6007

224 1DC 0F

226 1DF 50

227 1E0 06

229

MONITOR PROGRAM LISTING (Continued)

185 1A1 6001 186 1A3 6001 187 1A5 231F 188 1A7 5E 189 1A8 6050 190 1AA 51 191 1AB 0F 192 1AC 50 193 1AD 00 194 1AE 54 195 1AF EE 196 1B0 600C 197 1B2 3D 198 1B3 332C 199 1B5 06 200 1B6 4C 201 1B7 333C 202 1B9 601C 203	KEY15: KEY16: NRDY:	JMP JMP LDD AISC JMP AISC LBI CAB CLRA AISC JP JMP LBI CQMA X RMB CAMQ JMP	START START DIGIT 14 DEBOUN 1 0,0 4 -1 DSP2 STORE	;G3,D3 KEY ;G3,D4 KEY ;G3,D4 KEY ;DIGIT POSITION TO A ;LAST DIGIT DONE (A = 1)? ;YES, JUMP TO DEBOUNCE ROUTINE (A = 15) ;NO, DECREMENT DIGIT POSITION VALUE ;POINT TO DISPLAY REGISTER 0 ;DIGIT POSITION VALUE TO BD ;DELAY 9 INSTR. TIMES ;REPEAT PREVIOUS INSTR. UNTIL SKIP ;DISPLAY NEXT DIGIT ;POINT TO M(2, 15) ;SE-SG,D.P. TO A ;EXCHANGE INTO M(2, 15) ;RESETD.P. BIT (DECIMAL POINT OFF) ;SEGMENT DATA BACK TO Q
204		.FORM		
205 01C0 206 1C0 3381 207 1C2 3382 208 1C4 3383 209 1C6 3384 210 1C8 3385 211 1CA 3386 212 1CC 3387 213 1CE 3388 214 1D0 08 215 1D1 09 216 1D2 0A 217 1D3 0B 218 1D4 0C 219 1D5 0D 220 1D6 4E 221 1D7 2399 222 1D9 0F	ONE: TWO: THREE: FOUR: FIVE: SIX: SEVEN: EIGHT: NINE: TEN: ELEVEN: TWELVE THIRTN: FOURTN:	.PAGE LBI LBI LBI LBI LBI LBI LBI LBI LBI LBI	7 0,1 0,2 0,3 0,4 0,5 0,6 0,7 0,8 0,9 0,10 0,11 0,12 0,13 0.14	;SAVE KEY NUMBER
000 4DA 6000		ICD	DI ANIK	DUANK DICDLAY DECICTED

Figure 6-2. DSPLY SRC Assembly Output Listing (Sheet 6 of 7)

DSPLY

BLANK

0,0

1,9

BLANK DISPLAY REGISTER

KEY NUMBER TO DISPLAY REGISTER

;KEY NUMBER TO A

JSR

LBI

LDD

CAB

JMP

.END

Х

ALLUP	0059	BLANK	0089	CLEAR	0081	CLRAM	0800
DEBOUN	0050	DECKBC	0054	DIGIT	001F	DIGOUT	001C
DSP1	000B	DSP2	000C	DSPLY	0007	EIGHT	01CE
ELEVEN	01D2	FIVE	01C8	FOUR	01C6	FOURTN	01D5
KBC	003F	KBCTST	.006C	KEY1	0185	KEY10	0197
KEY11	0199	KEY12	019B	KEY13	019D	KEY14	019F
KEY15	01A1	KEY16	01A3	KEY2	0187	KEY3	0189
KEY4	018B	KEY5	018D	KEY6	018F	KEY7	0191
KEY8	0193	KEY9	0195	KEYDEC	0100	KEYDWN	005E
LDRAM	0004	NINE	01D0	NODP	01B2	NRDY	01A5
ONE	01C0	SEVEN	01CC	SIX	01CA	START	0001
STORE	003E	STR	0055	TEN	01D1	THIRTN	01D4
THREE	0104	TWELVE	0103	TMO	0102		

NO ERROR LINES 227 ROM WORDS USED SOURCE CHECKSUM = D7F0

INPUT FILE

13:DSPLY.SRC

LISTING FILE

13:DSPLY.LST

Figure 6-2. DSPLY.SRC Assembly Output Listing (Sheet 7 of 7)

COPS Monitor and Debugger (COPMON)

7.1 COPMON (COP Monitor)

COPMON is a PDS system program which contains an extensive set of debugging commands. This chapter discusses the format of the COPMON commands and their use in debugging programs and hardware.

COPMON allows the user to interrupt the flow of a COPs program as it is being executed on a prototype system. The interruption is directly caused by one of several events, all under user control. For instance, the interruption may be caused by the COPS chip performing an instruction fetch from a predetermined point in the program called a breakpoint. Once the flow has been interrupted, the COPS registers can be examined and modified. COPMON also allows the user to examine the trace of the program flow for the last 256 instruction cycles, either before or after a specified condition was met. This is called a trace. Possible conditions for a breakpoint or trace may be the program encountering a specified address (address), the next value of the program counter (immediate), or any combination of two external events on the Emulation Board called EXT1 and EXT2.

The TRACE command allows the user to specify the conditions that will initiate the trace and how many steps prior to meeting that condition will be traced. The GO command then arms the trace and executes the program. After a trace has been completed, the operator may examine the trace data with a TYPE command or search for an address in the trace memory with the expected sequence of instructions, deviations resulting from incorrect operation are easily found.

To speed operation, COPMON allows the operator to specify the information that will be printed out when a breakpoint occurs and to single-step operations. This is done with the AUTOPRINT command, especially useful during single-step operation. The COPS registers and RAM locations can also be examined and modified directly with MODIFY. The program in shared memory can be changed with ALTER or PUT.

Another major function available on COPMON is the Time command. This can be used to determine the time, in milliseconds, between two specified trigger conditions. (A trigger condition can be an address or any combination of the external event lines EXT1 and EXT2.)

7.2 Console Operation

To call COPMON from the console, the user types in the @ command, getting the following response:

>@COPMON COPMON, REV: X, (DATE) CHIP NUMBER (DEFAULT = 420)? XXX

The operator must enter a chip number from Table 7-1 in response to the system query. The chip number is used by COPMON to select the correct instruction subset, memory size, and register size. If no number is entered after the chip number prompt, COPMON defaults to the COP420 number. The chip number may also be changed later with the CHIP command. After

the operator responds to the initial chip number prompt, COPMON responds with the COPMON prompt symbol, C>

Example:

CHIP NUMBER (DEFAULT = 420)? 444 CHIP BEING EMULATED: COP444

C>

COPMON responds with the prompt after completing the execution of each command.

The following general rules apply to the console commands:

- 1. Numbers COPMON syntax uses both decimal and hexadecimal numbers (see Table 7-3). Input from the user is treated as decimal or hexadecimal depending on what COPMON is expecting. If COPMON expects a decimal number it assumes that the user will enter a decimal number. Hexadecimal numbers do not require a leading zero; however, they do no harm since they are ignored. F3 is a valid hexadecimal number. The usual conventions for hexadecimal, an H at the end of a hexadecimal number (3FH) or an X at the beginning of a hexadecimal number (X'1F) are illegal.
- Console Output Console output of COPMON is normally sent to the CRT. The output of any one command may be directed to the printer by appending "*PR" to the end of the command. (The "*PR" must be immediately followed by a carriage return.)

Example: C>STATUS *PR

The status now appears on the printer, instead of the CRT.

Console output (whether to the CRT or line printer), may be interrupted at any time by pressing any key. Asterisks ('****') will be printed to indicate this.

 Disk Files — The LOAD, COMPARE and SAVE commands use disk files. The default extension assumed is ".LM".

7.2.1 Dual Processor Emulation

Users of the dual processor COPS chips (COP2440, COP2441, and COP2442) should note the following points before attempting emulation.

- The two processors are referred to as the X and Y processors. Processor X starts execution at address 0H on power-on, processor Y at address 401H.
- 2. COPMON makes sure that the two processors are always synchronized, that is, they execute instructions in the same order as they would if there were no breakpoints. While single-stepping, it is sometimes necessary for one processor to execute two or more instructions before the other executes any (for example, if one processor is breakpointed on a skipped 2-byte instruction).

Table 7-1. Valid Chip Numbers

Chip #	Memory Size	RAM Register Address	RAM Digit Address
410/411	0-1FFH	0H-3H	0,9H-0FH
420/421/422	0-3FFH	0H-3H	0*H-0FH
444/445	0-7FFH	0H-7H	0H-0FH
440/441/442	0-7FFH	0H-9H	0H-0FH
2440/2441/ 2442	0-7FFH	0H-9H	0H-0FH

Note: One of these numbers must be entered into the computer in response to the query for CHIP NUMBER? If no number is entered, COPMON will use the default chip number 420.

It is possible for this synchronism to be lost, though it should not happen under normal circumstances.

When the Program Counters are printed, an asterisk (*) is used to mark the PC of the processor which will execute next.

3 . The hardware places some restrictions on triggering from a reset state. The target board synchronizes when processor Y sends out address 401H. If the trigger condition becomes valid before this, correct synchronization is uncertain. For example, if a TRACE IMMEDIATE is performed from RESET, processors X and Y may get interchanged: i.e., processor X will be displayed on the right-hand side of the screen, instead of the left-hand side as usual. There is a 50-50 chance of this happening.

This uncertainty also exists if an External Event condition is used for TRACE, BREAKPOINT or TIME operations starting from RESET and the condition is valid before address 401H appears.

AS FAR AS POSSIBLE, SUCH UNCERTAIN TRIGGERING CONDITIONS SHOULD BE AVOIDED. IF SUCH AN OPERATION HAS TO BE PERFOHMED, THE COP CHIP SHOULD BE RESET AFTER THE OPERATION, SINCE FURTHER EMULATION MAY BE INCORRECT.

4 . COPMON operates in three basic modes, referred to as the DUAL, X-only and Y-only modes. The DUAL mode is the default, 'normal' mode of operation. The X-only and Y-only modes make it simpler to concentrate on the behavior of one particular processor and temporarily ignore the other. Refer to the 'SET PROCMODE' (Section 7.3.22) command for details.

7.3 COPMON Console Commands

The COPMON console commands are summarized in Table 7-2 and are described in detail here. Command options are defined in Table 7-3.

7.3.1 ALTER SHARED MEMORY Command

Syntax: ALTER [<addr>][,[<value>]...]

Alters the contents of consecutive shared memory locations to the specified hexadecimal values beginning at the specified address. Consecutive commas will increment the current address pointer, leaving the data at these locations unaltered. If no address is specified, the

command begins at the last altered or listed location (see LIST command). If two or more values separated by spaces are given for <value>, the last of these values will be the one stored. The alterable range of shared memory is determined by the chip number. The COP chip is reset if it was running.

Example:

C>A 1CF,D0,,D1 ← Places D0 in location 1CF, leaves 1D0 unchanged, and places D1 in location 1D1.

7.3.2 AUTOPRINT Command

Syntax: AUTOPRINT [<print opt>[,<print opt>]...]

Specifies the information that will be printed when the COPS chip encounters a breakpoint, is single-stepped, or executes a trace. Table 7–3 lists all of the allowable print options. The default value is ALL which sets all of the applicable options on, except S and ST. Some of the print options are only valid for breakpoints and single-steps; others are valid for trace operations. A "*PR" entered at the end of the line will cause the autoprint output to go to the printer instead of the console. The 16-digit contents of any specified RAM register will be printed, left to right, most-significant digit to least-significant digit.

Example:

C>AU A, P

Causes the contents of the accumulator and the program counter to be printed after each breakpoint and single-step operation.

If it is desired to modify the current list of print options, a "+" or "-" may be placed in front of the list of options. In this case, ALL may not be used as a print option.

Example:

C><u>AU A,P</u> ←Accumulator and program counter put in print option list.

C>AU +M2 ←Now memory register 2 is also printed along with the accumulator and program counter.

If no <print opt>'s are specified, the autoprint feature is turned off.

Example:

C>AU ← AUTOPRINT off

COP2440, COP2441, COP2442 users should refer to the 'SET PROCMODE' command (Section 7.3.21) for changes in cprint opt>'s with the default processor setting.

7.3.3 BREAKPOINT Command

Syntax: BREAKPOINT [<cond>]/<cond>]...] [,<occur#>[,<gopt>]]

Sets the breakpoint enable flag and establishes the conditions that will cause breakpoints to occur. Up to ten conditions can be specified, but only the first will be monitored. When that condition is satisfied and a breakpoint executed, the list of conditions is rotated so the next condition on the list becomes the one being monitored. If the BREAKPOINT command is entered with no conditions specified, all previous conditions are

retained. If the BREAKPOINT command is entered with one or more conditions, all of the previous conditions are cleared and replaced by the new ones contained in the command string. If the occurrence number is not specified, the system defaults to the last specified value. If <gopt> is specified, the breakpoint operation occurs repeatedly on successive conditions in a circular list. This continues until a break is received from the console. When the breakpoint occurs, the data specified earlier by the AUTOPRINT command is printed out to provide the operator with a snapshot of the pertinent data during the COPS program execution.

During a breakpoint, the system automatically does a trace with a prior count of 240. This information about the 240 cycles prior to the breakpoint may be printed using the TYPE command. Locations corresponding to the breakpointed state of the chip are displayed as asterisks ('******).

The BREAKPOINT command sets the breakpoint enable flag but does not actually initiate the breakpoint. This is done by the next GO command which initiates program execution. Since the breakpoint operation uses shared memory, if the operator is running from programs contained in PROMs on the emulator board, the shared memory must contain the same data as the PROMs.

Example:

C>B 2/35/I/EVX1/26, 4, G BREAKPOINT ENABLED

A:2 A:35 IMED EVX1 A:26 OCCUR:4 GO:Y

Break flag is enabled, the next GO will cause successive breakpoints on the fourth occurrence of each of the five conditions, circling through the list until interrupted.

COP2440, COP2441, COP2442 users should refer to the 'SET PROCMODE' (Section 7.3.21) command for changes in <cond> with the default processor setting. Also, during a breakpoint, both processors are traced, even if the mode is X-only or Y-only.

7.3.4 CLEAR Command

Syntax: CLEAR

Clears the breakpoint enable, trace enable, and time enable flags. The conditions associated with each of these functions remain unchanged.

Example:

C>C

BREAKPOINT, TRACE, AND TIME DISABLED

7.3.5 CHIP Command

Syntax: CHIP < chip#>

Changes and displays the current chip number. Since the chip number determines the memory and register size, this must be done prior to emulating a COPS chip. See Table 7-1. If no chip is specified, the current chip number is displayed.

Example:

C>CH 444

CHIP BEING EMULATED: COP444

Example:

C>CH

CHIP BEING EMULATED: COP444

If the chip being emulated is a COP410 or a COP411, COPMON will respond with another query:

ROMLESS PART (DEFAULT = 401)?

The operator must enter one of the following: 401, 402 or 404 depending on which ROMless part is being used on the emulator board (COP401L, COP402 or COP404L).

Example:

CHIP NUMBER (DEFAULT = 420)? 411
ROMLESS PART (DEFAULT = 401)? 402
CHIP BEING EMULATED: COP411
ROMLESS PART BEING USED: COP402
C>

7.3.6 COMPARE Command

Syntax: COMPARE <filename>

Checks the load module on disk against shared memory. Each pair of values that does not compare is displayed. This continues until either the entire file has been examined or a break is received from the console. The COP chip is reset.

Example:

C>CO DEMO

003 S:00 F:3C 057 S:8A F:B3 ← S: indicates shared memory; F: indicates a disk file; 003: indicates an address.

Note: Only those shared memory locations which are defined in the load module are compared.

7.3.7 DEPOSIT Command

Syntax: <u>DEPOSIT < value></u>, < addr range>
Puts the specified value into each location of the specified address range. If the COP chip is running, it will be reset.

Example:

 $C > D = F6, 11/1E \leftarrow F6$ is put in locations 11 through 1E of shared memory.

7.3.8 FIND Command

Syntax: FIND <value>[,<addr range>[,<mask>]]

Searches shared memory for the specified value and each occurrence is printed out. If the mask option is present, each shared memory byte is ANDed with the value of <mask> before it is tested. This allows the user to search out specific portions of bytes. If the mask option is not specified, it defaults to 0FFH. Each occurrence of value is printed on the console until the search is done or it is interrupted from the console. If the COP chip is running it will be reset.

Example:

C>F 8E, 200/3FF 2CC:8E 2B0:8E 3FF:8E FIND DONE If the <value> typed in is three characters or more, a 2-byte search is performed. This is useful for locating 2-byte instructions. In this case, the mask defaults to 0FFFFH.

Example:

C><u>F 6310, 100/3FF</u> 275:6310 372:6310 FIND DONE (2 BYTE)

7.3.9 GO Command

Syntax: GO [<addr>]

 \underline{GO} [<addry>][,<addry>] \leftarrow Dual processor only, see note below.

Goes to a specified address and begins executing the program there. The details of exactly how this is done vary somewhat depending on the status of the chip and the breakpoint and trace enable flags. Generally speaking, a breakpoint will be initiated if the breakpoint enable flag is set, a trace will be done if the trace enable flag is set, a time operation will be done if the time enable flag is set, and the chip will be started in a normal manner if no flag is set. See Table 7-4. Breakpoint and trace flags remain unchanged after the GO command. For example, if the breakpoint flag is enabled, the first condition on the list is EVOX, the autoprint options are B,P, and <gopt> is not set, the following sequence will occur:

Example:

C>G

BREAKPOINTED ON EVOX AT A:xxx

B:01 P:xxx

xxx indicates the address at which EV0X occurred. A similar message would appear if trace were enabled instead of breakpoint.

Note: For COP2440, COP2441, and COP2442 users: Two addresses can be specified when emulating dual-processor COPS.

<addrx> = address for processor X <addry> = address for processor Y

If the processor mode is X-only or Y-only (see 'SET PROCMODE' command), and a single address is specified, it is assumed to refer to the default processor.

Example:

C>SET PR Y ← Set processor Y as default

C>G 58 ← Will start processor Y at address 58

C>G 27,439 ← Start processor X at 27, processor Y at 439.

7.3.10 HELP Command

Syntax: HELP

The HELP command causes a summary of the COP-MON commands to be printed on the console.

7.3.11 LIST Command

Syntax: LIST [<addr range>[,<addr range>]...]

Lists the contents of shared memory across the specified address ranges. Each range printed begins at the next lower multiple of 10H. If <addr range> is just one

value, only the contents of that location are printed. If no address range is specified, 256 locations are listed starting from the multiple of 10H below the current address. The current address is the last address printed or altered. Subsequent LIST commands with no operands will list the next 256 locations. The COPS chip is reset only if it was running when the LIST command was issued.

Example:

C><u>L 4/8</u> 000 00 C2 00 F2 03 29 76 AA D0

7.3.12 LOAD Command

Syntax: LOAD < filename > [0]

Loads the specified load module into shared memory. If the optional "O" (for 'Overlay') is present in the command string, shared memory will not be cleared out first. LOAD automatically resets the COPS chip.

Example:

C>LO DEMO FINISHED LOADING

7.3.13 MODIFY Command

Syntax: MODIFY <print opt>, <value>[, <value>]...

Changes the registers on the COPS chip. Since these registers include the I/O ports as well as the general purpose registers and RAM registers, the MODIFY command can be used to debug a hardware prototype system prior to the prototype software being completed. Each MODIFY command line is used to change a single register on the chip. The MODIFY command is valid only while breakpointed.

Example:

C><u>B 1</u> BRKPT ENABLED

A:001 OCCUR I GO:N

CHIP IS RESET

C>G

BREAKPOINTED ON A:001 AT A:001

C>M M0, 0,1,2,3,4,5,6,7,8,9,A,B,C,D,E,F ← This command sets memory register 0 digit 0 to 0, memory register 0 digit 1 to 1, etc.

C>M M15,5,6,7,8... \leftarrow This command sets memory register 1 digit 5 to 5, etc.

C>ME,4 ← This command loads the E register with 4 (enable Q register to L bus).

 $C > M Q,AA \leftarrow This command in conjunction with the previous command loads the Q register with AA and thus puts AA on the L bus.$

 $C>MD,B \leftarrow This command puts a HEX B on the D port. Bits 0, 1, 3 are high and bit 2 is low.$

C>M B,3D ← This command sets the B register to RAM address 3,13.

COP2440, COP2441, and COP2442 users should refer to the 'SET PROCMODE' command (Section 7.3.22) for changes in print opt>'s with the default processor setting.

7.3.14 NEXT Command

Syntax: NEXT [<gopt>]

NEXT [<gopt>]|X[,<gopt>] |Y[,<gopt>] ← Dual processor only. See 'SET PROCMODE' command.

This command is identical to the SINGLESTEP command (see Section 7.3.17), except at a JSR or JSRP instruction, where it will set a breakpoint at the instruction immediately after the JSR/JSRP and breakpoint there, after executing the subroutine in real-time.

7.3.15 PUT Command

Syntax: PUT [<addr>][,<instruct>[,<instruct>]...]

Replaces the contents of shared memory, beginning at the address specified, with the opcodes of the specified instruction mnemonics. If no address is given, placement begins at the current address. This command resets the COPS chip if it is running. Instruction opcodes may be directly specified in the operand field. Instructions with double operands may only be specified in hexadecimal format and, unlike the assembler format, double operands may not be separated by commas (e.g., LBI) 23 is OK; LBI 2.3 is not allowed).

Example:

C>P 130, CLRA, AISC 5, LBI 39

C>

7.3.16 RESET Command

Syntax: RESET

Reset the COPS chip and sets the reset flag, which in turn determines the operation of the GO command. See Table 7-4.

Example:

C>R

CHIP IS RESET

7.3.17 SINGLESTEP Command

Syntax: SINGLESTEP [<gopt>]

SINGLESTEP [<gopt>]|X[,<gopt>] |Y[,<gopt>] ← Dual processor only. See 'SET PROCMODE' command.

Performs a breakpoint on the next instruction. If the COPS chip is reset, it breakpoints at address 1. If it has already breakpointed, it steps one instruction. After each single-step, information specified in the AUTOPRINT command is printed. If <gopt> is included, it will automatically step and print data until interrupted by the console.

If the COP chip is breakpointed, a carriage return is identical to single-step without <gopt>.

Example:

C><u>S G</u> ← Go immediately after printing. (Step) A:0 P:10 51 AISC 1 (Step) A:1 P:11 53 AISC 3

7.3.18 SAVE Command

Syntax: SAVE < filename >

Saves the contents of shared memory in the specified file. All of shared memory, from address 0 to the maximum address of the chip being emulated, is saved. Shared memory itself is unchanged. This file may later be loaded back into shared memory using the LOAD command. The COP chip will be automatically reset. The saved program cannot be used in MASKTR to generate a transmittal file.

Example:

C>SA MYPROG SAVED MYPROG

7.3.19 SEARCH Command

Syntax: SEARCH < addr>

Searches the trace memory for the specified address. Each occurrence is displayed and it searches until finished or interrupted by the console. Each line of output from the SEARCH command and the TYPE (trace memory) command contains the following information, from left to right:

- 1. Trace Memory Location.
- 2. Location relative to TRACE condition location.
- 3. Program Counter.
- 4. Skip Indication.
- 5. Value of external event inputs E4-E1, left to right.

Example:

C><u>SE 2FE</u>
0 0 A:2FE SKIP E:1111
8 8 A:2FE E:1101
SEARCH DONE

7.3.20 SET Command

Syntax: <u>SET SI</u>OMODE {Y|N} SET STACKMODE {Y|N}

Turns the SIOMODE and STACKMODE flags on and off. The SIO register will be dumped during breakpoint and can be modified only if SIOMODE is on. Similarly, if STACKMODE is on, the stack will be dumped and displayed during breakpoint and single-step. The stack may also be modified.

There is one limitation in using STACKMODE. If the COP is breakpointed in an interrupt routine and STACKMODE is ON, the interrupt skip status flag in the COP chip may be lost. It cannot be restored. (If lost, a message will be printed.) This limitation does not apply to the COP440, COP441, COP442, COP2440, COP2441, COP2442 and hence, for these chips, the default is STACKMODE ON.

Use of the SET command will automatically reset the COP chip and set AUTOPRINT to ALL.

Example:

C>SET ST Y
STACKMODE: Y

7.3.21 SET PROCMODE Command (COP2440, COP2441 and COP2442 only)

Syntax: SET PROCMODE {X|Y|D}

Sets the default processor mode for dual processor emulation.

The effects of setting a particular mode are best seen by example.

BREAKPOINT, TRACE and TIME < cond>s.

A hexadecimal address by itself refers to the default processor.

Example:

C>SET PR D ← Set 'DUAL' mode.

C>B 23 ← Breakpoint on address 23 of either processor X.

C>B23-X ← Breakpoint on address 23 of processor.

 $C > SET PR X \leftarrow Set 'X-only' mode (i.e., default is X).$

C>B 234 ← Breakpoint on address 234 of processor X.

 $C > TR 23 - Y \leftarrow Trace on address 23 of processor Y.$

C>TR 23-D ← Trace on address 23 of either processor.

The default processor setting has no effect on external event or immediate triggering.

Example:

C>TR EVX1

This will initiate a trace when external event 1 = 1, regardless of the default processor setting and regardless of the processor cycle during which the event is detected.

2. AUTO PRINT, TYPE and MODIFY < print opt>s.

Example:

C>SET PR D ← Set 'DUAL' mode.

C>AU AX,CY ← Will print AX and CY.

C>MO A,3 ← Is ambiguous (Modify AX or AY?).

 $C > SET PR Y \leftarrow Set 'Y-only' mode (i.e., default is Y).$

C><u>AU ALL</u> ← Will print all RAM I/O registers, and all processor Y registers (i.e., AY,CY, etc.).

C>AU A,BX,C ← Will print AY,BX,CY.

C>MO A,3 ← Will modify AY to 3.

3. SINGLESTEP and NEXT operations.

Syntax: SINGLESTEP[<gopt>]|X[,<gopt>]|Y[,<gopt>](or NEXT)

Example:

C><u>SET PR D</u> ← Set 'DUAL' mode.

 $C > \underline{S} \leftarrow Single-step on processor which is to execute next.$

 $C > \underline{S} \ \underline{G} \leftarrow Single-step continuously on alternate processors.$

 $C > SET PR X \leftarrow Set 'X-only' mode (i.e., default is X).$

 $C > N \leftarrow Do \ a \ 'NEXT' \ on \ processor \ X.$

C><u>S Y</u> ← Single-step on processor Y. C><u>S G</u> ← Single-step continuously on processor Y.

4. GO operation.

Refer to 'GO' command description, Section 7.3.10.

As with the other SET commands, the SET PROC-MODE command will reset the COPS chip and restore default AUTOPRINT conditions. In addition, it will set BREAKPOINT, TRACE, and TIME conditions to their default values.

7.3.22 SHARED MEMORY Command

Syntax: SHARED MEMORY {Y|N}

The command allows the operator to specify whether the COPS chip runs from shared memory or the PROMs on the emulator board. If "Y" is entered, the chip will run from shared memory. If "N" is entered, the chip will run from the PROMs. The chip is automatically reset by this command.

Example:

C><u>SH Y</u>
SHARED MEMORY MODE
C><u>SH N</u>
PROM MODE
C>

7.3.23 STATUS Command

Syntax: STATUS

This command causes the status of the COPS chip and various other internal conditions to be printed.

Examples:

C>ST
CHIP BEING EMULATED: COP 420
CITE IS REDET
BREAKPOINT, TRACE AND TIME DISABLED
SHARED MEMORY MODE
NO UNASSEMBLY
SIO REG MODE: N
STACK MODE: N
BRKPT CONDITIONS;
A:005 OCCUR: 1 GO:N
TRACE CONDITIONS:
EVX1 OCCUR: 1 PRIOR:0 GO:N
TIME CONDITIONS:
A:001 OCCUR:1 A:237 OCCUR:2 GO:Y

7.3.24 TIME Command

Sets and prints the conditions which control the time measurement. The timer is started when the first set of conditions is met and the timer is stopped when the second set of conditions is met. The second set of conditions is invoked only after the first set of conditions is satisfied, and it is looked for from that time. If only cond1 is specified, cond2 is set to cond1 and occurrences are both set to the last value of occur1. If only cond1 and occur1 are specified, cond2 is set the same as cond1 and

occur2 is set the same as occur1. If cond1 and cond2 and specified, occur1 and occur2 are left at their previous values.

The time is reported in milliseconds. The limits on the TIME command are: the time between the events must be greater than $500\,\mu s$ and less than 2 hours. If the time is less than $500\,\mu s$, the events may not be recognized, or if they are recognized, the time reported could be wrong. If the time is greater than 2 hours, a timer overflow message will be printed. The resolution of the TIME command is $\pm 100\,\mu s$.

As in the TRACE command, the TIME command is not initiated until a GO command is issued. The TIME, TRACE, and BREAKPOINT commands are mutually exclusive.

COP2440, COP2441, COP2442 users should refer to the 'SET PROCMODE' command (Section 7.3.21) for changes in <cond> with the default processor setting. Example:

C>TI EVX1,2/234,3 ← This command will measure the time from the second positive transition of EXTERNAL EVENT 1 (high on 1, don't care on 2) to the third occurrence of address 234 after the EXTERNAL EVENT condition has been met.

TIME ENABLED

EVX1 OCCUR:2 TO A:234 OCCUR:3 GO:N

C>TI 350, 1/24,2,G ← This command will measure the elapsed time from the first occurrence of address 350 to the second occurrence of address 24. It will repeat this until interrupted from the keyboard.

A:350 OCCUR:1 TO A:024 OCCUR:2 GO:Y

C>TI 44

TIME ENABLED

A:044 OCCUR:1 TO A:044 OCCUR:1 GO:N

7.3.25 TYPE Command

Syntax: TYPE [<print opt>[,<print opt>]...]

Prints out the information specified to the printer or console. As with the AUTOPRINT command, if a RAM register is specified, its 16-digit contents will be listed, from left to right, most-significant digit to least-significant digit. If no options are specified and a trace operation was just executed, trace memory will be displayed in blocks of 16. When printing trace memory will not be displayed.

Example:

C>T P, Q, B, M1F M2

B:10 Q:FF P:004 0F LBI 0 M1F:0 M2:00000000120F120E

COP2440, COP2441, COP2442 users: See 'SET PROC-MODE' command (Section 7.3.21) for changes in < print opt> with the default processor setting.

7.3.26 TRACE Command

Syntax: <u>TR</u>ACE [<cond>[,<occur#>[,<prior>
[,<qopt>]]]]

Sets the print trace conditions. During a TRACE operation. COPMON stores each consecutive value of the COP program counter in a 254-word circular buffer, so that at any time during trace operation, the buffer has the previous 254 values of the program counter. When <cond> has been met, the number of times specified by <occur#>. COPMON saves the number of values of the program prior to <cond> specified by < prior>, and fills the rest of the buffer with the subsequent values of the program counter. It then prints the <cond> specified and the address where <cond> was recognized, followed by any trace data specified by the AUTOPRINT command, If < cond>, < occur#> or <prior> are omitted, they retain their previous values. If < gopt> is included, then each time a trace operation is finished, another GO command is performed with the same conditions, continuing until interrupted by the console. The TRACE command does not initiate trace operation, but sets the Trace Enable flag so that trace operation is initiated on the next GO command. See Table 7-4.

Example:

C>TR EV0X, 2, 22

TRACE ENABLED:

EV0X OCCUR:2 PRIOR:22 G:N

Under certain conditions (see Table 7-4), the <prior> count specified may not be fulfilled. That is, <cond> may occur before <pri>prior> cycles of the chip. In this case, when typing trace memory, a message of the form "ONLY nn PRIOR LOCATIONS TRACED" will appear.

Example: Assume that all of shared memory contains NOP instructions, except location 0, which has a CLRA instruction.

C>R

CHIP IS RESET

C>AU A,P

C>S

STEP

A:0 P:001

C>TR 5,1,245

TRACE ENABLED

A:005 OCCUR:1 PRIOR:245 GO:N

C>G

TRACED ON A:005 AT A:005

C>T 0/250

ONLY 4 PRIOR LOCATIONS TRACED

Table 7-2. Summary of COPMON Console Commands

Command Name	Operand Syntax	Description
ALTER	A[<addr>][,[<value>]]</value></addr>	Alter Shared Memory
AUTOPRINT	AU[<print opt="">[,<print opt="">]]</print></print>	Set Print Options
BREAKPOINT	B[<cond>[/<cond>]][,<occur#>[,<gopt>]]</gopt></occur#></cond></cond>	Set Breakpoint
CLEAR	c	Clear Trace and Breakpoint Flags
CHIP	CH <chip#></chip#>	Set or Display Chip Number
COMPARE	CO <filename></filename>	Compare File with Shared Memory
DEPOSIT	D <value>, <addr range=""></addr></value>	Deposit Values into Shared Memory
FIND	F < value>[,< addr range>[,< mask>]]	Find Value in Shared Memory
GO	G[<addr>]</addr>	Begin Program Execution
GO	G[<addrx>][,<addry>]</addry></addrx>	(Dual Processor Chips Only)
HELP	н	Display Command Summary
LIST	L[<addr range="">[,<addr range="">]]</addr></addr>	List Shared Memory
LOAD	LO <filename> [O]</filename>	Load Shared Memory from File
MODIFY	M <print opt="">,<value>[,<value1>]</value1></value></print>	Modify Registers and COPS RAM
NEXT	N[<gopt>]</gopt>	Breakpoint on Next Instruction
NEXT	N[<gopt>] X[,<gopt>] Y[,<gopt>]</gopt></gopt></gopt>	(Dual Processor Chips Only)
PUT	P[<addr>][,<instruct>[,<instruct>]]</instruct></instruct></addr>	Put Instruction (Assemble)
RESET	R	Reset Chip
SINGLESTEP	S[<gopt>]</gopt>	Single-Step
SINGLESTEP	S[<gopt>] X[,<gopt>] Y[,<gopt>]</gopt></gopt></gopt>	(Dual Processor Chips Only)
SAVE	SA <filename></filename>	Save Shared Memory into File
SEARCH	SE <addr></addr>	Search for Address in Trace Memory
SET	SET SI {Y N} or SET ST {Y N}	Set SIOMODE or STACKMODE Flags
SET	SET PR {X Y D}	Set Default Processor Mode. Dual Processor Only.
SHARED MEM	SH{Y N}	Set/Clear Shared Memory Mode
STATUS	ST	Display Chip Status
TIME	Tif <cond1>[.<cond2>[,<occur2> [,<gopt>]]]]</gopt></occur2></cond2></cond1>	Measure Elapsed Time
TYPE	T[<print opt="">[,<print opt="">]]</print></print>	Type Breakpoint or Trace Data
TRACE	TR[<cond>[,<occur#>[,<prior>[,<gopt>]]]]</gopt></prior></occur#></cond>	Set Trace Conditions
UNASSEMBLE	U{Y N}	Display Instruction Mnemonics of the Data in Shared Memory

Table 7-3. Operand Syntax

Operand	Description
<addr></addr>	One to three hexadecimal digits, < = maximum address of the chip defined by < chip#>. P = Previous address. = Current address, i.e., last address altered or typed. N = Next address L = Last address defined by chip number.
<addr cond=""></addr>	Address in hexadecimal, greater than 0, less than or equal to maximum address of chip.
<addr range=""></addr>	<addr>[/<addr>].</addr></addr>
<chip#></chip#>	410, 411, 420, 421, 422, 444, 445, 440, 441, 442, 2440, 2441 or 2442.
<cond></cond>	<addr cond=""> <evt cond=""> I = Immediate trace or breakpoint. Cannot use with TIME command. <addr cond=""> - <proc> (Dual processor only).</proc></addr></evt></addr>
<dig#></dig#>	Hexadecimal digit specifying RAM digit address (see Table 7-1).
<end></end>	Decimal 0-253; last location of trace memory desired. (See Note 1.)
<evt cond=""></evt>	EV00, EV01, EV10, EV11, EVX0, EVX1, EV0X, or EV1X. Format: EV <ext2><ext1>. "1" = Logic 1 "0" = Logic 0 "X" = Don't Care</ext1></ext2>
<filename></filename>	Valid PDS filename, default extension assumed is .LM.
<gopt></gopt>	G = Go immediately after printing.
<instruct></instruct>	Valid COPS instruction mnemonic with operand. The operand is hexadecimal.
<mask></mask>	Hexadecimal 0-0FFH (0-0FFFFH for a 2-byte FIND).
<occur#></occur#>	Decimal 1-256. Number of times < cond > occurs before initiating Breakpoint, Trace, or Time.
< print opt> (See Note 2.)	A = Accumulator (BR,M). ALL = All Breakpoint Data (BR). B = RAM Address Register B (BR,M). C = Carry Bit (BR,M). D = Output Port (M). E = EN Register (M). (See Note 3.) G = G I/O Port (BR,M). H = H I/O Register (BR,M). I = I Input Port (BR). L = L I/O Port (BR). M = All RAM on Chip (BR). M < reg#> = RAM Register < reg#> (BR,M).
	M <reg#><dig#> = RAM Digit<reg#><dig#> (BR,M). N = N (stack pointer) Register (BR,M). P = Program Counter (BR). R = R I/O Register (BR,M). S = Serial I/O Register (only if SIOMODE is true) (BR,M).</dig#></reg#></dig#></reg#>
	SA = Stack Register SA: SB = Stack Register SB. :- (BR,M) SC = Stack Register SC. : (See Note 4.) SD = Stack Register SD: ST. All (SALP) Points (SALP) (SALP)
	ST = All Stack Registers (only if STACKMODE is true) (BR). T = Trace Memory 0 Through 253 (BR,TR). (See Note 2.) TI = T (Timer) Register (BR,M). <start> = Trace Memory Location<start>(BR,TR).</start></start>
	<pre><start>/<end> = Trace Memory <start> Through <end> (BR,TR). AX,BX,CX,NX = A,B,C&N Registers of Processor X (BR,M). AY,BY,CY,NY = A,B,C&N Registers of Processor Y (BR,M). PX = Program Counter, Processor X (BR). PY = Program Counter, Processor Y (BR).</end></start></end></start></pre>
	SAX,SBX,SCX,SDX = Stack Registers of Processor X (BR,M). SAY,SBY,SCY,SDY = Stack Registers of Processor Y (BR,M). STX = All Stack Registers of Processor X (BR). STY = All Stack Registers of Processor Y (BR).

Table 7-3. Operand Syntax (Continued)

Operand	Description
<pri>></pri>	Decimal 0-253; Number of Addresses Traced Prior to < cond>. (See Note 2.)
<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	X Y D Designates Processor X, Y, or Dual.
<reg#></reg#>	Hexadecimal Digit Specifying RAM Register.
<start></start>	Decimal 0-253; First Location in Trace Memory Desired. (See Note 2.)
<value></value>	Hexadecimal 0-0FFH.

Note 1: If using a Dual processor COPS in Dual mode, the maximum value is limited to 252.

Note 2: Print Options listed with (BR) apply to breakpoint and single-step operations, those listed with (TR) apply to trace operations, and those listed with (M) apply to the MODIFY command.

Note 3: Also applies to breakpoint and single-step (BR) for COP440, COP441, COP442, COP2440, COP2441 and COP2442.


Note 4: Valid only if STACKMODE is true. Also, for COP440, COP441, COP442, COP2441 and COP2442, if not a valid stack entry as indicated by the stack pointer reg N, a '?' is printed after the entry. For example, on the COP440, if N = 1, SA and SB are printed as SA:023 SB:344.

Table 7-4. GO Operation Summary

Address Given	BRKPT or TRACE Enabled	COP Status	Function Performed
No	No	Reset	Start chip at addr 000.
No	No	Breakpointed	Start chip at BRK addr.
No	. No	Running	"COP ALREADY RUNNING."
No	BRKPT	Reset	Start chip at addr 000, enter breakpoint mode.
No	BRKPT	Breakpointed	Start chip at BRK addr, enter breakpoint mode.
No	BRKPT	Running	Enter breakpoint mode.
No	TRACE	Reset	Start chip at addr 000, enter trace mode.
No	TRACE	Breakpointed	This is allowed, but the prior count condition specified by the user in enabling TRACE may not be fulfilled.
No	TRACE	Running	Enter TRACE mode.
Yes	No	Reset	Breakpoint at 1, start chip at (ADDR).
Yes	No	Breakpointed	Start chip at (ADDR).
Yes	No	Running	"COP ALREADY RUNNING."
Yes	BRKPT	Reset	Breakpoint at 1, start chip at <addr>, enter breakpoint mode.</addr>
Yes	BRKPT	Breakpointed	Start chip at <addr>, enter breakpoint mode.</addr>
Yes	BRKPT	Running	Breakpoint immediate, start chip at <addr>, enter breakpoint mode.</addr>
Yes	TRACE	Reset	Breakpoint at 1, start chip at <addr>, enter trace mode.</addr>
Yes	TRACE	Breakpointed	This is allowed, but the prior count condition specified by the seem in enabling TRACE may not be fulfilled.
Yes	TRACE	Running	Breakpoint immediately, start chip at <addr>, enter trace mode.</addr>

Note: The function of the GO command depends on the mode that the COPS chip is in whether or not BRKPT or TRACE or TIME is enabled, and whether or not <addr> is given.

The TIME enable flag has the same effects as the TRACE flag, i.e., if TIME is enabled, just substitute TIME for TRACE in the table.



COP2440, COP2441 and COP2442 users: See 'SET PROCMODE' command for changes in <cond> with the default processor setting.

Also, when in DUAL mode, both processors are traced, and trace memory is restricted to locations 0 through 252. Processor X is displayed on the left-hand side of the screen, processor Y on the right-hand side.

If the mode is X-only or Y-only, only that processor is traced.

7.3.27 UNASSEMBLE Command

Syntax: UNASSEMBLE {Y|N}

Gives an opcode and mnemonic for each instruction. This command selects the unassemble mode for use during trace and list operations. If a LIST is started on the second byte of a 2-byte instruction, the unassembly will be incorrect until two successive 1-byte instructions are encountered.

File List Program (LIST)

8.1 Introduction

The File List program (LIST) provides the user with a means of listing any type of file on the system console or printer. LIST has several print options available that allow setting of page headings, control of page and line numbers, etc. Files that are not symbolic are listed in hexadecimal and ASCII.

8.2 Invoking LIST

To call LIST, the user types in the @ command:

X>@LIST<filename>[<options>]

LIST.REV:A

(Listing now begins.)

or

X>@LIST

LIST, REV: A

L><filename>[<options>]

(Listing now begins.)

where filename is the name of the file to be listed, and options are print options described below. Table 8-1 summarizes all LIST options. Each may be abbreviated to the first two characters. The default modifier for the filename is SRC.

Upon completion of all copies of the listing, LIST prompts the user for another filename and options.

8.3 Options

Options are scanned left to right and are separated from the @LIST command and other options by spaces. The order is significant to the extent that later options may change those previously specified. Otherwise, the only other requirement is that the HD option must be last (since it is followed by text rather than more options). All option names can be abbreviated to the first two characters. In the option parameters, n is a decimal number and char is a single ASCII character.

8.3.1 Device Output Options

Device Selection Options specify the output device, line width, and spacing between pages.

Option	Description
(default)	Six line feeds between page on output listing.
NL n	Set number of nulls to be output after a carriage return; used for generating paper tapes to be read on other systems.
P or PR	Select Printer output and generate form feed between pages.
TTY	TTY new page: send form feeds instead of line feeds.
WAIT	TTY new page: wait for input character to resume.

Table 8-1. Summary of LIST Options

Option	Meaning
ASNI	File contains ANSI carriage-control character in column 1.
CO n	Select number of copies to print.
DBL	Double space.
FO char	Set form feed character.
HD text	Set heading text.
HEX	Print file in unformatted hex/ASCII.
IN n°	Indent left margin n spaces.
Li n/n	Select line range to print.
LP n/n	Set number of lines per page.
NE	Suppress page eject after 58 lines.
NF .	Suppress formatting (same as combination of NE, NH, NP and UN).
NH	Set number of nulls following a carriage return.
NL n	Suppress page eject when encountering assembler directive . FORM.
NP	Print line numbers on listing.
N or NU	Select page range to print.
PA n/n	Eject page when encountering assembler directive .FORM.
P or PR	Select printer output.
QU	Compress blanks in the output (quick mode).
TAB	Print the tab character.
TRn	Set right margin at n characters and truncate characters exceeding the margin.
TTY	Send form feed on new pages.
UN	Suppress line numbers on listing.
WAIT	Wait for any input character before resuming listing on new pages.
WIn	Set right margin at n characters and start new line for characters exceeding the margin.

8.3.2 Text Formatting Options

Text Formatting Options control the actual text that is printed.

printed.	•
Option	Description
ANSI	Treat the first character of the text line as an ANSI carriage-control character. The control character is not printed but controls the line spacing instead. The control characters are:
	+ = No spacing (overprint) - = Triple space 0 = Double space 1 = New page Anything else = Single space
DBL	Double space. If used together with the ANSI option, the specified spacing is doubled.
FO char	Set form feed character. If this character occurs in column 1 of the text line, a new page occurs (instead of printing the character).
HEX	Print file in unformatted hexadecimal/ASCII. Other formatting options will not apply. This option is always taken for files other than Symbolic or Data files.
N or NU	Print line numbers on listing (default for files with modifier of ".SRC").
QU	Quick Mode: compress blanks in the printout. Any sequence of consecutive blanks in a line image is printed as a single blank. This option

will negate any indent that may be set.

TAB	Print the tab character (09). Otherwise the tab is printed as the number of spaces required to move to the next fixed tab stop (every eight columns in the text field).
UN	Do not print line numbers (default for all files

Do not print line numbers (default for all files except for those with a modifier of ".SRC").

8.3.3 Line Control Options

Line Size Options control indentation and margin.

Option	Description
IN n	Indent left margin n spaces (default = 0).
TR n	Set right margin at n characters; any additional characters are truncated and not printed.
WI n	Set right margin at n characters; any additional characters are folded over onto a new line (default = 72).
	- DD Online and the City to 00 to 1.1

Note: the PR Option sets the width to 80, but does not change the fold/truncate mode.

8.3.4 Printing Options

Print Selection Options determine what part of the data is to be printed.

data is to be printed.					
Option	Description				
CO n	Select number of copies to print.				
LI n/n	Select line range to print. May be specified as n or n/n; the first number is the first line to be printed and the second number is the last line to be printed.				
PA n/n	Select page range to print; action is the same as LI option except that the range is by page number.				
follows:	and PA may be specified; the action is as If either range starts at 1, the starting number her ontion determines the first line to be				

Both LI and PA may be specified; the action is as follows: If either range starts at 1, the starting number of the other option determines the first line to be listed. The first end specification encountered stops the listing. If a single line or page number is specified, priming begins with that time or page and continued to the end of the file.

8.3.5 Page Control Options

Page/Heading Options control the number of lines on a page, page heading, and page printing.

Option	Description
(default)	Lines are counted so that a new page occurs after every 58 text lines, thus providing proper formatting on $8\frac{1}{2}\times11^{17}$ pages. If the file modifier is .LST, the NF option is assumed. If the file modifier is SRC, the PG option is assumed; otherwise NP is assumed.
HD text	Set heading text. The default is the name of the file, e.g., LIST. SRC. This must be the last option on the calling line since all characters following the HD up to the carriage return are used for the heading text.
LP n/n	Set number of lines per page. The first number is the number of text lines on a page; the second number is the number of lines on a sheet of paper. The default is 58/66, which is correct for 8½ × 11" pages. It is not necessary to specify both numbers if only the number of text lines is to be changed. The text will be automatically centered vertically on the page.
NE	Suppress page eject on counted line; page ejects occur only where explicitly determined by the text (either form feeds or assembler directive . FORM, if being checked).
NF	No formatting (same as NE, NH, NP, and UN). This option is the default for files with a modifier of ".LST".
NH ·	Suppress heading at top of page.
NP ·	Suppress page eject when encountering assembler directive . FORM
PG	Check for assembler directive . FORM. This

Example: List on printer ADD. SRC file, no formatting except for line number printout:

option is the default for files with a modifier of

X>@LIST ADD. SRC PR NE NH NP

".SRC".

Cross Reference Program (XREF)

9.1 Introduction

The Cross Reference program (XREF) is a PDS system program that provides a means for printing a symbol map of COP assembly language programs. The symbol map shows the name of every symbol in the program, the line number where the symbol is defined, and all of the line numbers where the symbol is used.

9.2 Invoking XREF

To call XREF, the user types in the @ command:

X>@XREF<filename>

XREF,REV:A

(Cross referencing now begins.)

or

X<@XREF

XREF.REV:A

R><filename>

(Cross referencing now begins.)

where <filename > is the name of the COP assembly language (SYMBOLIC) file to be cross referenced. If the filename is followed by "*PR", the listing will be printed on the printer.

Figure 9-1 shows a typical cross reference listing. Local symbols (i.e., those starting with a \$ sign) are listed first. Symbols are listed in alphabetical order. The numbers listed beside each symbol are the numbers of the lines in which the symbol appears. A "-" beside a line number indicates that the symbol is assigned or otherwise given a value in that line. A "*" beside a symbol means that the symbol appears in only one line.

X>	@X	REF	PDS:	COP	PGM	.SRC

FII	LE	PD	S:C	OP.	PGM	I.SRC
-----	----	----	-----	-----	-----	-------

\$5	653	703-								
. \$8	538	557	560-							
\$DF1	258	287-								
\$DF2	260	88-								
\$END	536	563-								*
\$LOOP	533-	552								
\$SAVE	418	437	450-	577	592	595-				
A	71-	103	104	112	113	133	134			
ADD1	88	326-								
ADDSYM	338	392-								
AFST	47-	257	525							
В	103	105	112	113	783-	789	790	791	792	793
_ ,	795	796	797	798	799	801	803	804	805	809
	820	821	822	824	825	829	830	.832	835	837
	843	844	846	847	851	852	854	855	857	861
	863	864	867	872	874	652	654	600	657	001
BEG	154	170	171	172	173	190	200	204	205	205
DEG .	206		207	208	173	190	200	204	205	205
IQT	200 157-	206		189	400	404	404	400	400	400
iQi		169	189	189	190	191	191	192	192	193
ITA D	193	194	194							
JTAB	81-	312								
L	66-	136	137	137	137	137	138	138	138	138
	139	139	139	139	140	140	140	140	141	141
	144	145	145	145	145	146	146	146	146	147
•	147	147	147	148	148	148	148	149	149	
LAST	28-	237	336	391	400	420	652	722		
LBYT	468	472-								
LINCHT	41-	648	708	713						
LINE	39-	233	432	529	532					
MAIN	269	296-	313	2.5						
MAXRAM	60-	238								
MESG	51-	253	271	396	446					
MTOP	61-	239				,				
N	68-	131	131	131	131	132	132	132	133	
	133									
SYM	155-	168	170	171	173	175	175	176	176	180
	182	183	187	203		.,,				.00
T	77-	127		200						
TEMP	43-	368	369	539	545	673	690			
TOVFLW	397	447	451-	000	040	0,0	000			
X	67-	141	149							
*XREF	. 07-	1741	143							
XX	104	107		•.						
ŶŶ	105							*		
ZRO	105	107	583	605						
XX	19 106	466	583	685						
^^	IUD	107								

Figure 9-1. Typical Cross Reference Listing

Mask Transmittal Program (MASKTR)

10.1 Use of Mask Transmittal Program

MASKTR is a PDS system program which is used to generate a transmittal file that NSC uses for creating the COP chip ROM/OPTIONS mask and the functional test type is SYT.

The transmittal filename will be the same as the LOAD Module filename, the modifier will be .TRN, and the internal file type is SYT.

The transmittal file contains:

- 1. Name and phone number of the responsible person.
- 2. Company name and address.
- 3. Date.
- 4. Chip Number.
- 5. Listing of options showing option number, option name and option value.
- BOM data including addresses. Unused addresses are set to OP CODE zero (0), which is a CLRA instruction.
- 7. Source, object, and transmittal file checksums.

To enter any information for the TRANSMITTAL file, MASKTR must first be in the TRANSMITTAL command (T) or by typing the filename on the end of the '@MASKTR' line.

When MASKTR is in the TRANSMITTAL mode, the user is requested to provide the following information:

- 1. LOAD MODULE FILENAME.
- 2. CHIP NUMBER.
- 3. NAME AND PHONE NUMBER OF RESPONSIBLE PERSON.
- 4. COMPANY NAME AND ADDRESS.
- S. DATE
- 6. OPTION VALUES.

MASKTR prompts the user with a description of the desired item required by the program, the current value of the data-item (as last entered by the user), and then asks for the new value from the user. If no change is required, a carriage return will leave the value unchanged; if a change is requested for the chip number or options, the value entered is checked for validity. Entering a blank line causes an advance to the next item to be entered.

The items are arranged in a circular order such that the user will be prompted for responsible person (name/phone), company (name/address), date, chip number, options, and then back to responsible person in that order.

Note: A CNTL/Q in column 1 causes a return to the prompt mode.

To call MASKTR, type:

X>@MASKTR

MASKTR, REV:C, DATE

T>

MASKTR is then ready to accept one of the commands listed in Table 10-1 and described hereafter.

10.2 ABORT Command

Syntax: ABORT

Aborts the creation of a transmittal file and returns the program to the PROMPT mode.

Example:

T > A

ABORT TRANSMITTAL FILE CREATION (Y/N, CR = YES)? CR

TRANSMITTAL FILE CREATION ABORTED

Τ>

10.3 CHIP Command

Syntax: CHIP

Prompts the user for the chip number.

Example:

T><u>C</u>

CHIP NUMBER: 420L CHIP NUMBER: 320L

EXTENDED TEMPERATURE RANGE (Y/N, CR = YES)? CR

Note: The chip number must be specified in the above manner if parts with extended temperature range are

10.4 COMPANY Command

Syntax: COMPANY

Prompts the user for the company name and address. Eight lines are allowed for this entry.

Example:

T \ CO

COMPANY NAME AND ADDRESS:

UNSPECIFIED

COMPANY NAME AND ADDRESS:

NATIONAL SEMICONDUCTOR

2900 SEMICONDUCTOR DRIVE

SANTA CLARA, CA 95051

CR

DATE: UNSPECIFIED

10.5 DATE Command

Syntax: DATE

Prompts the user for the date. One line is allowed for this entry,

Example:

T>D

DATE: UNSPECIFIED
DATE: 1 JANUARY, 1979
CHIP NUMBER: 420

10.6 FINISH Command

Syntax: FINISH

Finishes the creation of the transmittal file, and writes it to the disk. There is a prompt for the disk to be sent to NSC to be placed in the drive. Note: The disk must be an initialized disk

Example:

T> F

FINISH CREATION OF TRANSMITTAL FILE (Y/N,CR=YES)? CR

INCOMPLETE OPTION SPECIFICATION

T>

Note: The user must completely define all options before the program will allow a transmittal file to be written to the disk.

The FINISH command also checks for conflicting CKO-CKI option selections and option selections which are illegal for a bonding option value of 2.

HELP Command

Syntax: HELP

Lists command summary.

10.8 LIST Command

Syntax: LIST

Lists the transmittal file as it will appear on the form that will be returned to the customer from NSC for verification and sign-off before a mask will be generated from the customer's transmittal disk.

Note: A *PR at the end of this command will cause the listing to go to the printer.

Example:

T> L

This example will list the transmittal file on the console in blocks that will fit on the screen. A CR will advance to the next block of data. Any other key followed by a CR will return to the PROMPT. A CNTL/Q will also return to the PROMPT mode.

10.9 NAME Command

Syntax: NAME

Prompts the user for the name/phone number of the person responsible for this program. Two lines are allowed for this entry.

Example:

T > N

RESPONSIBLE NAME/PHONE:

UNSPECIFIED

RESPONSIBLE NAME/PHONE:

JOE USER

123 456 7890

COMPANY NAME/ADDRESS:

10.10 OPTION Command

Syntax: {OPTION [<opt#>]|<opt#>}

Prompts the user for the valid options for the chip specified. If the "0" is omitted the <opt#> must be specified. If the "0" is inserted and <opt#> is omitted, the program prompts for options from the first option.

Example:

T> O 12

OPTION 12: L3 DRIVER = UNSPECIFIED

00 = STANDARD OUTPUT

01 = OPEN DRAIN

02 = HI CURRENT LED SEG OUT

03 = HI CURRENT TRI-STATE

04 = LOW CURRENT LED SEG OUT

05 = LOW CURRENT TRI-STATE

OPTION 12: L3 DRIVER 01

OPTION 12: L3 DRIVER = 01 (Y/N, CR = YES)? CR

OPTION 13: L2 DRIVER = UNSPECIFIED

10.11 PRINT Command

Syntax: PRINT

Prints out the allowable options for the chip specified

in the command.

Note: If a *PR is entered at the end of the line, the options are sent to the printer.

Example:

T> P 420

ABORT TRANSMITTAL FILE CREATION (Y/N, CR = YES)? CR

TRANSMITTAL FILE CREATION ABORTED

T>P 420

CHIP NUMBER: 420

OPTION 1: GROUND

NOT AN OPTION

OPTION: CKO OUTPUT

00 = CLOCK GEN OUT XTAL/RES

01 = RAM KEEP ALIVE

02 = GENERAL INPUT, VCC LOAD

03 = MULTICOP SYNC IN

04 = GENERAL INPUT, HI-Z

This example will print the COP420 options on the console. As in the LIST command, the block of data is sent to the screen and a CR will advance through the options. A *PR will send the options to the printer. The print command cannot be used while in the TRANS-MITTAL mode.

10.12 TRANSMITTAL Command

Syntax: TRANSMITTAL < filename >

When the TRANSMITTAL command is invoked, the chip number prompt is given. The LOAD MODULE is read into memory, and the entered chip number is checked against the chip number contained in the LOAD MODULE (assembled with REV B ASM). If the chip numbers do not match, the program aborts the

TRANSMITTAL command and returns to Prompt. If the chip numbers agree, the valid chip number is entered into the data table and used to determine which options are valid and available. The ROM data and option values (if any) from the LOAD MODULE are also entered into the data table.

The TRANSMITTAL command may also be invoked by typing the filename on the @MASKTR line.

Example

EXEC, REV:A

X>@MASKTR

MASKTR.REV:B. DATE

M>T MASKEX

DISK WITH LOAD MODULE IN DRIVE

(Y/N, CR = YES)? CR

CHIP NUMBER: UNSPECIFIED

CHIP NUMBER: 421

CHIP NUMBER: 421

CHIP NUMBER: CR

ERROR: PROGRAM ASSEMBLED FOR 420

M>T MASKEX

DISK WITH LOAD MODULE IN DRIVE

(Y/N, CR = YES)? CR

CHIP NUMBER: UNSPECIFIED

CHIP NUMBER: 420

CHIP NUMBER: 420

CHIP NUMBER: CR

RESPONSIBLE NAME/PHONE:

UNSPECIFIED

RESPONSIBLE NAME/PHONE:

JOE COPUSER

(415) 777-6234

COMPANY NAME/ADDRESS:

LINSPECIFIED

COMPANY NAME/ADDRESS:

NATIONAL SEMICONDUCTOR

2900 SEMICONDUCTOR DRIVE

SANTA CLARA, CA 95051

CR

DATE: UNSPECIFIED

DATE: JANUARY 5, 1979

CHIP NUMBER: 420

CHIP NUMBER: CR

OPTION 01: GROUND = 00

NOT AN OPTION

OPTION 02: CKO OUTPUT = 02

00 = CLOCK GEN OUT XTAL/RES

01 = RAM KEEP ALIVE

02 = GENERAL INPUT, VCC LOAD 03 = MULTICOP SYNC IN

04 = GENERAL INPUT, HI-Z

OPTION 02: CKO OUTPUT CR

OPTION 03: CKI INPUT = 04

00 = XTAL/16

01 = XTAL/8

02 = TTL/16

03 = TTL/8

04 = RC/4

05 = OSC = (SCHMITT IN)/4

OPTION 03: CKI INPUT CR

OPTION 04: RESET INPUT = 00

00 = LOAD VCC

01 = HI-Z

OPTION 04: RESET INPUT 1

OPTION 04: RESET INPUT = 01

(Y/N, CR = YES)? CR

OPTION 05: L7 DRIVER = 02

00 = STANDARD OUTPUT

01 = OPEN DRAIN

02 = HI CURRENT LED SEG OUT

03 = HI CURRENT TRI-STATE

OPTION 05: L7 DRIVER CR

OPTION 06: L6 DRIVER = 02

00 = STANDARD OUTPUT

01 = OPEN DRAIN

02 = HI CURRENT LED SEG OUT

03 = HI CURRENT TRI-STATE

OPTION 06: L6 DRIVER CR

OPTION 07: L5 DRIVER = 02

00 = STANDARD OUTPUT

01 = OPEN DRAIN

02 = HI CURRENT LED SEG OUT

03 = HI CURRENT TRI-STATE

OPTION 07: L5 DRIVER CR

OPTION 08: L4 DRIVER = 02

00 = STANDARD OUTPUT

01 = OPEN DRAIN

02 = HI CURRENT LED SEG OUT

03 = HI CURRENT TRI-STATE

OPTION 08: L4 DRIVER CR

OPTION 09: IN 1 INPUT = 00

00 = TTL LOAD

UI = I I L MI-Z

OPTION 09: IN 1 INPUT CR

OPTION 10: IN 2 INPUT = 00

00 = TTL LOAD

01 = TTL HI-Z

OPTION 10: IN 2 INPUT CR

OPTION 11: VCC = 00

NOT AN OPTION

OPTION 12: L3 DRIVER = 02

00 = STANDARD OUTPUT

01 = OPEN DRAIN

02 = HI CURRENT LED SEG OUT

03 = HI CURRENT TRI-STATE

OPTION 12: L3 DRIVER CR

OPTION 13: L2 DRIVER = 02

00 = STANDARD OUTPUT

01 = OPEN DRAIN

02 = HI CURRENT LED SEG OUT

03 = HI CURRENT TRI-STATE

OPTION 13: L2 DRIVER CR

OPTION 14: L1 DRIVER = 02	OPTION 24: G3 1/O PORT = 00
00 = STANDARD OUTPUT	00 = STANDARD OUTPUT
01 = OPEN DRAIN	01 = OPEN DRAIN
02 = HI CURRENT LED SEG OUT 03 = HI CURRENT TRI-STATE	02 = STANDARD OUTPUT SMALL DRIVER 03 = OPEN DRAIN SMALL DRIVER
	OPTION 24: G3 I/O PORT CR
OPTION 14: L1 DRIVER CR	OPTION 25: D3 OUTPUT = 00
OPTION 15: L0 DRIVER = 02	
00 = STANDARD OUTPUT	00 = STANDARD OUTPUT 01 = OPEN DRAIN
01 = OPEN DRAIN 02 = HI CURRENT LED SEG OUT	OPTION 25: D3 OUTPUT CR
03 = HI CURRENT TRI-STATE	
OPTION 15: LO DRIVER CR	OPTION 26: D2 OUTPUT = 00
OPTION 16: SI INPUT = 00	00 = STANDARD OUTPUT 01 = OPEN DRAIN
00 = LOAD VCC	OPTION 26: D2 OUTPUT CR
01 = HI-Z	
OPTION 16: SI INPUT CR	OPTION 27: D1 OUTPUT = 00
OPTION 17: SO DRIVER = 02	00 = STANDARD OUTPUT 01 = OPEN DRAIN
00 = STANDARD OUTPUT	
01 = OPEN DRAIN	OPTION 27: D1 OUTPUT CR
02 = PUSH/PULL	OPTION 28: DO OUTPUT = 00
OPTION 17: SO DRIVER CR	00 = STANDARD OUTPUT 01 = OPEN DRAIN
OPTION 18: SK DRIVER = 02	OPTION 28: DO OUTPUT CR
00 = STANDARD OUTPUT	OPTION 28: COP FUNCTION = 00
02 = OPEN DRAIN	
03 = PUSH/PULL	00 = NORMAL 01 = MICROBUS
OPTION 18: SK DRIVER <u>CR</u>	OPTION 29: COP FUNCTION CR
OPTION 19: IN 0 INPUT = 00	OPTION 22: COP BONDING = UNSPECIFIED
00 = TTL LOAD	00 = 28 PIN PACKAGE
01 = TTL HI-Z	01 = 24 AND 28 PIN PACKAGES
OPTION 19: IN 0 INPUT <u>CR</u>	OPTION 30: COP BONDING 2
OPTION 20: IN 3 INPUT = 00	OPTION 30: COP BONDING = 02
00 = TTL LOAD	(Y/N, CR = YES)? <u>CR</u>
01 = TTL HI-Z	OPTION 31: IN INPUT LEVEL CR
OPTION 20: IN 3 INPUT <u>CR</u>	00 = STANDARD OUTPUT
OPTION 21: G0 I/O PORT = 00	01 = HIGH TRIP POINT
00 = STANDARD OUTPUT	OPTION 31: IN INPUT LEVEL CR
01 = OPEN DRAIN 02 = STANDARD OUTPUT SMALL DRIVER	OPTION 32: G INPUT LEVEL = UNSPECIFIED
03 = OPEN DRAIN SMALL DRIVER	00 = STANDARD OUTPUT
OPTION 21: G0 I/O PORT CR	01 = HIGH TRIP POINT
OPTION 22: G1 I/O PORT = 00	OPTION 32: G INPUT LEVEL 1
00 = STANDARD OUTPUT	OPTION 32: G INPUT LEVEL = 01
01 = OPEN DRAIN	(Y/N, CR = YES)? <u>CR</u>
02 = STANDARD OUTPUT SMALL DRIVER	OPTION 33: L INPUT LEVEL = UNSPECIFIED
03 = OPEN DRAIN SMALL DRIVER	00 = STANDARD OUTPUT
OPTION 22: G1 I/O PORT <u>CR</u>	01 = HIGH TRIP POINT
OPTION 23: G2 I/O PORT = 00	OPTION 33: L INPUT LEVEL 1
00 = STANDARD OUTPUT	OPTION 33: L INPUT LEVEL = 01
01 = OPEN DRAIN 02 = STANDARD OUTPUT SMALL DRIVER	(Y/N, CR = YES)? <u>CR</u>
03 = OPEN DRAIN SMALL DRIVER	OPTION 34: CKO INPUT LEVEL = UNSPECIFIED
OPTION 23: G2 I/O PORT CR	00 = STANDARD TTL 01 = HIGH TRIP POINT
55 <u>5</u>	OPTION 34: CKO INPUT LEVEL 0
	OPTION 34: CKO INPUT LEVEL = 00
	(Y/N, CR = YES)? CR

OPTION 35: SI INPUT LEVEL = UNSPECIFIED 00 = STANDARD TTL 01 = HIGH TRIP POINT
OPTION 35: SI INPUT LEVEL 0
OPTION 35: SI INPUT LEVEL = 00 (Y/N, CR = YES)? <u>CR</u>
RESPONSIBLE NAME/PHONE:
JOE COPUSER (415)777-6234
RESPONSIBLE NAME/PHONE: CR
COMPANY NAME/ADDRESS:
NATIONAL SEMICONDUCTOR
2900 SEMICONDUCTOR DRIVE
SANTA CLARA, CA 95051 USA
COMPANY NAME/ADDRESS: CNTL/Q
#
m>L
PDS TRANSMITTAL FILE
RESPONSIBLE NAME/PHONE:
JOE COPUSER
(415) 777-6234
COMPANY NAME/ADDRESS:
NATIONAL SEMICONDUCTOR
2900 SEMICONDUCTOR DRIVE SANTA CLARA, CA 95051
USA
DATE: JANUARY 5, 1979
FILE NUMBER: B8A7 62A0 102B

	OPTION	VALUE	OPTION	VALUE
01:	GROUND	= 00	19: IN 0 INPUT	= 00
02:	CKO OUTPUT	= 02	20: IN 3 INPUT	= 00
03:	CKIINPUT	= 04	21: G0 I/O PORT	= 00
04:	RESET INPUT	= 01	22: G1 I/O PORT	= 00
05:	L7 DRIVER	= 02	23: G2 I/O PORT	= 00
06:	L6 DRIVER	= 02	24: G3 I/O PORT	= 00
07:	L5 DRIVER	= 02	25: D3 OUTPUT	= 00
08:	L4 DRIVER	= 02	26: D2 OUTPUT	= 00
09:	IN 1 INPUT	= 00	27: D1 OUTPUT	= 00
10:	IN 2 INPUT	= 00	28: D0 OUTPUT	= 00
11:	VCC	= 00	29: COP FUNCTION	= 00
12:	L3 DRIVER	= 02	30: COP BONDING	= 02
13:	L2 DRIVER	= 02	31: IN INPUT LEVEL	. = 00
14:	L1 DRIVER	= 02	32: GINPUT LEVEL	= 01
15:	L0 DRIVER	= 02	33: LINPUTLEVEL	= 01
16:	SHNPUT	= 00	34: CKO INPUT LEV	EL = 00
17:	SO DRIVER	= 02	35: SI INPUT LEVEL	= 00
18:	SK DRIVER	= 02		

Table 10-1. MASKTR Command Summary

Command	Syntax	Description	Section
ABORT	Α	Abort transmittal file creation.	10.2
CHIP	С	Enter chip number.	10.3
COMPANY	со	Enter company name/address.	10.4
DATE	D	Enter date.	10.5
FINISH	F	Finish transmittal file creation.	10.6
HELP	Н	List command summary.	10.7
LIST	L	List transmittal file.	10.8
NAME	N ·	Enter responsible person name/phone.	10.9
OPTION	{O[<opt#>] <opt#>}</opt#></opt#>	Enter chip options.	10.10
PRINT	P < chip#>	Print available options for chip.	10.11
TRANSMITTAL	T <filename></filename>	Begin creation of transmittal file.	10.12

Where: <opt#>

CHIP NUMBER: 420

Number of valid options for current chip number. "0" may be left off of command call of <opt#> is used. This number causes entry mode to be entered at the specified option number. If "0" alone is used, entry is at the beginning of the option list.

<chip#> = Valid chip number and letter. <filename> = Standard PDS filename.

ROM VALUES

000 010 020 030 040 050 060 070 080 090 0A0 0B0	00 7F 51 00 33 2C 2C 52 15 48 33 3F 30	33 5E 00 B8 05 05 55 23 0E 2A 04 4A	5E B8 49 00 15 5F 52 21 B9 68 40 04	33 7F 48 00 5F 00 5F CA 05 8D 06 04 00	6C 2E 00 00 CC 26 48 3A 23 1D 4C 04 56	2E 7D 00 00 5F 50 06 46 A9 00 32	8D 61 00 00 DA 00 25 CA 48 52 4F 04	3E 80 00 5B 16 50 00 05 07 5F 04	8D 00 00 00 68 72 23 00 23 95 4D C7	91 00 00 60 CA 28 00 B9 1E C8	3A 51 00 00 63 00 16 00 05 70 05 33	70 11 00 00 C6 58 23 00 04 70 51 3E	3E 51 00 00 00 21 38 00 83 2C 51 48	7D 03 00 00 58 EF 06 00 70 5F 22	33 51 00 00 21 91 48 00 07 48 AB	A8 13 00 00 F1 CA 00 00 8D 3C 48 56	
0D0 0E0	00 00	00 00	00 00	00	00 00	30 00 00	4A 00 00	06 00 00	05 00 00	48 00 00	00 00 00	00 00 00	00 00 00	00 00 00	00 00	00 00 00	
100 110 120 130 140	43 01 00 4A 5F F3	01 23 CA 48 F7 3F	4B 21 08 0A 8F F3	03 03 4B 4A 39 ED	4B 49 4B 48 0F	03 02 D8 42 79 3E	01 90 3B 42 71 30	03 A0 10 48 BD 36	00 B4 30 4A F6	4B 54 84 4A 09	4B 93 FC CE 11	30 02 48 88 70 31	02 24 80 10 38	14 01 00 02 36 0E	24 A0 C2 04 36	03 02 90 41 3F 08	
160 170 180 190	00 31 1E 33	00 00 15 3C	20 51 54 33	FF 41 BF 5F	60 33 1F	61 2C 22	58 71 16 05	00 01 06 B9	00 71 0F 4F	00 61 BF 44	C0 01 33 0F	C0 00 2C 05	00 80 16 4F	C0 C8 06 44	00 40 38 1E	00 83 15 05	
1A0 1B0 1C0 1D0 1E0 1F0	4F 3E 6B 51 5F 3C	0E 35 40 DE E8 32	05 AB 33 23 2E 21	3E 50 5E 3D 05 22	4F 05 3E 2B 5E 68	35 23 05 68 E9 18	50 8F 52 B8 63 32	32 15 D0 A9 C0 2E	4F 23 23 A9 A9 00	41 80 3D 32 2D 30	ED 05 2A F4 05 06	6A 1E 17 6B 3E 3E	80 06 05 4D 21 AA	BA 43 5C FB D8 06	33 42 DB 23 3D 61	5F 9F D7 3D 05 80	

ROM VALUES

200 210 220 230 240 250 260 270 280 290 2A0 2B0 2C0 2D0 2E0	30 00 00 00 00 00 00 00 00 33 16 5A 3E 0D 2B 33	31 7D 41 5A 21 7D 41 5A A1 73 F0 05 00 11 A8	32 51 53 58 22 51 53 58 05 35 07 50 07 32 33	33 57 44 43 23 57 44 43 5F 4E BD 48 C2 03 2C	34 45 46 56 24 45 46 56 C7 58 5E 33 OF D6 16	35 52 47 42 25 52 47 42 06 CF ED A7 06 13 06	36 54 48 4E 26 54 48 5E F0 2F 33 01 1D 54 20 00	37 59 4A 4D 27 59 4A 5D 07 7D A3 C0 00 3D 42 00	38 55 4B 2C 28 55 5B 3C 7A 05 F0 52 13 48 00	39 40 4C 2E 29 49 5C 3E 3A 33 5C 00 07 53 00	30 4F 3B 2F 40 5F 2B 3F 11 A7 ED 00 C9 03 00	2A 50 7F 20 3A 40 7F 20 CD BD 07 00 1F 52 00 00	2D 0A 0D 08 3D 0A 0D 08 D6 5A 70 00 06 11 00	00 00 00 00 00 00 00 00 33 F4 2F 00 48 51	00 00 00 00 00 00 00 00 A2 07 7C 00 22 2D	FF 00 00 00 00 00 00 00 25 BD 77 00 00 BF
300 310 320 330 340 350 360 370 380 390 3A0	00 43 F5 33 33 DD E6 00 00 00	0D 4C 33 91 01 15 73 00 00 00	00 0F DD 88 80 48 23 29 00 00 00	13 29 05 6A 33 B8 25 00 00 00	18 35 5E C0 68 05 50 00 00 00	2B 50 D6 33 39 23 C9 00 00 00	38 80 28 6C 13 A8 72 00 00 00	3A F5 7F 48 DF 68 29 00 00 00	35 3B 38 91 29 60 43 00 00 00	35 05 7F E6 33 39 4D 00 00 00	33 5E F5 29 2C 76 05 00 00 00	B8 E6 2C 15 16 63 50 00 00 00	D6 06 05 70 06 26 33 00 00 00	00 2A 05 5F 06 39 00 2C 00 00 00	00 DF 50 E1 63 05 FF 07 00 00 00	00 29 87 06 0A 56 01 CC 00 00 00
3C0 3D0 3E0 3F0	9F 06 B0 00	5F 2E 23 00	C6 70 38 00	51 3A B0 00	68 03 3A 00	18 C6 01 00	61 6A 60 00	FB CE 40 00	B9 3B C6 00	3E 13 3F 00	05 E9 4B 00	2D 05 E4 00	06 52 00 00	3C 06 00 00	05 23 00 00	3D 28 00 00

SOURCE CHECKSUM 62A0

OBJECT CHECKSUM 102B

TRANSMIT CHECKSUM B8A7

M> FI

FINISH CREATION OF TRANSMITTAL FILE
(Y/N, CR = YES)? CR

DISK TO BE MAILED IN DRIVE
(Y/N, CR = YES)? CR

CREATING FILE JOEUSER:MASKEX.TRN
M>

The disk is now ready to be sent to:

National Semiconductor Corp. 2900 Semiconductor Drive Santa Clara, CA 95051

ATTN:

COP Control Customer Service DISK/DISK/DISK/DISK/DISK

Note: A mailing package, which includes a label with this information, is available from:

COPS Marketing, MS C2385 National Semiconductor Corp. 2900 Semiconductor Drive Santa Clara, CA 95051 Phone: (408) 737-5883

Memory Diagnostic

11.1 Use of Memory Diagnostic (MDIAG)

MDIAG allows the user to run diagnostics on the PDS memory. This program will run ADDRESS, BIT, WORD, and GALPAT tests. The program will test the area in which it resides by moving the entire program just before the tests are run on that section of memory, the program is restored to its original location.

All reports of errors or passes are sent to the console unless the *PR is invoked, in which case all reports will be routed to the printer (i.e., overnight runs).

11.1.1 ADDRESS Test

In the ADDRESS test, the address of each memory location in the test range is stored in that memory location. Each location is then checked for the proper value. This test checks the addressing capability of the PDS CPU and MEMORY boards.

11.1.2 WORD Test

In the WORD test, a value is stored in successive memory locations. As each value is stored, that memory location is checked for the proper value. The value is then complemented, stored again, and the location is rechecked. Finally, the value is recomplemented, stored again, and the location is rechecked once again. Then the next memory location is tested in the same manner, until the end of the test range is reached. Then the entire test is repeated for a total of two passes. This test checks whether memory words within the test range can save the given values and their complements.

11.1.3 BIT Test

In the BIT test, each bit of each word in the test range is tested in the same manner as in the WORD test above. This test is identical to the WORD test except that a single "1"-BIT MASK is used for memory store and compare operations, and this mask is changed (after completing testing of the bit) to the next bit of the word. When all bits of one word are exhausted, the test advances to the next word of the test range.

11.1.4 GALPAT Test

In the GALPAT test, a background word (X'AAAA) is stored in each memory location in the test range. Each location in the test range is then checked for the proper value. Next, a test word (X'5555) is stored in the first memory location of the test range. All the background locations are tested sequentially, with the test location being tested between each sequential background location.

Then, the location where the test word was loaded is restored to the background word, and the test word is moved to the next location following the one it was stored in previously. All locations in the test range are checked again, in the same manner. This process continues until the test word has been stored once in every location of the test range. This completes PASS 1.

Then, the background word and the test word are swapped (background = X'5555, test word = X'AAAA) and the entire test is repeated for PASS 2. This test checks for "crosstalk" between memory locations. Note that the test time is proportional to the square of the range to be tested. Testing a 2k range takes about four times as long as testing a 1k range.

The diagnostics are broken into ADDRESS/WORD/BIT tests on 0/4k, 4/16k, A000/AFFF, and DC00/DFFF. The GALPAT tests are broken into 1k increments. The parameter routine prompts for all required inputs: addresses to be tested, tests to be run, and the mode in which the tests are to be run. The tests allowed are ADDRESS (A), WORD (W), BIT (B), GALPAT (G), or ALL (CR).

The modes allowed are CONTINUOUS (C) and HALT (H).

The CONTINUOUS (C) MODE continues testing until interrupted by a keyboard entry. If an error is encountered, the error is reported and the next block of memory is then tested. If no errors occur, then the block tested is reported and the next block is tested.

The HALT (H) MODE tests the memory until there is an error, in which case the error is reported and the test is terminated, or until the entire requested test range is tested, in which case the addresses are reported and the test halts.

To call MDIAG, type:

X>@MDIAG MDIAG, REV A:, DATE

M>

MDIAG is then ready to accept one of the commands described below.

The commands accepted by this program are:

PARAMETER—This command gets all the parameters required to run this program. The user is prompted for the type of input required and illegal responses are rejected.

 $\underline{\text{RU}}\text{N}\text{:}$ This command runs the test as specified by the input to the PARAMETER command.

Examples:

M>PA

ADDRESS RANGE 0/3FFF, A000/AFFF, DC00/DFFF MAY BE SPECIFIED 0/AFFF OR 100/FFFF ETC.

ADDRESS RANGE TO BE TESTED? (CR = ALL) 0/3FFF

TESTS? (CR = YES) A, B, W

MODE FOR RUNNING TESTS, C = CONTINUOUS, H = HALT

MODE(CR = H)C

M>RUN

ADDRESS, WORD, BIT TEST(S) PASSED AT 1000/3FFF ADDRESS, WORD, BIT TEST(S) PASSED AT 0000/0FFF ADDRESS, WORD, BIT TEST(S) PASSED AT 1000/3FFF ADDRESS, WORD, BIT TEST(S) PASSED AT 0000/0FFF 8

CONTINUE TEST (Y/N, CR = YES)? CR (keyboard interrupt)

ADDRESS, WORD, BIT TEST(S) PASSED AT 1000/3FFF CONTINUE TEST (Y/N, CR = YES)? \underline{N} M>

This example ran the ADDRESS, WORD, and BIT tests on the system program memory space.

M>PA

ADDRESS RANGES 0/3FFF, A000/AFFF, DC00/DFFF MAY BE SPECIFIED 0/AFFF OR 100/FFFF ETC. ADDRESS RANGE TO BE TESTED? (CR = ALL)

A000/A080
TEST TO BE RUN
A = ADDRESS, B = BIT, W = WORD, G = GALPAT
TESTS? (CR = ALL) CR

MODE FOR RUNNING TESTS, C = CONTINUOUS, H = HALT

MODE? (CR = H) C

M>RU

ADDRESS, WORD, BIT TEST(S) PASSED AT A000/A080
GALPAT BACKGROUND ERROR TEST FAILED AT
A010

DATA SHOULD BE AAAA/DATA IS AAEA

DATA SHOULD BE AAAA/DATA IS AAEA ADDRESS, WORD, BIT TEST(S) PASSED AT A000/A080 CONTINUE TEST (Y/N, CR = YES)? N M>

This example runs all tests on addresses A000/A080 reporting pass/fail information until a keyboard interrupt. (NOTE: A KEYBOARD INTERRUPT IS ONLY TESTED DURING A MESSAGE OUTPUT.)

COP400 PDS PROM Programmer (PROG)

12.1 Introduction

PROG operates the PROM programmer located in the center of the PDS front panel. PROG programs MM2716,MM2732, MM2724 and MM2758 EPROMs.

The PROG program, using a COP Load Module, programs the EPROMs. The PROM is used on an emulator board with a COP400 ROMless device. PROG uses PDS Shared Memory as the data buffer. When the COP400 program has been developed using COPMON, and is in shared memory, it can be saved on a PROM by using PROG.

Shared Memory is divided into blocks, corresponding to the size of the PROM. For example, if 1k PROMs are used, there are four blocks of 1k each.

Block 0 is 0 — X'3FF of shared memory. Block 1 is 400 — 7FF of shared memory. Block 2 is 800 — BFF of shared memory. Block 3 is C00 — FFF of shared memory.

The block operand in the Program, Dump and Compare commands specifies which part of shared memory to use.

Tables 12–1 and 12–2 contain a command and operand summary, respectively.

12.2 ALTER Data Buffer Command

Syntax: ALTER [<addr>],[<value>]...

Changes the contents of consecutive data buffer locations to the specified hexadecimal values beginning at the specified address. Consecutive commas will increment the current address pointer, leaving the data at these locations unaltered.

Example:

P>A 10,60,,44

Place 60 in location 10 and leave 11 unchanged, and place 44 in location 12.

12.3 BASE Command

Syntax: BASE

Displays the base address used in the last LOAD

command.

Example: P>BA

CURRENT LOAD BASE = 1000

12.4 CHIP Command

Syntax: CHIP [<chip#>]

Displays and changes the PROM that the system is configured for dumping and programming. The user enters the number of the PROM to be programmed (see Table 12–1). If no number is specified, the current number is displayed.

Example:

P>CH 32

Sets up programmer for MM2732's.

12.5 COMPARE Command

Syntax: COMPARE [<block#>]

Compares the contents of the data buffer block with the contents of the PROM. Default block is 0.

Example:

P>CO

COMPARE DONE

12.6 DEPOSIT Command

Syntax: DEPOSIT<value>[,<addr range>]

Copies the specified value to each location specified in the address range in the buffer. Default is every

location in the buffer.

Table 12-1. PROM Programmer Command Summary

Command	Syntax	Description	Section
ALTER	A [<addr>],[<value>]</value></addr>	Alter data in buffer location specified.	12.2
BASE	ВА	Display base address.	12.3
CHIP	CH [<chip#>]</chip#>	Display/change PROM chip number.	12.4
COMPARE	CO [<block#>]</block#>	Compare buffer to PROM.	12.5
DEPOSIT	DE <value>[,<addr range="">]</addr></value>	Copies specified value to buffer.	12.6
DUMP	DU [<block#>]</block#>	Dumps PROM contents into buffer.	12.7
ERASE	E [Y/N]	Verifies whether the PROM is erased or not.	12.8
HELP	н	Displays command summary.	12.9
LIST	L [<addr>]</addr>	Lists contents of specified location.	12.10
LOAD	<filename>[.LM][<base addr=""/></filename>	Loads file from diskette into buffer.	12.11·
PROGRAM	[<block#>][,<addr>]</addr></block#>	Programs the PROM with specified buffer.	12.12

Example:

P>DE FF, 0/FF

Copies X'0FF in to the buffer location 0 to FF.

12.7 DUMP Command

Syntax: DUMP [<block#>]

Dumps the PROM into the buffer block specified.

Default is block 0.

Example: P>DU

12.8 ERASE Command

Syntax: ERASE [Y | N]

Verifies that the EPROM is erased before programming. Default is report status of erase flag.

Example:

P>E N

DO NOT CHECK FOR ERASED BEFORE

PROGRAMMING

12.9 HELP Command

Syntax: HELP

Prints out the command summary.

Example:

P>H

ALTER (A) [<ADDRESS>],<VALUE>[,<VALUE>]

BASE (BA)

CHIP (CH) < CHIP#>

WHERE CHIP# :: = 16/58A/58B/32/24A/24B

COMPARE (C) [<BLOCK#>]

DEPOSIT (DE) < VALUE > [, < RANGE >]

DUMP (D) [<BLOCK#>] ERASE (E) [<Y/N>]

HELP (H)

LIST (L) [<RANGE>]

LOAD (LO) < FILENAME > [BASE ADDRESS]

PROGRAM (P) [<BLOCK#>][,PROGRAM RANGE]

12.10 LIST Command

Syntax: LIST [<addr>]

Hex lists (hexadecimal) the contents of each location in the specified address range. Default is current

address.

Example:

P>L 0/5

000 00 44 60 33 51 0F

12.11 LOAD Command

Syntax: LOAD < filename>[.LM] [<base address>]
Loads file from disk into buffer area. The base address option has been implemented to enable users to deal with programs larger than 4k bytes. A 4k byte segment of the program, starting at <base address>, is loaded into shared memory.

For example, if the program MYPROG occupies absolute addresses X'3000 to X'4BFF then the command LO MYPROG, 3100 will load the segment of the program from X'3100 to X'0FF into locations 0 through X'FF of shared memory.

Example:

P>LO MYFILE

FINISHED LOADING

12.12 PROGRAM Command

Syntax: PROGRAM<block#>][,<addr>]

Programs the PROM from the buffer clock specified, default is block 0. The range option allows the user to program single bytes or a range of bytes within the PROM.

Example:

P><u>P</u>

INSERT 2716, PROGRAM (Y/N, CR = YES)? CR

PROGRAMMING

VERIFYING

CKSM = 0123

Sample Program Session:

X>@PROG

PROG, REV:A,MAY 21 1981

ALTER (A) [<ADDRESS>], <VALUE>[, <VALUE>]

BASE (BA)

CHIP (CH) < CHIP#>

WHERE CHIP# :: = 16/58A/58B/32/24A/24B

COMPARE (C) [<BLOCK#>]

DEPOSIT (DE) < VALUE > [, < RANGE >]

DUMP (D) [<BLOCK#>]

ERASE (E) [<Y/N>]

HELP (H)

LIST (L) [<RANGE>]

LOAD (LO) < FILENAME > [BASE ADDRESS]

PROGRAM (P) [<BLOCK#>][,PROGRAM RANGE]

P>LO MYFILE

FINISHED LOADING

P>CH 16

P>P

INSERT 2716, PROGRAM (Y/N, CR = YES)? CR

PROGRAMMING

VERIFYING

CKSM = 4FBD

P>

' /

Table 12-2. Summary of PROG Operands

Operand	Description
<addr></addr>	One to three hexadecimal digits. 0-0FF. P — Address prior to current address . — Current address N — Next address after current address L — Last address in buffer
<addr range=""></addr>	<addr>[/<addr>]</addr></addr>
<base address=""/>	One to four hexadecimal digits. 0-0FFFF.
<blook#></blook#>	This depends on the chip specified. MM2716: 0-1 MM2758: 0-3 MM2732: 0 MM2724: 0-1
<chip#></chip#>	This depends on the chip specified. MM2716: 16 MM2758A: 58A MM2758B: 58B MM2732: 32 MM2724A: 24A MM2724B: 24B
<filename></filename>	Valid name of COP400 LM file.
N	NO — Do not check for erase before programming.
Y	YES — Check for erase before programming.
<value></value>	Hexadecimal number in the range 0-FF.

F>@EDIT COPEX

Appendix A Sample Program

This appendix describes the creation, assembly, and debugging of a COP program on the COP400 Product Development System.

The user can enter a COP program using EDIT. The program to be created here will read a number from the COP420 I lines and add 5. The carry will be ignored. The result will be output on the D outputs, and the decoded 7-segment equivalent will appear on the L outputs. A 50% duty cycle square wave will appear on the SK output. The pulse width will increase with the magnitude of the above addition. As the user changes the data on the I inputs, there should be corresponding changes on the other outputs. These outputs may be examined and verified on an oscilloscope. The probes may be attached directly to the proper pins on the COP output cable from the emulator card. The program is called COPEX.

```
EDIT.REV:B
CREATE NEW FILE (Y/N, CR = YES)? CR
AVAILABLE SECTORS: 496
E><u>I</u>
      1?
                  .TITLE COPEX, 'COP EXAMPLE'
      2?
                  CLRA
      3?
                  LEI 5
                                 ;Q TO L, C TO SK ON XAS
      4? START:
      5?
                  ININ
                                 ;READ 10-13 TO A
      6?
                  AISC 5
                                 ;ADD 5
      7?
                  OBD
                                 OUTPUT A TO D0-D3
      8?
                  LB#
                                 (ABORTED LINE TO INSERT A NOP AFTER THE AISC)
      8? CR
E>I TO 7
                  NOP
      8? CR
E>L
      9?
                  LBI 0
                                 ;SAVE ENTERED VALUE +5 IN
     10?
                                 :MO
     11?
                  CLRA
                                 SET UP FOR
     12?
                  AISC 4
                                 LQID ON PAGE 1
     13?
                  LQID
                                 PERFORM SEGMENT LOOKUP
     14?
                  RC
     15?
                  \overline{\mathsf{XAS}}
                                 ;OUTPUT 0 TO SK
     16?
                  NOP
     17?
                  NOP
                                 ;DELAY FOR 50% DUTY CYCLE
     18?
                  NOP
     19?
                  NOP
     20?
                  NOP
     21?
                  NOP
     22?
                  NOP
                 NOP
     23?
     24?
                  NOP
     25?
                  NOP
     26?
                  NOP
                  NOP
     27?
     28?
                  NOP
     29?
                  NOP
     30?
                  COMP
                                 ;MAKE DELAY PROPORTIONAL
                  AISC 1
     31?
                                 ;TO VALUE +5
     32?
                  <del>JP . −</del>1
     33?
                  SC
     34?
                  XAS
                                 ;OUTPUT 1 TO SK
     35?
                  LD
                                 ;GET ENTERED VALUE +5
     36?
                  COMP
                                 ;DELAY PROPORTIONAL TO
     37?
                  AISC 1
                                 :ENTERED VALUE +5
                  .JP . -1
     38?
     39?
                  JP START
```

```
PAGE 1
    40?
    41?
                  WORD 03F,006,05B,04F,066,06D,07D
    42?
                 .WORD 007,07F,067;0-9
    43?
                  .WORD 077,07C,039,05E,079,071;A-F
    44?
                  END
                 (EXIT INPUT MODE)
    45? CR
E>FI
```

FINISH CURRENT EDIT (Y/N, CR = YES)? CR

The user may verify the new program on the disk by displaying the directory with FM.

E>@FM FM,REV:B F>D DIRECTORY FOR: PDSUSER "PDS USER" FΝ **D NAME** TYPE SIZE PL VN 1 **EDIT** .MP MAIN PROGRAM 20 3 2 ASM .MP MAIN PROGRAM 32 2 3 2 3 COPMON .MP MAIN PROGRAM 32 3 4 FΜ MP MAIN PROGRAM 16 2 3 2 5 DIKIT .MP MAIN PROGRAM 12 3 COPEX .SRC SYMBOLIC 3 SECTORS BAD: 0 SECTORS USED: 124 SECTORS FREE: 492

The user may not assemble the COP program, displaying the assembly errors on the console.

F>@ASM

ASM, REV:C

A>I = COPEX,0 = COPEX,L = *CN,ELCREATING FILE PDSUSER:COPEX.LM

END PASS 1

COP CROSS ASSEMBLER PAGE 1

COPEX COP EXAMPLE

13 00D 00 LQUID

ERROR UNDEFINED @

1 ERROR LINES

56 ROM WORDS USED **END PASS 4**

SOURCE CHECKSUM = E88F

OBJECT CHECKSUM = 0276

INPUT FILE PDSUSER:COPEX.SRC

OBJECT FILE PDSUSER:COPEX.LM

A>

The above assembly error ("LQUID" should be "LQID") can be edited with EDIT.

A>@EDIT COPEX

EDIT, REV: B

AVAILABLE SECTORS: 488

INPUT FILE SECTORS:

E>RE

EOF AT 44

E>10/L

:PERFORM SEGMENT LOOKUP

10	X		
11	CLRA		;SET UP A FOR LQID ON
12	AISC	4	;PAGE 1
13	LQUID		;PERFORM SEGMENT LOOKUP
14	RC		
15	XAS		;OUTPUT 0 TO SK
16	NOP		
17	***		
E \			•

The listing was interrupted by the user pressing a key when the error was located. The "LQUID" is replaced by a "LQID."

The user may now re-assemble the corrected program, obtaining an assembly load module file (COPEX.LM) and a full assembly output listing.

```
E>@ASM I = COPEX,0 = COPEX,L = *PR
ASM,REV:C
OK TO DELETE FILE PDSUSER:COPEX.LM (Y/N, CR = YES)? CR
CREATING FILE PDSUSER:COPEX.LM
END PASS 1
END PASS 4
A>
```

Notice that the listing was assigned to the printer. The printer listing is shown below. No assembly errors occurred.

COP CROSS ASSEMBLER PAGE 1 COPEX COP EXAMPLE

1		TITLE (COPEX, 'C	OP, EXAMPL	_E'
2 00	00 (00	CLRA	*.	· ·
3 00)1 3	3365	LEI	5	;Q TO L, C TO SK ON XAS
4		STAR	T:		
5 00	3 3	3328	ININ		;READ 10-13 TO A
6 00)5 5	55	AISC	5	;ADD 5
7 00)6 4	44	NOP		
8 00	7 3	333E	OBD	_	;OUTPUT A TO D0-D3
9 00	9 (0F	LBI	0	;SAVE ENTERED VALUE +5
10 00) A	06	X		;IN MO
11 00)B (00	CLRA		;SET UP A FOR LQID ON
12 00	oc s	54	AISC	4	;PAGE 1
13 00	ו סכ	BF	LQID		;PERFORM SEGMENT LOOKUP
14.00	DE (32	RC		
15 00	OF 4	4F	XAS		;OUTPUT 0 TO SK
16 0	10	44	NOP .		
17 0°	11 4	44	NOP		;DELAY FOR 50% DUTY CYCLE
18 01	12 4	44	NOP		
19 0	13 4	44	NOP		· ·
20 0°	14	44	NOP		
21 0	15 4	44	NOP		
22 O	16	44	NOP		
23 0°	17 -	44	NOP		
24 0°	18	44	NOP		
25 0°	19	44	NOP		

```
26 01A
           44
                  NOP
 27 01B
           44
                  NOP
 28 01C
                  NOP
           44
 29 01D
                  NOP
           44
 30 01E
           40
                   COMP
                                      MAKE DELAY PROPORTIONAL
 31 01F
           51
                   AISC
                                      :TO ENTERED VALUE +5
 32 020
                  JΡ
           DF
                           . –1
 33 021
           22
                  SC
 34 022
                   XAS
                                      OUTPUT 1 TO SK
           4F
 35 023
           05
                   LD
                                      :DELAY PROPORTIONAL TO
 36 024
           40
                   COMP
                                      ;ENTERED VALUE +5
 37 025
           51
                   AISC
 38 026
           E5
                   JΡ
                           . –1
 39 027
           C3
                   JΡ
                           START
 40
           0040
                   .PAGE 1
 41 040
           3F
                   . WORD 03F,006,05B,04F,066,06D,07D
    041
           06
    042
           5B
    043
           4F
    044
           66
    045
           6D
    046
           7D
 42 047
           07
                   .WORD 007,07F,067;0-9
    048
           7F
    049
           67
COP CROSS ASSEMBLER PAGE 2
COPEX COP EXAMPLE
 43 04A
           77
                   .WORD 077,07C,039,05E,079,071;A-F
    04B
           7C
    04C
           39
    04D
           5E
    04E
           79
    04F
           71
  44
                   .END
COP CROSS ASSEMBLER PAGE 3
COPEX COP EXAMPLE
START 0003
NO ERROR LINES
56 ROM WORDS USED
SOURCE CHECKSUM = E85A
OBJECT CHECKSUM = 027C
INPUT FILE PDSUSER:COPEX.SRC
OBJECT FILE PDSUSER:COPEX.LM
```

The new program may be tested now using COPMON. The chip number is 420. To make it easier to see the program, shared memory is zero-filled before loading the new program COPEX.

```
A>@COPMON
COPMON,REV:C
CHIP NUMBER (DEFAULT = 420)? CR
C>DE 0,0/L
C>LO COPEX
FINISHED LOADING
```

To begin execution of the program, first reset the COP, then start by giving the 'GO' command.

```
C><u>RE</u>
CHIP IS RESET
C>G
```

On examining the outputs, it is discovered that the L outputs have the proper values, but the D lines do not. Also, the square wave on the SK line is incorrect. Only one half of the cycles varies with the input. Begin by obtaining a trace and examine the path of the COP device.

u exa	mine the pati	ii oi tiie i	OUF GEVIC
C>TF	<u>R</u> E ENABLED:		
	1 OCCUR: 1		GO:N
C> <u>RE</u>			
CHIP	IS RESET		
C> <u>G</u>			
TRAC C>T	ED ON A:001	AT A:00	11
0/1	0 A:001		E-111
1	1 A:002	SKIP	E:1111 E:1111
2	2 A:003	G	E:1111
3	3 A:004	SKIP	E:1111
4 5	4 A:005 5 A:006	SKIP	E:1111 E:1111
6	6 A:007	SKIP	E:1111
7	7 A:008	SKIP	E:1111
8	8 A:009		E:1111
9 10	9 A:00A 10 A:00B		E:1111
11	10 A:00B		E:1111 E:1111
12	12 A:00D		E:1111
13	13 A:044	SKIP	E:1111
14 15	14 A:00E 15 A:00F		E:1111 E:1111
C>I	13 A.001		€.1111
16	16 A:010		E:1111
17	17 A:011		E:1111
18	18 A:012		E:1111
19	19 A:013		E:1111
20 21	20 A:014 21 A:015		E:1111 E:1111
22	22 A:016		E:1111
23	23 A:017		E:1111
24	24 A:018		E:1111
25 26	25 A:019 26 A:01A		E:1111 E:1111
27	27 A:01B		E:1111
. 28	28 A:01C		E:1111
29	29 A:01D		E:1111
30 31	30 A:01E 31 A:01F		E:1111 E:1111
C> <u>T</u>	01 71.011		—
32	32 A:020		E:1111
33	33 A:01F		E:1111
34	34 A:020		E:1111
35 36	35 A:01F 36 A:020		E:1111 E:1111
37	37 A:01F		E:1111
38	38 A:020		E:1111
39	39 A:01F		E:1111
40 41	40 A:020 41 A:01F		E:1111 E:1111
42	42 A:020		E:1111
43	43 A:01F		E:1111
44	44 A:020		E:1111
45 46	45 A:01F 46 A:020		E:1111 E:1111
47	47 A:01F		E:1111

C> <u>T</u>				
48	48 /	A:020		E:1111
49	49 /	4:01F		E:1111
50	50 /	4:020		E:1111
51	51 /	4:01F		E:1111
52	52 /	۹:020		E:1111
53	53 /	4:01F		E:1111
54	54 /	۹:020		E:1111
55	.55 /	4:01F		E:1111
56	56 /	4:020		E:1111
57	57 /	4:01F		E:1111
58	58 /	۹:020		E:1111
59	59 /	4:01F		E:1111
60	60 /	۹:020		E:1111
61	61 /	4:01F		E:1111
. 62	62 /	۹:020	SKIP	E:1111
63	63 A	4:021		E:1111

The word SKIP indicates that the instruction was skipped. It also appears on the second half of 2-word instructions. Notice that at trace location 13, the address is 44. This is actually the second half of the LQID instruction, and is the address of the data to be loaded into the Q register. The second instruction, LEI 5, assigns the Q register to the L outputs. According to the trace, program execution has proceeded as expected, except that the loop at locations 1F and 20 was done 15 times. Examination of the listing at those locations shows that the accumulator wasn't loaded with the entered value before the first loop. The LD instruction before the COMP instruction was omitted. Single-stepping through the first several locations allows the user to inspect the COP registers, particularly the accumulator and the B register.

C>R

CHIP IS RESET

C>AU ALL

C><u>S</u>

M2:9FFFFFFFFFFFF M3:33777777777777

C>CR

STEP A:0 B:00 C:0 G:0 I:F L:66 Q:66 S:F P:003

NO OCCUPANTAL AND OCC

M2:9FFFFFFFFFFFF M3:3377777777777

C>CR

STEP A:F B:00 C:0 G:0 I:F L:66 Q:66 S:F P:005

M2:9FFFFFFFFFFFF M3:3377777777777

C>CR

A:006 SKIPPED

STEP A:4 B:00 C:0 G:0 I:F L:66 Q:66 S:F P:007

M2:9FFFFFFFFFFFF M3:33777777777777

C>CR

STEP A:4 B:00 C:0 G:0 I:F L:66 Q:66 S:F P:009

M0:FFFFFFFFFFFFF M1:FFFFFFFFFFFFFFFF

M2:9FFFFFFFFFFFF

C>

From looking at the assembly listing, one sees that location 7 has the OBD instruction which puts the B register contents out to the D lines. After executing this instruction, B still contains zero but A contains the correct value. A CAB instruction is necessary before the OBD. Both of the mistakes in this program require instructions to be inserted when it is edited. But the NOP at location 10 may be easily replaced with an LD instruction, giving a much better square wave. After starting the chip, the square may be displayed again.

C>PU 1D,LD C>CL BRKPT AND TRACE CLEARED C>G C>

The program may now be re-edited.

E>

33

JΡ

C>@EDIT COPEX

```
EDIT,REV:B
AVAILABLE SECTORS:
                      480
INPUT FILE SECTORS:
E>RE
EOF AT 44
E>L
              .TITLE COPEX, 'COP EXAMPLE'
   1
   2
              CLRA
              LEI
                       5
                                      ;Q TO L, C TO SK ON XAS
   3
   4
        START:
                                      ;READ 10-13 TO A
   5
              ININ
                                      ;ADD 5
   6
              AISC
                       5
   7
              NOP
   8
              OBD
                                      ;OUTPUT A TO D0-D3
                                      ;SAVE ENTERED VALUE +5
  9
              LBI
                       0
  10
              Х
                                      ;IN MO
  11
              CLRA
                                      SET UP A FOR
  12#*
```

The missing CAB instruction should be inserted to line 8.

	E>IN TO	8 (
	8?	CAB		·
	9? <u>Cl</u>	3		
	E>L			
	1	TITLE CO	OPEX, 'CO	P EXAMPLE'
	2	CLRA		
	3	LEI	5	;Q TO L, C TO SK ON XAS
	4	START:		
	5	ININ		;READ 10-13 TO A
	6	AISC	5	;ADD 5
	7	NOP		
	8	CAB		
	9	OBD		OUTPUT A TO DO-D3;
	10	LBI	0	;SAVE ENTERED VALUE +5
	11	X		;IN MO
	12	CLRA		;SET UP A FOR
	13	AISC	4	;LQID#***
•	E> <u>L 25</u>			
	25	NOP		
	E> <u>N 21</u>			
	26	NOP		
	27	NOP		
	28	NOP		
	29	NOP		
	30	NOP		
	31	COMP		;MAKE DELAY PROPORTIONAL
	32	AISC	1	;TO ENTERED VALUE +5

34	SC	•
35	XAS	;OUTPUT 1 to SK
36	LD	;G#***
E>		

The missing LD instruction should be inserted to line 31.

E>IN TO 31			
31? 32? <u>CR</u>	<u>LD</u>		;GET ENTERED VALUE +5
E> <u>L 25</u>			
25	NOP		
E> <u>N 21</u>			
26	NOP		
27	NOP		
28	NOP		
29	NOP		*
30	NOP		
31	LD		;GET ENTERED VALUE +5
32	COMP		;MAKE DELAY PROPORTIONAL
33	AISC	1	;TO ENTERED VALUE +5
34	JP	. –1	
35	SC		
36	XAS		#***
E>			

The edit mode may be finished now, replacing the old program with the new one.

```
E><u>FI</u>
FINISH CURRENT EDIT (Y/N, CR = YES)? <u>CR</u>
OK TO DELETE FILE PDSUSER:COPEX.SRC (Y/N, CR = YES)? <u>CR</u>
E>
```

The new program may be verified by re-assembling and testing with COPMON.

```
E>@ASM I = COPEX,0 = COPEX,L = *PR
ASM,REV:C
OK TO DELETE FILE PDSUSER:COPEX.LM (Y/N, CR = YES)? CR
CREATING FLE PDSUSER:COPEX.LM
END PASS 1
END PASS 4
A>
```

The new assembled program may be tested with COPMON and an oscilloscope as before to verify proper performance.

```
A>@COPMON
COPMON,REV:C
CHIP NUMBER (DEFAULT = 420)? CR
C>LO COPEX
FINISHED LOADING
C>RE
CHIP IS RESET
C>G
C>
```

Now that both the source and load module files are correct, the deleted versions may be packed with the commands in file manager, giving more room on the disk for new programs.

C><u>@FM</u> FM,REV:B F>

Now the new disk is examined and packed.

F>D

DIRECTORY FOR: PDSUSER "PDS USER"

FN .	DNAME	TYPE	SIZE	PL	VN
1	EDIT	.MP MAIN PROGRAM	20	2	3
2	ASM	.MP MAIN PROGRAM	32	2	3
3	COPMON	.MP MAIN PROGRAM	32	. 2	3
4	FM	.MP MAIN PROGRAM	16	2	3
5	DSKIT	.MP MAIN PROGRAM	12	2	3
	* COPEX	.SRC SYMBOLIC	4	2	1
	* COPEX	.LM LOAD MODULE	. 4	2	1
	* COPEX	.SRC SYMBOLIC	4	2	2
	* COPEX	.LM LOAD MODULE	4	2	2
6	COPEX	.SRC SYMBOLIC	4	2	3
7	COPEX	.LM LOAD MODULE	4	2	3

SECTORS BAD: SECTORS USED: 0 144

SECTORS FREE:

472

F>P

PACKING DISK (Y/N,CR = YES)? CR

F>D

DIRECTORY FOR: PDSUSER "PDS USER"

FN	D NAME	TYPE	SIZE	PL	٧N
1	EDIT	.MP MAIN PROGRAM	20	2	3
2	ASM	.MP MAIN PROGRAM	32	2	3
3	COPMON	.MP MAIN PROGRAM	32	2	3
4	FM	.MP MAIN PROGRAM	16	. 2	3
5	DSKIT	MP MAIN PROGRAM	12	2	3
6	COPEX	.SRC SYMBOLIC	4	2	3
7	COPEX	.LM LOAD MODULE	4	2	3

SECTORS BAD: 0 SECTORS USED: 128 SECTORS FREE: 488

COP400 In-System Emulator™ Boards

User's Manual

National Semiconductor

Publication No. 420306469-001A Order No. 420306469-001 June 1981

Preface

This manual describes the COP400 In-System Emulator (ISETM) Boards. The In-System Emulator Boards allow emulation of COP400 devices.

These boards are designed to stand-alone or to be used in conjunction with a Program Development System (PDS) or STARPLEXTM Development System.

The manual (Publication No. 420306469) supercedes Publication No. 420306143-001 in all revisions.

The material presented in this manual is for information purposes only. This manual is subject to change without notice.

In-System Emulator Boards Table of Contents

Section	Description	Page
	Chapter 1. Introduction	8-116
	Chapter 2. General Description of E02/E04 Boards	
2.1	Physical Features	8-117
2.2	Jumpers	8-117
2.3	Turret Terminals	8–119
2.4	Reset Switch	8-119
2.5	Edge Connector Pin Assignments	8-119
	Chapter 3. Operating Considerations for E02/E04 Boards	
3.1	Emulator Cables	8-122
3.2	Clock Timing	8-122
3.3	Single Supply Operation	8-122
3.4	COP400 Family Chips Emulation Requirements	8-122
	Chapter 4. Function Verification of the E02/E04L Boards	
	and the E24 Board Using COP404	8-124
	Objection 5. Description of FOA Franchists Bound	
5.1	Chapter 5. Description of E24 Emulator Board Physical Features	8-128
5.1	Jumpers	8-128
5.3	Turret Terminals	8-128
5.4	Reset Switch	8-129
5.5	Edge Connector Pin Assignments	8-129
0.0	Eage Connector in Assignments	0 120
	Chapter 6. Functional Verification of E24 Board Using COP2404	8-131
Figure	Illustrations	Page
2-1	COP400-E02/E04L In-System Emulator Layout	8-118
3-1	Crystal Oscillator Component Carrier Schematic	8-122
3-2	LC Oscillator Schematic	8-123
3-3	COP402/404L to COP410L/411L RAM Mapping	8-123
5-1	COP400-E24 In-Circuit Emulator Layout	8-129
Table	Tables	Page ⁻
1-1	Emulator Boards and ROMless Parts for	
	COP4XX Device Emulation	8–116
1-2	COP400 PDS Development System Software and Hardware	8–116
1-3	Starplex Development System Software and Hardware	8-116
2-1	Standard Jumper Configurations	8-120
2-2	Edge Connector Assignments	8-121
3-1	RC Oscillator Component Values	8-122
3-2	Crystal Oscillator Component Values	8-122
3-3	LC Oscillator Component Values	8-123
5-1	Standard Jumper Configuration for COP400-E24 Board	8-128
5-2	Edge Connector Assignments	8-130

Introduction

The COP400 Emulator Board enables in-system emulation of the COP400 Microcontroller family. Table 1–1 shows the emulator boards and the ROMless microcontroller combinations required to emulate the various COP4XX devices.

The emulator board may be used stand-alone with EPROMs and external power supply, or as a peripheral to a development system. The COP400 Emulator Boards are designed to interface with either the COP400-PDS Development System using the target board and software revisions shown in Table 1-2, or the STARPLEXTM Development System, using the target board and software revisions shown in Table 1-3.

When used in conjunction with a development system, the emulator adds the capabilities of real-time program tracing, breakpoint/singlestepping, and speedy program updating, resulting in rapid program evolution from conception through debug to final product.

Note

The user should read this manual thoroughly before attempting COP4XX Emulation.

Table 1-1. Emulator Boards and ROMless Parts
For COP4XX Device Emulation

ROMIess Part	Emulator Board	Parts Emulated	Refer Chapters
COP401L†	COP400-E02 COP400-E04L	COP410L COP411L	2, 3, 4
COP402	COP400-E02	COP420 COP421 COP422	2, 3, 4
COP404L	COP400-E04L	COP420L COP421L COP422L COP444L COP445L	2, 3, 4
COP404	COP400-E24	COP440 COP441 COP442	4, 5
COP2404††	COP400-E24	COP2440 COP2441 COP2442	5, 6

[†]The COP401L has the CKO pin selected as the RAM Keep Alive option. This pin must be connected to the $V_{\rm CC}$ power supply in the user's system and J6 installed on the COP400–E02 or COP400–E04L Board.

Table 1-2. COP400-PDS Development System Software and Hardware

ROMIess Part	Emulator Board	Target Board	Software
COP401L†	COP400-E02/ COP400-E04L	980306552-A	COP400-D02 Rev A
COP402	COP400-E02	980305551-F	COP400-D01 Rev D
	COP400-E02	980306552-A	COP400-D02 Rev A
COP404L	COP400-E04L	980305551-F	COP400-D01 Rev D
	COP400-E04L	980306552-A	COP400-D02 Rev A
COP404	COP400-E24	980306552-A	COP400-D02 Rev A
COP2404	COP400-E24	980306552-A	COP400-D02 Rev A

†The COP401L has the CKO pin selected as the RAM Keep Alive option. This pin must be connected to the V_{CC} power supply in the user's system and W4 installed on the COP400-E02 or COP400-E04L Board.

Table 1-3. STARPLEX Development System Software and Hardware

ROMIess	Emulator	Target	
Part	Board	Board	Software
COP401L†	COP400-E02/ COP400-E04L	980306254-A	440306254-001 Rev A or B
COP402	COP400-E02	980306254-A	440306254-001 Rev A or B
COP404L	COP400-E04L	980306254-A	440306254-001 Rev A or B
COP404	COP400-E24	980306254-A	440306254-001 Rev B
COP2404	COP400-E24	980306254-A	440306254-001 Rev B

^{††}As shipped, the E24 board contains a COP404 ROMless part. For emulating the COP 2440, 2441 or 2442, install the COP2404 shipped with the board in socket U2.

General Description of E02/E04L Boards

2.1 Physical Features

The emulator is a double-sided printed circuit board mounted on four 0.5-inch nylon stand-offs. Figure 2-1 is a drawing of the board with its emulator cables removed. Processing is carried out by a ROMless microcontroller located top-center on the board. To the left of the ROMIess device are four single in-line connectors and one 20-pin socket used in receptacles for the DIP-to-DIP emulator cables. The DIP-to-DIP cables connect the emulator board to the Target System. In the center of the board are four MM5204 PROM sockets. The PROM socket labeled "PROM 0" is for COP addresses 0-1FFH, the socket labeled "PROM 1" is for addresses 200-3FFH, the socket labeled "PROM 2" is for COP addresses 400-5FFH, and the socket labeled "PROM 3" is for COP addresses 600-7FFH. Below and to the right of these PROM sockets is a socket for an MM2716 PROM. Below the PROM sockets at the bottom of the board is a 50-pin edge connector used to intertace to the development system via the emulator board cable. Pin 1 of this cable should match up with pin 1 of the edge connector which is shown in the lower righthand corner of Figure 2-1.

WARNING

Never connect or disconnect the emulator board from the emulator board cable while the development system is turned on; permenent development system and/or emulator damage may result.

2.2 Jumpers

The emulator board has wire-wrap pin jumpers. J1, J3, J4, J5, J6 and J7 are located to the right of the ROMless microcontroller, J2 is in the upper left-hand corner of the board, 60, 60, 640, and 644 are lecated in the lower right-hand corner of the board. See Table 2-1 for the standard jumper configurations.

J1 is a set of seven jumpers. However, only three are connected at any one time. J1 is used to select the signal assignments of pins 13, 14 and 15 on the 20-pin COP411L emulator cable socket. For 411L operation J1-1, J1-4, and J1-6 should be jumpered. To emulate 20-pin COP400 devices not discussed in this manual. contact the factory for the correct J1 configuration.

2.2.2 J2

J2 jumpers the +5 volt power bus on the emulator board to the V_{CC} of the ROMless microcontroller and emulator cables.

CAUTION

The user must not connect the target system power supply to the development system supply via the 4XX emulation cables. This could destroy one or both supplies.

J2 should be removed if the board is connected to the development system and the user's system power is connected to the 4XX emulator cables. On the other hand, if the board is being used stand-alone with external power supplies, J2 may be left in place. The target system's power should be adequately bypassed and regulated to eliminate random malfunctioning of the ROMless microcontroller due to power glitches.

2.2.3 J3

The emulator board is supplied with an RC oscillator. J3 jumpers the output of this oscillator to the CKI input of the ROMless microcontroller. J3 should be removed if the user plans to generate a clock signal external to the board. Section 3.2 contains more information concerning J3 and clock timing.

2.2.4 J4

J4 connects CKO of the ROMless microcontroller to pin 11 of U7. J4 should be jumpered if U7 is replaced with any of the component carriers described in Section 3.2 of this manual.

Jumper J5 connects CKI of the ROMIess microcontroller to the emulator cable sockets. This jumper is installed only when the clock is being furnished from the target system.

2.2.6 J6

Jumper J6 connects CKO of the ROMless microcontroller to the emulator cable sockets. When using COP402 or COP404L, this jumper is installed only when the target system will ultimately use the clock from the user's COP4XX device. Due to cable capacitance, care should be exercised when using this lumner. When using a COP401L, this jumper must be installed and the user should tie CKO to V_{CC} in his system.

Jumper J7 controls the RC oscillator frequency. With J7 removed, the frequency is 3.5 MHz. With J7 installed, the frequency is 1.7 MHz. Jumper J7 should be installed for emulation of COP4XXL devices.

2.2.8 J8

Jumper J8 determines the pull-up load resistor value and power supply for the reset line to the ROMless microcontroller. The COP404L has the power fail reset option implemented. With J8 in the "A" position, a 510 Ω pull-up to 5V is installed. This allows the ROMless device to operate normally and is the preferred position for J8. With J8 in the "B" position, the reset line is pulled up to the chip V_{CC} by a $20k\Omega$ resistor. This position allows the internal power fail reset on the COP404L to function properly.




Figure 2-1. COP4000-E02/E04L In-System Emulator™ Layout

8-118

2.2.9 J9

J9 configures address line A10 for the various devices being emulated. In the "A" position, A10 is an address line, necessary for emulation of the COP444L/445L devices. In the "B" position, A10 is held in the low state, necessary for emulation of all other devices.

2.2.10 J10

Because SKIP/P10 are multiplexed on one pin, emulation of the COP404L device requires J10 in the "A" position. When emulating the COP401L and the COP402, place J10 in position "B."

2.2.11 J11

J11 generates the special clock used for the COP404L device and is installed only when this device is used.

2.3 Turret Terminals

The board contains eight turret-type terminals suitable for temporary connections via alligator clips, Q-balls, etc. Three of these terminals are used for power, four as logic inputs to the development system and one as a logic output of the development system.

2.3.1 Emulator Power Terminals

Two power supplies (+5 and $-12\,V_{DC}$) are necessary to operate the board stand-alone with MM5204 EPROMs. These voltage inputs and their returns are supplied to the board via the three terminals located on the left edge of the board marked V_{CC} , $-12\,V$, and GND. THESE POSTS DO NOT ALLOW THE USER ACCESS TO DEVELOPMENT SYSTEM SUPPLIES; they supply power to the emulator board used independently of the development system. Typical power consumption of the board with four EPROMs is 250 mA for +5V and 60 mA for the $-12\,V$ input. For single +5V operation using DM74S474 bipolar PROMs (see Section 3.3), the +5V current drain is approximately 500 mA.

4.0.4 External Event Terminals

Four external event terminals (EX1–EX4) are located on the right side of the board. The logical inputs (TTL levels) on these high impedance pins are stored in

TRACE memory along with the COP4XX program counter values and the skip line status during a TRACE operation. Transitions on EX1 and EX2 may be used to initiate TRACE or BREAKPOINT operations. For more information concerning the external event terminals, consult Chapters 2 and 9 of the of the COP400 Product Development System User's Manual, or Chapter 4 of the STARPLEXTM SPM-A15 Operator's Manual.

2.3.3 Trigger Out

Trigger out (TO) is located beneath EX1–EX4 on the emulator board. TO is an open-collector development system output that makes a positive transition each time a TRACE or BREAKPOINT is initiated. In certain applications TO is useful for triggering oscilloscopes or logic analyzers. (Note: When using a PDS target board, Part No. 980305551, Rev. F, or earlier, TO will continue to make positive transitions every 256 trigger conditions following the actual TRACE or BREAKPOINT.)

2.4 Reset Switch

The reset switch is located in the lower left corner of the emulator. When pressed, the reset switch clears the COP4XX program counter, registers and outputs. The COP4XX will remain in this reset condition until the switch is released. Pressing this switch also causes the RESET* pin (open-collector output, resistor pull-up to $V_{\rm CC}$) on the emulator cable sockets to go low. This switch is for stand-alone operation of the emulator board. When emulating using the development system program COPMON, it is preferable to use the 'R' (reset) command.

2.5 Edge Connector Pin Assignments

The 50-pin edge connector located at the bottom of the board provides interface to the development system (refer to Chapter 2 of the PDS User's Manual or Chapter 3 of STARPLEX SPM-A15 Operator's Manual). Table 2 contains the names and a brief description of each signal.

^{*}Denotes an active low signal.

Table 2-1. Standard Jumper Configurations

Jumper	410L/411L	420L/421L	444L/445L	420/421	See Section
J1-1	IN	N/A	N/A	N/A	
J1-2	OUT	N/A	N/A	N/A	
J1-3	OUT	N/A	N/A	N/A	
J1-4	IN	N/A	N/A	N/A	
J1-5	OUT	N/A	N/A	N/A	
J1-6	IN	N/A	N/A	N/A	
J1-7	OUT	N/A	N/A	N/A	
J2	IN	IN	IN	IN	
J3	IN	IN	IN	IN	
J4	OUT	OUT	OUT	OUT	
J5	OUT	OUT	OUT	OUT	
J6	Note 2	OUT	OUT	OUT	2.2.6
J7	IN	IN	IN	OUT	
J8-A	IN .	IN	IN	IN	
J8-B	OUT	OUT	OUT	OUT	
J9-A	OUT	OUT	IN .	OUT	
J9-В `	IN:	IN	OUT	IN .	
J10-A	OUT	IN ·	IN	OUT	2.2.10
J10-B	IN	OUT	OUT	IN	2.2.10
J11	Note 1	` IN	IN	OUT	2.2.11

Note 1: This jumper must be in when using the COP404L ROMiess Microcontroller and out when using the COP402 or COP401L ROMIess Microcontrollers.

Note 2: When using a COP401L ROMiess part, this jumper must be installed and CKO tied to V_{CC} in the user system. For COP402 or COP404L operation this jumper should be out.

Table 2-2. Edge Connector Assignments

Connector No.	Name	Description
	0115	
1	GND	Signal and power return
2	GND	Signal and power return
3	V_{CC}	+5V _{DC} power from development system
4	V _{CC}	+5V _{DC} power from development system
5	EX2	Buffered external event
6	EX1	Buffered external event
7	EX4	Buffered external event
8	EX3	Buffered external event
9	CLK	Buffered AD/DATA* signal from COP4XX
10	SKIP	COP4XX skip status line
11	A8	COP4XX program counter address bit
12	A9	Address bit
13	A3 A7	Address bit
14		Address bit
15	A1 .	Address bit
16	A2	Address bit
17	A4	Address bit
18 10	A0	Least significant address bit Address bit
20	<u> </u>	Address bit
21	A5	Address bit
22	Not used A10	Most significant address hit
23	Not used	Most significant address bit
23	Not used	
25	Not used	·
26	Not used	
27	Not used	
28	Not used	
29	Not used	
30	Not used	
31	Not used	
32	Not used	
33	B0	Least significant COP object code bit
34	B7	Most significant COP object code bit
35	B2	Object code bit
36	B5	Object code bit
37	BS	Object code bit
38	B4	Object code bit
39	B6	Object code bit
40	B1	Object code bit
41	TRIGGER OUT	BREAKPOINT/TRACE indicator
42	Not used	
43	RST*	Same as RESET*
44	PROM DISABLE*	Select PROM or Shared Memory mode
45	See Note 1	
46	See Note 1	
. 47	V _{CC}	+5V _{DC} power from development system
48	V _{CC}	+5V _{DC} power from development system
49	GND	Power and signal return
50	GND	Power and signal return

Note 1: Pins 45 and 46 are used as follows:

PDS

with target board 980306552 REV A or later, normally not used. with target board 980305551 REV F or earlier, $-12V_{DC}$ from the PDS.

STARPLEX

with target board 980306254, normally not used. However, jumper W5 on the target board may be installed to supply $-12V_{\rm DC}$ to the emulator board.

Operating Considerations For E02/E04L Boards

3.1 Emulator Cables

Three DIP-to-DIP cables (20-, 24, and 28-pin) are supplied with the board. The user should note the orientation of pin 1 on the three emulator cable sockets (see Figure 2-1). The 20-pin socket (in the upper left corner of the emulator) is used for emulating a COP411L device. Pin 1 of the device cable should be oriented away from the center of the board. The four SIP (single-in-line package) sockets to the right of the 20-pin DIP (dual-in-line package) socket are configured as either a 24- or a 28-pin socket. Pin 1 for both of these sockets is oriented toward the center of the board. The 24-pin socket is used to emulate a 410L, 421L, 421, or 445L device. The 28-pin socket is used to emulate the 420L, 420, and 444L devices.

Note: Only one COP400 family device may be emulated at any one time.

3.2 Clock Timing

3.2.1 RC Oscillator

The emulator has an on-board 3.5/1.7 MHz RC oscillator. Jumper J7 controls the frequency—with J7 removed it is 3.5 MHz, with J7 installed it is 1.7 MHz. Lower frequencies can be obtained by performing the following steps:

- 1. Replace the 74LS14 of U7 with a 74C14.
- 2. Remove J7.
- 3. Remove R4.
- 4. Set R3 and C1 to the values in Table 3-1.

3.2.2 Crystal Oscillator

The COP402 on the COP400–E02 board has a crystal oscillator option enabling the user to emulate with a crystal-controlled clock. Due to emulator cable capacitance and inductance, the use of the crystal oscillator on the user's target prototype system requires three changes to the circuit: first, replace the 74LS14 (U7) with a 14-pin component carrier containing the circuit shown in Figure 3–1; second, install J3 and J4; and third, remove J5 and J6. Table 3–2 contains the various values of Rx1, Rx2, and Cx needed for three standard crystal frequencies.

3.2.3 LC Oscillator (COP402 only)

Use of the LC oscillator requires replacing U7 with a 14-pin carrier containing components for an LC oscillator. Figure 3-2 shows the schematic and Table 3-3 contains sample values for a COP420 LC oscillator. Jumpers J3 and J4 must be installed and jumpers J5 and J6 must be removed.

3.3 Single Supply Operation

The board is factory equipped with sockets for MM5204 EPROMs which require multiple power supplies. For single supply (+5V) operation, a socket for an MM2716 EPROM can be used instead of MM5204 EPROMs. The MM2716 must be placed in the socket

U13 in the lower right of the board. Also, the board can be modified to accept DM74S474 or DM74S475 bipolar PROMs. The mounting holes for these PROMs are located above the EPROM sockets on Figure 2-1 and are labeled S474. Pin 1 is marked.

3.4 COP400 Family Chips Emulation Requirements

As shown in Table 1–1, emulation of a particular COP400 series device is normally done with the corresponding emulator board. For example, a COP400–E04L board is required to emulate a COP444L. In some cases, it is possible to emulate a COP400 device on a board not specifically designed for it, provided certain precautions are observed.

The COP400-E04L board, which contains a COP404L, can be used to emulate any COP400L device. The COP400-E02 board, which contains a COP402, can be used to emulate any COP400 device except the COP444L and the COP445L.

There may be substantial differences between the chip being emulated and the actual device on which the emulation is done. It is essential that all of the following points are observed before emulation.

Table 3-1. RC Oscillator Component Values

		Oscillator	Instruction	i Cycle (μs)
R3 (Ω)	C1 (pF)	Frequency (MHz)	COP402 (÷16)	COP404L (÷32)
1.2k	100	1.0	16	32
4.7k	100	0.5	32	64




Figure 3-1. Crystal Oscillator Component Carrier Schematic

Table 3-2. Crystal Oscillator Component Values

Rx1 (Ω)	Rx2 (Ω)	Cx (pF)	XTAL Frequency (MHz)	Instruction Cycle (μs)
1.0k	1.0 M	27	4.00	4.0
1.0k	1.0 M	27	3.58	4.5
1.0k	1.0 M	. 56	2.09	7.7




Figure 3-2. LC Oscillator Schematic

Table 3-3. LC Oscillator Component Values

RL1 (Ω)	RL2 (Ω)	CL1 (pF)	CL2 (pF)		Oscillator requency (MHz)	Instruction Cycle (μs)
10.0 M	510	iõõ	100	22	4.0	4.0
10.0 M	510	500	100	22	3.0	5.3
10.0 M	510	200	500	22	2.6	6.2
10.0 M	510	200	25000	22	1.4	11.4

3.4.1 RAM Registers

The following table indicates how much RAM is available on a given COP400 microcontroller.

Device	RAM
401L, 410L, 411L	4 registers × 8digits
402, 420, 420L, 421, 421L	4 registers × 16 digits
404L, 444L, 445L	8 registers × 16 digits

For example, a COP410L can be emulated using a COP404L. The 404L has eight 16-digit registers and is emulating with more RAM than is available in the final device. Figure 3-3 illustrates how a COP404L RAM register maps into a COP410L register of eight digits. The 401L has no 2-byte LBI instructions, only single-byte instructions of LBI R,0 and LBI R,9 through LBI R,15 (where R = 0, 1, 2, 3). Nevertheless, the Bd register is still four bits wide, and instructions such as XDS and XIS will still generate a skip at their respective 0-15 and 15-0 Bd value boundaries. The 410L has a 2-level stack, compared to the 404L's 3-level stack.

The COP PDS Assembler (Rev. B) will flag all RAM reference and stack reference instructions with an asterisk if the .CHIP directive specifies a COP410L or COP411L.

The user should study these instructions in their program contents and verify that they are operating correctly.

3.4.2 Program Memory (ROM)

The following table indicates the maximum ROM address space available on COP400 microcontrollers.

Device	ROM
401L, 410L, 411L	512 bytes
402, 420, 420L, 421, 421L	1024 bytes
404L, 444L, 445L	2048 bytes

For example, if emulating 410L using a 402, the program size must be restricted to a maximum of 512 bytes.

In all cases, the program size will be properly restricted if the correct .CHIP directive is used in the assembly language source code.

3.4.3 Electrical Characteristics

The user must be aware of any differences in electrical characteristics between the emulating chip and the final device. A COP402, for example, can operate at a higher clock rate than a COP421L. Different chips may have different drive capabilities, and user options may cause the functions of some pins on the final device to be different from the functions of those pins on the emulating chip.

If there are questions, call COPS TM Applications at (408) 721-5582.




Figure 3-3. COP402/404L to COP410/411L RAM Mapping

Functional Verification of the E02/E04L Boards and the E24 Board Using COP404

Due to the board's physical location, external to the development system, it is easily damaged. Always observe the following:

- 1. User power supplies are adequately bypassed and supplying the correct voltage.
- Development system power is not connected to user power.
- 3. Cables are correctly installed.
- 4. Device input/output ratings are not exceeded.
- PROMs are in their correct sockets and properly oriented.
- 6. The COP4XX is receiving a valid clock signal.

If a mishap or malfunction does occur, National Semiconductor's Microcomputer Technical Support Manager can be contacted at (408) 721-6803. Questions concerning actual operation of the board or customer use of a COP400 device should be reffered to the COPSTM Application Group at (408) 721-5582.

Alternatively, if the board develops a problem and circumstances do not allow sufficient time to send it back to National, there is a series of COPMON commands that may be used to isolate faulty component(s). Before attempting the following diagnostic aids, the user should study Section 2.5 of this manual and the schematic supplied with the emulator board. The user will also need a functional development system and an emulator board cable.

PDS users should study Chapter 9 of the PDS User's Manual.

STARPLEX™ users should consult the SPM-A15 Operator's Manual (Manual No. 420306254) for information on COPMON.

- With power turned off, connect the board to the Development System, making sure all jumpers are correctly assigned. Correct jumper assignments are determined by the ROMless microcontroller on the board. Refer to Section 2.2 for E02/E04L boards and Section 5.2 for the E24 board.
- Turn power on and load COPMON. When prompted, specify chip number 444 if verifying an E02 or an E04L emulator board; specify chip 440 if using an E24 board with a COP404 ROMless microcontroller.

Note: Underline indicates user inputs.

PDS Example:

CR EXEC, REV:A X>@COPMON COPMON, REV: D

CHIP NUMBER (DEFAULT = 420)? 444 (or 440)

STARPLEX Example:

>COPMON

COPMON, REV: B, <date>

CHIP NUMBER (DEFAULT = 420)? 444 (or 440)

C>

Note: Specifying the CHIP NUMBER as 444 or 440 will allow the emulator to access all of shared memory.

 Load shared memory with CLRA (object code = 00H) instructions.

C> DE 0, 0/L

4. Specify and perform a TRACE IMMEDIATE

C>TRI

TRACE ENABLED:

IMED OCCUR: 1 PRIOR: 0 GO: N

C>G

COPMON should come back with the following message:

TRACED ON IMED AT A:000

If it does not, then the CLK signal described in Section 2.5 is not being generated by the COP4XX and/or the CLK signal is not reaching the system. Probable faulty circuits:

E02/E04L board

E24 with COP404

COP 4XX (U4)

COP404 (U2)

81LS95 (U8) 74LS14 (U1)
The user should also verify that the COP4XX is

receiving a valid clock input.

If COPMON executed the TRACE properly, the COP

If COPMON executed the TRACE properly, the COP program counter can now be examined with the TYPE command.

C>TY		
0	0 A:000	E:1111
1	1 A:000	E:1111
2	2 A:000	E:1111
3	3 A:000	E:1111
4	4 A:000	E:1111
5	5 A:000	E:1111
6	6 A:000	E:1111
7 -	7 A:000	E:1111
8 .	8 A:000	E:1111
9	9 A:000	E:1111
10	10 A:000	E:1111
11	11 A:000	E:1111
12	12 A:000	E:1111
13	13 A:000	E:1111
14 -	14 A:000	E:1111
15	15 A:000	E:1111

C>11		
0	0 A:009	E:1111
1	1 A:009	E:1111
2	2 A:009	E:1111
3	3 A:009	E:1111
4	4 A:009	E:1111
5	5 A:009	E:1111
6	6 A:009	E:1111
7	7 A:009	E:1111
8	8 A:009	E:1111
9	9 A:009	E:1111
10	10 A:009	E:1111
11	11 A:009	E:1111
12	12 A:009	E:1111
13	13 A:009	E:1111
14	14 A:009	E:1111

With this information, the user can generally isolate which address line (A0-A10) is malfunctioning. Probable faulty circuits:

E02/E04L board	E24 with COP404
81LS95 (U8)	81LS95 (U10)
81LS95 (U16)	81LS95 (U11)
74LS373/74C373 (U6)	74LS374 (U7)
	74LS374 (U9)

 Enter another TRACE IMMEDIATE command to test RST*/RESET* and proper binary operation of the address lines.

C>G

TRACED ON IMED AT A:01B

C>TY			
0	0 A:01B	E:1111	
1	1 A:01C	E:1111	
2	2 A:01D	E:1111	
3	3 A:01E	E:1111	
4	4 A:01F	E:1111	
5	5 A:020	E:1111	
6	6 A:021	E:1111	
7	7 A:022	E:1111	
8	8 A:023	E:1111	
9	9 A:024	E:1111	
10	10 A:025	E:1111	
11 (11 A:026	E:1111	
12	12 A:027	E:1111	
13	13 A:028	E:1111	
14	14 A:029	E:1111	
15	15 A:02A	E:1111	

C> <u>TY</u>		
16	16 A:02B	E:1111
17	17 A:02C	E:1111
18	18 A:02D	E:1111
19	19 A:02E	E:1111
20	20 A:02F	E:1111
21	21 A:030	E:1111
22	22 A:031	E:1111
23	23 A:032	E:1111
24	24 A:033	E:1111
25	25 A:034	E:1111
26	26 A:035	E:1111
27	27 A:036	E:1111
28	28 A:037	E:1111
29	29 A:038	E:1111
30	30 A:039	E:1111
31	31 A:03A	E:1111

If the RST*/RESET* line is stuck low, the addresses shown above would have remained at zero. Probable faulty circuits:

E02/E04L board	E24 with COP404
COP4XX (U4)	COP404 (U2)
Dev. System	Dev. System

The COP addresses from this second TRACE IMME-DIATE operation should be inspected for monotonically increasing binary values from 0 to the highest ROM address and wraparound from this address to 0. (The highest address depends on the ROMIess microcontroller being used and is 1FF for a COP401L, 3FF for a COP402 and 7FF for a COP404L or COP404.) This can be done by additional TRACE and TYPE commands.

If several address lines are shorted or inoperative, a TYPE command might yield program counter values like the following:

C> <u>TY</u>		
0 :	0 A:38B	E:1111
1	1 A:38B	E:1111
2	2 A:38D	E:1111
3	3 A:38D	E:1111
4	4 A:38F	E:1111
5	5 A:38F	E:1111
6	6 A:399	E:1111
7	7 A:399	E:1111
8	8 A:39B	E:1111
9	9 A:39B	E:1111
10	10 A:39D	E:1111
11	11 A:39D	E:1111
12	12 A:39F	E:1111
13	13 A:39F	E:1111
14	14 A:399	E:1111
15	15 A:399	E:1111

C> <u>TY</u>		
16	16 A:39B	E:1111
17	17 A:39B	E:1111
18	18 A:39D	E:1111
19	19 A:39D	E:1111
20	20 A:39F	E:1111
21	21 A:39F	E:1111
22	22 A:3A9	E:1111
23	23 A:3A9	E:1111
24	24 A:3AB	E:1111
25	25 A:3AB	E:1111
26	26 A:3AD	E:1111
27	27 A:3AD	E:1111
28	28 A:3AF	E:1111
29	29 A:3AF	E:1111
30	30 A:3A9	E:1111
31	31 A:3A9	E:1111

Probable faulty circuits:

E02/E04L board	E24 with COP404
81LS95 (U16)	81LS95 (U10)
81LS95 (U8)	81LS95 (U11)
74LS373/74C373 (U6)	74LS374 (U7)
	74LS374 (U9)

6. Given 1 A:001 peration of the board to this point, test ti 2 A:002 program data bits (B0-B7) by inserting va 3 A:003 p commands into memory and using TRAC 4A:004 / that the jump occurred. Probable faulty circuit is:

E02/E04L board	E24 with COP404
81LS95 (U5)	81LS95 (U6)

Insert a jump to location 0 at address 3E and set up. execute, and list the trace.

C>PU 3E, JP 0

C>TR 3E, 1, 0

TRACE ENABLED:

A:03E OCCUR: 1 PRIOR: 0 GO: N

C>G

TRACE ON A:03E AT A:03E

C>TY 0/4

0	0 A:03E	E:1111
1	1 A:000	E:1111
2	2 A:001	E:1111
3	3 A:002	E:1111
4	4 A:003	E:1111

If the second TRACE memory location does not contain A:000, then the board is not recognizing the JP 0 instruction (object code = C0H) properly. If the JP 0 is working, then high levels on B6 and B7 from the PDS are being recognized by the board. Proper high levels on B0-B5 may now be tested by successively replacing the JP 0 instruction with the following jumps: JP 1 (C1H), JP 2 (C2H), JP 4 (C4H), JP 8 (C8H), JP 10 (D0H), and JP 20 (E0H). The necessary COPMON commands are:

C>PI	J 3E, JP 1		
C>G			
	ED ON A:03E A	T A:03E	
C>T			
0	0 A:03E	E:1111	
1	1 A:001	E:1111	
2	2 A:002	E:1111	
3	3 A:003	E:1111	
4	4 A:004	E:1111	
be A: the T	001. If B0 and B	ts of trace location 1 sho 1 were shorted or inopera might yield the following	
C> <u>G</u>			
TRAC	CED ON A:03E A	T A:03E	
C> <u>T</u>	Y		
0	0 A:03E	E:1111	
1	1 A:003	E:1111	
2	2 A:004	E:1111	
3	3 A:005	E:1111	
4	4 A:006	E:1111	
5	5 A:007	E:1111	
6	6 A:008	E:1111	
7	7 A:009	E:1111	
8	8 A:00A	E:1111	
9	9 A:00B	E;1111	
10	10 A:00C	E:1111	
11	11 A:00D	E:1111	
12	12 A:00E	E:1111	
13	13 A:00F	E:1111	٠.
14	14 A:010	E:1111	
15	15 A:011	E:1111	
Cont	inuing the test:		

C>TR 3E, 1, 0

TRACE ENABLED:

A:03E OCCUR: 1 PRIOR: 0 GO: N

C>PU 3E, JP 2

TRACED ON A:03E AT A:03E

C>TY 0/4

U	0 A:03E	E:111
1	1 A:002	E:1111
2	2 A:003	E:111
3	3 A:004	E:111
4	4 A 005	F-1111

C>PU 3E, JP 4

C>G

TRACED ON A:03E AT A:03E

C>TY 0/4

0	0 A:03E	E:1111
1	1 A:004	E:1111
2	2 A:005	E:1111
3	3 A:006	E:1111
4	4 A:007	E:1111
C>PU	3E, JP 8	
C>G		
TRAC	ED ON A:03E A	T A:03E
C>TY	0/4	
0	0 A:03E	E:1111
1	1 A:008	E:1111
2	2 A:009	E:1111
3	3 A:00A	E:1111
4	4 A:00B	E:1111
C>PU	3E, JP 10	
C> <u>G</u>		
TRACI	ED ON A:03E A	T A:03E
C>TY	0/4	
0	0 A:03E	E:1111
1 .	1 A:010	E:1111
2	2 A:011	E:1111
3	3 A:012	E:1111
4	4 A:013	E:1111
C>PU	3E, JP 20	
C> <u>G</u>		
TRACI	ED ON A:03E A	T A:03E
C>TY	0/4	
0	0 A:03E	E:1111
1	1 A:020	E:1111
2	2 A:021	E:1111
3	3 7:033	E:1111
4	4 A:023	E:1111

The final test ensures that B6 and B7 are not shorted together and that the SKIP line is functioning. Test this with a 2-byte JMP 1 instruction (Op code = 6001H).

C> PU 3E, JMP 1

C>G

TRACED ON A:03E AT A:03E

C>TY 0/4

0	0 A:03E	E:111
1	1 A:03F SKIP	E:1111
2	2 A:001	E:1111
3	3 A:002	E:111
4	4 A:003	E:1111

If trace location 2 does not contain A:001, then the JMP 1 instruction was not recognized. Also, if the jump to 1 was made, but location 1 does not show a SKIP, there is a problem with the SKIP line. Check:

E02/E04L board	E24 with COP404
COP4XX (U4)	COP404 (U2)
Dev. System	Dev. System

If the emulator passes all the above tests, the supporting circuitry to the COP4XX is functional. It is imperative that all these tests be performed with a completely operational development system. A malfunctioning emulator board is difficult to discern from a malfunctioning system. If the user still experiences difficulties during program emulation, the Microcomputer Technical Support Manager, (408) 721-6803, should be contacted.

Description of E24 Emulator Board

5.1 Physical Features

The emulator is a double-sided printed circuit board mounted on four 0.5-inch stand-offs. Figure 5-1 contains a drawing of the board with its emulator cables removed. Processing is carried out by a ROMless microcontroller located top-left center on the board. To the right of the ROMless microcontroller are connectors used as receptacles for the DIP-to-DIP emulator cables. The DIP-to-DIP cables connect the emulator board to the target system. In the center of the board is a PROM socket, at the bottom of the board is a 50-pin edge connector used to interface to the development system via the emulator board cable. Pin 1 of this cable should match up with pin 1 of the edge connector which is located in the lower right-hand corner of Figure 5-1. Pin 1 for all sockets is located on the end facing the 50-pin edge connector.

Warning

Never connect or disconnect the emulator board from the emulator board cable while the development system is turned on; permanent development system and/or emulator damage may result.

5.2 Jumpers

The emulator board has wire-wrap pin jumpers. W1, W2, W3, W4, W5, W6, and W7 are located to the left of the ROMless microcontroller. W8 and W9 are located in the lower center of the board. W4 is a connection between the right-hand parts of W3 and W5. See Table 5-1 for the standard jumper configurations.

5.2.1 W1

The emulator board has an on-board 3.5 MHz RC oscillator for user emulation convenience. W1 jumpers the output of the oscillator into the CKI input of the ROMless part. W1 should be removed if the user plans to generate a clock signal external to the board.

5.2.2 W2

Jumper W2 connects CKI of the ROMless device to the emulator cable sockets. This jumper is installed only when the clock is being furnished from the user system.

5.2.3 W3

If the user selects option 21 equal to 2 or 3, CKO as a general purpose input, W3 is used to connect CKOI to the CKO pin of the emulator cable.

Table 5-1. Standard Jumper Configuration For COP400-E24 Board

W	11.								 _		_	_			_			N	_
	2 .																		
W	3.																1	IN	
W	4.												 			. 1	οι	JΤ	
W	5.																١	IN	
W	6.												 			٠.	οι	JΤ	
W	7.													٠.			٠. ا	IN	
W	8.												 		٠.	. '	οι	JΤ	
W	9.																1	IN	

5.2.4 W4

If the user selects option 21 equal to 1, CKO as RAM Keep Alive, W4 is used to power CKO from the user's system. W4 is installed by connecting the right side of W3 to the right side of W5. See W5 and W7.

Note: In order for the emulator board to function, the RAM Keep Alive pin must be powered. See W4, W5, and W7. CARE MUST BE TAKEN TO ENSURE THAT THE RAM KEEP ALIVE VOLTAGE IS WITHIN V_{CC} ±1V.

5 2 5 W 5

W5 is installed to power the CKO RAM Keep Alive from the development system power supply. See W4 and W7.

5.2.6 W6

W6 is installed to enable the emulation of the MICRO-BUSTM option. (Option 41 = 1)

5.2.7 W7

W7 jumpers the +5V power bus on the emulator board to the V_{CC} of the ROMless microcontroller and emulator cables.

Caution

THE USER MUST NOT CONNECT THE SYSTEM POWER SUPPLY TO THE DEVELOPMENT SYSTEM SUPPLY VIA THE 4XX EMULATION CABLES.
This could destroy one or both supplies.

W7 should be removed if the board is connected to the development system and the target system power is connected to the 4XX emulator cables. If the board is being used stand-alone with external power supplies, W7 may be left in place with no harmful effect. It should be noted that the target system's power should be adequately bypassed to eliminate random malfunctioning of the ROMless microcontroller due to power glitches.

5.2.8 W8

Jumper W8 is installed when an MM2724A EPROM is used in socket U8.

5.2.9 W9

Jumper W9 is installed when MM2716 or MM2724B EPROMs are used in socket U8.

5.3 Turret Terminals

The board contains seven turret-type terminals suitable for temporary connections via alligator clips, Q-balls, etc. Two of these terminals are used for power, four are used as logic inputs to the development system, and the last is a logic output of the development system.

5.3.1 Emulator Power Terminals

A +5V power supply is needed to operate the board stand-alone with an MM2716 EPROM. The voltage input and its return can be supplied to the board via the two terminals located on the left edge of the board marked V_C and GND. THESE POSTS ARE NOT MEANT TO

ALLOW THE USER ACCESS TO DEVELOPMENT SYSTEM SUPPLIES. They are to be used for supplying power to the emulator board when it is being used independently of the development system. Typical power consumption for the board using an MM2716 is 250 mA.

5.3.2 External Event Terminals

Four external event terminals (EX1-EX4) are located on the right side of the board. The logical inputs (TTL levels) on these high impedance pins are stored in TRACE memory along with COP4XX program counter values and the skip line status during a TRACE operation. In addition, transitions on EX1 and EX2 may be used to initiate TRACE or BREAKPOINT operations. For more information concerning the external event terminals, consult the Development System User's Manual.

5.3.3 Trigger Out

Trigger out (TO) is located directly beneath EX1–EX4 on the emulator board. TO is an open-collector development system output that makes a positive transition each time a THACE of BHEAKPOINT is initiated. TO can be used for triggering oscilloscopes or logic analyzers.

5.4 Reset Switch

The reset switch is located in the lower left corner of the emulator. When pressed, the reset switch clears the COP4XX program counter, registers and outputs. The COP4XX will remain in this reset condition until the switch is released. Pressing this switch will also cause the RESET* pin (open-collector output, resistor pull-on to $V_{\rm CC}$) on the emulator cable sockets to go low. This switch is for stand-alone operation of the emulator board. When emulating using the development system program COPMON, it is preferable to use the 'R' (RESET) command.

5.5 Edge Connector Pin Assignments

The 50-pin edge connector located at the bottom of the board provides an interface to the development system. (Refer to Chapter 2 of the PDS User's Manual or Chapter 3 of the STARPLEXTM SPM-A15 Operator's Manual.) Table 5-2 contains the names and a brief description of each signal.




Figure 5-1. COP400-E24 In-Circuit Emulator Layout

^{*}Denotes an active low signal.

Table 5-2. Edge Connector Assignments

		<u> </u>				
Connector	Name	Description				
No.						
1 .	GND	Signal and power return				
2	GND	Signal and power return				
3	V_{CC}	+5V _{DC} power from development system				
4	V _{CC}	+5V _{DC} power from development system				
5	EX2	Buffered external event				
6	EX1	Buffered external event				
7	EX4	Buffered external event				
8	EX3	Buffered external event				
9	CLK	Buffered AD/DATA* signal from COP4XX				
10	SKIP	COP4XX skip status line				
11	A8	COP4XX program counter address bit				
12	A9	Address bit				
13	A3	Address bit				
14	A7	Address bit				
15	A1	Address bit				
16	A2	Address bit				
17	A4	Address bit				
18	Α0	Least significant address bit				
19	A6	Address bit				
20	A5	Address bit				
21	Not used	Additional bit				
22	A10	Most significant address bit				
23	Not used	moot organiount address bit				
24	Not used					
25	Not used					
26	Not used					
27	Not used					
28	Not used					
29	Not used					
30	Not used					
31	Not used					
32	Not used					
33	B0	Least significant COP object code bit				
34	B7	Most significant COP object code bit				
35	B2	Object code bit				
36	B5	Object code bit				
37	B3	Object code bit				
38	B4	Object code bit				
39	B6	Object code bit				
40	B1	Object code bit				
41	TRIGGER OUT	BREAKPOINT/TRACE indicator				
42	Not used					
43	RST*	Same as RESET*				
44	PROM DISABLE*	Select PROM or Shared Memory mode				
45	See Note 1	The state of the s				
46	See Note 1					
47	V _{CC}	+5V _{DC} power from development system				
48	V _{CC}	+5V _{DC} power from development system				
49	GND	Power and signal return				
50	GND	Power and signal return				
	<u> </u>					

Note 1: Pins 45 and 46 are used as follows:

PDS

with target board 980306552 REV A or later, normally not used. with target board 980305551 REV F or earlier, $-12\,V_{DC}$ from the PDS.

STARPLEX

with target board 980306254, normally not used. However, jumper W5 on the target board may be installed to supply $-12 \rm V_{DC}$ to the emulator board.

Functional Verification of E24 Board Using COP2404

Note: This chapter describes the dual processor configuration (ROMless Microcontroller = COP2404) of the E24. When using the COP404, refer to Chapter 4.

Due to the board's physical location, external to the development system, it is easily damaged. Always observe the following:

- 1. User power supplies are adequately bypassed and supplying the correct voltage.
- Development system power is not connected to user power.
- 3. Cables are correctly installed.
- 4. Device input/output ratings are not exceeded.
- PROMs are in their correct sockets and properly oriented.
- 6. The COP4XX is receiving a valid clock signal.

If a mishap or malfunction does occur, National Semiconductor's Microcomputer Technical Support Manager can be contacter at (408) 721-6803. Questions concerning actual operation of the board or customer use of a COP400 device should be referred to the COPSTM Application Group at (408) 721-5582.

Alternatively, if the board develops a problem and circumstances do not allow sufficient time to send it back to National, there is a series of COPMON commands that may be used to isolate faulty components. Before attempting the following diagnostic aids, the user should study Section 5.5 of this manual and the schematic supplied with the emulator board. The user will also need a functional development system and an emulator board cable.

PDS users should study Chapter 9 of the PDS User's manual.

STARPLEX™ users should consult the SPM-A15 Operator's Manual (Manual No. 420306254) for information on COPMON.

- With power turned off, connect the board to the development system, making sure all jumpers are correctly assigned. Correct jumper assignments are determined by the ROMIess microcontroller on the board. Refer to Section 5.2.
- 2. Turn power on and load COPMON. When prompted, specify chip number as 2404.

Note: Underline indicates user inputs.

PDS Example:

CR

EXEC, REV:D

X>@COPMON

CHIP NUMBER (DEFAULT = 420)? 2440

C>

STARPLEX Example:

>COPMON

COPMON, REV: B, <date>

CHIP NUMBER (DEFAULT = 420)? 2440

C>

Load shared memory with CLRA (object code = X'00) instructions.

C>DE 0, 0/L

4. Specify and perform a TRACE IMMEDIATE

C>TRI

TRACE ENABLED:

IMED OCCUR: 1 PRIOR: 0 GO: N

C>G

COPMON should come back with the following message:

TRACED ON IMED AT A:000

If it does not, then the CLK signal described in Section 5.5 is not being generated by the COP2404 and/or the CLK signal is not reaching the system. Probable faulty circuits:

COP4XX (U2)

74LS14 (U1)

Also, verify that the COP4XX is receiving a valid clock input.

If COPMON executed the TRACE properly, the COP program counter can now be examined with the TYPE command.

\sim		-	٠,
	->	ı	Y

0	0 A:000	E:1111	A:000	E:1111
<u> </u>	2 A.000	Z.1111	A.000	Z.;;;;
4	4 A:000	E:1111	A:000	E:1111
6	6 A:000	E:1111	A:000	E:1111
8	8 A:000	E:1111	A:000	E:1111
10	10 A:000	E:1111	A:000	E:1111
12	12 A:000	E:1111	A:000	E:1111
14	14 A:000	E:1111	A:000	E:1111

Note all the address values (A:XXX) shown are zero. This is correct because the TRACE operation was begun before COPMON let RST*/RESET* go to a high level. If one or more of the program counter bits are stuck high, the TYPE command might yield the following information:

_	,		Ι'	r	
_	-	_	_	_	

0/	<u></u>			
0	0 A:009	E:1111	A:009	E:1111
2	2 A:009	E:1111	A:009	E:1111
4	4 A:009	E:1111	A:009	E:1111
6	6 A:009	E:1111	A:009	E:1111
. 8	8 A:009	E:1111	A:009	E:1111
10	10 A:009	E:1111	A:009	E:1111
12	12 A:009	E:1111	A:009	E:1111
14	14 A:009	E:1111	A:009	E:1111

Ö

With this information, the user can generally isolate which address line (A0-A10) is malfunctioning. Probable faulty circuits:

81LS95 (U10)

81LS95 (U11)

74LS374 (U7) 74LS374 (U9)

 Enter another TRACE IMMEDIATE command to test RST*/RESET* and proper binary operation of the address lines.

C>G

TRACED ON IMED AT A:28B

C>Ţ				
0	0		A:28B	E:1111
1	2 A:68B	E:1111	A:28C	E:1111
3	4 A:68C	E:1111	A:28D	E:1111
5	6 A:68D	E:1111	A:28E	E:1111
7	8 A:68E	E:1111	A:28F	E:1111
9	10 A:68F	E:1111	A:290	E:1111
11	12 A:690	E:1111	A:291	E:1111
13	14 A:691	E:1111	A:292	E:1111
15 .	15 A:692	E:1111		
C>TY				
15	15		A:293	E:1111
17	17 A:693	E:1111	A:294	E:1111
19	19 A:394	E:1111	A:295	E:1111
21	21 A:695	E:1111	A:296	E:1111
23	23 A:696	E:1111	A:297	E:1111
25	25 A:697	E:1111	A:298	E:1111
27	27 A:698	E:1111	A:299	E:1111
29	29 A:699	E:1111	A:29A	E:1111
31	31 A:69A	E:1111		
	DOT+			

If the RST*/RESET* line is stuck low, the addresses shown above would have remained at zero. Probable faulty circuits:

COP2404 (U2)

Development System

The COP addresses from this second TRACE IMME-DIATE operation should be inspected for monotonically increasing binary values from 0 to 7FFH and wraparound from this address to 0. This can be done by additional TRACE and TYPE commands.

If several address lines are shorted or inoperative, a TYPE command might yield program counter values like the following:

C> <u>T</u>				
0	0 A:6C9	E:1111	A:2CB	E:1111
2	2 A:6CB	E:1111	A:2CB	E:1111
4	4 A:6CB	E:1111	A:2CD	E:1111
6	6 A:6CD	E:1111	A:2CD	E:1111
8	8 A:6CD	E:1111	A:2CF	E:1111
10	10 A:6CF	E:1111	A:2CF	E:1111
12	12 A:6CF	E:1111	A:2C9	E:1111
14	14 A:6C9	E:1111	A:2C9	E:1111

C>TY				
16	16 A:6C9	E:1111	A:2CB	E:1111
18	18 A:6CB	E:1111	A:2CB	E:1111
20	20 A:6CB	E:1111	A:2CD	E:1111
22	22 A:6CD	E:1111	A:2CD	E:1111
24	24 A:6CD	E:1111	A:2CF	E:1111
26	26 A:6CF	E:1111	A:2CF	E:1111
28	28 A:6CF	E:1111	A:2D9	E:1111
30	30 A:6D9	E:1111	A:2D9	E:1111

Probable faulty circuits:

81LS95 (U10)

81LS95 (U11)

74LS374 (U7)

74LS374 (U9)

6. Given proper operation of the board to this point, test the actual program data bits (B0-B7) by inserting various jump commands into memory and using TRACE to verify that the jump occurred. If the board fails any of the following tests, the probable faulty circuit is:

81LS95 (U6)

Insert a jump to location 0 at address 3E; set up, execute, and list the trace.

C>PU 3E, JP 0

C>TR 3E

TRACED ON A:03E AT A:03E

A:03E OCCUR: 1 PRIOR: 0 GO: N

C>G

TRACED ON A:03E AT A:03E

C><u>T</u>

4 4A:001 E:1111 A:441 E:11 6 6A:002 E:1111 A:442 E:11 8 8A:003 E:1111 A:443 E:11 10 10A:004 E:1111 A:444 E:11 12 12A:005 E:1111 A:445 E:11	0	0 A:03E	E:1111	A:43F	E:1111
6 6A:002 E:1111 A:442 E:11 8 8A:003 E:1111 A:443 E:11 10 10A:004 E:1111 A:444 E:11 12 12A:005 E:1111 A:445 E:11	2	2 A:000	E:1111	A:440	E:1111
8 8 A:003 E:1111 A:443 E:11 10 10 A:004 E:1111 A:444 E:11 12 12 A:005 E:1111 A:445 E:11	4	4 A:001	E:1111	A:441	E:1111
10 10 A:004 E:1111 A:444 E:11 12 12 A:005 E:1111 A:445 E:11	6	6 A:002	E:1111	A:442	E:1111
12 12 A:005 E:1111 A:445 E:11	8	8 A:003	E:1111	A:443	E:1111
	10	10 A:004	E:1111	A:444	E:1111
14 14 A:006 E:1111 A:446 E:11	12	12 A:005	E:1111	A:445	E:1111
	14	14 A:006	E:1111	A:446	E:1111

If TRACE memory location 2 does not contain A:000, then the board is not recognizing the JP 0 instruction (object code = C0H) properly. If JP 0 is working, then high levels on B6 and B7 from the development system are being recognized by the board. Proper high levels on B0-B5 may now be tested by successively replacing the JP 0 instruction with the following jumps: JP 1 (C1H), JP 2 (C2H), JP 4 (C4H), JP 8 (C8H), JP 10 (D0H), and JP 20 (E0H). The necessary COPMON commands are:


C>PU 3E, JP 1

C>G

TRACED ON A:03E AT A:03E

C> <u>T</u>					0	0 A:03E	E:1111	A:43F	E:1111
0	0 A:03E	E:1111	A:43F	E:1111	2	2 A:008	E:1111	A:440	E:1111
2	2 A:001	E:1111	A:440	E:1111	4	4 A:009	E:1111	A:441	E:1111
4	4 A:002	E:1111	A:441	E:1111	6	6 A:00A	E:1111	A:442	E:1111
6	6 A:003	E:1111	A:442	E:1111	8	8 A:00B	E:1111	A:443	E:1111
8	8 A:004	E:1111	A:443	E:1111	C>PU	3E, JP 10			
10	10 A:005	E:1111	A:444	E:1111	C> <u>G</u>				
12	12 A:006	E:1111	A:445	E:1111		ED ON A:03E	AT A:03E		
14	14 A:007	E:1111	A:446	E:1111	C>T 0		*		
	that the conte				0	0 A:03E	E:1111	A:43F	E:1111
	001. If B0 and				2	2 A:010	E:1111	A:440	E:1111
	PE command	d might yield	the followi	ng	4	4 A:011	E:1111	A:441	E:1111
inforr	nation:				6	6 A:012	E:1111	A:442	E:1111
C> <u>G</u>					8	8 A:013	E:1111	A:443	E:1111
TRAC	ED ON A:03E	AT A:03E				3E, JP 20	L.1111	7.770	L.1111
C> <u>T</u>						3E, JF 20			
0	0 A:03E	E:1111	A:43F	E:1111	C> <u>G</u>	ED ON 4.03E	AT A.02E		
2	2 A:003	E.1111	A.440	E.1111		ED ON A:03E	A1 A:03E		
4	4 A:004	E:1111	A:441	E:1111	C> <u>T 0</u>		F.4444	. A.40E	F.4444
6	6 A:005	E:1111	A:442	E:1111	0	0 A:03E	E:1111	A:43F	E:1111
8	8 A:006	E:1111	A:443	E:1111	2	2 A:020	E:1111	A:440	E:1111
10	10 A:007	E:1111	A:444	E:1111	. 4	4 A:021	E:1111	A:441	E:1111
12	12 A:008	E:1111	A:445	E:1111	6	6 A:022	E:1111	A:442	E:1111
14	14 A:009	E:1111	A:446	E:1111	8	8 A:023	E:1111	A:443	E:1111
Conti	nuing the tes	t: .				nal test ensur			
	R 3E, 1, 0					ed together ar se a 2-byte JN			
	E ENABLED:				instru		iii i (object i	0000 - 000	,
	OCCUR: 1	PRIOR: 0	GO: N		C>PU	3E, JMP 1			
	J 3E, JP 2				C>G				•
C>G					_	ED ON A:03E	AT A:03E		
_	ED ON A:03E	AT A:03E			C>T 0				
C>T		,,			υ <u></u>	U A:U3E	E :1111	A:43F	E :1111
. 0	0 A:03E	E:1111	A:43F	E:1111	2	2 A:03F Sk		A:440	E:1111
2	2 A:002	E:1111	A:440	E:1111	4	4 A:001	E:1111	A:441	E:1111
4	4 A:003	E:1111	A:441	E:1111	6	6 A:002	E:1111	A:442	E:1111
6	6 A:004	E:1111	A:442	E:1111	8	8 A:003	E:1111	A:443	E:1111
8	8 A:005	E:1111	A:443	E:1111		e memory loc			
_	J 3E, JP 4	L. 11111	71.440	L		he JMP 1 inst			
C> <u>G</u>	J JL, 01 4					f the jump to			
	ED ON A:03E	ΔT Δ:03E				not show a sk	ip, there is a	problem w	ith the
C>T		A1 A.03L				ine. Check:			
0		E:1111	A:43F	E:1111		S374 (U9)			
	0 A:03E				8113	S95 (U6)			
2	2 A:004	E:1111	A:440	E:1111		emulator pas			
4	4 A:005	E:1111	A:441	E:1111	, , .	rting circuitry erative that a			
6	6 A:006	E:1111	A:442	E:1111		erative triat a etelv operatio			
8 0> DI	8 A:007	E:1111	A:443	E:1111	user s	till experience	es difficulties	during prog	gram
	J 3E, JP 8					tion, the Micr			
C>G Manager, (408) 721-6803, should be contacted. TRACED ON A:03E AT A:03E						ea.			
		A1 A:03E							
C> <u>T</u>	<u> </u>								

STARPLEX™ Development System



A Total Development System

- Hardware: CPU, Floppy Discs, Video Monitor, Keyboard
- Software:
 Disc Operating System, Debugger,
 Editor, Macro Assembler, FORTRAN,
 BASIC, On-Board ROM Diagnostic and Utilities
- Options: Emulators, PROM programmer, Printers, STARLINK™, Cross Assemblers

Easy to Use

- Function keys direct system
- Prompting menus guide operator entries
- Comprehensible error messages
- Keystroke-driven editor

Full Product Line Support

- Supports 8080, 8048, 8049, 8050, NSC800, 8085, 8070 and Z-80-based microprocessor systems
- Expandable with industry standard BLC/SBC boards

Product Overview

The STARPLEX™ Development System is a general purpose microcomputer and microprocessor development system. New levels of operating simplicity have been designed into the STARPLEX system to significantly reduce the amount of time spent on product development. By getting the user into actual application work sooner and with fewer mistakes, the STARPLEX system allows the user to take full advantage of time spent at the console.

A Total System

The STARPLEX design combines all the components required for the entire development

task in one complete system. The STARPLEX package includes an 8080-based CPU board, 64K bytes of RAM, 1M byte of disc storage, a video monitor and keyboard. The standard STARPLEX software package includes a disc operating system, assembler, debugger, editor, linker, loader, FORTRAN, BASIC, on-board ROM diagnostic and utilities. Options available are: an in-system emulator for real-time debugging of customized hardware and software, PROM programmer personality modules for programming, verifying and copying PROMs, STARLINK™ for transferring files between STARPLEX™ and MDS Development System, and cross assemblers.

ISE, STARLINK, and STARPLEX are trademarks of National Semiconductor Corp.

The STARPLEX System reduces the time a user must spend at a terminal by making many complex functions accessible through one easy keystroke. System commands are initiated by clearly marked function keys which invoke prompting menus to guide the user through each task. These function keys eliminate the need to memorize system commands and various command options. As a result, there is no need to refer to lengthy documentation, and errors or delays caused by incorrectly entered commands are eliminated.

Recognizing that a great deal of the user's time is spent on creating and changing source code, the designers of the STARPLEX system have devoted special attention to the text editing facility.

A set of special function keys directs the STARPLEX editor, allowing corrections to be made with single keystrokes. Also, the powerful "string mode" commands allow search and replacement of character strings as well as block moves. An entire file may be quickly and easily reviewed or altered. The number of mistakes is reduced because the data and changes are immediately displayed. Backup files are automatically created, protecting the user from accidental loss of data. Because the STARPLEX system is easy to use, learning time is considerably shortened. A first time user can be productive within a half hour. Also, as users make more efficient use of the system, machine availability is maximized.

Full Product Line Support

When a user buys a STARPLEX System he can be assured it will meet both today's and tomorrow's development needs. All the boards within the STARPLEX System are members of National's Series/80 family and use the standard Series/80 bus, making the system expandable with the more than 40 boards presently available in this series.

The STARPLEX System supports development for the 8080A, 8048, 8049, 8050, NSC800, 8070, Z80 and 8085 processors and will support all future National and other popular microcomputer and microprocessor products.

The Result — Cost Effectiveness

The most important feature of the STARPLEX System is that it saves development time. Its ease of use allows the designer to concentrate on solving the application problem, rather than learning how to operate the system. With the STARPLEX system, the effectiveness of a company's most valuable resource — "engineering manpower" — is maximized.

Functional Description

Hardware Modules

STARPLEX components are packaged into modules which form a unified system when placed together. The modules are durable, with housings constructed of ¹/₈ inch aluminum and front panels of molded lexan foam.

STARPLEX is designed for easy maintanance. Snap-down doors on the base module make it easy to access the card cages and circuit boards. Interconnecting cables between all modules and boards are routed to the rear of the system and covered by easily removable cable channels. Thus, cables are out of sight and protected from accidental damage. All cables, including the single AC power distribution system, are plug detachable at both ends, making it easy to disconnect modules and reconfigure the system.

Human engineering concepts have directed the design of each STARPLEX module to make the man-machine interface as natural as possible. For example, the video monitor screen has antireflective coating to minimize glare, and light-emitting diodes in certain keys provide operator awareness of their selection. Even cooling fans have been located to minimize noise levels.


STARPLEX Electronics

Four Series/80 boards make up the STARPLEX electronics: the main CPU board (based on the BLC-80/204), the video monitor/keyboard controller (BLC-8229), the floppy disc controller (BLC-8222) and a 64K memory board (BLC-064).

I nese boards communicate with each other via the standard BLC system bus. The CPU, BLC-8229 and BLC-8222 all have multi-master bus logic on their respective boards allowing them to share the system bus. The BLC-8229 and BLC-8222 communicate with the CPU using Direct Memory Access and programmed I/O.

The optional printers and PROM programmer personality modules communicate with the CPU through two programmable parallel I/O ports. An RS232C port on the CPU is available and permits both asynchronous and synchronous communications for use with a printer or a communications link such as STARLINK.

Individual circuit boards are built to National's high manufacturing quality standards, utilizing techniques such as computer aided layout and auto insertion. All boards and the system as a whole are tested dynamically under system load conditions at elevated temperatures as part of a thorough factory burn-in.



STARPLEX Multiprocessor System Diagram

Software

STARPLEX software is completely thought out from a functional standpoint, carefully engineered to be easy to understand and use and thoroughly integrated into the total system. Every aspect is designed to assist the user in rapidly developing microprocessor-based systems from the ground up.

The elegance of STARPLEX software lies in its ability to make the complicated process of program development appear simple to the user.


The software system is structured as a series of rings around a nucleus. Segments of these rings can be changed or added for future development requirements such as other high-level languages, file handlers or special user-defined routines.



NUCLEUS

The nucleus of the STARPLEX operating system controls and allocates system resources for the higher level processes.

- Provides synchronization and communication facilities for higher level asynchronous processes
- · Services all hardware interrupts
- · Provides interval timer functions
- Completely device-independent



LEVEL I

Level I of the operating system provides system housekeeping functions and coordinates access to system resources. It includes a file manager, an I/O control system and a loader.

File Manager


The file manager organizes, stores and retrieves data and programs stored on the diskette.

- · Maintains a directory
- · Allows multiple file attributes
- · Uses a "hierarchical linked list" structure
- Supports random access

I/O Control System

The I/O control system is designed to eliminate the need for the user to understand the physical I/O characteristics of each individual device and presents a simplified, logical device-independent architecture.

- · Provides overlapped I/O commands
- · Allows files to be accessed by name
- · Handles error conditions




R

Loader

The loader brings programs into main memory at specified locations.

- · Provides "load and go" mode
- Allows controlled load mode starting address returned to calling program



LEVEL 2

Level 2 of the operating system provides the "development services" including a linker, a CRT-oriented editor, utilities, a debugger, PROM programmer support, Macro assemblers, BASIC and FORTRAN IV.

Linker

The linker combines selected relocatable object modules created by the assembler or language compiler into an executable run time module.

- Assigns absolute addresses to load modules
- Produces a memory map of linked components
- Searches system and user libraries for unresolved external references

Editor

The STARPLEX editor is an easy-to-use CRT oriented text editor.

- · Function key driven
- · String search and replace
- Forward and backward paging
- Block moves
- · Automatic source file backup
- · Traps illegal commands

Utilities

General utilities provide routine maintenance functions.

- · Transfer data files between devices
- · Obtain diskette directory listings
- Format diskettes
- Modify file attributes
- Rename files

Debugger

The program debugger simplifies 8080 program checkout by allowing program execution to be monitored and altered.

- Allows single step control
- · Permits eight breakpoint assignments
- Displays program counter and registers at breakpoints
- Memory references are absolute or relative to one of the relocation registers

PROM Programmer Support

The PROM programmer support software manages the optional PROM personality module functions.

- Allows PROM code to be listed, verified and copied
- Data stored in a PROM can be transferred to or from another PROM, a diskette file, memory, the video monitor or keyboard.

Macro Assemblers

The Macro assemblers assemble 8080, 8085, 8048, 8070, NSC800, and Z80 mnemonic code and allow operator definition of useful higher level instructions called "Macros" which are then expanded into a sequence of machine level instructions.

- Generates absolute or relocatable object modules
- · Conditional assembly parameters
- Allows external references

FORTRAN IV

The FORTRAN IV compiler on the STARPLEX system meets the ANSI X3.9-1966 standard and includes the following enhancements:


- PEEK and POKE allow direct access to memory
- INP and OUT allow direct I/O access

- Comprehensive subroutine library
- Supports user-written I/O drivers
- Random access disc I/O
- Allows assembly language subroutine calls

BASIC

The STARPLEX BASIC compiler/interpreter conforms to the Dartmouth defined BASIC with extensions:

- PEEK and POKE allow direct access to memory
- INP and OUT allow direct I/O access for non-STARPLEX devices
- Complete string operators
- Multi-dimensional arrays
- Extensive debugging and programming aids trace, edit, direct mode, renumber



LEVEL 3

The Command Interpreter is the interface between the operating system and the human operator.

- · Function key driven
- Verifies user requests
- Provides menus and prompting for system commands

Specifications

Memory -64K bytes

Floppy Disc -

Maximum

Format IBM compatible, soft-sectored

1 million bytes

512K bytes per drive Capacity

Capacity (4 drives) Printers -

Type Thermal

50 characters per second Speed

Width 80 columns

Character

5×7 dot matrix

Type

Impact

Type

Speed 120 characters per second

Width

7 × 9 dot matrix

Character

132 columns

Type

Video Monitor -

7x9 dot Matrix

Display Array 80 columns by 24 lines

Phosphor P2 green

Power -115 VAC, 60 Hz, 10 amps (max)

230 VAC, 50 Hz, 5 amps (max)

Base Module

644 Watts

Floppy Disc

966 Watts Module

Thermal

Printer 126 Watts

Impact

Printer 360 Watts Video Monitor 34 Watts

Physical -

Floppy Base Disc Thermal Impact Video Module Module Printer Printer Monitor

5.75 in. 11.5 in. 5./5 in. X In 11.5 In. Height 14.6 cm 29.2 cm 14.6 cm 20.3 cm 29.2 cm

24.5 in. 13 in. 26 in. 13 in. 13 in. Width 66 cm 33 cm 33 cm 62.2 cm 33 cm

26 in. .19 in. 19 in. 18 in. 19 in. Depth 66 cm 48.3 cm 48.3 cm 45.7 cm 48.3 cm

60 lb. 29 lb. 68 lb. 50 lb. 28 lb. Weight 30.8 kg 22.7 kg 12.7 kg 27 kg 13.2 kg

1						
ŀ	Order Informa	ition	Documentation			
	SPX-80/40	STARPLEX Development System with Thermal Printer	420305546-001	STARPLEX System Reference Manual		
	SPX-80/41	(60 Hz) STARPLEX Development	420305788-001	STARPLEX System Software Reference Manual		
	SPX-80/42	System without Printer (60 Hz) STARPLEX Development	420305789-001	STARPLEX Macro Assembler Software User's Manual		
		System with Impact Printer (60 Hz)	420305790-001	STARPLEX FORTRAN Compiler Software User's Manual		
	SPX-80/51	STARPLEX Development System with 1 Megabyte Disc Storage (60 Hz)	420305791-001	STARPLEX BASIC Interpreter Software User's Manual		
	SPX-80/61	STARPLEX Development System with 2 Megabyte Disc Storage (60 Hz)	420305586-001	BLC-8201/8221 Floppy Disc Controller Hardware Reference Manual		
	Note: To order 50 number.	OHz add the letter "E" to the order	420305804-001	BLC-8222 Double Density Floppy Disc Controller Hardware Reference Manual		
	Options		420305587-001	BLC-8228/8229 Video Monitor/Keyboard Controller		
	SPM-A02	PROM programming interface plus software	<u>.</u>	Hardware Reference Manual		
	SPM-A02-1	PROM programming module for programming 2708 EPROMs	420305793-001	STARPLEX Hardware Maintenance Manual		
	SPM-A02-2	PROM programming module for programming 2716 EPROMs	420305521-001	BLC-80/204 Board Level Computer Hardware Reference Manual		
	SPM-A06-1	STARPLEX 1 Megabyte Dual Disc Expansion	420305529-001	BLC-032/048/064 32/48/64K RAM Board Hardware Reference		
	SPM-A06-2	STARPLEX 2 Megabyte Dual Disc Expansion	400005000 004	Manual		
	SPM-A08	In-System Emulator Module	420305869-001	In-System Emulator Reference Manual		
	SPM-A09-1	8080 Emulator Package	420305653-001	SPM-A09-1 8080 ISE Target		
	SPM-A09-2	8048 Emulator Package	420306065-001	Board User's Manual SPM-A09-2 8048 ISE Target		
	SPM-A09-3	8070 Emulator Package	420306065-001	Board User's Manual		
	SPM-A10	Z-80 Develoment Package	420306155-001	SPM-A10 ZSTAR™ Z-80		
	SPM-A15	COPS In-System Emulator (ISE) Package		Development System Reference Manual		
	SPM-A50	Thermal Printer	420306154-001	Z80 Assembler Manual		
	SPM-A55	Impact Printer	420306064-001	8048 Family Cross-Assembler		
	SFW-A001-1C	8048 Cross-Assembler	400000400	User's Manual		
	SFW-A002-1C	8070 Cross-Assembler	420306469-001	COP400 Emulator Card User's Manual		
	SFW-A003-1C	NSC800 Cross-Assembler	420306253-001	COP Cross-Assembler User's		
	AEE-A001	STARLINK — SPX/MDS220, 230 Link		Manual		
	AEE-A002	STARLINK — SPX/MDS800, 888 Link	420306254-001	COP ISE Operator's Manual		
ı						

STARPLEX II[™] Development System



■ A Complete Development System

- Dual CPU microprocessor-based system in master/slave configuration
 - 128K bytes of Random Access Memory
 - Dual floppy disk drives
 - Video monitor and keyboard controller
 - Two RS232C interfaces
 - Integral CRT keyboard with eight upper/ lower case for a total of sixteen user definable keys
 - PROM programmer interface

Software

- Disk Operating System
- Resident Debugger
- Text Editor
- Macro Assembler
- On-board ROM and RAM diagnostics
- I/O Spooling
- FORTRAN
- BASIC

Options

- In-System Emulator (ISE[™]) packages for NSC800, INS8048 family, INS8070 family, NS80CX48, 8080, 8085 and Z80[®] microprocessor devices
- In-System Emulator package for COP400 microcontroller devices
- PL/M for 8080/8085, PL/M for NSC800/Z80®
- PASCAL compiler for 8080/8085, PASCAL compiler for NSC800/Z80°

- Optional double-sided/double-density disk drives with 2 megabytes of memory expandable to 4 megabytes
- Cross assemblers (Included with the emulator packages)
- Quiklook™ Tester to perform incoming inspection for COP400 microcontroller devices
- STARLINK™ Interface to Intellec™ Development System
- PAL™/PROM programmer personality

■ Field-Upgradable from STARPLEX™ 80/41, 80/51 or 80/61 Systems

- Upgrade kit includes:
 - Z80A Master CPU Board
 - Z80A Slave CPU Board with 64K bytes of RAM
 - Internal RS232C cable and connector
 - Keyboard with user-definable keys
 - Disk-Based Operating System for STARPLEX II

Easy to Use

- Prompting menus guide operator entries
 - English language explanation of user errors
 - Direct system function keys to PAUSE/CONTINUE/ABORT/DEBUG
 - HELP key for online user assistance
 - Single stroke CRT edit keys

Product Overview

The STARPLEX II Development System is a generalpurpose microcomputer and microprocessor development system. New levels of operating simplicity have been designed into the STARPLEX II system to significantly reduce the amount of time spent on product development. By getting the user into actual application work sooner and with fewer mistakes, the STARPLEX II system allows the user to take full advantage of time spent at the console.

A Complete System

The STARPLEX II design combines all the components required for the entire development task in one complete system. The STARPLEX II package includes a Z80Abased system controller board, a Z80A-based user processor/memory board with 64K bytes of RAM, 64K bytes of system RAM, 1M byte of disk storage controlled by a floppy disk controller, a video monitor and keyboard. The standard STARPLEX II software package includes a disk operating system, Z80 assembler, debugger, editor, linker, loader, FORTRAN, BASIC, on-board ROM diagnostics and utilities. Options available are: in-system emulation packages for real-time debugging of customized hardware and software prototype systems, PAL/ PROM programmer personality modules for verifying. copying and programming PROMs or PALs, STARLINK for transferring files between STARPLEX II and Intellec™ Development System, and cross assemblers.

Easy to Use

The STARPLEX Systems reduce the time a user must spend at a terminal by making many complex functions accessible through single easy keystrokes. System commands are initiated by clearly marked function keys which invoke prompting menus to guide the user through each task. These function keys eliminate the need to memorize system commands and various command options. As a result, there is no need to refer to lengthy documentation. and errors or delays caused by incorrectly entered commands are eliminated. With the user-definable keys on the STARPLEX II System keyboard, the amount of time a user must spend at a terminal is further reduced. Eight function kevs are provided with upper and lower case capability for a total of sixteen different keys which are user-definable. These keys may be utilized both in command mode (system) and by an application program running on the system. Thus, while system commands are initiated by clearly marked function keys, which invoke prompting menus to guide the user through each task, many non-system complex functions become accessible through these user-definable keys.

Recognizing that a great deal of the user's time is spent on creating and changing source code, the designers of the STARPLEX II system have devoted special attention to the text editing facility.

A set of special function keys direct the STARPLEX II Editor, allowing corrections to be made with single keystrokes. Also, the powerful "string mode" commands allow search and replacement of character strings as well as block moves. An entire file may be quickly and easily

reviewed or altered. The number of mistakes is reduced because the data and changes are immediately displayed. Backup files are automatically created, protecting the user from accidental loss of data. Because the STAR-PLEX II system is easy to use, learning time is considerably shortened. A first-time user can be productive within a half hour. Also, as users make more efficient use of the system, machine availability is maximized.

Spooled Printer Capability

STARPLEX II supports spooled I/O to a user-selected print or another input or output device. Thus, printing long listings of files, compiler output and similar tasks may now be done at the same time as text editing, compiling, emulation, debugging, etc. The net result is a greater utilization of designer resources and subsequent reduction in program development time.

Resident System Debugger

The system debug utility is resident and always available to the user. This program does not occupy any user space in memory and can be invoked by a single keystroke. Unlike many other debug utilities, the STARPLEX II debugger does not have to be specified prior to program execution and may be invoked at any time.

Full Product Line Support

When a user buys a STARPLEX II system, he can be assured it will meet both today's and tomorrow's development needs. All the boards within the STARPLEX II system use the standard Series/80 bus, allowing the system to be expandable with the family of boards presently available in the Series/80 BLC line or with options currently available for use on STARPLEX II, such as ISE 8085 (SPM-90-A13-3) or ISE NSC800 (SPM-90-A13-4), each with Integral ISE (SPM-90-A13).

The STARPLEX II system supports development for the NSC800, NS16000, INS8070 family (8070, 8072, 8073 with Tiny Basic Interpreter), INS8048 family (8048, 8049, 8050), NS80CX48, Z80A, Z80B, 8085 processors and COP400 microcontroller devices, and will support future National and other popular microcomputer and microprocessor based products.

Functional Description

Hardware Modules

STARPLEX II components are packaged into modules which form a unified system when placed together. The modules are durable, with housings constructed of ½-inch aluminum and front panels of molded lexan foam.

STARPLEX II is designed for easy maintenance. Snapdown doors on the base module make it easy to access the card cages and circuit boards. Interconnecting cables between all modules and boards are routed to the rear of the system and covered by easily removable cable channels. Thus, cables are out of sight and protected from accidental damage. All cables, including the single AC power distribution system, are plug-detachable at both ends, making it easy to disconnect modules and reconfigure the system as the user chooses.

STARPLEX II Electronics

Five printed circuit boards make up the STARPLEX II electronics: the main Z80A-based CPU board, a Z80A-based user processor board which also has 64K bytes of memory, an 8080A-based video monitor/keyboard controller board, an 8080A-based floppy disk controller board and an additional 64K byte memory board.

The Z80A-based CPU board and user slave processor board are designed in a master/slave configuration to give the user processing power and speed that were unobtainable with previous development systems. The main CPU board with the floppy disk controller board and the video/keyboard controller board all have multi-master bus logic allowing them to share the system bus. The floppy disk controller board and the video/keyboard controller board communicate with the main CPU board and user processor board using Direct Memory Access and programmed I/O.

The optional printers and PALTM/PROM programmer personality modules communicate with the main CPU/user processor boards through two programmable parallel I/O ports. A pair of RS232C ports on the main CPU board are available and permit both asynchronous and synchronous communications for use with options such as STARLINK

Individual circuit boards are built to National's high manufacturing quality standards, utilizing techniques such as computer-aided layout and auto insertion. All boards are tested dynamically under system load conditions at elevated temperatures as part of a thorough factory burn-in.

Software

User programs are separated from those of the STAR-PLEX II operating system. This means that users have much more memory space available, and since the operating system resides in its own environment, accidental interface between user programs and the operating system is virtually eliminated.

The STARPLEX II software is completely thought out from a functional standpoint, carefully engineered to be easy to understand and use, and thoroughly integrated into the total system. Every aspect is designed to assist the user in rapidly developing microprocessor-based systems from the ground up.

The elegance of STARPLEX II software lies in its ability to make the complicated process of program development appear simple to the user.

OPERATING SYSTEM

The operating system provides system housekeeping functions and coordinates access to system resources. It includes a nucleus file manager, an I/O control system and a loader.

The nucleus of the STARPLEX II operating system controls and allocates system resources for the higher-level processes. The nucleus:

• Provides synchronization and communication facilities for higher-level asychronous processes.

- · Services all hardware interrupts.
- Provides interval timer functions.
- . Is completely device-independent.

File Manager

The file manager organizes, stores and retrieves data and programs stored on the diskettes.

- · Maintains a directory.
- Allows multiple file attributes.
- · Supports random access.

I/O Control System

The I/O control system is designed to eliminate the need for the user to understand the physical I/O characteristic of each individual device and presents a simplified, logical device-independent architecture.

- Provides overlapped I/O commands.
- · Allows files to be accessed by name.
- Handles error conditions.
- Supports spooled I/O to a user-selected print or another input or output device.

Loader

The loader brings programs into main memory at specified locations.

- · Provides "load and go" mode.
- Allows controlled load mode starting address returned to calling program, useful for implementing overlay structures.

DEVELOPMENT SERVICES

The "development services" include a linker, a CRT-oriented editor, utilities, a resident debugger, optional PAL/PROM programmer support macro assemblers, BASIC and FORTRAN IV, optional PL/M for NSC800/Z80 or 8080/8085, and optional PASCAL for NSC800/Z90 or 8080/8085

Linker

The linker combines relocatable object modules created by the assemblers or compilers into an executable run time module.

- · Assigns absolute addresses to load modules.
- · Produces a memory map of linked components.
- Searches system and user libraries for unresolved external references.

Editor

The STARPLEX II editor is an easy-to-use CRT-oriented text editor.

- · String search and replace.
- Forward and backward paging.
- · Block moves.
- Automatic source file backup.
- · Traps illegal commands.

Utilities

General utilities provide routine maintenance functions.

- · Transfer data files between devices.
- · Obtain diskette directory listings.
- · Format diskettes.

- · Modify file attributes.
- · Rename files.
- · Print screen.

Debugger

The system debug utility is resident and always available to the user. The debugger does not occupy any user space in memory and may be invoked by a single keystroke. The program debugger simplifies program checkout by allowing program execution to be monitored and altered.

- Allows single step control.
- Permits eight breakpoint assignments.
- · Displays program counter and registers at breakpoints.
- · Memory references are absolute or relative to one of the relocation registers.

PAL/PROM Programmer Support

The PAL/PROM programmer support software manages the optional PAL/PROM personality module functions.

- · Allows PROM code to be listed, verified and copied.
- · Data stored in a PROM can be transferred to or from another PROM, a diskette file, memory, the video monitor or keyboard.
- Allows for custom programming of programmable array logic devices (PAL).

Macro Assembler

Individual macro assemblers can assemble 8080, 8085. 8048, 8070, NSC800, or Z80 mnemonic code and allow operator definition of useful higher-level instructions called "Macros" which are then expanded into a sequence of machine-level instructions. (Macro assembler for NSC800/Z80 is included with the STARPLEX II system. All other cross assemblers are optional.)

- · Generates absolute or relocatable object modules.
- · Conditional assembly parameters.
- Allows external references.

FORTRANIV

The FORTRAN IV compiler on the STARPLEX II system meets the ANSI X3.9-1966 standard and includes the following enhancements:

- PEEK and POKE allow direct access to memory.
- Supports user-written I/O drivers.
- · Random access disk I/O.
- · Allows assembly language subroutine calls.

BASIC

The STARPLEX II BASIC compiler/interpreter conforms to the Dartmouth-defined BASIC with extensions:

- PEEK and POKE allow direct access to memory.
- · Complete string operators.
- · Multi-dimensional arrays.
- Extensive debugging and programming aids trace, edit, direct mode, renumber,

PL/M for 8080/8085 and NSC800/Z80 (Optional)

PL/M is compatible with the industry standard PL/M, but offers many enhancements to improve program execution time and memory utilization.

 Available for 8080/8085 object code or NSC800/Z80 object code.

- · Hardware access via high-level statements.
- Block structure facilitates structured programming techniques.
- · Relocatable and linkable output object code.

PASCAL for 8080/80851 and NSC800/Z802 (Optional)

Specifications

Processor Subsystem:

Z80A-based CPU board Z80A-based user processor/

memory with 64K bytes RAM Video monitor/keyboard

controller

Double-density floppy disk

controller

Dual disk drives

Memory board with 64K bytes RAM(128K bytes total RAM)

Floppy Disk Subsystem:

Configuration

Format Capacity

IBM-compatible, soft-sectored Double-density, single-sided

512K bytes/drives

Expanded to 4 double-density. Maximum Capacity double-sided drives with 4 megabyte storage capacity

Keyboard Subsystem:

System Function

ASCIL Programmable 8 single-stroke system control keys

58 alphanumeric keys 8 user-definable keys with upper/lower case

CRT Subsystem:

Matrix

Display Array

 7×9 dot 80 columns by 25 lines P2 green

Phosphor Other

Screen tilted 10° for comfort-

able viewing

Printers:

Type Speed Impact

Width

120 characters per second 132 columns

Character Type

7×9 dot matrix

Power:

115 VAC, 60 Hz, 10 amps (max)

230 VAC, 50 Hz, 5 amps (max) 644 Watts

Base Module Floppy Disk Module Impact Printers


Video Monitor


966 Watts 360 Watts 34 Watts

District and the

r	Pnysical:					
		Base Module	Floppy Disk Module	Impact Printer	Video Monitor	
	Height	5.75 in. 14.6 cm	11.5 in. 29.2 cm	8 in. 20.3 cm	11.5 in. 2.92 cm	
	Width	26 in. 66 cm	13 in. 33 cm	24.5 in. 62.2 cm	13 in. 33 cm	
	Depth	26 in. 66 cm	19 in. 48.3 cm	18 in. 45.7 cm	19 in. 48.3 cm	
	Weight	68 lb. 30.8 kg	50 lb. 22.7 kg	60 lb. 27 kg	29 lb. 13.2 kg	


In-System Emulator Module






In-System Emulator System Configuration


Application Multiprocessor System Configuration




8080 Emulator Package




8048 Family Emulator Package




8070 Series Emulator Package




Integral In-System Emulator




Integral ISE Components Installation




Integral ISE System Configuration (Total: 3 Boards and 2 Pods)




8085 Emulator Package




NSC800 (5V) Emulator Package



COPS[™] In-System Emulator Package




Installation of the COPS ISE Target Board and an Emulator Board




Universal PROM/PAL Programmer Personality Modules for 2708, 2716 FPROMs and PALs




Impact Printer




STARPLEX II Development System



STARPLEX II Multiprocessor System



STARPLEX II Keyboard



Standard Config	uration CONFIGURATION, STARPLEX II	SPM-90-A06-1	STARPLEX II 1 Megabyte Dual Disk Expansion
	ioning turnkey system including the	SPM-90-A06-2	STARPLEX II 2 Megabyte Dual Disk Expansion
CPU Master		SPM-90-A08	In-System Emulator Module
 CPU Slave 		SPM-90-A09-1	8080 Emulator Package
Bootstrap and diag	nostic utility	SPM-90-A09-2	8048 Emulator Package
• Two RS232C seria	l I/O ports		(includes upgrade kits that
Real time clock/ca	lendar		convert ISE 8048 to emulate 8049 and 8050)
 128K bytes of map 	pable RAM	0014 00 400 0	·
 Keyboard base 		SPM-90-A09-3	8070 Emulator Package (includes upgrade kits that
 Video monitor with display 	7×9 dot matrix and 1920 character		convert ISE 8070 to emulate 8070 and 8073)
	ubsystem with double-density (1 mb)	SPM-90-A10	Z80 Development Package
	puble-density (2 mb) disk drives	SPM-90-A13	Integral In-Systems
	nosing program execution		Emulator Package
	for system maintenance	SPM-90-A13-3	8085 Emulator Package
	Expansion slots for Integral ISE capability BASIC interpreter FORTRAN compiler		NSC800 (5V) Emulator Package
FORTRAN compil			Z80 Emulator Package
	ion for versatility in operation	SPM-90-A15	COPS Emulator Package
	Expansion capabilities to meet your growing		Impact Printer
requirements		SFW-90-A001	8048 Cross Assembler
	ng system including an input/output Dependent interface to user tasks	SFW-90-A002	8070 Cross Assembler
•	omprehensive data storage and	SFW-90-A003	NSC800 Cross Assembler
retrieval file creation	on, protection, deletion and attribute	SFW-90-A006	COPS Cross Assembler
-	se of unique keyboard utility keys	SFW-90-A009	8080 Cross Assembler
source statements		SFW-90-A50	PL/M Compiler for 8080/8085
 Macro assembler i user-defined macro 	for assembling Z80 mnemonics and os	2L11-400	FL/ivi Compiler for
	ndependent program modules into		NSC800/Z80
executable files • PROM programmi	ing capability including interface	SFW-90-A100	PAL/PROM Programming Software
	oard and universal software with PAL support		CP/M Operating System Software Package
Order Information	on	SFW-90-A300	PASCAL Compiler for
SPX-90/51	STARPLEX II Development		8080/80851
	System with 1 Megabyte Disk Storage (single-sided, double- density drives) (60 Hz)	SFW-90-A320	PASCAL Compiler for NSC800/Z80 ²
SPX-90/61	STARPLEX II Development System with 2 Megabyte Disk	AEE-90-A001	STARLINK — SPX/MDS220, 230 Link
	Storage (double-sided, double- density drives) (60 Hz)	AEE-90-A002	STARLINK — SPX/MDS800, 888 Link
Options			
SPM-90-A02-1	PROM programming module		
	for programming 2708		

R

Note: To order 50 Hz add the letter "E" to the order.

Not available at the time of this writing.
 Available in December 1981.

EPROMs

SPM-90-A02-2

PROM programming module

for programming 2716 EPROMs

Documentation		420306240-001	SPM-90-A13-3 8085 Integral ISE User's Manual
STARPLEX II Develo		420306241-001	SPM-90-A13-4 NSC800 (5V) Integral ISE User's Manual
420306465-001	STARPLEX II System Hard- ware Reference Manual	(See 1. below)	SPM-90-A13-7, Z80
420306383-001	20306383-001 STARPLEX II System Soft- ware Reference Manual		Integral ISE User's Manual SPM-90-A15 COPS ISE
420305788-001	STARPLEX II Macro Assembler Software User's Manual		User's Manual
420305790-001	STARPLEX II FORTRAN Compiler Software User's Manual	STARPLEX II Develo	opment System Software
420305791-001	STARPLEX II BASIC Interpreter Software User's Manual	420305789-001	SFW-90-A009 8085/8085 Cross Assember
420305804-001	BLC-8222 Double-Density Floppy Disk Controller Hard-		Software User's Manual
	ware Reference Manual	420306050-001	AEE-90-A001 STARLINK, STARPLEX II/MDS220/230
420305587-001	1 BLC-8228/8229 Video Monitor/Keyboard Controller Hardware Reference Manual	420306050-002	Software Manual AEE-90-A002 STARLINK, STARPLEX II/MDS800/888
420305529-001	BLC-032/048/064		Software Manual
	32/48/64K RAM Board Hard- ware Reference Manual	420306064-001	SFW-90-A001 8048 Family Cross Assembler User's Manual
STARPLEX II Develo	ARPLEX II Development System Options		SFW-90-A002 8070 Family Cross Assembler User's
420305653-001	SPM-90-A09-1 8080 ISE Target Board User's Manual		Manual
420305869-001	SPM-90-A08 In-System	420306154-001	Z80 Cross Assembler Manual
12000000	Emulator Reference Manual	420306198-001	SFW-90-A003 NSC800 Cross Assembler User's
420306065-001	SPM-90-A09-2 8048 ISE Target Board User's Manual		Manual
420306132-001	SPM-90-A09-3 8070 ISE Target Board User's Manual	420306253-001	SFW-90-A006 COPS Cross Assembler User's Manual
420306155-001	SPM-90-A10 Z80 Development System Reference Manual	420306344-001	SFW-90-A200 CP/M Operating System User's Software Manual
420306183-001	SPM-90-A02 Universal PAL/PROM Programmer User's Manual	420306371-001	SFW-90-A50, SFW-90-A60 PLM80 Software Reference Manual

Not available at the time of this printing.
 Available December 1981.
 Available December 1981.
 STARLINK, Quiklook, STARPLEX, STARPLEX II and ISE are trademarks of National Semiconductor Corp.
 PAL is a registered trademark of Monolithic Memories.


PAL is a registered trademark of Zilog.

Z08 is a registered trademark of Zilog.

COPS is a trademark of National Semiconductor Corp.

Information contained herein is intended to be a general product description and is subject to change. National does not assume any responsibility for use of any circuitry described, no circuitry patent licenses are implied, and National reserves the right, at any time without notice, to change said circuitry.

COPS[™] In-System Emulator (ISE[™]) Package



- True Real-Time Emulation of the COP400 Family of Microcontrollers
- Plugs Directly into Any STARPLEX[™]/STARPLEX II[™] Development System
- Compatible with the Required Optional COP400 Family Emulator Boards
- Easy to Use
 - Hardware
 - Real-time trace of 256 × 20-bit instruction cycles
 - 4K × 8-bit of Shared RAM Memory for rapid downloading of programs from STARPLEX/STARPLEX II peripherals
 - 1K imes 12-bit dump memory used in place of control firmware
 - External hardware breakpoint

- Breakpoint timer in milliseconds
- Fully compatible with a STARPLEX/ STARPLEX II system bus
- One target card handles entire series of microcontrollers and COP400 Emulator Doards
- Software
 - Software breakpoints
 - Lists user-specified registers when selected breakpoint is detected
 - Mnemonic modification of object code
 - Step-list-restart command
 - Dump routines for various COPS microcontroller chips

Product Overview

The COP400 In-System Emulator (ISE) is designed for users with the STARPLEX/STARPLEX II Development System. Coupled with the power of STARPLEX/STARPLEX II, COP400 ISE is a very powerful tool available for developing and debugging COP400 family based microcontroller products. The COP400 ISE target board

plugs directly into any STARPLEX/STARPLEX II Development System and interfaces easily with any COP400 system. The designer has the capability of executing the target system program in real-time while collecting up to 256 instruction cycles of true real-time trace data. In addition, he can single step through his program and display the data from a 4K Shared Memory location.

Functional Description

Hardware

The COP400 ISE hardware consists of a printed circuit board (Target Board) which resides in the STARPLEX/STARPLEX II chassis. This target board interfaces via a flat ribbon cable to a required external emulator board which interfaces to the user's prototype system. This interface from the emulator board to the user's prototype system is accomplished through a COP400 pincompatible plug — e.g., 20, 24 or 28 pin pin-compatible plugs, depending on the microcontroller chip. With the external COP400-E02, COP400-E02C, COP400-E04L, COP400-E24 or any other COP400 Emulator Board, a designer can perform emulation of the entire COP400 family of microcontrollers. They include:

- COP420, COP420L, COP420C
- COP421, COP421L, COP421C
- COP444L
- COP445L
- COP410L, COP410C
- COP411L, COP411C
- COP440, COP441, COP442
- COP2440, COP2441, COP2442

Note: "C" and "L" denote CMOS and Low-power versions respectively.

The COP400 ISE target board has $4K \times 8$ -bit of Shared RAM Memory to allow rapid downloading of programs from STARPLEX/STARPLEX II peripherals. Also implemented on the target board is a single hardware breakpoint to allow the user to halt execution of the user program at a specified point in order to obtain information on the internal state of the COPS microcontroller device under emulation before resuming execution.

Also, on the target board is a 1K \times 12-bit dump memory, used in place of a control firmware. The purpose of this dump memory is to allow different dump routines, contained on the main host driver diskette, to be entered in the dump memory for different microcontroller chips. Thus, the target board can be used for the entire series of microcontrollers.

On the Emulator Boards are two features that facilitate tracing. They are: 1) a "Trace Out" test point to help trigger oscilloscopes and logic analyzers, and 2) four user defined "external event" inputs into the Trace Logic circuitry to allow the user to define his own "events" for tracing.

Software

The COP400 ISE software is a STARPLEX/STARPLEX II systems program which performs as the interface between the STARPLEX/STARPLEX II user and the COPS hardware system. The host driver, called COPMONTM, allows the user the interrupt the flow of a program as it is being executed. The interruption is directly controlled by one of several events, all under user control. This interruption is called a "breakpoint." Possible conditions for a

breakpoint are "address," "next instruction," or any combination of two external events. COPMON can maintain a ten (10) level "condition" stack to aid easy debugging of large programs. In addition, COPMON can be specified to "break" only on the nth occurrence of a particular condition. A breakpoint timer allows COPMON to display the time in milliseconds between two "conditions."

COPMON also has one other primary function, "trace" control and display. The trace command allows the user to specify: 1) conditions that will initiate the trace and 2) how many steps prior to meeting that condition will be traced. The "Go" (see Command Summary below) command then arms the trace logic and executes the user's program. After a trace has been completed, the user may wish to examine the trace data by using a "TYpe" command or the user may wish to search for an address in the trace memory by using a "SEearch" command.

The COPS Cross-Assembler is also included with the COPS STARPLEX System Software package. It assembles COPS programs written with the STARPLEX Editor and stores them as object code load modules on the system diskette. There the load modules are accessible to the COPMON program which loads them into the Shared Memory on the COP400 ISE target board and executes them through the Emulator Board.

The third program included with the software package is called MASKTRTM. MASKTR accepts final object code load modules prepared by the cross-assembler as input files and translates them into "Transmittal Files" which are stored on another diskette. The Transmittal Files each are in a format acceptable for National Semiconductor to prepare "hard" mask patterns from for custom ROM-based COP400 chip programs. A Transmittal File contains:

- 1. Name and phone number of the customer
- 2. Company name and address
- 3. Date
- 4. Chip number
- Listing of option showing option number, option name, and option value
- 6. ROM data including addresses
- 7. Source, object, and transmittal file checksums.

COPMON Console Command Summary

ALter Alter Shared Memory

AUtoprint Breakpoint printout control

Breakpoint condition/occurrence control

Clear Clears Breakpoint and Trace enables, and disables Timer

CHip Selects Chip under emulation

COmpare Compares Shared Memory to a disk

file

Deposit Deposit value into Shared Memory Find Searches Shared Memory for a

specified value

END	Exit COPMON	Specifications			
G o H elp	Begin Program Execution Prints out complete COPMON command summary for quick reference	Note: The following specifications apply when the COPS ISE is configured with a standard COP400-E04L Emulator Board.			
List	Prints out the contents of Shared	Environmental	,		
	Memory	Operating Temperature	e 0°C to 40°C		
LO ad	Loads Shared Memory from a disk file	Storage Temperature Humidity (without	-40°C to 85°0	C	
Modify	Alters register contents of COPS chip under emulation	condensation) Shock (Drop)	30g on 3 axis	in shipping	
Next	Executes a single instruction but skips subroutines		container		
Put	Alters Shared Memory mnemonically	Power (DC Characteristic Power Consumption for Market Power Consumption fo			
Reset	Resets the COPS device	Target Board	+5 VDC		
Singlestep	Executes a single instruction	Emulator Board	+5 VDC, -12	2 VDC	
SAve	Saves Shared Memory in a disk file				
SEarch	Searches Trace memory for a specified address		Typical	Reasonable Worst Case	
SET	Set SIOMODE or STACKMODE Flags	Target with Emulator and no PROMS	2.25A	3.20A	
SHared Mem	Enables Shared Memory operation	Target with Emulator	2.237	J.20A	
ST atus	Prints out the emulation status	with PROMS	2.50A	3.75A	
Time	Breakpoint timer control	Maximum User			
TY pe	Prints out register contents of COPS chip under emulation	Supplied VCC	150mA	250mA	
TRace	Set Trace Conditions	Physical			
UN assemble	Display Instruction Mnemonics of the data in Shared Memory	Target Length Board Width	6.75 inche 12.00 inche	S	
MACKTE Consol	e Command Summary	Depth	0.50 inche		
Abort	Aborts the creation of a Transmittal File	Emulator Length Board Width Depth	4.55 inche 1.00 inche	S	
COmpany	Prompts for Company Name and Address		(with 4 – 0.5 nylon stand		
Date	Prompts for Date	Cables			
Error	Summarizes any option conflicts	Target/ Length	3 feet		

Emulator

Emulator:

User

Finish

List

Name

Option

Transmittal

Print

Finishes the creation of the

Prompts for name/phone number of

the person responsible for the

Prompts for the valid options

Prints allowable options for chip

Load "Load Module" into memory

Lists the Transmittal File

Transmittal File

program

specified

Material

Length

Material

Termination

 $50 \times 28 \text{ AWG}$ flat ribbon

RS232 male

RS232 female

Approx. 1 foot

20, 24 or 28×28

24-pin IC plug both ends

28-pin IC plug both ends

AWG flat ribbon

Termination 20-pin IC plug both ends

50-pin PCB edge

COPS Emulator/User Interface


COP411L - 20-Pin		COP 421/410/445	– 24-Pin	COP420/444 - 28-	Pin
Pin	Signal	Pin	Signal	Pin .	Signal
1	L4	1	GND	1	GND
	VCC	2	СКО	2	СКО
2 3	L3	3	CKI	3	CKI
4	L2	4	RESET/	4	RESET/
5	L1	5	L7	5	L7
5 6	LO .	6	L6	. 6	L6
7	SI	7	L5	7	L5
8	SO	8	L4	8	L4
9	SK	9	VCC	9	IN1
10	GND	10	L3	10	IN2
11	L5	11	L2	11	VCC
12	L6	12	L1	12	L3 .
13	L7	13	D0	13	L2
14	RESET/	14	D1	14	L1 :
15	CKI	15	D2	15	D0
16	D0	16	D3	16	D1
17	D1	17	G3	17	D2
18	G2	18	G2	18	D3
19	G1	19	G1	19	G3
20	G0	20	G0	20	G2
		21	SK	21	G1
		22	SO	22	G0
		23	SI	23	IN3
		24	L0	24	IN0
				25	SK
	•			26	SO
•				27	SI
				28	L0

User Plug DC Characteristics Combined Specs For All Three Sockets

				Va	Value	
Signal	Symbol	Parameter	Conditions	Min	Max	Unit
L0 – L7 D0 – D3 G0 – G3 SO, SK CKO	VOH VOL IOH IOFF IOL	Voltage, Output High Voltage, Output Low Current, Output High Hi-z Output Leakage Current, Output Low	IOH = 100μA IOL = 1.6mA	2.4 10	0.4 - 100 + 10 1.6	V V μΑ μΑ mA
L0 - L7 CKI SI IN0 - IN3	VIH VIL	Voltage, Input High Voltage, Input Low		2.0	0.8	, V .
G0 – G3 RESET/	VIH VIL	Voltage, Input High Voltage, Input Low Hysteresis		.7VCC 1.0	0.6	V V V

Prerequisites

Any STARPLEX/STARPLEX II Development System and a COP400-E02, COP400-E04L, COP400-E02C, COP400-E24 or any other COP400 Emulator Board.



Installation of the CC PS ISE Target Board and an Ernulator Board

Order Information

(Includes ISE Target Board, STARPLEX/STARPLEX II Emulator Cable, Cross Assembler, complete software and user's manuals, software to create a disk file for transmission of customer ROM patterns and device I/O options.)

For STARPLEX Development Systems:

SPM-A15

COPS In-System Emulator (ISE)

Package

For STARPLEX II Development Systems:

SPM-90-A15

COPS In-System Emulator (ISE)

Package

COP400-E02C **CMOS Emulator Board** COP400-E04L COP400-E24

404L Emulator Board 440/2440 Emulator Board

Documentation

420305785-001

COP400 Microcontroller Family

User's Manual

420306469-001

COP400 In-System Emulator

Card User's Manual

420306253-001

COPS Cross-Assembler Soft-


ware User's Manual

420306254-001 COPS ISE Operator's Manual

COP400 Family Emulator Boards:

COP400-E02

402 Emulator Board



Target PWA Block Diagram

STARPLEX™ COPS™ Cross-Assembler

User's Manual



Publication No. 420306253-001C Order No. 420306253-001 August 1981

Preface

This manual describes the COPS™ Cross-Assembler, a support program that allows a user to assemble a source program and generate object code on the STARPLEX™ Development System that executes on COPS microprocessor systems. Detailed information on formats and syntax is provided, but no attempt is made to teach assembly language programming to the STARPLEX system user.

The following manuals provide further information on the STARPLEX Development System:

- STARPLEX System Software Reference Manual Publication No. 420305788
- STARPLEX IITM Software Reference Manual Publication No. 420306383
- STARPLEX System Hardware Reference Manual Publication No. 420305789
- STARPLEX II Hardware Reference Manual Publication No. 420306465

The material presented in this manual is for information purpose only as specifications for both the COPS Cross-Assembler and STARPLEX System are subject to change without notice.

Cross-Assembler Table of Contents

Section	Description	Page
	Chapter 1. Introduction and Overview	*
1.1	Introduction	8-168
1.2	The STARPLEX Development System	8-168
1.3	COPS Family Cross-Assembler Features	8-171
1.4	COPS Chip Overview	8-171
	Chapter 2. COPS Assembly Language	
2.1	Introduction	8-174
2.2	Language Elements	8-174
2.3	Statement Fields	8-179
	Chapter 3. Instruction Set	
3.1	Introduction	8_182
3.2	COP420 Series/COP444L Instruction Set	
3.3	COP410LCOP411L Instruction Set	•
3.4	Arithmetic Instructions	
3.5	Transfer of Control Instruction	
3.6	Memory Reference Instructions	8-192
3.7	Register Reference Instructions	
3.8	Test Instructions	8-196
	Chapter 4. Directives	
4.1	Introduction	8-198
4.2	Directive Format	
4.3	Definition Directives	8-198
4.4	Symbol Definition Directive	8-199
4.5	Assembler Control Directives	8-199
4.6	Repetition Directives	8-201
4.7	Conditional Assembly Directives	8-201
4.8	COPS Instruction Set Directives	8-202
4.0	SOI O Instruction Oct Directives	0-202
	Chapter 5. Macros	8-204
5.1	Introduction	8-204
5.2	Macro Directives	8-204
5.3	Basic Macro Concepts	8-205
5.4	Macros and Subroutines	
5.5	Defining a Macro	8-205
5.6	Calling a Macro	8-206
5.7	Using Parameters	8-206
5.8	Local Symbols	8-206
5.9	Conditional Expansion	8-207
5.10	Macro-Time Looping	
5.11	Nested Macro Calls	8-207
5.12	Nested Macro Definitions	8-207

Section	Description	Page
	Chapter 6. Operating Instructions	
6.1	Introduction	8-208
6.2	Invoking the Assembler	8-208
6.3	Object File Format	8-209
6.4	Listing Format	8-210
6.5	COPS Cross-Assembler Messages	8-210
	Chapter 7. Programming Techniques	
7.1	Introduction	8-211
7.2	Program Memory Allocation	8-211
7.3	Data Memory Allocation and Manipulation	8-211
7.4	Subroutine Techniques	8-214
7.5	Timing Considerations	8-215
7.6	Programming Techniques for the COP421 Series,	
	COP410L and COP411L	8-215
	Chapter 8. Sample Programs	
8.1	Register Move Routines	8-217
8.2	BCD Arithmetic Routines	8-218
8.3	Simple Display Loop Routine	8-220
8.4	Interrupt Service Routine	8-221
8.5	Timekeeping Routine	8-222
8.6	String Search Routine	8-224
	Appendices	
Α	ASCII Character Set	8-225
В	Alphabetic Mnemonic Index of ASMCOP Instructions	8-226
C	Numeric Index of ASMCOP Instructions	8-227
D	Directive Summary	8-229
E	Programmer's Checklist	8-229
F	Positive Powers of Two	8-230
G	Negative Powers of Two	8-231
H	The Hexadecimal Number System	8-232
1	Hexadecimal and Decimal Integer Conversion	8-234
J	Hexadecimal and Decimal Fraction Conversion	8-235
K	Negative Hexadecimal Numbers	8-236
L	Program Listing Format	8-237
M	Load Module Format	8-238
N	Assembler Error Messages	8-239

Figure	Illustrations	Page
1-1	Illustration of the Process of Creating an Executable Program	8-170
1-2	Program Memory Map for COP420	8-171
2-1	Relationship of Terms	8-176
2-2	Example of Symbol Usage	8-177
2-3	Sample Program Illustrating Fields	8-180
2-4	Label Field in a Source Program	8-180
2-5	Operation Field in a Source Program	8-181
2-6	Operand Field in a Source Program	8-181
2-7	Comment Fields in a Source Program	8-181
2-8	Source Program with Unaligned Fields	8-181
5-1	Statement Insertion	8-181
6–1	LM File Format	8-209
6-2	Title Record Format	8-209
6-3	Data Record Format	8-209
6-4	End Record Format	8-210
7–1	COP420 Data Memory Map	8-214
Table	Tables	Page
1-1	Enable Register Modes — Bits EN3 and EN0	
2-1	Number Representation	
2-2	Arithmetic Operators	
2-3	Logical Operators	
2-4	Relational Operators	
3–1	COP420 Series/COP444L Instruction	
3-2	COP410L/COP411L Instruction Set	
<u> </u>	Macro Directives	0 201
7–1	Page to Hexadecimal Address Table	8-212

Introduction and Overview

1.1 General Description

A cross-assembler is a program that executes on one type of computer and assembles source programs written in the assembly language of a different type of computer. Cross-assemblers produce object modules for execution (after a suitable transfer operation) on the second type of computer.

The COPS™ Cross-Assembler executes on the STAR-PLEX™ Development System and assembles COPS assembly language source programs into Load Modules. The Load Modules created are executable only on those systems which are COPS (or equivalent) microprocessor-based.

This manual describes the COPS Cross-Assembler as follows:

Chapter 1 (Introduction and Overview) introduces the cross-assembler, summarizes its characteristics/features, and describes COPS microprocessor features.

Chapter 2 (Assembly Language) describes the language elements: character set, number representation, character strings, instruction and directive formats, expressions, and relocation rules.

Chapter 3 (COPS Instructions) describes each instruction individually.

Chapter 4 (Assembler Directives) describes each directive individually.

Chapter 5 (Macros) gives detailed information on how to use the macro instructions.

Chapter 6 (Assembler Operation) details COPS Cross-Assembler operating instructions.

Chapter 7 (Programming Techniques) describes programming techniques that ease the task of writing COPS programs.

Chapter 8 (Sample Programs) shows some very useful sample programs that use the programming techniques described in Chapter 7.

Appendices A through I include the following information:

- A ASCII Character Set
- B Alphabetic Listing of Instructions
- C Numeric Listing of Instructions
- D Directive Summary
- E Programmer's Checklist
- F Positive Powers of Two
- G Negative Powers of Two
- H The Hexadecimal Number System
- I Hexadecimal and Decimal Integer Conversion
- J Negative Hexadecimal Numbers
- K Program Listing Format
- L Load Module Format
- M Assembler Error Messages

1.2 The STARPLEX Development System

1.2.1 In-System Emulation

The COPS In-System Emulator is a software development tool for users who wish to prototype systems involving one or more types of COPS microprocessors.

Once the In-System Emulator is installed in the STAR-PLEX Development System, the user needs only a single STARPLEX software-driver program to initiate the emulation process. The driver program is called by a single keystroke (STARPLEX only) or a typed command. A fill-in-the-blank menu appears on the CRT and prompts the user to select the microprocessor to be emulated.

1.2.2 STARPLEX Compatibility

The COPS Family Cross-Assembler (ASMCOP) is compatible with the STARPLEX Development System and its Operating System (OS) except for differences in directives. The COPS Family Cross-Assembler uses the same source line format as the 8080 macro-assembler, the 8070 Cross-Assembler, and the 8048 Cross-Assembler. The output object file of the COPS Family Cross-Assembler is compatible with that required by the In-System Emulator.

1.2.3 Theory of Operation

An assembly language is a symbolic programming language that uses mnemonic equivalents of machine instructions. Using a symbolic rather than binary language has the following important advantages:

- Mnemonic operation codes can be used to designate an operation.
- Data and instruction addresses can be assigned symbolic names which can be referenced by other instructions.
- The programmer may specify constant data in alphabetic, hexadecimal, octal, or decimal format, rather than binary format.
- Symbolic programs are easily modified because additional statements may be inserted into an existing statement sequence without any concern for the changing of address in the existing instructions.

The relationship between assembly language programming and the eventual execution of instructions by the processor is discussed in the rest of this section.

The processor initially examines the contents of the location numbered in the program counter (PC), and the PC is incremented *before* each instruction fetch, or before the execution of the operation. In this operation, the processor steps through a sequence of instructions called a program.

All numbers in the memory and the processor are represented in the binary system. If the programmer wishes to write his program in binary notation, the interface between the programmer and the machine can be relatively simple. However, writing in binary notation is slow and cumbersome. Productivity increases dramatically when the programmer is able to use a more congenial symbolic language and takes advantage of mnemonic features.

The conversion of the program from a symbolic to a binary representation is performed by the assembler program that translates the symbolic mnemonics into a binary machine-language program. This conversion is called the assembly process.

The assembly process begins with the symbolic source program which contains two basic types of statements: (1) symbolic machine instructions, and (2) directives. Assembly language instruction statements are symbolic representation of actual binary machine language instructions. Directives are assembly-dependent statements that control the assembly process and generate data in the assembled program.

Operands of machine language instructions represent storage locations, registers, immediate data, or constant values. A machine language instruction statement may be identified by assigning a label to it. The value of the label is the address of the assembled machine-language instruction.

Two outputs are generated as a result of running a program (programmer-generated statements) through the assembler program: (1) an object module (typically on diskette) consisting of actual machine language instructions and data corresponding to the source program statements, and (2) a program listing showing source statements side-by-side with the object code instructions created from the statements. Most programmers work with the program listing once it is available. An example of a STARPLEXTM program listing is shown in Chapter 2.

The object module (on diskette) is in a form suitable for use by the In-System Emulator TM .

1.2.4 Assembler Features

There is a one-to-one relationship between assembly language statements and machine instructions. A feature of assemblers is that the number of assembly language statements is the same as the number of machine instructions. In high level languages, this is not necessarily the case since nearly all single statements in a high level language are translated into many machine instructions.

The COPSTM Family Cross-Assembler is not the simple type of assembler described above. In any program written in COPS assembler language, there is likely to be a high ratio of machine instructions to program statements because of the extensive repertoire of directives in the COPS assembly language.

Directives direct the assembler program to perform certain operations during the assembly process. The directed operations include: (1) assisting the programmer in data and symbol definition, (2) checking and documenting the program, (3) controlling the assignment of storage addresses, (4) sectioning and including programs, and (5) controlling the assembler auxilliary functions to be performed by the assembler program. Operands of directives provide the information needed by the assembler program to perform the designated operation. Refer to Chapter 4 for detailed information on directives.

The feature of the COPS assembly language that provides the greatest flexibility and efficiency for the programmer is the MACRO directive. The programmer can define any sequence of instructions as a MACRO, and the assembler then inserts the entire sequence of instructions in response to a single-line directive in the source program. Refer to Chapter 5 for detailed information on MACROs.

The assembler has a number of attractive features for the programmer. The organizational facilities that are represented by the extensive directives make programs easier to write and understand once they are written.

Modularity — The MACRO-directive capability makes it easier for the user to write program segments and debug these segments before the complete program is written.

Division of Labor — Because of the modularity, different programmers can work on various sections of a large program.

Library — Debugged MACROs can be stored in a library for use in other programs as the need arises. An extensive library of MACROs and simple calling facility of the assembly language constitutes a nign language that is tailor-made by the user for his own purposes.

Productivity — Once a MACRO is written by one programmer, it may be used by another programmer. This represents a productivity advantage.

Flexibility — Because MACROs are small, separately identifiable segments of progams, each MACRO may be changed from time to time as the need arises. A large program may be updated in this fashion without much effort.

1.2.5 Relationship of the COPS Family Cross-Assembler to Other Software

The COPS Family Cross-Assembler accepts source program files written in COPS assembly language and generates an absolute machine language program (load module). Normally, these source programs have been created using the STARPLEX editor program. Figure 1-1 illustrates the process of creating a COPS program.




Figure 1-1. Illustration of the Process of Creating an Executable Program

The user normally debugs the program using the In-System Emulator™ and a corrected version of the program is created, using the COPS™ Family Cross-Assembler. The cycle repeats itself until the user is satisfied with the operation of the program. At this stage, the user may, depending on the nature of his development project, transfer the complete program to be run on another microcomputer system.

1.3 COPS Family Cross-Assembler Features

The ASMCOP Cross-Assembler produces an absolute object module from COPS assembly language programs. The directives and conventions used are upward compatible to the PDS assembler. The ASMCOP assembler is similar to the other STARPLEX Assemblers. However, there are some differences between ASMCOP and the others.

The COPS Family Cross-Assembler features include:

- 51 instructions
- · Two-pass assembly
- · Symbol table is built-in memory
- · Input is accepted from test files on diskette
- Non-relocatable output is generated to diskette in the format described in Section 6.4
- Optional listing generated to CRT, line printer, or diskette
- Optional cross reference information within program listing
- · Assembly directives for:
 - Data assignment
 - -Control of location counter
 - Listing control
 - Conditional assembly
 - Ponetition assembly

Macro facilities

1.4 COPS Chip Overview

The section provides the programmer with a functional overview of the COPS chip. Information is presented at a level that provides a programmer with the background required to write efficient assembly language programs.

1.4.1 Program Memory

Program memory consists of 512-byte ROM for COPS chips 410/411, a 1024-byte ROM for COPS chips 420/421, a 2048-byte ROM for COPS chips 444/445 and a 4096-byte ROM for COPS chips 444, 442, and 2440, 2441, 2442 (see Figure 1-2). ROM words may be instructions, data or ROM address pointers. Due to the special characteristics associated with the JP and JSRP instructions, ROM must often be conceived of as organized into eight pages for COPS chips 410/411 (or 16 pages for COPS chips 420/421) of 64 words (bytes) each. Also, because of the unique operations performed by the LQID and JID instructions, ROM pages must often be thought of as organized into four consecutive blocks of ROM pages.




Figure 1-2. Program Memory Map for COP420

ROM addressing is accomplished by the P register. Its binary value selects one of the ROM 8-bit words (I7-I0) contained in ROM. The value of P is automatically incremented by 1 prior to the execution of the current instruction to point to the next sequential ROM location, unless the current instruction is a transfer of control instruction. In the latter case, P is loaded with the appropriate nonsequential value to implement the transfer of control operation performed by the instruction. It should be noted that P will automatically "roll over" to point to the next page of program memory. This feature has particular significance for instructions with paging restrictions, i.e., JP, JSRP, JID and LQID. Since P is incremented to roll over to the next ROM page prior to executing these instructions, they will be treated as residing on the next ROM page if they reside in the last word of a ROM page.

1.4.2 Data Memory

Beat memory consists of a naw, organized as four 8-bit data registers for the 410/411 chips or eight 16-bit data registers for 444/445 chips. RAM addressing is implemented by a B register whose upper bits (Br) select one of the data registers and the lower bits (Bd) select one to 16 4-bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) are usually loaded into or exchanged with the A register (accumulator), they may also be loaded into or from the Q latches or loaded from the L ports. RAM addressing may also be performed directly by the LDD and XAD instructions based upon the contents of the operand field of these instructions. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

1.4.3 Programmable Controls

A Register. The 4-bit A register (accumulator) is the source and destination register for most I/O arithmetic, logic and data memory access operations. It can also be used to load the Br and Bd portions of the B register, to load and input four bits of the 8-bit Q latch data, to input four bits of the 8-bit L I/O port data and to perform data exchanges with the SIO register.

B Register. The 6-bit (or 7-bit) RAM Address Register.

C Register. The 1-bit Carry register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be output directly to SK or can enable SK to be a SYNC pulse, providing a clock each instruction cycle time.

D Register. The 4-bit Data Output Port. The D register provides four general-purpose outputs and is used as the destination register for the 4-bit contents of Bd.

EN Register. 4-bit Enable Register. The EN register is an internal 4-bit register loaded under program control by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register (EN3-EN0).

- The least significant bit of the enable register. ENO, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With EN0 set. SIO is an asynchronous binary counter. decrementing its value by one upon each lowgoing pulse ("1" to "0") occurring on the SI input (count-down counter). Each pulse must be at least two instruction cycles wide. SK outputs the value of C upon execution of XAS and remains latched until the execution of another XAS instruction. The SO output is equal to the value of EN3. With EN0 reset, SIO is a serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled, via EN3, to output the most significant bit of SIO each cycle time. The SK output becomes a logic-controlled clock, providing a SYNC signal each instruction time. It will start outputting a SYNC pulse upon the execution of an XAS instruction with C = 1, stoping upon the execution of a subsequent XAS with C = 0.
- With EN1 set, the COP420 IN1 input is enabled as an interrupt input. Immediately following an interrupt, EN1 is reset to disable further interrupts. Note that this interrupt feature associated with IN1 is available only on the COP420 and COP444L since only they have the IN inputs. Bit 1

- (EN1) of the Enable Register is a "don't care" bit for those chips without the IN port. Setting or resetting this bit, via an LEI instruction, will have no effect on the operation of those chips. The chips that have an IN port are 420, 420L, 420C, and 444L.
- With EN2 set, the L drivers are enabled to output the data in Q to the L I/O ports. Resetting EN2 disables the L drivers, placing the L I/O ports in a high-impedance input state. If the COP420 MICRO-BUSTM option is being used, EN2 does not affect the L drivers.
- 4. EN3, in conjunction with EN0, affects the SO output. With EN0 set (binary counter option selected), SO will output the value loaded into EN3. With EN0 reset (serial shift register option selected), setting EN3 enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN3 with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction, but SO remains reset to "0". Table 1-1 provides a summary of the options and features associated with EN3 and EN0.

G Register. The 4-bit register to latch data for G I/O port. The G register contents are output to four general-purpose bidirectional I/O ports. The COP420 G0 pin may be mask-programmed as a "ready" output for MICRO-BUS applications. As with the IN3-IN1 COP420 MICROBUS options discussed below, this G0 MICRO-BUS option is not available for those chips lacking the IN ports.

IL Latches. Two 1-bit latches associated with the IN (3) or IN (0) inputs.

IN 4-bits Input Port. Four general-purpose inputs, IN3-IN0, are provided for the COP420. IN1, IN2, and IN3 may be selected, by a mask-programmable option, as Read Strobe, Chip Select and Write Strobe inputs, respectively, for use in MICROBUS applications.

Table 1-1. Protection Levels and Safeguard Provisions

EN3	EN0	SIO	SI	so	SK after XAS
0 -	0	Shift Register	Input to Shift Register	0	If C = 1, SK = SYNC If C = 0, SK = 0
1	0	Shift Register	Input to Shift Register	Serial Out	If C = 1, SK = SYNC If C = 0, SK = 0
0	1	Binary Counter	Input to Binary Counter		If C = 1, SK = 1 If C = 0, SK = 0
1	1	Binary Counter	Input to Binary Counter	1	If C = 1, SK = 1 If C = 0, SK = 0

The COP421 does not contain the IN3–IN0 inputs and, therefore, must use the four bidirectional G I/O ports or eight bidirectional L I/O ports as input pins to the device. Also, due to its lack of the IN inputs, direct use of National's MICROBUSTM is inappropriate.

L Register. The 8-bit TRI-STATE® I/O port. The eight L drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of L may be read directly into A and M. As explained above, the COP420 MICROBUS option allows L I/O port data to be latched into the Q register. L I/O ports can be directly connected to the segments of a multiplexed LED display (using the TRI-STATE LED Direct Drive output configuration option) with Q data being outputted to the Sa-Sg and decimal point segments of the display.

M Register. The 4-bit contents of RAM memory pointed to by the B register.

PC Register. The 10- (9-, 11-, or 12-) bit ROM address register (program counter).

Q Register. The 8-bit register to latch data for L I/O port. The Q register is an internal, latched, 8-bit register, used to hold data loaded to or from M and A, as well as 8-bit program data from ROM. Its contents are output to the L I/O ports when the L drivers are enabled under program control (via an LEI instruction).

The COP420 may use the MICROBUS option to write L I/O port data into Q upon the occurrence of a WS pulse from the host CPU.

SA, SB, SC Registers. The 10- (11- or 9-) bit subroutine stack registers. Three levels of subroutine are implemented by the 10-bit subroutine stack registers, SA, SB, and SC, providing a last-in, first-out (LIFO) hardware subroutine stack.

SIO Register. The 4-bit shift register and counter. The SIO register functions as a 4-bit serial-in/serial-out register or as a binary counter, depending on the contents of the EN register. Its contents can be exchanged with A, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O when used as a shift register with its input or output connected to external serial-in/parallel-out shift registers.

CK. Logic controlled clock output. The 10-bit time-base counter divides the instruction cycle frequency by 1,024, providing a pulse upon overflow. The COP420 SKT instruction tests for the occurrence of this pulse, allowing the programmer to rely on this internal time-base rather than external inputs (e.g., 50/60 Hz signals) to implement "real-time" routines.

COPS™ Assembly Language

2.1 Introduction

This chapter describes the following elements of the COPS Assembly Language:

- Character Set
- Delimiters
- Number Representation
- Character Strings
- Symbols
- Instruction Format
- · Expression and Operators

All aspects of the ASMCOP assembler are compatible with the PDS COPS assembler except for some differences in the macros.

2.2 Language Elements

Input to the assembler consists of a sequence of characters combined to form assembly language elements. These elements include the symbols, instruction mnemonics, constants, and expressions that make up the individual program elements of a source program.

2.2.1 Character Set

Valid ASCII letters, numbers, and special characters are the same as described for all STARPLEX™ assemblers; however, the uses of some characters are different.

Assembly language source statements are written using the following letters, numbers, and special characters:

- Upper and lower case letters A through Z of the English alphabet
- . Numbers 0 through 9

Character	Name
CR	Carriage return
LF	Line feed
FF	Form feed
HT	Horizontal tab
Blank	Blank or Space

· The following printable characters:

	Character	Name	STARPLEX COPS	Other STARPLEX ASMs
	+	Plus Sign	Addition	Addition
	_	Minus Sign	Subtraction	Subtraction
	*	Asterisk	Multiplication	Multiplication
	/	Slash	Division	Division
	<u> </u>	Backslash*		
	,	Comma	Delimits operands, para	Delimits operands
		Period	Program counter	Can be in symbol name
	;	Semicolon	Delimits comments	Delimits comments
	:	Colon	Delimits label	Delimits label
		Single Quote	Delimits strings	Delimits strings
	"	Double Quote	Delimits strings	Delimits strings
	?	Question Mark	Can be in symbol name	Can be in symbol name
	!	Exclamation Mark	Logical OR	Escape character
	&	Ampersand	Logical AND	Concatenation
*	\$	Dollar Sign	Begins local symbol	Program counter
	@	At Sign	Escape character	Can be in symbol name
	(Left Parenthesis	Delimits expressions	Delimits expressions
)	Right Parenthesis	Delimits expressions	Delimits expressions
	<	Left Angle Bracket	Less than, greater than	Macro parameter delimit
	> /	Right Angle Bracket	Less than, greater than	Macro parameter delimit
	ſ	Left Square Bracket*	, ,	,
	i	Right Square Bracket*		
	Ī	Left Bracket	Delimits macro parameters	No special meaning
	}	Right Bracket	Delimits macro parameters	No special meaning
	#	Pound Sign*		•
	%	Percent Sign	Logical NOT	No special meaning
		Equal Sign	Assignment, relational	No special meaning
	· y	Grav Accent*		
	1.	Caesura*		
	∼	Tilde*		
	↑	Up Arrow	Concatenation	No special meaning
	_	Underscore	Can be in symbol name	Can be in symbol name

Notes

- 1. Those characters above listed with an asterisk (*) are legal characters only within comment statements.
- 2. Except in strings, lower case letters are equivalent to upper case, i.e., 'a' is the same as 'A'.
- 3. The null character (ASCII zero) is ignored on input.

2.2.2 Delimiters

In an assembly language program, some of the special characters function as delimiters. Delimiters define the end of a field or the end of a source statement. The following list defines the delimiters recognized by the assembler.

Character	Meaning	Use
blank	One or more blanks	Field separator or symbol terminator
HT	Horizontal Tab	Field separator or symbol terminator
,	Comma	Separates operands in the operand field
''	Single Quotes	Delimits a character string
""	Double Quotes	Delimits a character string
()	Parentheses	Delimits an expression
;	Semicolon	Delimits a comment field
[]	Brackets	Delimits macro parameters
:	Colon	Delimits symbols used as labels
CR	RETURN Key	Ends an input statement/line

2.2.3 Number Representation

In COPS assembly language source programs, numbers may be specified in decimal, hexadecimal, octal, or binary representation. A one-letter terminator determines the representation as indicated below.

Representation	Terminator	Example
Binary	В	11010010B
Octal	O or Q	2763O or 2763Q
Decimal	D (or none)	2398D or 2398
Heyadecimal	н	0B52H

Notes:

- If a number begins with X' or a leading zero, then it is assumed to be havedecimal.
- If a number does not begin with a leading zero or X' and no prefix or terminator is used, then the number is assumed to be decimal.
- Signed integers between -32768 and +32767, inclusive, can be specified using any of the above representation. This range is the maximum representable in 16 bits or two bytes.
- 4. The digits in a number must agree with the specified base. For example, octal numbers may contain only the digits 0 through 7. A hexadecimal number may contain digits 0 through 9 as well as letters 4 through F.

2.2.4 Current Location Counter

A period "." as an operand is interpreted as the current value of the location counter at the time the instruction is assembled.

2.2.5 Evaluation of Expressions

An expression may contain combinations of symbols, operations and numbers. All expression values are evaluated to 16 bits. If a number is too large for 16 bits, it is evaluated modulo 65,536. Furthermore, if an expression has an 8-bit operand, then the result of the expression must be in the range 0 to 255, or in two's complement, the range -127 to +128.

The following operators are supported within expressions:

Arithmetic Operators	Description	STARPLEX Operators
+	Unary or binary addition	+
_	Unary or binary subtraction	_
•	Multiplication	*
1	Division (remainder is discarded)	. 1

Logical Operators	Description	Corresponding STARPLEX Operators
%	Logical one's complement	NOT
&	Logical AND	AND
!	Logical OR	OR
Н	Isolate high order byte	HIGH
L	Isolate low order byte	LOW
Relational Operators	Description	Corresponding STARPLEX Operators
=	Equal	EQ
<	Less Than	LT
>	Greater Than	GT

All operators except H and L result in a 16-bit value. Relational operations always result in the value -1 if true and 0 if false. All logical operations are performed using unsigned arithmetic.

2.2.6 Operator Precedence

Expressions are evaluated left to right. Operators with higher precedence are evaluated before other operators that immediately precede or rollow them. When two operators have equal precedence, the left-most is evaluated first.

Parentheses can be used to override normal rules of precedence. The part of an expression enclosed in parentheses is evaluated first. If parentheses are nested, the innermost are evaluated first. Operator precedence is the same as in all STARPLEXTM assemblers. That order is (from highest priority to lowest):

- · Parenthesized expressions
- H, L
- Multiplication/Division: *, /
- Addition/Subtraction: +, (unary and binary)
- Relational Operators: <, =, >
- % (Logical NOT)
- ♥ & (Logical AND)
- ! (Logical OR)

The relational and logical operators must be separated from their operands by at least one blank.

2.2.7 Terms

The relationship of terms is shown in Figure 2-1. The various types of terms are described in the following paragraphs.

2.2.8 Symbols

All symbols must conform to the following rules:

- One to six characters in length (the actual length may be up to 32 characters, but only the first six characters will be used).
- 2. The first character must be a letter, dollar sign "\$", or a question mark "?". The symbol name may not begin with period because this indicates a directive name or the program counter. The symbol may not contain an "@" because this has special meaning in macros. If the first letter is a dollar sign, the symbol is assumed to be local.




Figure 2-1. Relationship of Terms

- Any remaining characters may be letters, digits, dollar sign "\$", question mark "?", period ".", or underscore "__".
- 4. Symbol names may not be the single letter "L" or the single letter "H".

Symbolic representation of elements is superior to numeric representation for the following reasons:

- You can give meaningful names to the elements of a program.
- You can debug a program more easily, because the symbols are referenced in the symbol table at the end of the program.
- 3. You can maintain a program more easily, because you can change a symbolic value in one place and its value will be changed throughout the program.

Symbols are used in the label field of an instruction to identify the instruction and to represent its address. Symbols may be used for other purposes, such as the symbolic representation of a memory address, data constant, or register. Symbols used in this way must be defined before they are used. The assembler regards symbols as being reserved or user-defined.

Defining a User Symbol. No matter how the symbol is used, it must be defined. A symbol is defined when the assembler knows what value the symbol represents. There are two ways of defining a symbol. The symbol is assigned the current value of the location counter when it appears in the label field of an instruction, or it may be assigned some other value through the use of the SET or "=" directive. A symbol may not appear in the label field more than once in a program, because this would cause the assembler to try to redefine an already defined label. The assembler will not do this and it flags the second appearance of a label as an error.

Examples of Symbol Usage. Figure 2–2 shows a number of symbols used in a source program. Notice that symbols may appear in the label field or in the operand field of an instruction.

Reserved, User-Defined, and Assembler-Generated Symbols. Reserved symbols are symbols that have special meaning to the assembler and therefore cannot appear as user-defined symbols. The mnemonic names for the instructions and the directives are all reserved symbols.

Location Counter. The period refers to the current location counter. The location counter contains the address where the current instruction or data will be assembled.

	MILLE	i Di	0.40	
0	MULT:	LBI	0,13	
Symbols	MULT1:	JSR LBI JSR JP JSR JSR LBI LD	CLR 2,0 TMZERO NOTZ RSHR0 RSHR2 0,13	Symbols
		AISC	3	
		JP	. +2	
		DET		

Figure 2-2. Example of Symbol Usage

2.2.9 Constants

A constant is a self-defining language element. Unlike a symbol, the value of a constant is its own "face" value and does not vary; the assembler does not assign a value to the term, but derives the value from the term.

Constants are used to specify immediate data, addresses, registers, and input/output information to the assembler. Five types of constants are available: binary, octal, decimal, hexadecimal, and character (or string). Constants are followed by a one character suffix that indicates the base. Numbers without a suffix are assumed to be decimal.

Binary Constants. A binary constant consists of 1 to 16 ones or zeros, followed by the letter "B". If there are less than 16 digits, leading zeros are assumed. The first digit of a binary constant cannot be a zero because hexadecimal constants begin with a zero.

Examples:

Valid	Invalid	Reason Invalid
10101B	1100100	NO Bailer line last digit
111B	101 00B	Invalid character (the blank)
1B	01010101010101010101B	Too many digits
1011111100B	101020B	Invalid character (the two)
11B	01B	Invalid starting number (the zero)

Octal Constants. An octal constant consists of a string of one to six digits followed by the letter "O" or the letter "Q". The octal digits are the numbers 0 through 7. Octal numbers in the range of 0 to 177777 are valid.

Examples:

Examples:			
Valid	Invalid	Reason Invalid	
123456O	1234567	No O after the last digit	
:::2220	121 0150	Invalid character	
		(the blank)	
7Q	723455374O	Too many digits	
7777Q	2345678O	Invalid character (the eight)	

Decimal Constants. A decimal constant consists of one to five numeric characters. Optionally, decimal constants may be followed by the letter D. The value specified is right-justified. That means a 12 is equivalent to writing 00012 and not 12000. For 8-bit data, the value range is 0-255 for an unsigned decimal integer and +127 to -128 for a signed decimal integer. For 16-bit data the value range of a decimal constant is 0-65,535 for an unsigned decimal integer and +32,767 to -32,768 for a signed decimal integer. It should be noted that having signed and unsigned data is just a coding convenience made available because some instructions treat data as signed values and other treat data as unsigned values. For example, in 8-bit data, -1 and 255 both convert to the hexadecimal number FF.

You may wonder why the range of positive values for a signed number is one less than the range of negative values. Logically it would seem that if the most significant bit of binary number is the sign bit and the remaining bits specify the number, then the range for both positive and negative numbers would be the same. As it turns out, they are. The reason the positive numbers appear to be one less than the negative numbers is that zero is considered positive. This differs from mathematics where zero is considered neither positive or negative; but because most computers work on two's complement arithmetic, zero must be considered positive.

Examples:

Valid	Invalid	Reason Invalid
12	123456	Too many digits
-123	123 –	Invalid character (the minus)
12345	12.34	Invalid character (the period)
+1234	12 34	Invalid character (the blank)
1234D	99999	Number outside allowed range

Hexadecimal Constants. A hexadecimal constant consists of one to four hexadecimal digits (0-9 and A-F) preceded by an "X" or a zero, or followed by an "H". If the first character is a zero, up to five hexadecimal digits may be specified.

Examples:

Valid	Invalid	Reason Invalid
X′1234	1234	No X' after the last digit, this is interpreted as a decimal number
0FFFF	FFFF	First character 0 or X' to indicate hexadecimal
0120	12 E	Invalid character (the blank)
357H	357	No "H" after the last digit, this is interpreted as a decimal number

String Constants. A string is a series of printable ASCII characters delimited by single or double quotes. Quotes may be part of a string by using two quote marks. For example, 'AB' 'C' represents the string AB'C.

Examples:

Valid	Invalid	Reason Invalid
'VALID'	INVALID	No single quotes
"valid"	ʻinvalid	No quote following
'it' 's ok'	"it's not"	Two single quotes required to define a quote within a string

2.2.10 Expressions

An expression is an assembly language element that represents a value. It may consist of a single term or a combination of terms separated by arithmetic, relational, and/or logical operators. A term may be a valid symbolic reference, a self-defining constant, or a general constant. The result of the expression evaluation is an 8- or 16-bit value.

All of the operand types previously discussed can be combined by operators to form an expression. In fact, the example given for the location counter (. +10) is an expression that combines the location counter with the decimal number 10.

2.2.10.1 Operands of Expressions

Symbols. If a symbol is used as a label, its value (location) is the value of the location counter immediately before the corresponding source line is assembled.

Symbols can also be defined using the .SET directive or the '=' operator. Once a symbol has been defined, all references to that symbol are replaced with the corresponding address value. All values of symbols in COPS programs are absolute, not relocatable.

The COPS assembler allows local symbols. The following rules apply to the assignment and use of local symbols:

- Local symbols can only be defined by using them as labels.
- 2. A dollar sign as the first character in the symbol name defines a local symbol.
- 3. Local regions are delimited by the .LOCAL directive.
- 4. A local symbol name must be unique in the first four characters, not including the dollar sign.
- Local symbols defined in a local region are accessible only within that region of the program.

Numbers. All numbers are evaluated using 16-bit unsigned arithmetic. All numbers are evaluated modulo 65,536. This is equivalent to two's complement signed numbers for expression evaluation.

Strings. Each character in a string is evaluated as a byte whose value is the ASCII value of that character.

2.2.10.2 Arithmetic Operations

When discussing arithmetic operations, we must distinguish between assembly-time expression evaluation and program execution arithmetic. The numbers involved are represented identically in both cases, but program execution arithmetic has much more flexibility than assembly-time expression evaluation in determining the range of numbers, internal notation, and whether numbers are considered signed or unsigned. The characteristics of both modes of arithmetic are summarized in Table 2-1.

2.2.10.3 Permissible Range of Numbers

Numbers can range from 0 through 65,535 (0FFFFH). Numbers that are outside this range are evaluated "modulo" 64k (k = 1024). So, a number greater than 64k is divided by 64k and the remainder is substituted for the original number.

Table 2-1. Number Representation

Number Characteristic	Assembly-Time Expression Evaluation	Program Execution Arithmetic
Base represen- tation	Binary, octal, decimal or hexa- decimal	Any base
Range	0-65,535	User controlled
Evaluates to:	16 bits	User interpreta- tion
Internal notation	Two's comple- ment	Two's comple- ment
Signed/unsigned arithmetic	Unsigned	Unsigned unless user manipulates

2.2.10.4 Two's Complement Arithmetic

In two's complement notation, negative numbers are formed by complementing all the bits in a number and adding a binary one to the result.

There is no subtraction instruction in the COPS instruction set. Subtraction is performed by taking the two's complement of the number to be subtracted and adding it to a second number (the minuend).

The CASC instruction performs a one's complement of the accumulator. To get a two's complement, you must complement and then add one to the result.

When a number is interpreted as a signed, two's complement number, the low-order bits are interpreted as the magnitude of the number and the high-order bit is interpreted as the sign. The range of a signed, two's complement number is -32,768 through +32,767 for 16 bits and -128 through +127 for eight bits.

When a 16-bit value is interpreted as an unsigned, two's complement number, it is considered to be positive and in the range of 0 through 65,535. An 8-bit value is in the range of 0 through 255

All expression evaluation performed by the assembler assumes unsigned, two's complement numbers. Execution-time arithmetic also assumes unsigned, two's complement notation.

2.2.10.5 Assembly-Time Expression Evaluation

An expression is a combination of constants, symbols, and operators. Operators can be arithmetic, relational, and logical or specially-defined operators. Any symbol appearing in an expression must have been previously defined. All expression values are evaluated to 16-bits. If a number is too large for 16-bits, it is evaluated modulo 65,536. Furthermore, if an expression has an 8-bit operand, then the result of the expression must be in the range 0 to 255, or in two's complement the range –128 to +127.

All operators except H and L result in a 16-bit value. Relational operations always result in the value -1 if true and 0 if false. All logical operations are performed using unsigned arithmetic.

2.2.10.6 Operators

The assembler recognizes the following groups of assembly-time operators:

- Arithmetic
- Logical
- Relational

Table 2-2 gives the legal arithmetic operators.

Table 2-2. Arithmetic Operators

Operator	Meaning	
+	Unary or binary addition	
_	Unary or binary subtraction	
*	Multiplication	
1	Division. Remainder is discarded	

Examples:

The following expressions generate an ASCII A:

5 + 30*2

(25/5) + 30*2

5 + (-30* - 2)

Table 2-3 gives the legal logical operators.

Table 2-3. Logical Operators

Operator	Meaning
%	Logical one's complement
&	Logical AND
!	Logical OR
Н	Isolate high order byte
L	Isolate low order byte

Table 2-4 gives the legal relational operators.

Table 2-4. Relational Operators

Operator	Meaning		
EQ	Equal		
NE	Equal Not equal		
<	Less Than		
>	Greater Than		

The relational operators give a TRUE/FALSE result. If the evaluation of the relationship is TRUE, operations are based strictly on magnitude comparison of bit values. Therefore, a two's complement negative number has a greater value than a two's complement positive number, because a positive number always has a zero in its high-order bit position.

2.3 Statement Fields

Assembly language source lines consist of up to 131 ASCII characters. Source statements ae divided into the following four fields:

	Name/Label Field	Opcode Field	Operand Field	Comment Field
01 000 00		CLRA		;WE MUST DO WHAT WE MUST DO
02 001 12	CLRRAM:	XABR		CLEAR ALL RAM
03 002 00	CLR:	CLRA		
04 003 04		XIS		
05 004 C2		JΡ	CLR	
06 005 12		XABR		
07 006 5D		AISC	13	
08 007 C1		JP	CLRRAM	
09 008 32		RC		T
10 009 4F		XAS		;TURN OFF SK
11 00A 3368		LEI	8	;ENABLE SHIFT REG

Figure 2-3. Sample Program Illustrating Fields

- Label/Name Field (optional)
- · Opcode Field (mandatory)
- Operand Field (usually required)
- · Comment Field (optional)

Spaces and tabs between fields and before the first field are allowed. An input line is terminated by a carriage return, and has the following general format:

[Label] Opcode [Operand, Operand] [;Comment]

The sample program shown in Figure 2-3 has the four fields delineated. However, since the COPS assembler accepts "free-form" statements, the programmer may disregard field boundaries. For clarity and readability, use of aligned boundaries, whenever possible, is highly recommended.

Following is an explanation of each field.

2.3.1 Label/Name Field

Labels are always optional. An instruction label is a symbol name whose value becomes the location where the instruction is assembled. A label may contain one to six alphanumeric characters, but the first character must be alphabetic. Alphanumeric characters include the letters of the alphabet and the decimal digits 0 through 9. The label name must be terminated with a colon (:). A symbol used as a label can be defined (appear in the label/name field) only once in your program.

A name is required for the .SET and "=" directives. Names follow the same coding rules as labels, except that they are terminated with a blank rather than a colon.

Figure 2-4 shows an example of labels in a source program.

Label Field

CLRRAM: CLR:	CLRA XABR CLRA XIS		;WE MUST DO WHAT WE ;MUST DO ;CLEAR ALL RAM
	JP .	CLR	
	XABR		
	AISC	13	
	JP.	CLRRAM	
	RC		
	XAS		;TURN OFF SK
	LEI	8	ENABLE SHIFT REG

Figure 2-4. Label Field in a Source Program

The following are some examples of the label field:

Valid	Invalid	Reason Invalid		
LABEL:	123:	Begins with a decimal digit		
F123:	LABEL	Not followed by a colon		
WHERE:	ADD:	ADD is a reserved word		

Since labels serve as instruction addresses, they cannot be duplicated. For example, the sequence:

HERE:	JMP	THERE
	•	
	•	
THERE:	LDD	REG
	•	
	•	

SKMBZ

THERE:

is ambiguous. The assembler cannot determine which address is to be referenced by the JMP instruction.

A label may appear by itself in a statement, in which case, it refers to the next instruction or data byte. For example, the following sequence is valid:

LABEL1: LABEL2:	LDD	REG
	•	
	JMP	LABEL1
	•	
	JMP	LABEL2

Both JMP instructions cause program control to be transferred to the same LDD instruction.

The label assigned to an instruction or data definition has as its value the address of the first byte of the instruction or data. Instructions elsewhere in the program can refer to this address by its symbolic label name.

2.3.2 Operation or Opcode Field

The operation field is mandatory in every noncomment statement and contains a mnemonic that defines an assembler operation (directive) or machine operation (executable instruction) to be performed. The operation field may begin in any column and is terminated by a blank, tab, or carriage return, if no operand or comment field is present. Figure 2-5 identifies the operation field in a program.

Operation Field

CLRRAM: CLR:	CLRA XABR CLRA XIS		;WE MUST DO WHAT WE ;MUST DO ;CLEAR ALL RAM
	JP	CLR	
	XABR		
	AISC	13	
	JP	CLRRAM	
	RC		
	XAS		;TURN OFF SK
	LEL	- 8	:ENABLE SHIFT REG

Figure 2-5. Operation Field in a Source Program

2.3.3 Operand Field

The operand field contains additional information (e.g., parameters, immediate data, addresses) required by the assembler to interpret the opcode field completely. The operands may be symbols, constants, or expressions. The operand field must be separated from the operation field by at least one blank. Figure 2-6 identifies the operand fields of a program.

Operand Field

	CLRA		;WE MUST DO WHAT WE
CLRRAM:	XABR		;MUST DO
CLR:	CLRA		;CLEAR ALL RAM
	XIS		
	JP	CLR	
	XABR		
	AISC	13	
	JP	CLRRAM	
	RC		
	XAS		HUMIN UFF OK
	LEI	8	ENABLE SHIFT REG
			•

Figure 2-6. Operand Field in a Source Program

2.3.4 Comment Field

The comment field is optional and provides additional information that makes the source program easier to read. This field is ignored by the assembler and generates no object code. Comments should be included throughout the program to explain subroutine linkage, assumptions made, algorithms used, formats of inputs, etc.

The following conventions apply to comments:

- 1. A comment must be preceded by a semicolon(;).
- 2. All valid characters, including blanks, may be used in comments.
- Comments should not extend beyond column 80, but a comment may be carried over on the following line (preceded by a semicolon).

Figure 2-7 identifies the comment fields on a program.

Comment Field :WE MUST DO WHAT WE **CLRA** CLRRAM: XABR :MUST DO CLR: **CLRA** CLEAR ALL RAM XIS CLR JP XABR AISC 13 JP CLRRAM RC :TURN OFF SK XAS LEL :ENABLE SHIFT REG

Figure 2-7. Comment Field in a Source Program

2.3.5 Aligning Fields

One or more spaces are allowed to separate fields. Figure 2-8 illustrates the source program with a single space separating each field of the instruction. For clarity, it is recommended that all fields be aligned at the same character positions in every line.

```
CLRA; WE MUST DO WHAT WE MUST DO
CLRRAM: XABR; CLEAR ALL RAM
CLR: CLRA
XIS
JP CLR
XABR
AISC 13
JP CLRRAM
RC
XAS; TURN OFF SK
LEI 8; ENABLE SHIFT REG
```

Figure 2-8. Source Program with Unaligned Fields

Instruction Set

3.1 Introduction

This chapter provides information on the instruction sets of the COP400 microcontrollers. As with the architecture of the different devices in the COP400 family, the instruction sets of the various devices allow the user to choose among several devices to provide only as much software capability as is needed for a particular application.

The ASMCOP assembles code for all members of the COP400 Family (410/411/420/421/444/445). Each member of the family is specified by the "CHIP" directive. Instructions being assembled are checked for correct register bounds, address range and legality.

The symbols used in the instruction descriptions are given below:

3.2 COP420 Series/COP444L Instruction Set

Table 3–1 provides the mnemonic, operand, machine code, data flow, skip conditions, and description associated with each instruction in the COP420 series/ COP444L instruction set. As indicated, an asterisk in the description column signifies a double-byte instruction. Also, notes are provided following this table which describe or refer to additional information relevant to particular instructions. As indicated by Note 3, the ININ and INIL instructions are not included in the COP421 instruction set, due to its lack of IN inputs and the IL3 and IL0 latches associated with two of the IN inputs (IN3 and IN0, respectively).

Note that the COP420 series/COP444L set, as with all COP400 instruction sets, is divided into the following categories: Arithmetic Operations, Input/Output Instructions, Transfer of Control Instructions, Memory Reference Instructions, Register Reference Instructions, and Test Instructions.

Symbol	Definition
a	10- (9- or 11-) bit operand field, 0-1024 binary (ROM address)
d	4-bit operand field, 1-15 binary (RAM digit select)
r	2- (or 3-) bit operand field, 0-3 binary (RAM register select)
RAM(s)	Contents of RAM location addressed by s
ROM(t)	Contents of ROM location addressed by t
у	4-bit operand field, 0-15 binary (immediate data)
Α	4-bit accumulator
В	6- (or 7-) bit RAM address register
Bd	Lower four bits of B (digit address)
Br	Upper 2- (or 3-) bits of B (register address)
C	1-bit carry register
D	4-bit data output port
EN	3-bit enable register
G	4-bit register to latch data for G I/O port
IL	Two 1-bit latches associated with the IN (3) or IN (0) inputs
IN -	4-bit input port
L	8-bit TRI-STATE® I/O port
M	4-bit contents of RAM memory pointed to by B register
PC	10- (9- or 11-) bit ROM address register (program counter)
Q	8-bit register to latch data for L I/O Port
SA	10- (11- or 9-) bit subroutine save register A
SB	10- (11- or 9-) bit subroutine save register B
SC	10- (or 11-) bit subroutine save register C
SIO	4-bit shift register and counter
SK	Logic-controlled clock output
Optional Symbol	andra de la companya de la companya de la companya de la companya de la companya de la companya de la companya Esta de la companya de la companya de la companya de la companya de la companya de la companya de la companya d
+	Plus
	Minus
→	Replaces
=	Is equal to
←→	Is exchanged with
A	Ones complement of A
4	Exclusive OR
:	Range of values

Table 3.1 COP420 Series/COP444L Instruction Set

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
ARITHME	TIC INSTRU	JCTIONS				
ASC		30	00110000	A + C + RAM(B) → A Carry → C	Carry	Add with Carry, Skip on Carry
ADD		31	0011 0001	A + RAM(B) → A	None	Add RAM to A
ADT		4A	0100 1010	A + 10 ₁₀ → A	None	Add Ten to A
AISC	у	5у	0101 y	A + y → A	Carry	Add Immediate, Skip on Carry (y \neq 0)
CASC		10	00010000	A + RAM(B) + C → A Carry → C	Carry	Complement and Add with Carry, Skip on Carry
CLRA		00	0000 0000	0 - A	None	Clear A
COMP		40	0100 0000	A A	None	Ones complement of A to A
NOP		44	01000100	None	None	No Operation
RC		32	00110010	"0" → C	None	Reset C
SC		22	00100010	"1" → C	None	Set C
XOR		02	00000010	A ⊕ RAM(B) → A	None	Exclusive-OR RAM with A
TRANSFE	R OF CON	TROL INST	RUCTIONS	7		
JID		FF	[1111]1111	ROM (PC _{10:8} ,A,M) → PC _{7:0}	None	Jump Indirect (Note 2)
JMP	а	60-67 00-FF	0110 00 a _{10:8} a _{7:0}	a → PC	None	• Jump
JP	a	00-DE	(pages 2,3 only)	a = P00.0	None	Jump within Page (Note 3)
JP	а	C0-FE	or 11 a5:0 (all other pages)	a → PC _{5:0}	None	Jump within Page
JSRP	a	80-8E	10 a5:0	PC+1→SA→SB→SC	None	Jump to Subroutine Page
				0010 → PC 10:6 a → PC _{5:0}		(Note 4)
JSR	a	68-6F 00-FF	0 1 1 0 1 a _{10:8} a _{7:0}	$PC+1 \rightarrow SA \rightarrow SB \rightarrow SC$ $a \rightarrow PC$	None	* Jump to Subroutine
RET		48	0 1 0 0 1 1 0 0 0	SC → SB → SA → PC	None	Return from Subroutine
RETSK		49	0100 1001	SC → SB → SA → PC	Always Skip on Return	Return from Subroutine then Skip

Table 3.1 COP420 Series/COP444L Instruction Set (continued)

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description	
MEMORY REFERENCE INSTRUCTIONS							
CAMQ		33 3C	[0 0 1 1]0 0 1 1] [0 0 1 1]1 1 0 0]	A → Q _{7:4} RAM(B) → Q _{3:0}	None	Copy A, RAM to Q	
CQMA		33 2C	0 0 1 1 0 0 1 1	Q _{7:4} → RAM(B) Q _{3:0} →A	None	• Copy Q to RAM, A	
LD	r	05,15,25, 35	00 r 0101	RAM(B) → A Br ⊕ r → Br	None	Load RAM into A, Exclusive-OR Br with r	
LDD	r,d	23 00-7F	0 0 1 0 0 0 1 1 1 0 1 r d	RAM(r,d) → A	None	* Load A with RAM pointed to directly by r,d	
LQID		BF	1011 1111	ROM(PC _{10:8} ,A,M) → Q SB → SC	None	Load Q Indirect (Note 3)	
RMB	0 1 2 3	4C 45 42 43	0 1 0 0 0 1 1 0 0 0 0 1 0 1 0 0 0 0 0 1 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 1 1 0	0 → RAM(B) ₀ 0 → RAM(B) ₁ 0 → RAM(B) ₂ 0 → RAM(B) ₃	None	Reset RAM Bit	
SMB	0 1 2 3	4D 47 46 48	0 1 0 0 1 1 0 1 0 1 0 0 0 1 1 1 0 1 0 0 0 1 1 0 0 1 0 0 1 0 0 0	1 → RAM(B) ₀ 1 → RAM(B) ₁ 1 → RAM(B) ₂ 1 → RAM(B) ₃	None	Set RAM Bit	
STII	, y	7y	0111 y	$y \rightarrow RAM(B)$ Bd + 1 \rightarrow Bd	None	Store Memory Immediate and Increment Bd	
X	r	06,16,26, 36	[00] r [0110]	RAM(B) ← A Br ⊕ r → Br	None	Exchange RAM with A, Exclusive-OR Br with r	
XAD	r,d	23 80-FF	0 0 1 0 0 0 1 1 1 r d	$RAM(r,d) \longleftrightarrow A$	None	* Exchange A with RAM pointed to directly by r,d	
XDS	r * * ;	07,17,27, 37	00 r 0111	$RAM(B) \longleftrightarrow A$ $Bd - 1 \to Bd$ $Br \oplus r \to Br$	Bd decrements past 0	Exchange RAM with A and Decrement Bd, Exclusive-OR Br with r	
XIS	. r	04,14,24, 34	00 r 0100	$RAM(B) \longleftrightarrow A$ $Bd + 1 \to Bd$ $Br \oplus r \to Br$	Bd increments past 15	Exchange RAM with A and Increment Bd, Exclusive-OR Br with r	
REGISTER	REFEREN	ICE INSTRU	ICTIONS				
CAB		50	0 1 0 1 0 0 0 0	A → Bd	None	Copy A to Bd	
СВА		4E	0 1 0 0 1 1 0 0	Bd → A	None	Copy Bd to A	
LBI	·r,d	00	$ 0 \ 0 \ r \ (d-1) $ (d = 0,9:15)	r,d → B	Skip until not a LBI	Load B immediate with r,d (Single-byte)	
		33 80-FF	or 0 0 1 1 0 0 1 1 1 r d (any d)			Load B Immediate with r,d (Double-byte)	
LEI	y	33 6y	0 0 1 1 0 0 1 1 0 1 1 0 y	y → EN	None _	Load EN Immediate (Note 7)	
XABR		12	0 0 0 1 0 0 1 0	A ←→ Br (0,0 → A ₃ ,A ₂)	None	Exchange A with Br	

Table 3.1 COP420 Series/COP444L Instruction Set (continued)

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
TEST INST	rructions	3				
SKC		20	0 0 1 0 0 0 0 0		C = "1"	Skip if C is True
SKE		21	0 0 1 0 0 0 0 1		A = RAM(B)	Skip if A Equals RAM
SKGZ		33 21	0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0 0 0 1		$G_{3:0} = 0$	* Skip if G is Zero (all 4 bits)
SKGBZ	0 1 2 3	33 01 11 03 13	0 0 1 1 0 0 1 1 0 0 0 0 1 0 0 0 0 0 0 0	1st byte 2nd byte	$G_0 = 0$ $G_1 = 0$ $G_2 = 0$ $G_3 = 0$ $RAM(B)_0 = 0$	 Skip if G Bit is Zero Skip if RAM Bit is Zero
	1 2 3	11 03 13	0 0 0 1 0 0 0 1 0 0 0 0 0 0 1 1 0 0 0 1 0 0 1 1		$RAM(B)_1 = 0$ $RAM(B)_2 = 0$ $RAM(B)_3 = 0$	
SKT		41	0 1 0 0 0 0 0 1		A time-base counter carry has occurred since last test	Skip on Timer (Note 3)
INPUT/OU	TPUT INSTE	RUCTIONS				
ING		33 2A	0 0 1 1 0 0 1 1	G → A	None	Input G Ports to A
ININ		33 28	[0 0 1 1 0 0 1 1 [0 0 1 0 1 0 0 0]	IN → A	None	 Input IN Inputs to A (Note 2)

ING		33 2A	0 0 1 1 0 0 1 1	G → A	None	* Input G Ports to A
ININ		33 28	0 0 1 1 0 0 1 1	IN → A	None	• Input IN Inputs to A (Note 2)
INIL		33 20	0 0 1 1 0 0 1 1	IL ₃ ,"1","0",IL ₀ → A	None	Input IL Latches to A (Note 3)
INL		33 2E	0 0 1 1 0 0 1 1	$L_{7:4} \rightarrow RAM(B)$ $L_{3:0} \rightarrow A$	None	* Input L Ports to RAM,A
OBD		33 3E	0 0 1 1 0 0 1 1	Bd → D	None	Output Bd to D Outputs
OGI	ý	33 5y	0 0 1 1 0 0 1 1 0 1 1 1 0 1 1 1 y 1	y → G	None	Output to G Ports Immediate
OMG		33 3A	0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 0 1 0 1 0	RAM(B) → G	None	Output RAM to G Ports
XAS		4F	0100 1111	A ←→ SIO, C → SK	None	Exchange A with SIO (Note 3)

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant (low-order, right-most bit). For example, A₃ indicates the most significant (left-most) bit of the 4-bit A register.

Note 2: The ININ instruction is not available on the 24-pin COP421 since this device does not contain the IN inputs.

Note 3: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see Section 3.2.

Note 4: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64-word page. JP may not jump to the last word of a page.

Note 5: A JSRP transfers program control to subroutine page 2 (0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3. JSRP may not jump to the last word in page 2.

Note 6: LBI is a single-byte instruction if d = 0, 9, 10, 11, 12, 13, 14, or 15. The machine code for the lower 4 bits equals the binary value of the "d" data minus 1, e.g., to load the lower four bits of B (Bd) with the value 9 (1001₂), the lower 4 bits of the LBI instruction equal 8 (1000₂). To load 0, the lower 4 bits of the LBI instruction should equal 15 (1111₂).

Note 7: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a "1" or "0" in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)

8

Table 3-2. COP410L/COP411L Instruction Set

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
ARITHME	TIC INSTRU	CTIONS				
ASC		30	0011 0000	$A + C + RAM(B) \rightarrow A$ Carry $\rightarrow C$	Carry	Add with Carry, Skip on Carry
ADD		31	00110001	A + RAM(B) → A	None	Add RAM to A
AISC	ý	5у	0101 y	A + y - A	Carry	Add Immediate, Skip on Carry (y \neq 0)
CLRA		00	00000000	0 → A	None	Clear A
COMP		40	0100 0000	Ā → A	None	Ones complement of A to A
NOP		44	01000100	None	None	No Operation
RC		32	00110010	"0" → C	None	Reset C
sc		22	00100010	"1" → C	None	Set C
XOR		02	00000010	A ⊕ RAM(B) → A	None	Exclusive-OR RAM with A

TRANSFER OF CONTROL INSTRUCTIONS

JID		FF	11111111	ROM (PC ₈ ,A,M,) → PC _{7:0}	None	Jump Indirect (Note 2)
JMP	a	60-67 00-FF	0110 000 a a _{7:0}	a → PC	None	• Jump
JP	a	80-BE	[1] a _{6:0} [(pages 2,3 only)	a → PC _{6:0}	None	Jump within Page (Note 3)
JP		C0-FE	all other pages)	a → PC _{5:0}	None	Jump within Page
JSRP	a	80-8E	10 a _{5:0}	PC+1 → SA → SB 1010 → PC _{8:6} a → PC _{5:0}	None	Jump to Subroutine Page (Note 4)
JSR	а	68-69 00-FF	0110 100 a8	PC+1→SA→SB a→PC	None	* Jump to Subroutine
RET		48	0100 1000	SB → SA → PC	None	Return from Subroutine
RETSK		49	01001001	SB → SA → PC	Always Skip on Return	Return from Subroutine then Skip

Table 3-2. COP410L/COP411L Instruction Set (continued)

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
MEMORY	REFEREN	CE INSTRU	CTIONS			
CAMQ		33 3C	0 0 1 1 0 0 1 1	$A \rightarrow Q_{7:4}$ RAM(B) $\rightarrow Q_{3:0}$	None	• Copy A, RAM to Q
LD	r	05,15,25, 35	00 r 0101	RAM(B) → A Br ⊕ r → Br	None	Load RAM into A, Exclusive-OR Br with r
LQID		BF	10111111	ROM(PC ₈ ,A,M,) → Q SB → SC	None	Load Q Indirect (Note 3)
RMB	0 1 2 3	4C 45 42 43	0 1 0 0 1 1 0 0 0 1 1 0 0 1 0 1 0 0 1 0 1 0 0 1 0 1 0 0 1 0 1 0 0 1 1 1 0 0 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 1 0 0 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1	0 → RAM(B) ₀ 0 → RAM(B) ₁ 0 → RAM(B) ₂ 0 → RAM(B) ₃	None	Reset RAM Bit
SiviB	0 1 2 3	4D 47 46 48	0 1 0 0 1 1 0 1 0 1 0 0 0 1 1 1 0 1 0 0 0 1 1 0 0 1 0 0 1 0 0 0	1 → RAM(B) ₀ 1 → RAM(B) ₁ 1 → RAM(B) ₂ 1 → RAM(B) ₃	None	Set RAM Bit
STII	У	7у	0 1 1 1 y	y → RAM(B) Bd + 1 → Bd	None	Store Memory Immediate and Increment Bd
X	· r	06,16,26, 36	00 r 0110	RAM(B) ←→ A Br ⊕ r → Br	None	Exchange RAM with A, Exclusive-OR Br with r
XAD	3,15	23 BF	0 0 1 0 0 0 1 1 1 0 1 1 1 1 1 1 1	RAM(3,15) ← A	None .	* Exchange A with RAM (3,15)
XDS	r .	07,17,27, 37	00 r 0111	RAM(B) ← A Bd − 1 → Bd Br ⊕ r → Br	Bd decrements past 0	Exchange RAM with A and Decrement Bd, Exclusive-OR Br with r
XIS	r .	04,14,24, 34	00 r 0100	RAM(B) ←→ A Bd + 1 → Bd	Bd increments past 15	Exchange RAM with A and Increment Bd, Exclusive OR Rr with r
REGISTER	REFERE	NCE INSTRI	JCTIONS	/		
CAB		50	[0 1 0 1 0 0 0 0]	A → Bd	None	Copy A to Bd
СВА		4E	0 1 0 0 1 1 0 0	Bd → A	None	Copy Bd to A
LBI	r,d	00	$\begin{array}{c cccc} 0 & 0 & r & (d-1) \\ \hline (d & = 0, 9:15) \end{array}$	r,d → B	Skip until not a LBI	Load B Immediate with r,d (Single-Byte) (Note 5
LEI	y	33 6y	[0 0 1 1]0 0 1 1]	y → EN	None	* Load EN Immediate (Note 6)

Table 3-2, COP410L/COP411L Instruction Set (continued)

Table 3-2. COP410L/COP411L Instruction Set (continued						
Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
TEST INS	TRUCTIONS					
SKC	-	20	[0 0 1 0 0 0 0 0		C = "1"	Skip if C is True
SKE		21	0 0 1 0 0 0 0 1		A = RAM(B)	Skip if A Equals RAM
SKGZ		33 21	0 0 1 1 0 0 1 1		$G_{3:0} = 0$	* Skip if G is Zero (all 4 bits)
SKGBZ	0	33 01	0 0 1 1 0 0 1 1	1st byte	$G_0 = 0$	* Skip if G Bit is Zero
	1 2 3	11 03 13	0 0 0 1 0 0 0 1 0 0 0 0 0 0 1 1 0 0 0 1 0 0 1 1	2nd byte	$G_1 = 0$ $G_2 = 0$ $G_3 = 0$	
SKMBZ	0 1 2 3	01 11 03 13	0 0 0 0 0 0 0 1 1 0 0 0 1 1 0 0 0 0 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 1 0 0 0 0 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1		$RAM(B)_0 = 0$ $RAM(B)_1 = 0$ $RAM(B)_2 = 0$ $RAM(B)_3 = 0$	Skip if RAM Bit is Zero
INPUT/OU	TPUT INSTR	UCTION	3			
ING		33 2A	[0 0 1 1]0 0 1 1] [0 0 1 0]1 0 1 0]	G → A	None	* Input G Ports to A
INL		33 2E	0 0 1 1 0 0 1 1	L _{7:4} → RAM(B) L _{3:0} → A	None	* Input L Ports to RAM,A
OBD		33 3E	0 0 1 1 0 0 1 1 0 0 1 1 1 1 1 0	Bd → D	None	Output Bd to D Outputs
ОМС		33 3A	0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0 1	RAM(B) → G	None	* Output RAM to G Ports
XAS		4F	[0 1 0 0 1 1 1 1]	A ←→ SIO, C → SK	None	Exchange A with SIO (Note 3)

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant (low-order, right-most bit). For example, A₃ indicates the most significant (left-most) bit of the 4-bit A register.

Note 2: For additional information on the operation of the XAS, JID, and LQID instructions, see Section 3.2.

Note 3: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64-word page. JP may not jump to the last word of a page.

Note 4: A JSRP transfers program control to subroutine page 2 (0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3. JSRP may not jump to the last word in page 2.

Note 5: LBI is a single-byte instruction if d = 0, 9, 10, 11, 12, 13, 14, or 15. The machine code for the lower 4 bits equals the binary value of the "d" data minus 1, e.g., to load the lower four bits of B (Bd) with the value 9 (1001₂), the lower 4 bits of the LBI instruction equal 8 (1000₂). To load 0, the lower 4 bits of the LBI instruction should equal 15 (1111₂).

Note 6: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a "1" or "0" in each bit of EN corre sponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)

3.3 COP410L/COP411L Instruction Set

The COP410L and COP411L instruction sets are subsets of the COP421 series instruction set.

Table 3-2 provides the mnemonic, operand, machine code, data flow, skip conditions and description associated with each instruction in the COP410L and COP411L instruction sets. An asterisk in the description column indicates the double-byte instruction. Notes are provided following this table which include additional information relevant to particular instructions.

3.4 Arithmetic Instructions

ASC Add with Carry, Skip on Carry

byte 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 30

 $A + C + RAM(B) \rightarrow A$

Carry → C

ASC (Add with carry, Skip on Carry) performs a binary addition of A, C (carry bit), and M. placing the result in A and C. If a carry occurs, the next program instruction is skipped.

CYCLES: 1

SKIP CONDITIONS: Carry

ADD

Add RAM to A byte 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 31

 $A + RAM(B) \rightarrow A$

ADD (ADD) performs binary addition. The 4-bit addends are A and M. The 4-bit sum is placed in A. ADD does not affect the carry or skip.

CYCLES: 1

SKIP CONDITIONS: None

ADT

Add Ten to A

byte1 [0|1|0|0|1|0|1|U| 4A

 $A + 10_{10} \rightarrow A$

ADT (ADd Ten to A) adds ten (10102) to A and, like ADD, does not affect the carry or skip. ADT facilitates Binary Coded Decimal (BCD) arithmetic. For example, the following sequence of instructions perform a single-digit BCD add of the contents of A and M (the carry is assumed set when entering this routine if addition of the previous least significant digits produced an overflow (A>9)):

AISC 6

ASC

ADT

CYCLES: 1

SKIP CONDITIONS: None

AISC y Add Immediate, Skip on Carry (y≠0)

> byte 1 0 1 0 1 __y_

 $A + y \rightarrow A$

the instruction operand constant "v" changed. This instruction finds frequent use in BCD add and subtract routines (see ADT and CASC descriptions) as well as in testing the value of A. (If A is greater than 12, for instance, an AISC5 will skip the next instruction.)

AISC (Add Immediate, Skip on Carry) adds

This instruction is also used to put a constant in the accumulator.

CYCLES: 1

SKIP CONDITIONS: Carry

Complement and Add with Carry, Skip on Carry

CASC

byte 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 10

 $A + RAM(B) + C \rightarrow A$

CASC (Complement and Add, Skip on Carry) performs a binary subtraction of A from M by cumming the complement of A (A) with C and M, placing the result in A and C. If no carry out occurs (indicating a borrow), C is reset and the next instruction is executed. If a carry occurs (indicating no borrow) C is set and the next instruction is skipped.

A single BCD digit binary subtraction of A from M may be performed as follows (the carry bit is assumed set upon initial entry to the routine):

CASC ADT

The CASC instruction sets C and skips the ADT instruction if the subtraction does not result in a borrow (A>M). If a borrow occurs, the ADT instruction is executed, readjusting the result to the proper BCD value, leaving O reset for propagation of the borrow in the subtraction of the next most-significant BCD digit. CASC is functionally equivalent to a COMP instruction followed by an ASC.

CYCLES: 1 SKIP CONDITIONS: Carry

CLRA

Clear A

byte 1 000000000000000

CLRA (CLeaR A) clears the accumulator by placing zeros in each of the four bits of A. This instruction is often required prior to loading A equal to a desired value with an AISC instruction if the previous contents of A are unknown. For instance, to load A = 11, the following sequence may be necessary:

CLRA AISC 11

The skip features associated with AISC need not be considered in this example (a carry will never occur).

CYCLES: 1

SKIP CONDITIONS: None

COMP

 $A \rightarrow A$

COMP (COMPlement A) changes the state of each bit of A with ones becoming zeros and zeros becoming ones. It has the effect of, and may be used to perform, a binary (two's complement) subtraction of A from 15 (1111₂), e.g., complementing A = 6 (0110₂) will yield 9 (1001₂).

CYCLES: 1

SKIP CONDITIONS: None

NOP

No Operation

byte 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 44

lone

NOP (No OPeration) does not perform any operation. It is useful, however, for simple single instruction time delays or to defeat the skip conditions associated with particular instructions.

CYCLES: 1

SKIP CONDITIONS: None

RC

Reset C

byte 1 0 0 1 1 0 0 1 0 32

RC (Reset Carry) resets C.

CYCLES: 1

SKIP CONDITIONS: None

SC

Set C

byte 1 0 0 1 0 0 0 1 0 22

1 → C

SC (Set Carry) sets C. SC and RC are most often employed to initialize C prior to entering arithmetic routines. They also allow C to be used as a general purpose (testable) flag, as long as subsequent instructions do not inadvertently affect the C register.

CYCLES: 1

SKIP CONDITIONS: None

XOR

Exclusive-OR RAM with A

A o RAM(B) → A

XOR (exclusive-OR A with M) performs a logical Exclusive-OR operation of each bit of A with each corresponding bit of M, placing the result in A. This operation can be used to change the state of any bit in M, if the corresponding (equally weighted) bit of A is set. This follows from the Exclusive-OR truth table where an X + "1" = X, and an X + "0" = X, assuming the "X" bits to be one of the four bits in M, and the "1" and "0" to be equally weighted bits in A. This instruction, therefore, allows the selective complementing or toggling of one or more bits of M.

of M, set A = 0100, perform an XOR, then

exchange A into M with an X instruction.
CYCLES: 1
SKIP CONDITIONS: None

3.5 Transfer of Control Instructions

JID Jump Indirect

byte 1 $\frac{1|1|1|1|1|1|1}{ROM (PC_{10:8},A,M)} \rightarrow PC_{7:0}$

JID (Jump InDirect) is an indirect addressing instruction, transferring program control to a new ROM location addressed by the contents of the ROM location pointed to by A and M. Specifically, it loads the lower 8-bits of the ROM address register P with the contents of ROM pointed to by the 11-bit word $P_{10}P_9P_8A_3A_2-A_1A_0M_3M_2M_1M_0$. The contents of the selected ROM location (I_7-I_0) are, therefore, located into P_7-P_0 , changing the lower eight bits of P to transfer program control to the new ROM location.

 P_{10} , P_{9} and P_{8} remain unchanged throughout the execution of the JID instruction. JID, therefore, may only jump to a ROM location within the current 4-page ROM "block" (page 0-3, 4-7, 8-11, 12-15, 16-19, 20-23, etc.).

JID can be useful in keyboard-decode routines when the values associated with the row and column of a particular key closure are placed in A and M for a jump indirect to the contents of ROM which point to the starting address of the appropriate routine associated with that particular key closure.

CYCLES: 2

SKIP CONDITIONS: None

JMP a Jump

JMP (JuMP) transfers program control to any word in the ROM as specified by the "a" field of this instruction. The 11-bit "a" field is placed in P10-0. JMP transfers program control to any ROM location without restriction.

CYCLES: 2

SKIP CONDITIONS: None

JP a

Jump within Page byte 1 | 1 | a6:0

a→PC_{5:0}

pages)

JP (Jump within Page) transfers program control to the ROM address specified in the operand field of this instruction. The machine code and operand field in this instruction have two formats. If program execution is currently within page 2 or 3 (subroutine pages) a 7-bit "a" field is specified, transferring program control to a word within either of the two subroutine pages. Otherwise, only a 6-bit "a" field is specified, transferring program control to a particular word within the current 64-word ROM page.

Specifically, this instruction places a6-a0 in P6-P0 if the program is currently in subscribed page 2 or 3. If in any other page, it places a5-a0 in P5-P0.

The restrictions associated with the JP instruction, therefore, are that a 7-bit "a" field may be used only when in pages 2 or 3. Otherwise, a JP may be used only to jump within the current page by specifying a 6-bit "a" field in the operand of this instruction. An additional restriction associated with the JP instruction, in either of the above two formats, is that a JP to the last word of any page is invalid, i.e., "a" may not equal all ones. A transfer of program control to last word on a page may be effected by using a JMP instruction.

CYCLES: 1 SKIP CONDITIONS: None JSRP a

Jump to Subroutine Page

JSRP (Jump to SubRoutine Page) transfers program control from a page other than 2 or 3 to a word within page 2. It accomplishes this by placing a 2 (00102) in P₁₀-P₆, and the word address specified in the 6-bit "a" field of the instruction into P5-P0. Designed to transfer control to subroutines, it pushes the stack to save the subroutine return address - the address of the next program instruction is saved in SA and the other subroutine stack registers are likewise pushed (P+1→SA→SB→ SC). Any previous contents of SC are lost. since SC is the last of the three subroutine stack registers. Subroutine nesting, therefore, is permitted to three levels. JSRP is used in conjunction with the RET or RETSK instructions which "pop" the stack at the end of subroutine to return program control to the main program. As with the JP instruction, JSRP may not transfer program control to the last word of a page, in this case, page 2; "a" may not equal all ones. A JSR may be used to jump to the last word of a subroutine beginning at the last word of page 2 (see JSR, below). As mentioned above, a further restriction is that a JSRP may not be used when in subroutine pages 2 or 3. To transfer program control to a subroutine in page 2 when in pages 2 or 3, the doublebyte JSR should be used.

CYCLES: 1 SKIP CONDITIONS: None

JSR a

JSR (Jump to SubRoutine) transfers program control to a subroutine located at a particular word address in any ROM page. It modifies the entire P register with the value of the "a" operand of this instruction, as follows: $a_9-a_0 \rightarrow P_9-P_0$. As with the JSRP instruction, JSR pushes the stack $(P+1 \rightarrow SA \rightarrow SB \rightarrow SC)$, saving the next program instruction for a return from the subroutine to the main program via a RET or RETSK instruction. JSR may be used to jump to a subroutine anywhere in ROM without restriction.

CYCLES: 2 SKIP CONDITIONS: None 8

RET

Return from Subroutine

byte 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 48

SC→SB→SA→PC

RET (RETurn from subroutine) returns program control to the main program following a JSR or JSRP instruction or interrupt. RET "pops" the stack (SC→SB→SA→P); the next main program instruction address (P+1) saved in SA is loaded into P, the contents of SB are loaded into SA and the contents of SC are loaded into SB (the contents of SC are also retained in SC). Program control, therefore, is returned to the instruction immediately following the previous subroutine call.

CYCLES: 1

SKIP CONDITIONS: None

RETSK

Return from Subroutine then Skip byte 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 49

SC→SB→SA→PC

RETSK (RETurn from subroutine then SKip), as with the RET instruction above, pops the stack (SC SB SA P), restoring program control to the main program following a subroutine call. However, it always skips the first instruction encountered when it returns to the main program. This instruction provides the programmer with an alternate return from subroutines, either via a RET or RETSK, based upon tests made within the subroutine itself.

CYCLES: 1 SKIP CONDITIONS: Always Skip on Return

3.6 Memory Reference Instructions

CAMQ

Copy A, RAM to Q

byte 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 33 byte 2 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 3C

> $A \rightarrow Q_{7:4}$ RAM(B) $\rightarrow Q_{3:0}$

CAMQ (Copy A, M to Q) transfers the 8-bit contents of A and M to the Q latches. A_3-A_0 are output to Q_7-Q_4 ; M_3-M_0 are output to Q_3-Q_0 . Note that CAMQ is the inverse of CQMA (see CQMA instruction) with respect to the r bits of Q with which A and M communicate. Therefore, the input and processing of Q must often be followed by an X (Exchange M with A) instruction, before final output to Q, in order to maintain the proper bit weights of the Q data. For example, the following instructions read Q to M, A, set Q_7 and perform the necessary exchange before execution of the CAMQ instruction:

CQMA ; Q to M,A

SMB 3 ; SET Q7 BIT LOCATED IN M3

X : EXCHANGE M WITH A

CAMQ ; A, M TO Q

CYCLES: 2

SKIP CONDITIONS: None

CQMA Copy Q to RAM, A

byte 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |

33

2C

byte 2 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 |

CQMA (Copy Q to M,A) transfers the 8-bit

 $Q_{7:4} \rightarrow RAM(B)$

 $Q_{3:0} \rightarrow A$

contents of the Q latches to M and A. Q_7 – Q_4 are placed in M_3 – M_0 ; Q_3 – Q_0 are placed in A_3 – A_0 . CQMA can be employed after an LQID (Load Q InDirect) instruction to input or alter the value of lookup data. CQMA is also an essential instruction when the COP420 is employed as a MICROBUSTM peripheral component. In such applications, IN3 is used by the control microprocessor to write bus data from the L ports to the Q latches. A CQMA then inputs this data to

M,A for processing by the COP420 program.

CYCLES: 2

SKIP CONDITIONS: None

LD r

Load RAM into A to

byte 1 00 r 0101 05,15

RAM(B) → Q 25,35

LD (LoaD M into A) loads M (the 4-bit contents of RAM pointed to by the B register: M_3 – M_0) into A_3 – A_0 . After M is loaded into A, the 2-bit "r" operand field is Exclusive-ORed with the contents of Br (upper two bits of B — RAM register select) to point to a new RAM register for successive memory reference operations. Since the properties of the Exclusive-OR logic operation are such that a 1 \oplus X equals the complement of X, use of the "r" field allows the programmer to switch between any one of the four RAM registers by complementing the appropriate bits of the current contents of the Br register. Of course, if "r" = 0, the

For example, if the assembly language instruction LD 3 ("r" = 11_2) is executed with Br = 2 (10_2) and Bd = 12 (1100_2), the contents of RAM register 2, digit 12 will be loaded to A and Br will be changed to ($11_2 + 10_2 = 01_2$), with B pointing to RAM register 1 digit 12. For assembly language programming, use of an Exclusive-OR "r" operand field with memory reference instructions which use this field is optional — if not specified, an

contents of Br will remain unchanged after

the execution of an LD instruction.

CYCLES: 1

SKIP CONDITIONS: None

"0" operand is assumed.

LDD (LoaD A with M Directly) loads the 4-bit contents of the RAM memory location pointed to directly by the "r" and "d" operand fields (register and digit select, respectively) of the instruction M3-M0. into A₃-A₀. Note that this instruction and the XAD instruction differ from other memory reference instructions in that the operand of the instruction, not the B register, is used to point to the appropriate RAM digit location to be accessed - the B register is unaffected by these instructions. This instruction is useful in accessing RAM counters, status and flag digits, etc., within routines of loops without destroying the previous value of B, allowing the latter to be used for sequential memory access operation and for other reiterative purposes.

CYCLES: 2 SKIP CONDITIONS: None

LQID Load Q Indirect

byte 1 [1|0|1|1|1|1|1|1] BF RAM (PC_{10:8},A,M) → Q SB → SC

LQID (Load Q InDirect) is, in effect, a ROM data "lookup" instruction. It translates Q7-Q0, respectively. It does this by pushing the stack (P+1→SA→SB→SC) and replacing the least significant 8 bits of P as follows: $A_3-A_0 \rightarrow P_7-P_4$; $M_3-M_0 \rightarrow P_3-P_0$, leaving the three most significant bits of P unchanged. The ROM data pointed to by the new P address is fetched and loaded into the Q latches, Q7-Q0. Next, the stack is popped (SC→SB→SA→P), restoring the previous pushed value of P (P+1) to continue sequential program execution. Since LQID pushes SB→SC, the previous contents of SC are lost. Also, when LQID pops the stack, the previously pushed contents of SB are left in SC as well as loaded back into SB. The net result, therefore, of an LQID instruction upon the subroutine-save stack is that the contents of SB are placed in SC (SB→SC). Since it pushes the stack, a LQID should not be executed when three levels of subroutine nesting are currently in effect. (The last return address in SC will be lost.)

CYCLES: 2

SKIP CONDITIONS: None

RMB 0 Reset RAM Bit 0

byte 1 [0|1|0|0|1|1|0|0] 4C

 $0 \rightarrow RAM(B)_0$

RMB 1 Reset RAM Bit 1

byte 1 [0|1|0|0|0|1|0|1] 45 $0 \rightarrow RAM(B)_1$

RMB 2 Reset RAM Bit 2

byte 1 0 1 0 0 0 0 1 0 420 \rightarrow RAM(B)₂

RMB 3 Reset RAM Bit 3

byte 1 0 1 0 0 0 0 1 1 43

0→RAM(B)₃

RMB (Reset Memory Bit) resets a bit in M as specified by the operand field of the instructions. (Remember, M is the 4-bit RAM digit pointed to by the B register.) The operand field is specified according to the bit number (0-3, left-most to right-most bit) of the particular bit to be reset.

CYCLES: 1 SKIP CONDITIONS: None

SMB 0 Set Ram Bit 0

SMB 1 Set RAM Bit 1

byte 1 [0|1|0|0|0|1|1|1] 47 1→RAM(B)₁

SMB 2 Set RAM Bit 2

byte 1 <u>[0|1|0|0|0|1|1|0]</u> 46 1→RAM(B)₂

SMB 3 Set RAM Bit 3

SMB (Set Memory Bit) sets a bit in M as specified by the operand field of the instructions. (Remember, M is the 4-bit RAM digit pointed to by the B register.) The operand field is specified according to the bit number (0–3, left-most to right-most bit) of the particular bit to be set, e.g., an SMB 3 would set the most significant bit of M. These instructions are useful in operating upon program status flags located in RAM.

CYCLES: 1 SKIP CONDITIONS: None

STII y Store Memory Immediate and Increment B

 8

STII (Store Memory Immediate and Increment Bd) loads the r-bit contents specified by the "y" operand field of the instruction into the RAM memory digit pointed to by the B register, M3-M0. It is important to note that the value of Bd (RAM digit-select) is incremented (as with the XIS instruction) after the "y" data is stored in M.

CYCLES: 1 SKIP CONDITIONS: None

X r Exchange RAM with A

X (eXchange M with A) exchanges the 4-bit contents of RAM pointed to by the B register, M₃-M₀, with A₃-A₀. The "r" operand field of the instruction is Exclusive-ORed with the contents of BR after the exchange to provide a new Br RAM register select value as explained in the LD instruction previously.

CYCLES: 1 SKIP CONDITIONS: None

XAD rd Exchange RAM with A and Decrement Bd

byte 1 |0|0|1|0|0|1|1| 23 byte 2 |1| r | d | 80-FF RAM(r.d) \longleftrightarrow A

XAD (eXchange A with M Directly) exchanges the 4-bit contents of the RAM memory location pointed to directly by the "r" and "d" operand fields of the instruction, M_3-M_0 , with A_3-A_0 . It has the same characteristics and utility as the LDD instruction, e.g., the B register is not affected.

CYCLES: 2 SKIP CONDITIONS: None

XDS r Exchange RAM with A and Decrement Bd, Exclusive-OR Br with r

XDS (eXchange M with A, Decrement Bd and Skip on borrow) performs the same operation as the X instruction above, and also decrements the value of the Bd register (RAM digit-select) after the exchange. Use of an "r" operand field will result in both an altered RAM digit-select value and a new RAM register select value in B. XDS skips the next program instruction when Bd is decremented past 0 (after the contents of RAM digit 0 have been exchanged with A and XDS decrements Bd

to 15). Repeated XDSs will "walk down" through the digits of a RAM register before skipping. XDS together with X instructions can be used to operate upon the corresponding digits of different RAM registers in successive fashion.

CYCLES: 1

SKIP CONDITIONS: Bd decrements past 0

XIS r Exchange RAM with A and Increment Bd byte 1 | 0 | 0 | r | 0 | 1 | 0 | 0 | 04,14,

| 0 | 0 | r | 0 | 1 | 0 | 0 | 04,14, RAM(B) ↔ A 24,34 Bd + 1 → Bd Br o r → Br

XIS (eXchange M with A, Increment Bd, and Skip on Carry) performs the same operation as the XDS instruction except that it increments Bd after the exchange and skips the next program instruction after Bd increments past 15 (after the contents of RAM digit 15 have been exchanged with A and XIS increments Bd to 0). Consequently, successive XISs "walk up" through the digits of a RAM register before skipping.

CYCLES: 1
SKIP CONDITIONS: Bd increments past 15

3.7 Register Reference Instructions

CAB Copy A to Bd

byte 1 0 | 1 | 0 | 1 | 0 | 0 | 0 | 50A \rightarrow Bd

CAB (Copy A to Bd) transfers the 4-bit contents of A, A_3 – A_0 , to Bd (the RAM digit-select register). This instruction allows the loading of a new RAM digit-select value via the accumulator, a useful operation in many memory-digit access loops.

CYCLES: 1 SKIP CONDITIONS: None

CBA Copy Bd to A

CBA (Copy Bd to A) transfers the 4-bit contents of Bd (RAM digit-select) to A₃-A₀. It is the functional complement of the CAB instruction and finds similar use in memory-digit access loops.

CYCLES: 1 SKIP CONDITIONS: None

LBI r,d Load B Immediate (single-byte)

byte 1 $\lfloor 0 \mid 0 \mid r \mid (d-1) \rfloor$ 00 or (d = 0,9:15) LBI (Load B Immediate) loads the B register with the 7-bit value specified by the "r" (2-bit) and "d" (4-bit) fields of the instruction. Its purpose is to directly load a new RAM register and digit select value into B and, unlike CAB, CBA or XABR, does not require use of the accumulator. A further distinction with respect to CAB and CBA is its ability to alter the Br register (RAM register-select).

The LBI instruction is coded or assembled into machine language as either a single- or a double-byte instruction, depending on the value of the "d" field. If the "d" field value equals 0 or 9 through 15, the instruction is coded as a single-byte instruction with the lower six bits equal to the value of "d" minus 1. If the "d" field equals 1 through 8 (1–8), the instruction is coded as a double-byte instruction, with the lower six bits of the second byte equal to the value of "d".

To take advantage of the more efficient single-byte LBI format, frequently used program data (counters, flags, etc.) should be placed within RAM digit locations accessible by the LBI single-byte "d" field $(d=0,\,9-15)$.

An important chracteristic of the LBI instruction is that it will skip all subsequent LBI instructions until it encounters an instruction which is not an LBI. This feature accommodates it for use in multiple-entry subroutines.

CYCLES: 1 or 2 SKIP CONDITIONS: Skip until not an LBI

LEI y Load EN Immediate

LEI (Load EN Immediate) loads the enable register with the value contained in the "y" operand field of this instruction (0-15), binary). Its function is to select or deselect a particular software selectable feature associated with each of the four bits of the enable register (EN3-EN0). These features and the corresponding bit weights and values associated with each feature are as follows:

1. The least significant bit of the enable register, ENO, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With ENO set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse ("1" to "0") occurring on the SI input. Each pulse must remain at each logic level at least two instruction cycles. SK outputs the value of the C upon the execution of an XAS and remains latched until the execution of another XAS instruction. The SO output is equal to the value of EN3.

With EN0 reset, SIO is a serial shift register, shifting continuously left each instruction cycle time. The data present at SI goes into the least significant bit of SIO; SO can be enabled to output the most significant bit of SIO each cycle time. SK output becomes a logic-controlled clock, providing a SYNC signal each instruction time. It will start outputting a SYNC signal each instruction time. It will start outputting a SYNC pulse upon the execution of an XAS instruction with C = "1", stopping upon the execution or a subsequent XAS with C = "0".

If EN0 is changed from "1" to "0" ("0" to "1"), the SK output will change from "1" to SYNC (SYNC to "1") without the execution of an XAS instruction.

2. With EN1 set, the IN1 input is enabled as an interrupt input upon the occurrence of a negative pulse on IN1; program control is transferred to the last word of page 3 (address OFF₁₆). Immediately following an interrupt, EN1 is reset to disable further interrupts until later set by an LEI instruction (usually at the end of the interrupt service routine or later within the main program).

The following features are associated with the IN1 interrupt procedure and protocol and must be considered by the programmer when using this office considered by the programmer when using this office considered by the CORACO series. (Interrupt is unavailable on the COP421 series since it does not have the IN3-IN0 inputs).

- a. The interrupt, once acknowledged as explained below, pushes the next sequential program counter address (P+1) onto the stack, pushing in turn the contents of the other subroutine-save registers to the next lower level (P+1→SA→SB→SC). Any previous contents of SC are lost. The program counter is set to address OFF₁₆ (the last word of page 3) and EN1 is reset.
- b. An interrupt will be acknowledged only after the following conditions are met:
 - 1) EN1 has been set.
 - 2) A low-going pulse ("1" to "0") at least two instruction cycles in width has occurred on the IN1 input.
- A currently executing instruction has been completed.

8

- 4) All successive transfer of control instructions and successive LBI's have been completed (e.g., if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed).
- c. Upon acknowledgement of an interrupt, the skip logic status is saved and implemented upon popping the stack during the execution of a subsequent RET instruction. For example, if an interrupt occurs during the execution of ASC (Add with carry, Skip on Carry) instruction which results in a carry. the next instruction (which would normally be skipped) is not skipped; instead, its address is pushed onto the stack; the skip logic status is saved and program control is transferred to the interrupt servicing routine at location OFF16. At the end of the interrupt routine, a RET instruction is executed to pop the stack and return program control to the instruction following the original ACS. At this time, the skip logic is enabled and skips this instruction because of the previous ACS carry. Since, as explained above. it is the RET instruction which enables the previously saved status of the skip logic, subroutines should not be nested within the interrupt service routine since their RET instruction will enable any previously saved main program skips, interfering with the orderly execution of the interrupt routine. Also, the LQID instruction should not be used within any interrupt routine because it pops the stack and thus will enable any previously saved main program skips.
- d. The first instruction of the interrupt routine at address OFF₁₆ must be NOP.
- 3. With EN2 set, the L drivers are enabled, loading data previously latched into Q to the L I/O ports. Resetting EN2 disables the L drivers, placing the L I/O ports in a high-impedance state. When the L I/O ports are used as segment drivers to an LED display, the setting and resetting of EN2 results in the outputting and blanking, respectively, of segment data to the display. When using the MICROBUSTM option, EN2 does not affect the L drivers.
- 4. EN3, in conjuction with EN0, affects the SO output. With EN0 set (binary counter option selected) SO will output the value loaded into EN3. With EN0 reset (serial shift register feature selected), setting EN3 enables SO as the output of the SIO shift register, outputting serial shifted data (the most significant bit of SIO) each instruction time as explained above. Resetting EN3 with the serial shift register feature selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction, but SO remains reset to "O".

CYCLES: 2 SKIP CONDITIONS: None XABR

Exchange A with Br

byte 1 0 0 0 1 0 0 1 0 1 2

 $A \longleftrightarrow Br(0 \to A_3)$

XABR (eXchange A with Br) exchanges Br (upper three bits of B: RAM register-select) with A. Since Br contains only 3 bits, only the lower 3 bits of A, A_2 – A_0 , are placed in Br. Similarly, the 3 bits of Br are placed in A_2 – A_0 with a zero being loaded into the upper bit of A, A_3 . XABR is an efficient means of loading the Br register via the accumulator; a direct load of the Br register must otherwise be accomplished by an LBI instruction which also affects the Bd portion of the B register.

CYCLES: 1

SKIP CONDITIONS: None

3.8 Test Instructions

SKC Skip If C is True

byte 1 [0|0|1|0|0|0|0| 20

SKC (SKip on Carry) skips the next program instruction if the carry bit is equal to one. When used in conjunction with the RC and SC instructions, it allows C to be used as a 1-bit testable flag.

CYCLES: 1

SKIP CONDITIONS: C = "1"

SKE Skip If A Equals RAM

byte 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 21

SKE (SKip if A Equals M) compares all four bits of A with M, skipping the next instruction if the value of A is equal to the value of M. SKE can be used to compare A with a status or counter digit in M, skipping to an instruction which transfers program control to another routine if equality exists.

CYCLES: 1

SKIP CONDITIONS: A = RAM(B)

SKGZ Skip If G is Zero

SKGZ (SKip if G is Zero) is a double-byte instruction. It tests the state of all four of the G lines, skipping the next program instruction if G3-G0 are equal to zero.

CYCLES: 2

SKIP CONDITIONS: $G_{3:0} = 0$

SKGBZ Skip if G Bit is Zero

byte 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 33

SKGBZ 0 byte 2 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 01

SKGBZ 1 byte 2 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 11

SKGBZ 2	byte2 [0 0 0 0 0 1 1] 03	S
SKGBZ 3	byte2 [0 0 0 1 0 0 1 1 13	
	SKGBZ (SKip if G Bit is Zero) is a double- byte instruction. It tests the state of one of the four G lines (G ₃ -G ₀) as specified by the "n" operand of the instruction, skip- ping the next program instruction if the specified G line is equal to zero.	
	CYCLES: 2 SKIP CONDITIONS: $G_0 = 0$ $G_1 = 0$ $G_2 = 0$ $G_3 = 0$	

	•	
SKMBZ 0	byte 1	00000000010101
SKMBZ 1	byte 1	0001011111
SKMBZ 2	bvte 1	0 0 0 0 0 0 1 1 03
SKMBZ 3	byte 1	0001011111

Skip if RAM Bit is Zero

SKMBZ

SKMBZ (SKip on Memory Bit Zero) skips the next program instruction if the RAM memory bit specified by the "n" field of instruction (0–3, right-most to left-most M bit) is equal to zero. This instruction, together with the SMB and RMB instructions, allow for the testing and manipulation of single-bit flags contained within RAM digit locations.

CYCLES: 1 SKIP CONDITIONS: RAM(B)₀ = 0 RAM(B)₁ = 0 RAM(B)₂ = 0 RAM(B)₃ = 0 SKT Skip on Timer

byte 1 0 1 0 0 0 0 0 1 41

SKT (SKip on Timer) instruction tests the state of an internal 10-bit time-base counter. This counter divides the instruction cycle clock frequency by 1024 and provides a latched indication of counter overflow. The SKT instruction tests this latch, executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction, therefore, allow the controller to generate its own time-base for real-time processing rather than relying on an external input signal.

For example, using a 2.097 MHz crystal as the time-base to the clock generator, the instruction cycle clock frequency will be 131 KHz (crystal frequency divided by 16) and the binary counter output pulse frequency will be 128 Hz. For time-of-day or similar real-time processing, the SKT instruction can call a routine which increments a "seconds" counter every 128 ticks.

CYCLES: 1 SKIP CONDITIONS: A time-based counter carry has occurred since last test.

Directives

4.1 Introduction

Assembler directives are source statements that the assembler recognizes as directions to perform some particular operation, such as, put a title on each page of the program listing, define data, etc. Directives normally do not generate any executable object code.

The label field and the comment field in a directive are defined exactly like the label and comment fields in an instruction.

The directives are written in the same format as the COPS instructions, and normally can be interspersed throughout your assembly language program.

The following documentation conventions are used in describing the directives:

- User-supplied directive labels/names and parameters are shown enclosed in angle brackets "[]". Items shown enclosed in the brackets "[]" are optional.
- 2. Actual directives are shown in uppercase.
- The symbol "|" specifies that the item on either side may be used.
- 4. Items (except for the symbol "|") shown outside the angle brackets are part of the directive syntax.
- 5. Three consecutive dots "..." indicates optional multiple occurrences of the preceding item.

4.2 Directive Format

The directives are coded using the following syntax:

| <label>: | <symbol> | <directive mnemonic> [<parameter>, . . .][;<comments>]

where

label is a user-supplied name, terminated by a colon (:) for a directive. It is optional for all directives except for the SET, MACRO, and "=".

symbol without the terminating colon (:) is required and used only for SET, MACRO, and "=" directives. directive mnemonic is the mnemonic used for a directive. Only one directive per line can be entered. parameter may be an expression or a character string. Most directives require at least one parameter. comments Optional program documenting comments. When included, they must be preceded by a semicolon ";".

The directives are listed below and explained in detail in the following pages.

the following pages.	•
Directive	Function
.ADDR	Address constant generation
.BYTE	Define byte
CHIP	Identification of COP400 device
.CREF	Start cross reference
.DO	Begin DO loop
.ELSE	Conditional assembly directive
.END	Physical end of source program
.ENDDO/.ENDM	End DO loop
.ENDDO/.ENDM	End macro definition
ENDIF	Conditional assembly directive

Directive	Function		
.ERROR	Generate error message		
.EXIT	Exit DO loop or macro expansion		
=	Assignment		
.FORM	Output listing top-of-form		
.IF	Conditional assembly directive		
.IFC	If character directive		
.INCLD	Include disk file source code		
. LIST	Listing output control		
LOCAL	Begin local region		
.MACRO	Begin macro definition		
MLOC	Macro local symbol designation		
.OPT	Define COP400 device options		
.PAGE	Set location counter to page address		
.PRINTX	Send message to CRT screen		
.SET	Assign values to variables		
.SPACE	Space n lines on output listing		
TITLE	Identification of program		
.WORD	8-bit data generation		
.=	Change program counter		
.XCREF	Stop cross reference		

4.3 Definition Directives

4.3.1 Define 8-Bit Word (.BYTE and .WORD) Directives

Label Operation		Operand	Comment	
[Label:]	.BYTE	expression [,expression] expression [,expression]	[;comments] {;comments}	

These directives tell the assembler to allocate memory space and assign the value specified by the data in the operand field of this directive. Beginning at the current value of the location counter, data is stored consecutively in memory, one 8-bit byte of data for each given expression.

If the directive has a label, it refers to the address of the first expression.

The value of each expression must be in the range —128 to +127 for signed data or 0 to 255 for unsigned data. Each expression is evaluated to an 8-bit unsigned integer. Each character string must be coded enclosed in single quotes. Expressions and/or strings must be separated from each other by commas. Any combination of expressions and strings may be specified. The directive statement must be contained in one source line. (A source line may be up to 131 characters long.)

The operands comprising the expressions must be defined before the directive is encountered.

Both directives are equivalent to the STARPLEXTM directive DB.

4.3.2 Define Address Constant (. ADDR) Directive

Label	Operation	Operand	Comment
[Label:]	ADDR	expression [,expression]	[;comments]

The . ADDR directive generates 8-bit bytes as specified by one or more expressions in the operand field of this directive and places them in successive memory locations. These expressions are usually labels and are used as address pointers by the COP400 JID (Jump-Indirect) instruction which transfers program control to the contents of the address generated by the . ADDR directive. This directive masks out the upper eight bits of the expression specified in the operand field, and the lower eight bits in successive memory locations. Next, the lower eight bits of the symbol or expression are masked and a comparison is made of the upper eight bits with the current location counter address to ensure that the address generated by the .ADDR directive is in the same 4-page ROM block as the assembler location counter. This test is necessary since the JID instruction must access a pointer and transfer program control within the current 4-page ROM "block." If this test indicates an out-ofrange expression, an error message is generated upon assembly and listed on the assembler output listing.

4.4 Symbol Definition Directive

4.4.1 Symbol Assignment (. SET) Directive

Label	Operation	Operand	Comment
[Label:]	.SET	symbol,expression	[;comments]

The .SET directive assigns the value of the expression to the symbol. A symbol assigned a value with a .SET directive can be assigned different values an arbitrary number of times within an assembly language program, with each new value taking precedence over the previous value for a particular symbol. The name is encountered in the assembly, and the value of the expression will be used.

This directive is identical to the EQU directive, except

This directive is equivalent to the STARPLEX[™] directive SET.

Example: .SET A,100

Set A = 100

.SET C,A-25*B/4

Set C = A-25*B/24

4.4.2 Assignment Statement

Label	Operation	Operand	Comment
Symbol	=	expression [,expression]	[;comments]

The assignment statement assigns the value of the expression on the right of the equals sign to the symbol on the left of the equals sign. If two expressions are given, the value of the left most is shifted by four bits, and the right-most expression, which must be evaluated to less than 16, is added to this value. The assignment statement may also refer to the current value of the location counter. The location symbol (.) may appear on both sides of the assignment statement equals sign.

Example:

. = X'20 ;Set location counter to address

;X'20 (hex value 20)

. = . +10 ;Reserve 10 locations for later use LOC: . ;Save current location counter value

= . ;in "LOC"

The statement

. = expression

is identical to the STARPLEX ORG directive.

4.5 Assembler Control Directives

4.5.1 Include File (.INCLD) Directive

Label	Operation	Operand	Comment
[Label:]	.INCLD	[:]filename	[;comments]

The .INCLD directive includes the symbolic file specified in the operand field of the directive in the current assembler source code. Specifically, it causes the assembler to read source code from the specified file on the current diskette until an end-of-file mark is reached, at which time it will again start reading source code from the assembly input file.

The colon in front of the filename is required if that filename is not on the diskette in drive 0.

This directive is identical to STARPLEX directive INCLD except that parentheses are not required. Included files may not be nested and may not contain ".END" directive.

4.5.2 Change Location Counter (. =) Directive

Label	Operation	Operand	Comment
	. =	expression	[;comments]

The value of the leastion sounts: (defined by the "." symbol) is set to the value of the expression on the right of the "=" sign.

This directive is a special case of the assignment statement. For additional information, see Section 4.4.2.

Example:

. = X'100 ;Set location counter to address ;X'100 (hex value 100)

. = . +20 ;Reserve 20 memory locations

This directive is identical to the STARPLEX ORG directive.

4.5.3 Page Address (. PAGE) Directive

Label	Operation	Operand	Comment
[Label:]	. PAGE	[expression]	[;comments]

The .PAGE directive changes the assembler's location counter to the address of the beginning of the ROM page specified by the expression in the operand field. The value of the expression field may not exceed the maximum ROM page number of the chip being used. Default is advancing to the next page.

4.5.4 End of Source (. END) Directive

Label	Operation	Operand	Comment
[Label:]	. End		[;comments]

The . END directive signifies the physical end of the source program. All assembly source statements appearing after this directive are ignored. All assembler programs must terminate with the . END directive. This directive is identical to the STARPLEXTM directive END.

4.5.5 Define Local Region (LOCAL) Directive

Label	Operation	Operand	Comment
[Label:]	.LOCAL	•	[;comments]

The .LOCAL directive establishes a new program section for local labels. All local labels within a local region are defined only within that particular section of the program. Up to 58 .LOCAL directives may appear in one assembly, giving a maximum of 59 local regions. For example, if a program does not contain a .LOCAL directive, then any local symbol is accessible throughout the program. If a program contains one .LOCAL directive, then the program is divided into two local regions, one before the .LOCAL and the other after it.

4.5.6 Title (.TITLE) Directive

Label Operation		Operand	Comment
[Label:]	TITLE	symbol, ['string']	[:comments]

The .TITLE directive identifies the load module and output listing in which it appears with a symbolic name and an optional definitive title string. If a .TITLE directive does not appear in the program, the load module and output listing are given the name MAINPR. If more than one .TITLE directive is used, the last one encountered specifies the symbolic name.

"string" is a string of up to 80 ASCII characters terminated by a carriage return. The string is printed with the page header on all pages following the specifica-

tion of the title until a new title is specified. The absence of this directive in a program forces a default title to be used in the page header on each page. When a .TITLE directive is encountered, it forces the string following it to appear at the top of all succeeding pages until a new .TITLE directive is encountered.

This directive accomplishes the functions of both the STARPLEX directives TITLE, and NAME.

4.5.7 Top-of-Form (. FORM) Directive

Label	Operation	1	Operand	Comment
[Label:]	. FORM	['string']		[;comments]

The .FORM directive spaces forward to the top of the next page of the output listing (form feed). The optional string is printed as a page subtitle on each page until a .FORM directive containing a new string is encountered. This directive accomplishes the functions of both STARPLEX directives PAGE and SUBTTL.

4.5.8 Space Forward (.SPACE) Directive

Label	Operation	Operand	Comment
[Label:]	.SPACE	expression	[;comments]

The .SPACE directive skips forward a number of lines on the output listing as specified by the expression in the operand field.

4.5.9 List (. LIST) Directive

Label	Operation	Operand	1.	Comment
[Label:]	. LIST	expression		[;comments]

The .LIST directive controls listing of the source program. Control of the various list options depends upon the state of the six least significant bits of the evaluated expression in the operand field. Options are usually combined to give the desired type of listing. The following table shows the options available, their associated bit weights and assembler default values.

List Options

Control Function	Positions	Binary Value	6-Bit Hex Value	Descriptions
Master List	0	0	00 01	Suppress all listing Full Listing (default)
.IF List	1	0 1	00 02	Suppress listing of unassembled code (default) Full listing of .IFs and .IFCs
Macro List	2,3	00 10 11	00 08 0C	List only macro calls (default) List only code generated by macro calls List all code expanded during macro calls
Binary List	4	0	00 10	List only the first two bytes of generated data List all the binary output by statements generating more than one word (default)
Include List	5	0 1	00 20	List only error lines for the included file (default) List the included file

4.5.10 Send Message to CRT Screen (.PRINTX) Directive

Label	Operation		Operand	Comment
[Label:]	. PRINTX	dstringd		[;comments]

The .PRINTX directive sends "string" to the CRT screen during pass 2. The delimiter "d" may be any nonblank character. This directive is not available in the PDS COPSTM assembler, but is available in the STARPLEXTM COPS assembler.

4.5.11 Generate Error (. ERROR) Directive

Label	Operation		Operand	Comment
[Label:]	. ERROR	·['string']		[;comments]

The .ERROR directive generates an error message and an assembly error that is included in the error count at the end of the program.

in the PDS COPS assembler, this directive is only valid in macros. However, in the STARPLEX COPS assembler, this directive is valid any time.

4.5.12 Start Cross Reference (. CREF) Directive

Label	Operation	Operand	Comment
[Label:]	.CREF		[;comments]

The .CREF directive causes the gathering of the cross reference information to be initiated as if it had been terminated previously by an .XREF directive. This directive has no effect unless .XREF was specified in the command line. .CREF is not available in the PDS COPS assembler, but is available in the STARPLEX COPS assembler.

4.5.13 Stop Cross Reference (.XREF) Directive

Label	Operation	Operand	Comment
[Label:]	XREF		[;comments]

The .XREF directive causes the gathering of the cross reference information to be terminated until a subsequent .XREF directive is encountered. It does not stop the incrementing of the line number. This directive is not available in the PDS COPS assembler, but is available in the STARPLEX COPS assembler.

4.6 Repetition Directives

4.6.1 Do Loop (. DO) Directive

Label	Operation	Operand	Comment
[Label:]	. DO	expression	[;comments]

The .DO directive indicates the starting of a repetition block. All the text from .DO until corresponding .ENDDO or .ENDM will be repeated "expression" times.

4.6.2 End Do (.ENDDO or .ENDM) Loop

Label	Operation	Operand	Comment
[Label:]	.ENDDO		(;comments)
[Label:]	.ENDM		[;comments]

This directive is required to terminate a do-loop (repetition block) or a macro. Each .ENDDO or .ENDM terminates the most recent do-loop or macro that has not al ready been terminated. .ENDDO and .ENDM are identical.

4.6.3 Exit Do (. EXIT) Loop

Label	Operation	Operand	Comment
[Label:]	EXIT		[;comments]

Early termination of looping in a do-loop (repetition block) can be affected with the .EXIT directive. When .EXIT directive is encountered during assembly, the assembler stops expansion and proceeds to the statement immediately following tile .ENDDO or .ENDM directive.

If this .ENDM marks the end of a macro definition, assembly resumes at the statement following the macro call. If the .ENDM marks the end of a repetition block, .EXITM terminates not only the current expansion, but subsequent iterations as well. .EXITM can only appear within a macro definition or a repetition block.

4.7 Conditional Assembly Directives

The conditional assembly directives allow selective assembly of source code segments depending on whether a specified condition is true or false. The true/false tests are performed by the assembler.

A conditional assembly block begins with an .IF or .IFC directive and terminates with an .ENDIF directive. A conditional assembly block may be divided into two segments by including the .ELSE directive to end the first segment and begin the second segment.

The assembler evaluates the condition specified in the .IF or .IFC directive and then, depending on the result, assembles the code within the conditional assembly block.

4.7.1 If (. IF) Directive

Label	Operat	ion Operand	Comment
[Label:]	.IF	expression	[;comments]

Condition is true if expression evaluates to greater or less than zero, and false if equal to zero.

4.7.2 If Character (.IFC) Directive

Label	Operation	Operand	Comment
[Label:]	.IFC	string1 operator string2	[;comments]

The .IFC directive allows conditional assembly based on character strings rather than the value of an expression as in the .IF directive. String1 and String2 are the character strings to be compared. Operator is the relational operator between the strings. Two operators are allowed: EQ (equal) and NE (not equal). If the relational operator is satisfied, the condition is true.

4.7.3 Else (. ELSE) Directive

Label	Operation	Operand	Comment
[Label:]	. ELSE		[;comments]

The .ELSE directive indicates the code between the .ELSE and the .ENDIF is to be assembled if the .IF condition is false. It corresponds to the most recent .IF directive which has not been terminated by an .ENDIF.

4.7.4 End of If (. ENDIF) Directive

Label	Operation	Operand	Comment
[Label:]	.ENDIF		[;comments]

The .ENDIF directive terminates an .IF block. It terminates the most recently opened block which is not terminated by a previous .ENDIF.

Any data appearing in the operand field of an .ELSE or .ENDIF directive causes an error.

If the expression is TRUE, all the instructions between the .IF directive and the next .ELSE or .ENDIF directive are assembled. If the expression is FALSE, the instructions are not assembled.

.ELSE is the converse of .IF. If the expression is FALSE, all instructions between .ELSE and the next .ENDIF directive are assembled. If the expression is TRUE, the instructions are not assembled. The .ELSE directive is optional.

All statements between an .IF directive and its associated .ENDIF directive are defined as an .IF-.ENDIF block. .IF-.ENDIF blocks can be nested to eight levels. Only one .ELSE directive can be included in an .IF-.ENDIF block.

Example 1: .IF REG EQ 0

:ASSEMBLE IF REG = 0 IS TRUE

.ENDIF


Example 2: . IF REG EQ 0

;ASSEMBLE IF REG = 0 IS TRUE

.ELSE

:ASSEMBLE IF REG = 0 IS FALSE

.ENDIF



4.8 COPS Instruction Set Directives

4.8.1 Define COP400 Device Options (. OPT) Directive

Label	Operation	Operand	Comment
[Label:]	.OPT	expression1, expression2	[;comments]

The .OPT directive specifies to the assembler which mask-programmable options have been selected for the device for which the program is written. The first expression indicates the option number; the second expression indicates the value to be assigned to the specified option number. Value of the first expression must be within the range 1 through 52; value for the second expression must be within range 0 through 14.

This directive is not available in the Standard STAR-PLEX directive. The options available differ according to the chip chosen.

4.8.2 Identification of the COP400 Device (.CHIP) Directive

Label	Operation	Operand	Comment
[Label:]	.CHIP	expression	[;comments]

The .CHIP directive specifies to the assembler the particular COP device for which the assembly source code is being written. This is necessary since different COP400 devices having a different number of COP400 instructions may use the COP Cross-Assembler. The device which may be specified with the .CHIP directive and the corresponding values for their operand field expressions are shown on the following page.

COP400 Devices	Operand Expression
COP410L	410
COP411L	411
COP420/420L/420C	420
COP421/421L/421C	421
COP444L	444
COP445L	445
COP440/2440	440, 2440
COP441/2441	441, 2441
COP442/2442	442, 2442
COP422	422

If there is no .CHIP directive, then 420 is assumed and a warning message is generated to indicate that assumption. More than one .CHIP directive may be used to switch among instruction sets.

Macros

5.1 Introduction

Programming in simple assembly language enables a user to be as efficient with his microprocessor resources as his capabilities allow. With assembly language, the user can specify explicitly every detail of the program operation. Because of this, a program in assembly language often takes longer to write than the same program written in a high-level language that fills in many details automatically according to its internal design. This design may or may not be compatible with either the language of the machine on which the high-level language operates or the user's problem. Ideally, the user would like a programming language that is compatible with the machine as need be, while remaining as natural as possible for the expression of his particular problem. The language should fill in details whenever they are routine and should leave the user free to specify the details whenever they are crucial. This ideal can often be closely approximated by the user of a versatile programming tool known as macros.

Macros are a form of text replacement that provide an automatic code-generation completely under the user's control. With macros, a user can gradually build a library tailored to his application, and, with a library of macros oriented toward a particular application, a user who is not a software expert can produce efficient machine-language code; and an experienced user can significantly reduce his program development time.

5.2 Macro Directives

Table 5-1 contains a list of macro directives. A discussion of each macro follows the table.

Table 5-1. Macro Directives

Name	Mnemonic	Function
Begin macro definition	.MACRO	Defines a macro
End macro definition	.ENDDO	Ends a macro repeat or a macro definition
End macro definition	.ENDM	Ends a macro definition or a macro repeat
Local macro symbols	.MLOC	Defines local macro symbols
Exit macro	.EXIT	Terminates an expansion

5.2.1 Begin Macro Definition (. MACRO) Directive

Label	Operation	Operand	Comment
mname	.MACRO	[,parameters]	[;comments]

Macro is the directive mnemonic which initiates the macro definition. It must be terminated by at least one blank.

"mname" is the name of the macro. It is legal to define a macro with the same name as an already existing macro, in which case the latest definition is operative. The macro name is used by the main program to call the macro, and must adhere to the rules given for symbol construction. "parameters" is the optional list of formal parameters used in the macro definition. Each parameter must be a valid symbol and successive parameters must be separated by commas or by commas and blanks.

The macro body consists of assembly language statements. The macro body may consist of simple text, text with formal parameters, and/or macro-time operators. At the time of a macro call, each formal parameter is substituted with the value of the corresponding actual parameter.

5.2.3 End Macro Definition (.ENDDO and .ENDM) Directives

Label	Operation	Operand	Comment
[Label:]	.ENDDO		[;comments]
[Label:]	.ENDM		[;comments]

The .ENDM or .ENDDO directive terminates a macro definition. Each macro definition requires a matching .ENDM or .ENDDO. Each .ENDM or .ENDDO terminates the most recent macro or repetition block that has not already been terminated. These directives are identical.

5.2.3 Define Local Symbol (. MLOC) Directive

Label	Operation	Operand	Comment
[Label:]	.MLOC	symbol [,symbol]	[;comments]

When a label is defined within a macro, a duplicate definition results with the second and each subsequent call of the macro. This problem can be avoided by using the .MLOC directive to declare labels local to the macro definition. The .MLOC directive may occur at any point in a macro definition, but it must precede the first occurrence of the symbol(s) it declares local.

5.2.4 Exit Macro (. EXIT) Directive

Label	Operation	Operand	Comment
[Label:]	. EXIT		[;comments]

The .EXIT directive terminates the expansion of a macro or repetition block. When the .EXIT statement is encountered during assembly, the assembler stops and proceeds immediately to the next .ENDM or .ENDDO directive. If the .ENDM or .ENDDO directive marks the end of a macro definition, assembly resumes at the statement following the macro call.

5.3 Basic Macro Concepts

The main use of macros is to insert assembly language statements into a source program, as shown in Figure 5-1. In the example, the original source program contains a macro instruction, or macro call, named NONAME. NONAME is a macro that inserts four NOP instructions into the program listing. When the assembler processes NONAME, it inserts the predefined sequence of assembly language from the macro definition named NONAME into the source program immediately after the point of call (NONAME).




Figure 5-1. Statement Insertion

The process of inserting the text of the macro definition into the source program is called macro expansion. The expanded macro is then processed as if it were part of the original source program. You will note that the macro call itself does not produce any machine language code. The directives used to define the limits to the macro definition are .MACRO and .ENDM.

Figure 5-1 illustrates three aspects of a macro: the definition, the reference, and the expansion.

5.4 Macros and Subroutines

A macro is similar to a subroutine in that it is written once and called many times. A particular programming task may be accomplished by a macro or a subroutine. One technique may be more convenient than the other, depending on the task.

Calling a macro inserts the macro code in the program. Suppose a macro has n instructions. Calling the macro ten times will result in $10 \times n$ lines of macro code in the assembled program. By contrast, repeatedly calling a subroutine does not multiply the amount of subroutine code in that assembled program. Sometimes it is necessary to conserve available memory space, and, in that case, the programmer would favor subroutines rather than macros.

The advantage that macros have is that because the program does not have to jump to the subroutine and then return, they will execute faster. So, the choice is usually execution time versus memory space required.

5.5 Defining a Macro

Defining a macro involves preparing statements that perform the following functions:

- 1. Give it a name.
- 2. Declare any parameters to be used.
- 3. Write the statements it contains.
- 4. Establish its boundaries.

The following form is used to define a macro:

1110 10110	wing to the de	oca to actimo a	naoro.
mname	. MACRO	[,parameters]	[;comments]
	•		
	macro body		
	•		
	•		
	.ENDM		

where:

- a. "mname" is the name of the macro (the name used to "call" the macro). It is legal to define a macro with the same name as an already existing macro. The latest definition is operative. The macro name must adhere to all rules for symbols.
- MACRO is the directive that initiates the macro definition. .MACRO must be followed by a blank. Macros must be defined before their use.
- c. Parameters is the operational list of parameters used in the macro definition. The list of parameters must adhere to all the rules for expressions. Parameters are separated by commas or commas and blanks.

The following are examples of legal and illegal .MACRO directives.

Legal	Illegai	Reason Illegal
MAC . MACRO A,B	SUB . MACRO \$1\$	Special character is used in parameter.
\$ADD .MACRO OP1,OP2	1MAC . MACRO C,D	First character in macro name is illegal.
LIST . MACRO \$1	MACB . MACRO 25	First character in paramete must be alphabetic or \$.
MSG3 .MACRO	\$AC MACRO	Special character is used in macro name.

- d. Macro body consists of assembly language statements. The macro body may contain simple text, text with formal parameters and /or macro-time operators. At the time of a macro call, each formal parameter is substituted with the value of the corresponding actual parameter.
- e. The .ENDM or .ENDDO directive terminates the macro definition.

5.6 Calling a Macro

Once a macro has been defined, it then may be called. A macro is called by placing the macro name in the operation field of an assembly language statement, and the parameters in the operand field. The following form is used for a macro call:

mname [parameters]

where:

- a. "mname" is the name previously assigned in the macro definition.
- b. "parameters" is the list of input parameters.
 When a macro is defined without parameters, the parameter list is omitted from the call.

5.7 Using Parameters

The power of a macro can be increased tremendously through the use of the optional parameters. The parameters allow variable values to be declared when the macro is called. The variable values are then replaced with constants when the MACRO is called.

5.7.1 Macro Definition

MODETO

Macros can be made more powerful through the use of parameters.

Parameters need not be variables or numeric values, but can be any string. The following macro, for example, takes an ASCII string as input and generates a message string in memory suitable for input to the MESG routine.

MOGOIR	.MACHO	LABEL, STRING
.LABEL:	.BYTE	'STRING'
	.BYTE	0
	ENDM	

The following macro generates a call to the MESG routine with the name of the message as input.

MESG	. MACRO	MSGNAM
	JSR	337
	. DBYTE	MSGNAM
	.ENDM	

Note the principle here: the hexadecimal firmware address is maintained centrally in the MESG macro, not scattered all over the code as the macro calls will be.

5.7.2 Calling a Macro with Parameters

When parameters are included in a macro call, the following rules apply to the parameter list:

- 1. Commas or commas and blanks delimit parameters.
- 2. Consecutive blanks are treated as a single delimiter.
- 3. A comma leading, following, or imbedded in a string of blanks is treated as a single delimiter.
- Parameters can be used in the macro definition to define a formal parameter list. The macro statement can use the parameter names in the definition.
- Parameters can also refer to a parameter by its position in the actual parameter list. During macro expansion, "#n" is replaced by the nth parameter in the list.
- Parameters may be symbols, numbers, or literal strings.

- Missing or null parameters are permitted and are treated as strings of zero length.
- Missing parameters may be omitted at the end of a parameter list.

5.7.3 Parameters Referenced by Number

"#'—Number of Parameters: "#' is a macro operator that references the parameter list in the macro call. When used in an expression, it is replaced by the number of parameters in the macro call. The following .IF directive, for example, causes the conditional code to be expanded if there are more than the parameters in the macro call:

.IF # EQ 10

"#N"—Nth Parameter: When used with a constant or variable, the "#" operator references individual parameters in the parameter list. The following example demonstrates how this function is used:

X .MACRO .BYTE #1,#2,#3 .ENDM

The instruction "X 3,5,2" generates ". BYTE 3,5,2". This relieves the need for naming each parameter in a long list and allows powerful macros to be defined using arbitrary numbers of parameters.

"A'—Concatenation: The 'A' macro operator is used for concantenation. When found, the 'A' is removed from the output string and the strings on each side of the operator are compressed together after parameter substitution. The following example illustrates use of 'A' operator.

Macro definition:

IMAGINARY .MACRO X
R X: .BYTE 0
I X: .BYTE 0
.ENDM

Macro call:

IMAGINARY 5

Macro expansion:

RS: .BYTE 0
IS: .BYTE 0

5.8 Local Symbols

When a label is defined with a macro, a duplicate definition results with the second and each subsequent call. The problem can be avoided by using the .MLOC directive to declare labels local to the macro definition.

Local symbols are replaced with unique names at expansion time with ZZxxxx, where xxxx is a 4-digit hexadecimal number. The user should avoid using his own labels of the above form as it may cause duplicate definition errors. The .MLOC directive may occur at any point in a macro definition, but it must precede the first occurrence of the symbols it declares local. If

it does not, no error will be reported, but symbols used before the .MLOC will not be recognized as local.

5.9 Conditional Expansion

The versatility and the power of the macro assembler is enhanced by the conditional assembly directives. The conditional assembly directives (.IF, .ELSE and .ENDIF) allow the user to generate different lines of code from the same macro simply by varying the parameter values used in the macro calls. Four relational operators are provided:

EQ equal

NE not equal

- < less than
- > greater than

5.9.1 .IF, ELSE, ENDIF Directives

When the macro assembler encounters an .IF directive within a macro expansion, it evaluates the relational operation that follows. If the expression is satisfied (evaluated greater than 0), the lines following the .IF are expanded until an .ELSE or an .ENDIF directive is encountered. If the expression is not satisfied (evaluated less than or equal to 0), only the lines from the .ELSE to the .ENDIF are expanded. See Chapter 4 for additional information on the conditional assembly directives.

5.9.2 . IFC Directive

The .IFC directive allows conditional assembly based on character strings rather than the value of an expression as in the .IF directive. String1 and String2 are the character strings to be compared. Operator is the relational operator between the strings. Two operators are allowed: EQ (equal) and NE (not equal). If the relational operator is satisfied, the lines following the .IFC are assembled until an .ELSE or an .ENDIF is encountered. The .ELSE and .ENDIF directives have the same effect with the .IFC directive as they do with the .IF directive.

5.10 Macro-Time Looping

Macro-time looping is facilitated through the .DO and .ENDDO directives. These directives are used to delimit a block of statements which are repeatedly assembled. The nubmer of times the block will be assembled is specified on the .DO directive. Following is the format of a .DO-.ENDDO block:

.DO count

source

.ENDDO

Note: .DO, .ENDDO, and .EXIT are defined only with a macro definition.

The following examples show the use of the .DO, .ENDDO, and .EXIT directives. The macro CTAB generates a constant table from 0 to MAX where MAX is a parameter of the macro call. Each word has a label DX:—where X is the value of the data word.

CTAB	.MACRO	MAX
	.SET	X,0
	.DO	MAX+1
DOX:	.BYTE	X
	.SET	X, X + 1
	.ENDDO	
	.ENDM	

Now a call of the form:

CTAB 10 generates code equivalent to:

X.0

D00: BYTE X
.SET X,X+1
D01: BYTE X
.SFT X,X+1
D02: BYTE X

.SET

. SET X,X+1
D09: BYTE X
. SET X,X+1
D0A: BYTE X

Note

Care must be taken when writing macros that generate a variable number of data words through the use of the .IF or the .DO directives. If the operands on these directives are forward references, their values change between pass 1 and pass 2 and the nubmer of generated words may change. Should this be the case, all labels defined after the macro call that has changed values generate numerous assembly errors of the following form:

EDDAD NID NEE

5.11 Nested Macro Calls

Nested macro calls are allowed. That is, a macro definition may contain a call to another macro. When a macro call is encountered during macro expansion, the state of the macro currently being expanded is saved and expansion begins on the nested macro. Upon completing expansion of the nested macro, expansion of the original macro continues. Depth of nesting allowed will depend on the parameter list sizes, but usually about eight levels of nesting are allowed.

A logical extension of a nested macro call is a recursive macro call; that is, a macro that calls itself. This is allowed, but care must be taken that an infinite loop is not generated.

5.12 Nested Macro Definitions

A macro definition can be nested within another macro. Such a macro is not defined until the outer macro is expanded and the nested .MACRO statement is executed. This allows the creation of special purpose macros based on the outer macro's parameters.

Operating Instructions

6.1 Introduction

This chapter describes the COPS™ Cross-Assembler operation. Refer to the STARPLEX™ System Software Reference Manual (Publication No. 420305788) or STARPLEX II™ Software Reference Manual (Publication No. 420306383), chapters 4 and 6 for Text Editor and Linker operation.

Execution of a COPS Assembly Language program involves the following steps:

- 1. Code a source program.
- Transcribe the source program to a source file on a diskette using the STARPLEX Text Editor.
- Assemble the source program to create a load module.

6.2 Invoking the Assembler

The assemblers can be invoked from the Command Interpreter using one of two methods:

- 1. Entering an ASM Command.
- 2. Using the ASM key (STARPLEX only).

6.2.1 Entering an ASM Command

The first method of invoking the assembler is by entering the assembler name followed by the appropriate parameters entered as a single command string. The format of the immediate command line is as follows:

ASMCOP source [object [listing [XREF] [ISE]]]

Note: If ASMCOP is entered without any parameters, the form is displayed.

6.2.2 Using the ASM Key (STARPLEX only)

The second method of invoking the assembler is by pressing the ASM key on the keyboard. This will cause a form like the following one to be displayed on the screen. The user will enter the assembler name as the first parameter, followed by the other appropriate parameters for each field, and then press the RETURN key. The format of the display is as follows:

6.2.3 Parameters

The first four parameters of the ASM command are position dependent. The other parameters, XREF and ISE may be entered in any order after the first four. Parameters are separated by one or more spaces. The line is terminated by a carriage return. The input parameters for the assembler are as follows:

6.2.3.1 Assembler

The user should enter an ASMCOP as the assembler name. If no extension is specified, none is assumed. When using the ASM key, if a filename is not specified, the default is ASM80.

6.2.3.2 Source

"Dev." is the device that contains the source file. If this is not specified, FDSO: is used. "Filename" is the one to six character alphanumeric name of the source file. This is required. The extension ".Ext" is the one to three character identifier that further describes the file function. If this is not specified, ".MAC" is assumed.

6.2.3.3 Object

The syntax of the filename is the same as the source; however, if no extension is specified, REL is used. If no filename is specified, the filename specified in the source entry is used, with the extension REL. If no object file is desired, the parameter NIL: is entered to suppress generation.

6.2.3.4 Listing

The syntax of the filename is the same as the source; however, if no extension is specified, "LST" is assumed. If listing is to be directed to the printer, LPTn: is entered. If no filename is specified, no listing is generated. If other options are desired, then listing may be suppressed by entering \$NIL or NIL: after the object filename.

STARPLEX Assembler

Enter data in the appropriate fields and then depress "RETURN"

Entry Item	Entry	Entry Format	Default
ASSEMBLER		[<dev>:]<filename>[<.ext>]</filename></dev>	ASM80
SOURCE		[<dev>:]<filename>[.<ext>]</ext></filename></dev>	FDSO: <source/> .MAC
OBJECT		[<dev>:<filename><ext>]</ext></filename></dev>	<source/> .REL
LISTING		[<dev>:][<filename>][<.ext>]</filename></dev>	No listing created
XREF		XREF	No cross reference data created
ISE		ISE	No ISE symbol table created

6.2.3.5 XREF

If XREF is specified, a list file is created, and the cross reference information is appended to the end of the source listing. It contains an alphabetical list of all user symbols, with a list of all line numbers in which each symbol was referenced. If XREF is not specified, then no cross reference listing is produced.

6.2.3.6 ISE™ Symbol Table

If ISE is specified, an ISE symbol table is generated on the same device as the source file. It has the same name as the source file, but with .SYM extension. Default is to generate no ISE symbol table.

Note: 6.2.3.6 does not apply for use with the SPM-A15 product at this time.

6.3 Object File Format

The object file module is absolute and can be directly loaded by COP monitor. The requirement for the object field is that it contains the following:

- 1. Code generated.
- 2. Chip number.
- 3. Options from the . OPT directive.
- 4. Source file checksum.
- 5. Object checksum.

6.3.1 Object File Load Module

The Load Module (LM) file contains loading information and object code produced from the source statements. The LM file is an unformatted file composed of a sequence of records, each containing up to 36 bytes. The representation of the records depends on the storage medium. There are three types of LM records:

- · Title record (one per LM file)
- Data record (variable number per LM file)
- · End record (one per LM file)

The records are produced in the sequence shown in Figure 6-1. Independent of the record type, the first two bytes in each record always have the same interpretation. The first byte specifies the record type (bits 7 and 6) and the length of the record body (bits 5 through 0). The second byte contains a checksum for error detection. The checksum is formed by taking the arithmetic sum of all the bytes in the record body.




Figure 6-1. LM File Format

6.3.2 Title Record

The title record identifies the load module by name and, optionally, by a descriptive character string. These two items are supplied by the last .TITLE directive statement in the source program. If the .TITLE directive is not included, a default name will be the source filename. If the default program name is assigned, the descriptive string is empty. Figure 6–2 illustrates the format of the title record.




Figure 6-2. Title Record Format

Notes:

- The program name and descriptive string are composed of 7-bit ASCII characters. The strings are right justified with a zero-fill at the end.
- Only the first 28 characters in the descriptive string (of the source statement) are used in the title record.

6.3.3 Data Record

The data records contain the actual data and instruction bytes to be loaded into memory. Each data record contains the load address of the initial data byte of the record. Each time a discontinuity (empty area or change-of-page) occurs in a program, the current record is terminated and outputted, and a new record is initiated. Figure 6-3 illustrates the format of the

RECORD TYPE




Figure 6-3. Data Record Format

6.3.4 End Record

The end record marks the end of the LM file and specifies an entry address for the load module. The format of the end record is illustrated in Figure 6-4. The source checksum represents the sum of all the characters, taken one at a time, in a program source file. The sum is printed on the program listing following the symbol table printout. The object sum represents the sum of all the individual record checksums of the LM. This sum is also printed on the program listing following the symbol table. Also, nonspecified options will be set to "F" Hex.

6.4 Listing Format

The time and date appear at the top of every page. Each line of source listing consists of:

- · Line number
- Location
- Object code generated
- Source text

Assembly errors are spelled out as messages. (See Appendix D for a complete list of error messages.)

The summary at the end of the listing includes the following:

- Alphabetical listing of all macros defined
- Alphabetical listing of all user symbols and their respective values
- Error count
- Number of ROM words used
- · Chip number
- Checksum of source
- · Checksum of object
- Filename of source
- · Filename of listing

If the user specified XREF, then cross reference information will be appended to the end of the listing.

RECORD TYPE ← Bit Position → 3 Byte 1 0 0 0 OPTION 2 **OPTION 1** Byte → 9 (RECORD LENGTH) 2 RECORD CHECKSUM 10 **OPTION 4** OPTION 3 **ENTRY ADDRESS** 3 (Bits 7-0) ENTRY ADDRESS (Bits 15-8) SOURCE CHECKSUM 5 **OPTION 50 OPTION 49** (Bits 7-0) SOURCE CHECKSUM 6 34 **OPTION 52 OPTION 51** (Bits 15-8) OBJECT CHECKSUM 7 CHIP ID 35 (Bits 7-0) **OBJECT CHECKSUM** 8 36 CHIP ID (Bits 15-8)

Figure 6-4. End Record Format

6.5 COPS™ Cross-Assembler Messages

If a source program assembles error-free, the system displays the following message:

No Fatal Error(s)

If the cross-assembler detects any errors or warnings, the source lines containing errors or warnings are displayed on the screen. Then a message in the following format is displayed:

nn Fatal Error(s) nn Warning(s)

where:

nn is the number of errors detected and/or number of warnings issued by the cross-assembler.

An appropriate message will be printed on the line. Therefore, for each line of source with an error, two lines will be generated in the listing.

A program assembled with fatal errors will not execute. A program assembled with warning(s) may or may not execute; the results may be unpredictable.

If errors are detected in a source program, the source program should be appropriately corrected and the program reassembled.

Programming Techniques

7.1 Introduction

This chapter provides several examples of programming techniques for COP400 devices. All examples are given in COPSTM Cross-Assembler language, using COP400 assembler instruction mnemonics and operand statements. Although, in the following examples, instruction operands and ROM page numbers are written using decimal notation, the programmer may specify these expressions in hexadecimal notation; the assembler accepts either format (e.g., AISC 13 = AISC X'C, Page X'A = Page 10). On occasion, source code examples contain noninstruction statements, such as assembler directives which convey information to the assembler necessary for proper address allocation or similar assembler-related tasks.

7.2 Program Memory Allocation

Generally, COP420 series program memory may be thought of as one area of 1024 bytes of ROM with an address range of 0 to 3FF (hexadecimal). However, while this concept is convenient in writing, in assembling and debugging major portions of COP420 series programs, it is necessary, with respect to a few instructions, to conceptualize program memory on a 64-word "page" basis. Specifically, because of the characteristics and restrictions associated with the JP, JSRP, JID, and LQID instructions, the organization of program memory is as follows:

Chips	Bytes/words	No. of Pages				
410/411	512	8, (0-7)				
420/421	1024	16, (0-15)				
444/445	2048	32, (0-31)				

The following discussion provides information and examples relating to the "page" characteristics of cach of those unique instructions. Table 7.1 provides a conversion chart indicating the hexadecimal address equivalents for each of the 16 "pages" of ROM. Note: each page consists of 0 through 3F₁₆ words.

7.2.1 JP Instruction

The JP instruction transfers program control to a ROM location whether within a page or within a 2-page boundary consisting of "subroutine pages" 2 or 3.

The following page restrictions apply to the JP instruction.

- When used in any page other than page 2 or 3, it can only jump to a word within the current page.
- When used in page 2 or 3, it may jump to a word within page 2 or 3.
- In all cases, it cannot jump to the last word of a page (word 03F₁₆).

The JP instruction assembly operand normally consists of a program label or expression specifying the address of the word to be jumped to. To specify page boundaries and ensure correct placement of the JP and other page-oriented instructions, the assembler PAGE directive is used to specify the beginning of new page boundaries for program code placement.

The following are examples of use of the JP instruction when used outside subroutine pages 2 and 3.

	.PAGE 0		;PLACE FOLLOWING CODE ;IN PAGE 0			
LABEL1:	JP	LABEL2	;LEGAL JUMP WITHIN PAGE			
LABEL2:						
	JP	LABEL3	;ILLEGAL JUMP TO LAST ;WORD OF PAGE			
	JP	LABEL4	;ILLEGAL JUMP TO ;ANOTHER PAGE			
LABEL3:	÷.					
	PAGE 1		;THIS INSTRUCTION IN LAST :WORD OF PAGE 0			
			;PLACE FOLLOWING CODE			
	• ·		ON PAGE 1*			
LABEL4:						

 Note: The .PAGE 1 directive is not necessary — the COPS Assembler automatically places code in successive memory locations. After a particular page is full, code is automatically placed in successive location on the following page.

The following examples illustrate use of the JP instruction when in subroutine pages 2 and 3:

	· · · · · · · · · · · · · · · · · · ·	atimo pagi	30 <u>2 ana 0.</u>				
LABEL1:	. PAGE 2		;START OF "SUBROUTINE" ;PAGE 2 CODE				
	JP	LABEL3	;LEGAL JUMP TO PAGE 3 ;LOCATION				
	JP	LABEL2	;ILLEGAL JUMP TO LAST ;WORD OF PAGE				
LABEL2:	. PAGE 3		;LAST WORD OF PAGE 2 ;START OF PAGE 3 CODE				
	JP : :	LABEL4	;ILLEGAL JUMP TO PAGE ;OUTSIDE PAGE 2 OR 3				
LABEL3:	JP	LABEL1	;LEGAL JUMP TO PAGE 2 :LOCATION				
	JP	LABEL3	;LEGAL JUMP WITHIN PAGE				
	PAGE 4		;START OF PAGE 4 CODE				
LABEL4:							
	JP	LABEL1	;ILLEGAL JUMP TO PAGE 2 ;(MAY ONLY BE DONE WHEN				

:IN PAGE 2 OR 3)

Table 7-1. Page to Hexadecimal Address Table

Page	Hexadecimal Address Range	Page	Hexadecimal Address Range	Page	Hexadecimal Address Range	Page	Hexadecimal Address Range
0	000-03F	8	200-23F	16	400-43F	24	600-63F
1	040-07F	9	240-27F	17	440-47F	25	640-67F
2	080-08F	10	280-28F	18	480-48F	26	680-68F
3	0C0-0FF	11	2C0-2FF	19	4C0-4FF	27	6C0-6FF
4	100-13F	12	300-33F	20	500-53F	28	700-73F
5	140-17F	13	340-37F	21	540-57F	29	740-77F
6	180-18F	14	380-38F	22	580-58F	30	780-78F
7	1C0-1FF	15	3C0-3FF	23	5C0-5FF	31	7C0-7FF

7.2.2 JSRP Instruction

The JSRP instruction is another page-oriented instruction that transfers program control to a word located within "subroutine" page 2 only. Its primary purpose is to allow a single-byte jump to a subroutine in page 2 from any program location other than from page 2 or 3. The JSRP pushes the subroutine-save stack to allow a return to the next program instruction following the subroutine call. The restrictions with the JSRP instructions are as follows:

- JSRP cannot be used to jump to a subroutine when in pages 2 or 3. (The double-byte JSR instruction can be used for this purpose.)
- JSRP cannot be used to jump to a subroutine located at the last word of page 2. (A JSR can also be used for this purpose.)

. PAGE 0

LABEL1:			;PAGE0 SUBROUTINE
	RET		;RETURN FROM SUBROUTINE
	JSRP	ADD	;LEGAL CALL TO PAGE 2
	JSRP	SUB	;ILLEGAL CALL TO PAGE 3
	. PAGE 2		;START OF PAGE 2 CODE
ADD:	RET		;START OF ADD SUBROUTINE
	•	LADELA	#U.FOAL OALL EDOM BAGE 0
	JSRP	LABEL1	;ILLEGAL CALL FROM PAGE 2
	.PAGE 3		;START OF PAGE 3 CODE
SUB:	:		;SUBTRACT SUBROUTINE
	RET		

7.2.3 Subroutine Pages 2 and 3

.PAGE 0

The special characteristics of the JP and JSRP instructions facilitate the use of pages 2 and 3 as subroutine pages. Programmers should consider dedicating these pages to program subroutines for the following reasons:

- A single-byte JSRP can be used to transfer program control to a page 2 subroutine.
- When in page 2 or 3, a single-byte JP can be used to jump to either of these pages.

The following code exemplifies the use of the JP and JSRP instructions to transfer program control to and within pages 2 and 3 as follows. Note that in this example, the ADD subroutine jumps to MEMOVE (Memory Move) routine before returning. Thus, subroutines may share a common "return" subroutine, jumped to and from 2 or 3 with a single-byte JP instruction.

JSRP ADD ;CALL ADD SUBROUTINE .PAGE 2 ;START OF PAGE 2 CODE ADD: ;ADD SUBROUTINE JP MEMOVE ;JUMP TO MEMOVE "RETURN"ROUTINE (NO :"PUSH" OF STACK) . PAGE 3 START OF PAGE 3 CODE MEMOVE: MEMORY MOVE ROUTINE RET RETURN TO MAIN PROGRAM (POP STACK)

7.2.4 JID instruction

The JID (Jump Indirect) instruction is another pageoriented instruction. JID is an indirect ROM addressing instruction which transfers program control to a new ROM location based upon the contents of a ROM "pointer." The paging features and restrictions associated with the JID instruction are as follows:

- JID first looks up a ROM pointer based on the contents of A and RAM.
- 2. JID then transfers program control to the ROM word specified by the contents of the ROM pointer.
- 3. The ROM pointer and the indirect address jumped to must be within the same 4-page ROM "block" as the JID instruction. Specifically, for purposes of this instruction, the 16 or 32 (for chip 440/444/445) pages of ROM are divided into four or eight blocks as follows:

Block	Pages
1	0-3
2	4-7
3	8-11
4	12-15
5	16-19
6	20-23
7	24-27
8	28-31

For example, if the JID instruction is located in page 5, the ROM pointer and the indirect address to which program control is transferred must be within block 2 (pages 4-7).

7.2.5 LQID Instruction

The LQID instruction is an indirect data output instruction. It loads the 8-bit Q register with the 8-bit contents of a particular ROM location pointed to by A and RAM. The paging restrictions associated with this instruction are similar to those associated with the JID instruction, as follows:

- For purposes of the LQID instruction, as with the JID instruction, ROM is divided into 4-page (or 8-page for chip 440/444/445) ROM "blocks."
- The ROM location containing the LQID "lookup" data must be within the same ROM block as the LQID instruction.

ror example, a LQID instruction located in page 9 must access ROM data located in pages 8 through 11.

7.2.6 Restrictions on JP, JSRP, JID, and LQID Instructions

As already mentioned, the ROM address register (P) increments its value when executing an instruction to point to the next memory instruction, automatically "rolling over" to the next page after executing an instruction located in the last word of a page. It is important to realize, however, that P is incremented prior to the execution of the current instruction. This characteristic has important consequences for JP. JSR. JID and LQID instructions which are located in the last word of a page. Specifically, these instructions operate on the incremented value of P which, because of the increment before execution COP feature, point to the first word of the next page. Consequently, if any of these instructions are placed in the last word of a page, the program treats them as residing on the first word of the following page. Given the paging restrictions associated with these instructions, the following operations and restrictions are associated with the following placements of these instructions:

- 1. A JP in the last word of a page will go to any location in the following page (except the last word). A JP in the last word of page 1 will be able to go to any location (except the last word) of page 2 or 3 since it is treated as a JP in page 2. Furthermore, a JP in the last word of page 3 will not go to a location within page 2 or 3, but, instead, will go to a location within page 4.
- 2. A JSRP instruction is not allowed to reside in the last word of page 1, since it will be treated as an illegal use of JSRP in page 2. A JSRP in the last word of page 3, however, is allowed, since it will be treated as a JSRP outside of pages 2 or 3, namely in page 4.
- An LQID or JID instruction located in the last word of the last page of a particular ROM block (last word of page 3, 7, 11 or 15) will lookup data or transfer program control, respectively, to a location within the next 4-page ROM block.

As is evident from the above, these characteristics are not necessarily restrictions, provided the programmer intentionally uses these instructions to operate in the above manner. For example, a JP on the last word of page 1, unlike other page 1 JP instructions, will be able to transfer program control to the 2-page subroutine pages 2 or 3, provided the operand specifies a location within page 2 or 3. Similarly, an LQID or JID located in the last word of the last page of a ROM block will allow data lookups on or indirect program control transfers to locations within the next ROM block, provided the lookup data or address pointers are placed in the appropriate locations within the next ROM block.

7.3 Data Memory Allocation and Manipulation

An important step which should occur prior to writing a COPSTM program is the allocation of program data (registers, flags, counters, etc.) to specific areas of program memory (RAM). This process is referred to as "creating a RAM map" and, although the map will undoubtedly change as programming continues, construction of an initial RAM map will make the ensuing programming process significantly easier.

The COP420 series has four data memory registers, numbered 0 through 3, consisting of 16 4-bit digits. Frequently, accessed data should be stored in locations which are able to be pointed to by loading the B register with a single-byte LBI instruction. These locations consist of digit numbers 0 and 9 through 15 in any data memory register. These areas are indicated by the diagonal-lined areas in Figure 7-1. It requires a double-byte LBI instruction to load the B register to access the other digits in data memory registers, thus requiring an extra program memory word. Single-bit flags and digit counters should be located in these diagonal-lined regions since they tend to be frequently accessed in most programs.

The memory reference instructions LD, X, XDS, and XIS allow the programmer to modify the data memory register address without using an LBI instruction. All of these instructions may modify the upper two bits of

Regis Addr		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 .	0
		111	111	111	111	111	111	111	111						:::		111
	0	111	.III	111	HI	111	111	111	111						:::		III
		111	` 111	111	111	111	111	III	111						:::		III
		111	111	111	111	·111	111	111	111						:::		111
	1	111	111	. 111	HI	111	111	111	111						:::		$III \cdot$
(Br)		111	111	111	111	111	. 111	111	. 111						. :::		111
		111	111	111	111	111	111	111	111						:::		111
	2	111	111	111	111	111	111	111	111						:::		111
		111	111	. 111	111	111	111	111	III						:::		III
		111	111	111	111	111	111	111	111						:::		111
	3	111	- 111	111	111	111	111	111	111						:::		111
		111	111	111	111	111	111	111	111						:::		111
,		XIS SKIP															XDS SKIP

Figure 7-1. COP420 Data Memory Map

B (Br—RAM register select) by specifying an "r" operand field which is EXCLUSIVE-ORed with the current value of Br. This feature allows the programmer to toggle back and forth between any of the four COP420 data memory registers. For example, data located within the data memory locations marked with shaded boxes in Figure 7-1 can be easily swapped back and forth using the LD and X instructions. They can also be added to or subtracted from each other easily.

The automatic data memory digit address increment and decrement features associated with the XIS and XDS instructions and their skip conditions features facilitate the shifting, adding, and subtracting of the contents of data memory. Data that needs to be shifted should be located in adjacent digit locations (for example, the dotted-box locations in Figure 7-1). Data that needs to be added, subtracted, or shifted should be located in areas adjacent to the XIS or XDS skip boundaries. The dotted locations in Figure 7-1 are against the XIS boundary at digit 15. This allows the programmer to take advantage of the skip feature of the XIS instruction.

The following examples illustrate several of the principles discussed above. The notation M(N1,N2) indicates a particular data memory digit M, where N1 = register number and N2 = digit number.

3.0

MV1

MOVE M(3,0) TO M(1,0)

LBI

JP

			;BY I E LBI: D = 0)
	LD	2	;M(3,0) TO A; 1 TO BR
	Х		;A TO M(1,0)
;MOVE	MEMORY I	REGISTER	1 TO MEMORY REGISTER 0
;M(1,15)	-M(1,0) TO	M(0,15)-M((0,0)
	LBI	1,15	;2 TO BR, 15 TO BD (SINGLE ;BYTE LBI)
MV1:	LD	1	;M(1,15) TO A; 0 TO BR
	XDS	1	;A TO M(0,15); 1 TO BR; BD-1
			;TO BD; CONTINUE TO MOVE
			;NEXT LOWER DIGIT UNTIL

:3 TO BR; 0 TO BD (SINGLE

;BD GOES PAST 0 AND SKIPS

:HERE IF NO SKIP

·DVTE I DI: D ... (V

;LEFT SHIFT DOTTED AREAS OF FIGURE 7-1
;0 TO M (0,12). M(0,12) TO M(0,13) TO M(0,14) TO M(0,15) TO A
CLRA
LBI 0,12 ;0 TO BB; 12 TO BD

LBI 0,12 ;0 TO BR; 12 TO BD

LSHFT XIS ;M(0,12) TO A; 0 TO M(0,12)

JP LSHFT ;SHIFT NEXT HIGHER DIGIT
;UNTIL "BD" GOES PAST 15

AND SKIPS

7.4 Subroutine Techniques

Any section of program code used repeatedly within the main program should be coded as a subroutine, preferably on "subroutine pages" 2 or 3 for the reasons discussed above. Subroutines are jumped to or "called" by the JSRP or JSR (double byte) instruction, both of which "push" the stack, saving the next memory location address after the subroutine call in the SA subroutine-save register. The other subroutine-save registers are correspondingly pushed. Subroutine nesting on the COP420 series is permitted to three levels, since this device contains three subroutine-save registers.

Subroutines should terminate with a RET or RETSK instruction, both of which "pop" the subroutine stack, with the program return address in SA being placed in the program counter register. The other subroutine-save registers are also popped. The contents of SC, which is the bottom-most subroutine-save register, are retained in SC in addition to being placed in SB.

It is convenient to think of a subroutine as a program module. The programmer should make its interface to the calling program as clearly defined and as simple as possible. The interface (including data memory registers, entry points, etc., used by the subroutine) should be documented fully by comments to the code.

Subroutine examples presented in this chapter often use the double-byte JSR instruction to call subroutines since no restrictions are associated directly with its use. When writing an actual program, programmers should use the more efficient single-byte JSRP instruction as well as the double-page boundaries of subroutine pages 2 and 3 for placement of subroutine code (as discussed previously) for efficient single-byte jumps while in the pages using the JP instruction.

It is often useful to define multiple-entry points for a single subroutine. The successive-skip feature of the LBI instruction often facilitates this technique.

The RETSK instruction allows the programmer to use an alternate return to the main progam (skipping the first program instruction encountered upon return) based upon tests or computations made within the subroutine itself.

Example:

.PAGE 0

	JSRP	ADD	;CALL ADD SUBROUTINE ;RETURN HERE IF RESULT<9 ;RETURN HERE IF RESULT>9
	. PAGE 2		;START PAGE 2 CODE
	•		
ADD:	ADD AISC	7	;ADD SUBROUTINE — ADDS ;TWO BCD DIGITS; RESULT ;TO A ;OVERFLOW AND SKIP IF
	RET		;(RESULT>9) ;RETURN WITHOUT SKIP
	RETSK		;(RESULT<9) ;RETURN THEN SKIP ;(RESULT>9)

7.5 Timing Considerations

Programmers must often synchronize programs with external events ("real-time" programming). Such programs must be balanced with respect to the execution times of the various branches taken by the program. To ensure equal execution times, program timing delays are added. There are numerous ways of introducing timing delays, the simplest but least efficient involving the use of NOPs. Obviously, these are appropriate for only the shortest delays.

A counting loop, such as

CLRA AISC 1 JP . -1 CONTINUE:

;ADD 1 TO A UNTIL A :OVERFLOWS*

is more efficient for longer delays, but destroys the previous contents of A. Another method is to use a "scratch-pad" counter in data memory using the XAD instruction. For example, assuming the use of a counter in M(3,15):

	XAD	3,15	;COUNTER TO A, A TO M :(3.15)
	AISC	1	;ADD 1 TO COUNTER
	JP	. –1	;UNTIL IT OVERFLOWS*
CONTINUE	:XAD		;RESTORE A THEN
			;CONTINUE

*Note: the above timing code example shows the use of a special assembler symbol in the operand of the JP instruction. Namely, the operand of the JP instruction, rather than using a program label, references the assembler location counter (which equals the address of the current program address). The "." signifies the assembler location counter and the value of the operand equals the location counter minus the number of memory bytes to the right of the "." sign. Use of the "." location pointer symbol for transfer-of-control instructions facilitates coding in avoiding the need to create unique program labels to reference memory addresses.

Larger delays may be implemented by using multidigit RAM counters. Another technique is calling unrelated subroutines which change registers or memory locations not currently in use or whose net effect on memory is null. An example of the latter technique is illustrated below.

JSR LR03 ;LEFT ROTATE 3 BITS
JSR LR01 ;LEFT ROTATE 1 MORE BIT

This combination of subroutines only affects A, while maintaining integrity of data in the rotated memory digit.

7.6 Programming Techniques for the COP421 Series, COP410L and COP411L

7.6.1 COP421 Series Programming

Since the COP421 series differs from the COP420 series only in not having the IN3-IN0 inputs, the foregoing programming considerations and examples for the COP420 series are, for the most part, relevant to COP421 series programming. However, due to its lack of IN inputs, the COP421 series does not include the ININ instruction, and its INIL instruction inputs only CKO INTO A (WHEN CASO IS programmed as a general purpose input). The following are the results of these COP421 differences:

- MICROBUSTM interface programming is not available since IN3-IN0 cannot be mask-programmed as WR, CS, and RD, respectively. Also, G0 cannot be mask-programmed as a "ready" output to facilitate "handshaking" with a host CPU over the MICROBUS bus. The COP421 may still, however, function as a CPU peripheral component, relying on more general programmed I/O techniques.
- Due to the lack of IN inputs, other bidirectional I/O pins must be used as general purpose input pins when implementing a programmed input operation.
- A hardware interrupt using IN1 is not possible. (Setting EN1 has no effect on the operation of any COP421.) Any interrupt servicing must be accomplished using software interrupt techniques.
- 4. A software interrupt cannot rely on the inputting and testing of the IL3 or IL0 latches associated with IN3 and IN0 inputs. Software interrupts require that the interrupt signal be tied to one of the nonlatched input pins. As a result, the input interrupt signal

is a 50% duty cycle, 60 Hz square wave, it must'be tested at least twice every 1/60 second.

7.6.2 COP410L/COP411L Programming

Since the COP410L/COP411L, as with the COP421 series, does not have IN inputs, the above programming considerations relating to the COP421 apply as well to COP410L/COP411L programming. Also, since other hardware logic elements are not included in the architecture of the COP410L, the following additional considerations apply to COP410L programming:

- 1. The COP410L/COP411L has one-half the ROM and RAM of the COP420 series and COP421 series. ROM consists of 512 × 8-bit words, limiting program code to eight pages (pages 0-7). RAM consists of a 32 × 4-bit RAM, organized as four RAM registers (0-3) consisting of eight 4-bit digits (9-15,0). The LBI register reference instruction should contain a "d" field equal to 9-15 or 0, since all LBIs are single-byte instructions, occupying one word in program memory. A field restriction occurs with respect to the memory reference XAD instruction: only an XAD 3,15 instruction is valid, limiting its use to reference a RAM "scratch-pad" digit contained in M(3,15) only.
- 2. The COP410L/COP411L has two subroutine save registers, SA and SB. Only two levels of subroutine nesting are allowed. The programmer should also realize that since LQID pushes and pops the stack in performing the operation associated with this instruction, only one level of subroutine nesting should be in effect at the time of the execution of this instruction. (Otherwise the second level of previous subroutine nesting will be disrupted; the previous contents of SB will be lost.)

- Since the COP410L/COP411L does not have an internal divide-by-1024 time-base counter, the SKT instruction is not available. "Real-time" routines, such as 12-hour timekeeping and the like, must rely on external time-base inputs in order to derive a time-base for such routines (e.g., external 50/60 Hz input for time-of-day routines).
- 4. Certain deleted or altered instructions have already been mentioned; ININ, INIL, and SKT are not available. LBIs must have a "d" field equal to 9-15 or 0, and XAD's operand must equal 3,15. The following instructions have also been deleted from the COP410L/COP411L instruction set. To the right of each of the following deleted instructions, where appropriate, alternative COP410L/COP411L instructions are shown which, when executed in succession, will perform the same or similar operations as the deleted instruction.

Deleted Instructions	Alternative COP410L/COP411L Instructions
LDD	LBI,LD
CASC	COMP, ASC
ADT	AISC 10, NOP
CQMA	INL 、
OGI	OMG
XABR	
SKT	
ININ	
INIL	

Sample Programs

Programmers often build a library of basic routines which are useful in numerous applications. This and the following sections provide examples of several such "utility" routines.

type of routine. Note that the routines may be easily modified to perform moves in the opposite direction (e.g., from register 1 to 0) or to include a move from register 1 to 2.

8.1 Register Move Routines

It is often necessary to move data from one memory register to another. The following are examples of this

8.1.1 Adjacent Memory Move Routine

```
;ADJACENT MEMORY REGISTER MOVE, MULTIPLE ENTRY POINT SUBROUTINE
;MOV0T1: MOVE MEMORY REGISTER 0 TO REGISTER 1 ENTRY POINT
;MOV2T3: MOVE MEMORY REGISTER 2 TO REGISTER 3 ENTRY POINT
;ROUTINE MOVES DIGITS 15 THROUGH 0
;PREVIOUS CONTENTS OF A AND B ARE LOST
```

MOV0T1:	LBI	0,15	;POINT TO M(0,15)
MOV2T3:	LBI	2,15	;NOTE LBI SUCCESSIVE SKIP FEATURE
MOV:	LD	1 .	;TRANSFER M TO A; EXCLUSIVE-OR 1 WITH BR
	XDS	1	;EXCHANGE A WITH M; EXCLUSIVE-OR 1 WITH BR; DECREMENT BD
	JP	MOV	JUMP TO "MOV" IF MORE DIGITS TO MOVE
	RET		;RETURN WHEN XDS SKIPS (LAST DIGIT MOVED)

8.1.2 Data Memory Shift and Rotate Routines

;MULTIPLE ENTRY POINT SUBROUTINE TO RIGHT SHIFT MEMORY REGISTER 0, 1, 2, OR 3 ONE DIGIT POSITION ;ZEROS ARE SHIFTED INTO DIGIT 15 ;PREVIOUS CONTENTS OF A AND B ARE LOST :RSHO: RIGHT SHIFT REGISTER 0 ENTRY POINT

;RSH1: RIGHT SHIFT REGISTER 1 ENTRY POINT
;RSH2: RIGHT SHIFT REGISTER 2 ENTRY POINT
;RSH3: RIGHT SHIFT REGISTER 3 ENTRY POINT
RSH0: LBI 0,15 ;POINT TO DIGIT 15 IN APPROPRIATE REGISTER
RSH1: LBI 1,15 :NOTE LBI SUCCESSIVE SKIP FEATURE

SHFTR

RSH2: LBI 2,15 RSH3: LBI 3,15

CLRA ;ZEROS IN FIRST DIGIT (DIGIT 15)

JP RET

CHETO:

;CONTINUE UNTIL ENTIRE REGISTER IS SHIFTED ;RETURN WHEN FINISHED ("XDS" SKIPS)

;MULTIPLE ENTRY POINT SUBROUTINE TO LEFT SHIFT THE BITS OF A MEMORY DIGIT;UPON ENTRY, B MUST POINT TO THE DIGIT TO BE SHIFTED;ZEROS ARE SHIFTED IN FROM THE RIGHT;PREVIOUS CONTENTS OF A ARE LOST;LEF1: SHIFT DIGIT I FET 1 BIT ENTRY POINT

;LEF1: SHIFT DIGIT LEFT 1 BIT ENTRY POINT ;LEF2: SHIFT DIGIT LEFT 2 BITS ENTRY POINT ;LEF3: SHIFT DIGIT LEFT 3 BITS ENTRY POINT LEF3: LD :DIGIT TO A

ADD X LEF2: LD ;ADD DIGIT TO ITSELF

SHIFTED DIGIT TO MEMORY

ADD X LEF1: LD ADD X RET

^{*}Note: The above routine can shift the registers one digit to the left using the "XIS" instruction in place of "XDS" and starting at digit 0.

:MULTIPLE ENTRY POINT SUBROUTINE TO LEFT ROTATE THE BITS OF A MEMORY DIGIT ;UPON ENTRY, B MUST POINT TO THE DIGIT TO BE ROTATED PREVIOUS CONTENTS OF A ARE LOST :LR01: ROTATE DIGIT LEFT 1 BIT ENTRY POINT ;LR02: ROTATE DIGIT LEFT 2 BITS ENTRY POINT :LR03: ROTATE DIGIT LEFT 3 BITS ENTRY POINT (SAME AS RIGHT ROTATE 1) LOR3: JSR LR01 ;ROTATE 1, THEN 2 MORE LOR2: JSR LR01 LOR1: LD :DIGIT TO A ADD :ADD DIGIT TO ITSELF Х :EXCHANGE M WITH A AISC :WAS MEMORY BIT3 ON? RET :NO. RETURN **SMB** :YES, WRAP AROUND BITO

8.1.3 Accumulator Shift Routine

RET

SUBROUTINE TO LEFT SHIFT BITS OF A BY USING SIO REGISTER (SIO MUST BE ENABLED :AS A SERIAL SHIFT REGISTER)

;S1 MUST BE CONNECTED TO LOGIC "0" (GROUND) **:ZEROS ARE SHIFTED IN FROM THE RIGHT**

;LFTA1: LEFT SHIFT A 1 BIT ENTRY POINT ;LFTA2: LEFT SHIFT A 2 BITS ENTRY POINT

;LFTA3: LEFT SHIFT A 3 BITS ENTRY POINT

LFTA1: XAS LFT2: XAS

;SIO TO A (SIO SHIFT RIGHT 1 BIT)

RET

LFTA2: XAS

:A TO SIO

DELAY 1 INSTRUCTION CYCLE TIME-SIO SHIFT RIGHT LFT3: JΡ LFT2

1 MORE BIT A TO SIO LFTA3: XAS

JP. :DELAY 1 INSTRUCTION CYCLE TIME-SI SHIFT RIGHT LFT3

2 MORE BITS

8.1.4 Clear Data Memory Routine

SUBROUTINE TO CLEAR ALL RAM ;CLEAR REGISTERS 3 THROUGH 0 IN SUCCESSION, THEN RETURN

CLRAM: LBI **:START BY CLEARING REGISTER 3** 3.1 CLR: **CLRA** A OT 0; XDS EXCHANGE WITH DIGIT 15, DECREMENT DIGIT JP CLR **:CONTINUE UNTIL DIGIT 0 CLEARED** XABR :BR TO A AISC 15 :REGISTER 0 CLEARED? RET

:YES. RETURN

XABR :NO. REPLACE BR-1 INTO BR JP CLR :CLEAR NEXT REGISTER

8.2 BCD Arithmetic Routines

BCD data manipulation routines are essential in applications which interface with human operators of a microcomputer system. They are easily translated to and from codes used by decimal displays and keyboards. The COP400 series instruction set and internal architecture has been designed to perform BCD routines efficiently. The following routines are examples of simple BCD data manipulation routines.

8.2.1 Unsigned BCD Integer Add and Subtract Routines

The following programs present unsigned BCD integer add and subtract subroutines. Data is stored in data memory registers 0 and 1 and is 13 digits long, occupying memory digits 0 through 12, respectively.

respectively. The most significant BCD digit is in memory digit 12. The techniques used to manipulate the contents of memory address register B are common to many arithmetic routines. The LD and XIS instructions transfer data between memory and A. After the transfer, they modify B. LD1 causes a one to be EXCLU-SIVE-ORed with Br. Since, in these routines, Br is always equal to one when the LD1 instruction operates upon it, Br is always changed to 0. (LD1 causes Br to point to memory register 0). Similarly, XIS1 also changes Br to point to memory register 0, as well as incrementing the value of Bd to point to the next higher memory digit. Thus, Br "flip-flops" between register 1 and 0 while Bd "walks-up" the digits of the registers.

```
:EACH INTEGER OCCUPIES MEMORY DIGITS 0 (LOW ORDER) THROUGH 12 (HIGH ORDER)
:ON RETURN, C = 1 INDICATES OVERFLOW
:PREVIOUS CONTENTS OF A AND B ARE LOST
:ENTRY POINT: BCDADD
           LBI
BCDADD:
                                  POINT TO LOW ORDER DIGIT, REGISTER 1
                       1,0
           RC
                                  ;INITIALIZE C TO "0" (NO CARRY)
           LD
                                  MOVE R1 DIGIT TO A, POINT TO SAME DIGIT IN R0
ADDL:
                       1
           AISC
                       6
                                  ;ADD BCD CORRECTIVE FACTOR OF 6 TO A
                                  ;RESTORE BCD VALUE IF BCD CORRECTION NOT NECESSARY
           ASC
           XIS
                                   :MOVE SUM DIGIT TO R0: POINT TO R1, NEXT HIGHER DIGIT
           CBA
                                   ;BD TO A
           AISC
                       3
                                   :LAST DIGITS ADDED?
           JΡ
                       ADDL
                                   ;NO, ADD NEXT HIGHER DIGITS
           RET
                                   :YES. RETURN
SUBROUTINE TO DO UNSIGNED BCD INTEGER SUBTRACT
:MINUEND IS IN R0. SUBTRAHEND IS IN R1
:DIFFERENCE IS PLACED IN R0
;MINUEND, SUBTRAHEND AND DIFFERENCE DIGITS EACH OCCUPY MEMORY DIGITS 0 (LOW ORDER)
  THROUGH 12 (HIGH ORDER)
ION RETURN: C-1 INDICATES NO BORROW, C-0 INDICATES BORROW
:PREVIOUS CONTENTS OF A AND B ARE LOST
:ENTRY POINT:BCDSUB
BCDSUB:
           LBI
                       1,0
                                   :POINT TO LOW ORDER DIGIT IN R1
           SC
                                   (INITIALIZE C TO "1" (NO BORROW)
SUB:
           LD
                                   ;LOAD R1 DIGIT TO A, POINT TO SAME DIGIT IN R0
                                   SUBTRACT R1 DIGIT FROM R0 DIGIT
           CASC
            ADT
                                   ;BCD ADJUST IF BORROW (C = 0)
                                   ;PLACE DIFFERENCE DIGIT IN R0, POINT TO NEXT HIGHER
           XIS
                                     DIGIT IN R1
            CBA
                                   :BD TO A
            AISC
                       3
                                   ;HIGH ORDER DIGITS (12) SUBTRACTED?
            JΡ
                       SUB
                                   ;NO, SUBTRACT NEXT HIGHER DIGITS
            RET
                                   :YES, RETURN
```

:SUBROUTINE TO DO UNSIGNED BCD INTEGER ADD OF R1 AND R0, RESULT TO R0;

8.2.2 BCD Integer Multiply Routine

This routine multiplies the contents of data memory register 2 with register 1, placing the result in register 2 (digits 0-12). It also calls the BCD add routine ("BCDADD") given above. Note that a loop-counter is

JSR

LBI

LD

JΡ

RET

AISC

RSHR2

0,13

3

contained in M(0,13) which causes the program to return after all twolve digite have been multiplied. Note the alternate-return feature of page 3 subroutine TMZERO (Test Memory Digit = 0).

```
:TWO-LEVEL BCD INTEGER MULTIPLY SUBROUTINE
;12 DIGIT BCD INTEGER CONTAINED IN REGISTER 1, DIGITS 0-12 (LOW ORDER TO HIGH ORDER)
  MULTIPLIED BY 12 DIGIT BCD
INTEGER CONTAINED IN REGISTER 2, DIGITS 0-12 (LOW ORDER TO HIGH ORDER), RESULT TO REGISTER 2;
;MULTIPLICATION OF DIGITS PERFORMED BY MULTIPLE ADDITIONS OF REGISTER 1 ACCORDING TO
 VALUE OF REGISTER 2
:DIGITS
DIGIT ADDITION RESULTS TEMPORARILY STORED IN R0 AND CONSECUTIVELY RIGHT SHIFTED INTO
  RESULT REGISTER 2, HIGH ORDER DIGIT
:ENTRY POINT: MULT
;SUBROUTINES CALLED: RSHR0, RSHR2, CLR, DEC1, INC1, TMZERO, BCDADD
MULT:
           LBI
                       0.13
                                   :POINT TO M(0.13)
           JSR
                       CLR
                                   :CLEAR REGISTER 0 DIGITS 13-0
MULT1:
           LBI
                       2,0
                                   ;POINT TO M(2,0)
           JSR
                       TMZERO
                                   ;IS M(2,0) = 0?
           JΡ
                                   ;NO, JUMP TO NOTZ
                       NOTZ
           JSR
                       RSHR0
                                   ;YES, RIGHT SHIFT REGISTER 0, DIGITS 12-0
```

8

;LOOP COUNTER TO A ;IS COUNTER > 12?

;NO, CONTINUE

POINT TO LOOP COUNTER

;RIGHT SHIFT REGISTER 2, DIGITS 12-0

;YES, ALL DIGITS MULTIPLIED, RETURN

JSR **:CONTINUE. INCREMENT LOOP COUNTER DIGIT** INC₁ JΡ MULT1 :MULTIPLY NEXT HIGHER ORDER DIGITS NOTZ: **JSR** DEC1 :DECREMENT M(2.0) :ADD R0. DIGITS 0-12, TO R1, DIGITS 0-12, RESULT TO R0 **JSR BCDADD** JΡ MULT1 **:JUMP BACK TO MULT1** :MULTIPLE ENTRY POINT SUBROUTINE TO RIGHT SHIFT DIGITS 12-0 OF REGISTER 2 ON RETURN A CONTAINS LOW ORDER REGISTER DIGIT :RSHR0: RIGHT SHIFT DIGITS OF REGISTER 0 ENTRY POINT :RSHR2: RIGHT SHIFT DIGITS OF REGISTER 2 ENTRY POINT RSHR0: POINT TO HIGH ORDER DIGIT, REGISTER 0 LBI 0,12 RSHR2: LBI 2,12 :POINT TO HIGH ORDER DIGIT, REGISTER 2 RSH: XDS SHIFT RIGHT DIGITS 12-0 IN REGISTER JΡ RSH RET

SUBROUTINE TO CLEAR ALL DIGITS TO THE RIGHT AND INCLUSIVE OF A HIGH ORDER DIGIT OF A REGISTER: ON ENTRY, B MUST POINT TO THE REGISTER AND HIGH ORDER DIGIT NUMBER

CLR:

CLRA XDS

CLEAR REGISTER, STARTING WITH HIGH ORDER DIGIT

JΡ RET **CLR**

:RETURN WHEN DIGIT 0 CLEARED

:MULTIPLE ENTRY SUBROUTINE TO EITHER DECREMENT OR INCREMENT BY 1 THE VALUE OF A MEMORY DIGIT

ON ENTRY, B MUST POINT TO THE DIGIT TO BE OPERATED UPON

;DEC1: ENTRY POINT TO DECREMENT A DIGIT :INC1: ENTRY POINT TO INCREMENT A DIGIT

DEC1:

INC1:

CLRA

:15 TO A

COMP

:ADD MEMORY DIGIT TO A **EXCHANGE BACK TO MEMORY**

ADEX: ADD X

:RETURN

RET

CLRA AISC

1

;1 TO A

ADD AND EXCHANGE WITH MEMORY DIGIT

ADEX SUBROUTINE TO TEST MEMORY DIGIT EQUAL TO ZERO ON ENTRY, B MUST POINT TO MEMORY DIGIT TO BE TESTED

ON RETURN, SKIP FIRST INSTRUCTION IF MEMORY DIGIT EQUAL TO ZERO

NORMAL RETURN IF MEMORY DIGIT NOT EQUAL TO ZERO

TMZERO:

CLRA

A OT 0:

SKE

:DIGIT = ZERO?

RET

NO. NORMAL RETURN

RETSK

YES, RETURN THEN SKIP

8.3 Simple Display Loop Routine

The following routine is a simple LED display loop routine. It illustrates the use of LEI and LQID instructions, both designed to facilitate the outputting of segment data to a multiplexed display. Setting bit 2 of the EN register enables Q latch (segment) data to the L I/O ports; resetting EN2 disables the L I/O ports, providing segment blanking for the LED display. EN2 is set and reset by the LEI4 and LEI0 instructions, respectively.

LQID loads the 8-bit Q register with the contents of a ROM location pointed to by A and M (ROM "lookup" data must be within the same 4-page ROM block as the LQID instruction). In this example, since A is always equal to zero at the time of the LQID instruction, the ROM data accessed by this instruction must be within the first 16 words of the first page of the ROM block in which the LQID instruction is located as pointed to by

the 4-bit contents of M (P9 and P8 remain the same, P7-P4 equal zero). For example, if, as is the case for the following routine, LQID is in page 5, it will lookup data within one of the first 16 locations of page 4. The value of the contents of the memory digit pointed to by the B register at the time of the LQID instruction determines which one of the 16 words is accessed (e.g., if M = 2, word 2 is loaded into Q).

Due to these considerations, page 4, words 0-9 should equal the 8-bit, 7-segment decode lookup data for the BD digits 0-9 respectively. In this example the low order bit (decimal point) of each lookup data word is reset. signifying that the decimal point is off.) ROM 7-segment decode lookup data is placed in ROM memory locations by the assembler . WORD directive.

Another feature of this routine is the dual function of Bd. Its value may be output directly to the D outputs to select one of 16 digits of the multiplexed display (assuming the D outputs are connected to a 1-of-16 decoder/driver device). Also, its value is used to select one of 16 RAM digits whose contents are used by the LQID instruction to access the segment data to be output to the selected digit. To facilitate coding (by avoiding the need to change the value of Bd after its

contents are output to D to select or display digit), RAM digit locations should correspond to the digit of the display. In other words, RAM digits 0-15 should contain, respectively, the LQID pointers to segment data for display digits 0-15. This technique, used below, allows Bd to first enable the appropriate display digit and then, without its value being changed, to point to the RAM digit used to access the segment data for the same display digit.

;SEVEN SEGMENT DECODE DATA TABLE:

;ROM BITS 17-10 = SA-SG, D.P. (DECIMAL POINT) BITS, RESPECTIVELY

	. PAGE	4	;PLACE LOOKUP DATA IN WORDS 0-9, PAGE 4
LOOKUP:	.WORD	X'FC	; = 0 (SEVEN SEGMENT DECODE HEX VALUES)
	. WORD	X′60	;=1
	.WORD	X′DA	; = 2
	.WORD	X′F2	;=3
	.WORD	X′66	; = 4
	.WORD	X'B6	;=5
	.WORD	X'BE	;=6
•	.WORD	X'E0	; = 7
	. WORD	X′F4	. ;=8
	.WORD	X′F6	; = 9

NEXT FIVE LOCATIONS CAN BE USED FOR SPECIAL

ALPHABETICAL DISPLAY

CHARACTER DATA

,			
	.PAGE	5	;PLACE FOLLOWING CODE ON PAGE 5
DSPLY:	LBI	0,15	;POINT TO HIGH ORDER RAM DIGIT, BD = 15
LOOP:	CLRA		;A = 0 FOR LOOKUP
	LEI	0	;BLANK SEGMENTS (EN2 = 0
	OBD		OUTPUT DIGIT VALUE
*	LQID		;LOOKUP DATA TO Q
	LEI	4	;OUTPUT SEGMENT DATA (EN2 = 1)
	CBA		;BD TO A
	AISC	15	;DECREMENT A
	JP	.+3	JUMP 3 WORDS WHEN FINISHED
	CAB		;A(BD-1) TO BD
	JP	LOOP	JUISPLAY NEAT LOWER DIGIT
			;CONTINUE WHEN FINISHED

8.4 Interrupt Service Routine

Setting bit 1 of the EN register enables the COP420 series and COP444L IN1 input as an interrupt input, responding to low-going pulses. Upon the occurrence of an interrupt signal, the subroutine stack is pushed and program control is transferred to the last word of page 3 (address OFF_{16}). The following routine contains code which may be placed at the beginning and end of the interrupt service routine to save the contents of A, C

and B, freeing them for use by the interrupt routine. At the end of the routine, the previous contents of A, C and B are restored for use by the main program. It should be noted that the main program need only enable IN1 as an interrupt input once; thereafter, the interrupt service routine, itself, re-enables interrupt servicing (LEI1 instruction before return).

;INTERRUPT SERVICE ROUTINE TO SAVE AND RESTORE THE CONTENTS OF A, C, AND B (BR AND BD) IN MEMORY REGISTER 0. DIGITS 0-2.

;AUTOMATIC ENTRY TO LAST WORD OF PAGE 3

ON RETURN, IN1 INPUT RE-ENABLED AS INTERRUPT INPUT

ON RETUR	IN, IN I INPU	I KE-ENABLE	ED AS INTERRUPT INPUT
INTSER:	NOP		;FIRST INTERRUPT ROUTINE INSTRUCTION MUST BE A NOP (LOCATION X'FF)
	XAD	0,0	;SAVE IN M(0,0)
	CBA		;BD TO A
	XAD	0,1	;SAVE BD IN M(0,1)
	XABR		;BR TO A
	SKC		;CARRY = 1?
	AISC	8	NO SET A3

XAD	0,2	;SAVE C AND BR IN M(0,2) ;PERFORM INTERRUPT ROUTINE
LDD RC	0,2	;M(0,2) (C AND BR) TO A :RESET CARRY
AISC SC XABR	8`	;A3 SET (SAVED CARRY = 0?) ;NO RESTORE CARRY = 1 ;RESTORE BR
LDD CAB	0,1	M(0,1) (BD) TO A RESTORE BD
LDD LEI RET	0,0 1	;M(0,0) TO A, RESTORE A ;ENABLE INTERRUPT (SET IN1) ;RETURN FROM INTERRUPT SERVICE ROUTINE

8.5 Timekeeping Routine

The following multilevel subroutine counts time in a 12-hour format. It relies on the COP420 system oscillator itself (controlled by an inexpensive 3.58 MHz color TV crystal), and the COP420 internal time-base counter for a real-time base, rather than on a 60 Hz external input. The subroutine is entered each time the SKT instruction skips, indicating time-base counter overflow. Overflow frequency is dependent upon the frequency of the COPSTM system oscillator. This frequency equals the oscillator frequency, first divided by 16 by the instruction cycle divider, then by 1024 by the internal 10-bit time-base counter. In this case, the SKT overflow frequency will equal a fractional number: 218.478 Hz (3.58 MHz divided by 16, divided by 1024). Consequently, the timekeeping calling routine must execute an SKT instruction at least once approximately each 218 Hz to ensure that each SKT overflow is detected.

As indicated above, using an inexpensive TV crystal results in a fractional SKT frequency. Program compensation techniques, therefore, must be employed to derive an integer which may be used by the program in counting seconds, the basic timekeeping units. This routine derives this integer and uses it to keep accurate time in the following manner:

- A 2-digit binary "SKT" counter in RAM is initialized to different values at different times during the course of an hour so that the total counts for the hour equal an integer which corresponds to the 218.478 Hz SKT frequency.
- Every odd second in the range of 0-59 seconds, the SKT counter is set to 218, decremented by one each time the SKT instruction skips. When decremented to 0, a 2-digit BCD "seconds" counter in RAM is incremented by 1. (The seconds counter overflows every 60 counts to a 2-digit BCD "minute" counter. The minutes counter overflows every 60 counts to a 1-digit "hours" counter.)
- 3. Every even second in the range of 0-59 minutes, the SKT counter is set to 218 and decremented as above.
- Every hour, the SKT counter is set to 199 and decremented as above.

These compensation techniques result in a timekeeping routine which is accurate at the end of each hour. (During the hour, inaccuracy is extremely small.) The basis for the preceding compensation scheme is as follows:

- Using a 3.58 MHz crystal resulting in a 218.478 Hz SKT frequency, an SKT integer count of 786,521 is obtained each hour (218.478 x 3600 seconds/hours).
- 2. Using the this compensation scheme, the same number of "SKT" counts (786,521) is required to increment the time by one hour. This follows since 392,400 counts are required by the "odd" seconds compensation (30 \times 60 \times 218 counts); 381,060 by the "even" seconds compensation (29 \times 60 \times 219 counts); 12,862 by the "minutes" compensation (59 \times 218 counts) and 199 by the "hours" compensation resulting in a total hours count of 786,521.

This subroutine is coded to reside on subroutine page 2. The source code provided on the following page also illustrates the use of the STARPLEX™ assembler . LOCAL directive and local symbol labels. Specifically, the program begins and ends with a .LOCAL directive, making the memory addresses between them a local region. Within this local region, local symbols (labels whose first character is a "\$") will be defined only within the local region; they will not conflict with labels appearing in other portions of program source code. This relieves the programmer from worry about duplicate label definitions, allowing the subroutine or other utility program to be included or added to different programs, regardless of the labels used by these other programs. In effect, therefore, utility programs or commonly used subroutines may be coded in this manner and placed in separate "utility" files on a disk. They can then be added or included, when needed, to main programs at a later date. For an example of a program which includes this "TIMEKP" subroutine (using the assembler .INCLD directive), see the following program.

Local symbols must begin with a "\$" and be unique within the particular local region in the first four characters following the "\$." The programmer may, as is done in this example, use local labels with more than four characters for convenience and, although not "recognized" by the assembler, these extra characters

will be printed out on the assembler output listing. Note: The label of the starting address of a local utility routine must be a long (regular) label since it will be referenced by a portion of the program outside of the local region (e.g., "TIMEKP" is not a local label).

```
;PAGE 2 SUBROUTINE TO KEEP TIME IN A 12-HOUR FORMAT USING A 3.58 MHz TV CRYSTAL ;2-DIGIT "SKT" COUNTER CONTAINED IN M(2,15)-M(2,14): HIGH TO LOW ORDER ;1-DIGIT BINARY HOURS COUNTER IN M(2,13) ;2-DIGIT BCD MINUTES COUNTER IN M(2,12)-M(2,11): HIGH TO LOW ORDER ;2-DIGIT BCD SECONDS COUNTER IN M(2,10)-M(2,9): HIGH TO LOW ORDER ;ENTRY POINT: TIMEKP; ENTRY UPON SKT INSTRUCTION OVERFLOW ;SUBROUTINES CALLED: INC2
```

	PAGE	2	:PAGE 2 SUBROUTINE
	.LOCAL		CREATE LOCAL REGION FOR LOCAL SYMBOLS
	\$COUNT	= 2,14	;ASSIGN "COUNT" = ADDRESS OF LOW ORDER SKT
	•	-,	:COUNTER DIGIT
TIMEKP:	LBI	\$COUNT	:POINT TO LOW ORDER DIGIT OF SKT COUNTER
	LD	•	;LOAD DIGIT TO A
	AISC	15	;DIGIT = 0 ? (A = DIGIT - 1)
	JP	\$HIGHST	:YES, TEST HIGH ORDER DIGIT
	X		;NO, EXCHANGE DIGIT -1 INTO M
	RET		RETURN UNTIL NEXT SKT OVERFLOW
\$HIGHTST:	XIS		REPLACE DIGIT IN COUNTER, INCREMENT BD
	JP	TIMEKP+1	JUMP BACK AND TEST HIGH ORDER DIGIT — IF ALREADY
			TESTED AND = 0. SKIP AND CONTINUE
	LBI	\$SECS	;POINT TO LOW ORDER SECS DIGIT
	JSR	\$INC2	;INCREMENT SECS COUNTER
	JP	\$TSEC	:SECS<60, TEST SECS FOR ODD OR EVEN
	STII	0	;SECS = 60, 0 TO HIGH ORDER DIGIT, POINT TO LOW-ORDER
		_	MINS DIGIT
	JSR	\$INC2	;INCREMENT MINS COUNTER
	JP	\$C218	;MINS<60, SET COUNTER = 218
	STII	0	;MINS = 60, 0 TO HIGH ORDER DIGIT, POINT TO HOURS DIGIT
	LD		;LOAD HOURS DIGIT TO A
	AISC	1	;INCREMENT HOURS
	X		PLACE IN M. PREVIOUS HRS TO A
	AISC	4	;HOURS>12?
	JP	\$C199	;NO, SET COUNTER = 199
	STIII	1.	;YES, SET HOURS = 1
SC199:	LBI	\$COUNT	POINT TO LOW ORDER COUNTER DIGIT
	STII	7	;SET COUNTER = 199 (BINARY 12,7)
	STII	. 12	
	RET		RETURN UNTIL NEXT SKT OVERFLOW
STSEC:	LBI	\$SECS	POINT TO LOW ORDER SECS DIGIT
	SKMBZ	1	;SECS ODD?
	JP	\$C218	;YES, SET COUNTER = 218 (BINARY 13,10)
\$C219:	LBI	\$COUNT	;NO, POINT TO LOW ORDER COUNTER DIGIT
	STII	11	;SET COUNTER = 219 (BINARY 13,11)
\$C218:	LBI	COUNT	POINT TO LOW ORDER COUNTER DIGIT
	STII	10	;SET COUNTER = 218
	JP	\$C21X	;JUMP TO "C21X" THEN RETURN

[;]SUBROUTINE TO INCREMENT A 2-DIGIT BCD RAM COUNTER ;ON ENTRY, B MUST POINT TO LOW ORDER DIGIT OR COUNTER

•

ENTRY POINT: INC2

[;]NORMAL RETURN IF 2 DIGIT VALUE LESS THAN 60 :RETURN THEN SKIP IF 2 DIGIT VALUE EQUAL TO 60

[;]BOTH RETURNS EXIT WITH B POINTING TO HIGH ORDER DIGIT

INC2:	SC		;INITIALIZE C TO 1 TO ADD TO LOW ORDER DIGIT
	CLRA	6	;ZERO TO A
	AISC		;BCD ADJUST RESULT IF NECESSARY
	ASC		;IF RESULT>9, LOW ORDER DIGIT = 0
	ADT		
	XIS		PLACE INCREMENTED DIGIT IN M, POINT TO HIGH ORDER DIGIT
	CLRA		;ZERO TO A
	AISC	6	;ADD CARRY, IF PROPAGATED FROM LOW ORDER DIGIT TO HIGH ORDER DIGIT
	AISC		
	ADT		;BCD RESULT IF NECESSARY
	X '		;REPLACE DIGIT IN M
	LD		;LOAD HIGH ORDER DIGIT INTO A
	AISC	10	;HIGH ORDER DIGIT — 6 (COUNT = 60)?
	RET		;NO, NORMAL RETURN
	REGSK		YES, RETURN THEN SKIP
	LOCAL		:END LOCAL REGION

8.6 String Search Routine

It is often necessary to search data memory for a string of characters. The following routine searches register 0 for a match with three contiguous 4-bit characters, "X," "Y," and "Z." Note that a match with more than three characters is easily accommodated by pro-

viding for additional character tests, using the simple

character test instruction provided below containing modified LDD instructions whose operands specify the additional characters to be matched. Also, the code may be easily modified to search through more than one RAM register for a match.

```
;"X," "Y," AND "Z" CONTIGUOUS CHARACTERS
;16 4-BIT CHARACTERS ASSUMED STORED IN M(0,15) THROUGH M(0,0)
;"X," "Y," AND "Z" CHARACTERS ASSUMED STORED IN AND ASSIGNED VALUES OF M(1,15)
;THROUGH M(1,13), RESPECTIVELY
;NORMAL RETURN IF NO MATCH
RETURN THEN SKIP IF MATCH OCCURS WITH THE ACCUMULATOR CONTAINING THE DIGIT
:NUMBER OF "X"
            X = 1.15
            Y = 1,14
            Z = 1.13
SEARCH:
           LBI
                       0,15
                                  ;POINT TO M(0,15)
LOOKX:
           LDD
                                  :X TO A
           SKE
                                  :X FOUND?
           JP
                       NOX
                                  :NO. JUMP TO X
           XDS
                                  YES, POINT TO NEXT LOWER DIGIT
           JP
                       LOOKY
                                  ;LOOK FOR Y MATCH, IF AT M(0,0) SKIP AND
                                  ;NORMAL RETURN - NO MATCH
NOX:
           LD
           XDS
                                  :DECREMENT DIGIT POINTER
           JP
                                  ;LOOP AGAIN FOR X MATCH, IF AT M(0,0), SKIP AND
                                  ;NORMAL RETURN - NO MATCH
           RET
LOOKY:
           LDD
                       Υ
                                  A OT Y;
                                  Y FOUND?
           SKE
           JΡ
                       LOOKX
                                  NO, TRY AGAIN
           XDS
                                  YES, PONT TO NEXT LOWER DIGIT
                       LOOKX
                                  ;LOOK FOR Z MATCH, IF AT M(0,0), SKIP AND
                                  NORMAL RETURN - NO MATCH
LOOKZ:
           LDD
                       Z
                                  :Z TO A
                                  ;Z FOUND?
           SKE
           JP
                       LOOKX
                                  ;NO, TRY AGAIN
           OBA
                                  ;YES, MATCH COMPLETE, COPY Z DIGIT ADDRESS TO A
           AISC
                                  ADD 2 TO A TO EQUAL X DIGIT ADDRESS
                       2
           RETSK
                                  ;RETURN THEN SKIP - MATCH FOUND
```

SUBROUTINE TO SEARCH STRING OF DATA MEMORY CHARACTERS FOR A MATCH WITH

Appendix A

ASCII Character Set

	Hex.	Char.	Hex.	Char.	Hex.	Char.	Hex.	Char.	Hex.	Char.
	00	NUL	1A	SUB	34	4	4E	N	68	h
	01	SOH	1B	ESC	35	5	4F	0	69	i
	02	STX	1C	FS	36	6	50	P	6A	j
1	03	ETX	1D	GS	37	7	51	Q	6B	k
1	04	`EOT	1E	RS	38	8 .	52	R	6C	1
1	05	ENO	1F	US	39	9	53	S T	6D	m
	06	ACK	20	SP	3A	:	54		6E	n
	07	BEL	21	· !	3B	;	55	U	6F	0
	08	BS	22	"	3C	<	56	V	70	р
1	09	HT	23	#	3D	=	57	W	71	q .
1	• 0A	LF	24	\$	3E	>	58	X	72	r
	0B	VT	25	%	3F	?	59	Υ	73	s
1	OC	FF	26	&	40	@	5A	Z	74	t
	0D	CR	27	,	41	Α	5B	[75	u
	0E	so	28	(42	B Ĉ	5C	\	76	V
İ	U۲	ડાં	29)	43	Ĉ	5D	j	77	W
	10	DLE	2A	*	44	D	5E	٨	78	x
	11	DC1	2B	+ ,	45	E F	5F	-	79	у
	12	DC2	2C	,	46		60		7A	Z
	13	DC3	2D	-	47	G	61	а	7B	{ -
	-14	DC4	2E		48	Н	62	b	7C	:
	15	NAK	2F	1	49	1	63	С	7D	}
	16	SYN	30	0	4A	J	64	d	7E	~.
	17	ETB	31	1	4B	K	65	е	7F	DEL
	18	CAN	32	2	4C	L	66	f		
L	19	EM	33	3	4D	M	67	g	1	

Definitions for Non-Printing Characters

Character	Definition	Character	Definition
NUL	NULL	so	SHIFT OUT
SOH	START OF READING;	SI	SHIFT IN
	ALSO START OF MESSAGE	DLE	DATA LINK ESCAPE
STX	START OF TEXT;	DC1	DEVICE CONTROL 1
	ALSO EOA, END OF ADDRESS	DC2	DEVICE CONTROL 2
ETX	END OF TEXT;	DC3	DEVICE CONTROL 3
	ALSO EOM, END OF MESSAGE	DC4	DEVICE CONTROL 4
EOT	END OF TRANSMISSION (END)	NAK	NEGATIVE ACKNOWLEDGE
ENQ	ENQUIRY (ENQRY): ALSO WRU	SYN	SYNCHRONOUS IDLE (SYNC)
ACK	ACKNOWLEDGE. ALSO RU	ETB	END OF TRANSMISSION BLOCK
BEL	RINGS THE BELL	CAN	CANCEL (CANCL)
BS	BACKSPACE	EM	END OF MEDIUM
HT	HORIZONTAL TAB	SUB	SUBSTITUTE
LF	LINE FEED OR LINE SPACE	ESC	ESCAPE. PREFIX
	(NEW LINE): ADVANCES PAPER TO	FS	FILE SEPARATOR
	NEXT LINE BEGINNING OF LINE	GS	GROUP SEPARATOR
VT	VERTICAL TAB (VTAB)	RS	RECORD SEPARATOR
FF	FORM FEED TO TOP OF NEXT PAGE	US	UNIT SEPARATOR
	(PAGE)	SP	SPACE
CR	CARRIAGE RETURN		

Appendix B

Alphabetical Mnemonic Index of ASMCOP Instructions

Instruction	Hexadecimal Op Code	Description
ADD	31	Add A to RAM
ADT	4A	Add Ten to A
AISC 1-15	51-5F	Add Immediate, Skip on Carry
ASC	30	Add with Carry, Skip on Carry
CAB	50	Copy A to Bd
CAMQ*	33/3C	Copy A, RAM to Q
CASC	. 10	Complement and Add with Carry, Skip on Carry
CBA	4E	Copy Bd to A
CLRA	0	Clear A
COMP	40	Ones complement of A to A
CQMA*	33/2C	Copy A to RAM, A
ING*	33/2A	Input G Ports to A
INIL*	33/0	Input IL Latches to A
ININ	33/28	Input IN Inputs to A
INL*	33/2E	Input L Ports to M, A
IT*	33/39	Idle Till Time Overflow
JID	FF	Jump Indirect
JMP*	60-67/0-FF	Jump
JP	80-BE,CO-CD	Jump within Page
JSR*	68-6F/0-FF	Jump to Subroutine
JSRP	80-BE	Jump to Subroutine Page
LBI 0,9-15,0	8-F	
LBI 1,9-15,0	18-1F	
LBI 2,9-15,0	28-2F	Load B Immediate (Single-byte)
LBI 3,9-15,0	38-3F	
LBI* 0,1-8	33/81-88	
LBI* 1,1-8	33/91-98	
LBI* 2,1-8	33/A1-AB	Load B Immediate (Double-byte)
LBI* 3,1-8	33/B1-B8	Load B Illinodiato (Boablo B)(o)
LD 0,1,2,3	5,15,25,35	Load RAM into A
LDD* 0-7,0-15	23/0-7F	Load A with RAM
LEI* 0-15	33/60-6F	Load EN Immediate
LQID	BF	Load Q Indirect
NOP	44	No Operation
OBD*	33/3E	Output Bd to D Outputs
OGI*	33/50-5F	Output to G Ports Immediate
OMG*	33/3A	Output RAM to G Ports
RC	32	Reset C
RET	48	Return
RETSK	49	Return then Skip
RMB 0,1,2,3,	4C,45,42,43	Reset RAM Bit
SC	22	Set C
SMB 0,1,2,3	4D,47,46,48	Set C Set RAM Bit
SKC	4D,47,40,46 20	Skip if C is True
SKE	21	Skip if A Equals RAM Digit
SKGBZ* 0,1,2,3	33/1,11,3,13	Skip if G Bit is Zero
SKGZ*	33/21	Skip if G Equals Zero (All 4-Bits)
SKMBZ 0,1,2,3	1,11,3,13	Skip if RAM Bit is Zero
SKINIBZ U, 1,2,3	41	Skip on Timer
STII	70-7F	
i		Store Memory Immediate and Increment Bd
X 0,1,2,3	6,16,26,36	Exchange RAM with A
XABR	12 22/80 EE	Exchange A with Br
XAD* 0-7,0-15	23/80-FF	Exchange RAM with A and Decrement Bd
XIS 0,1,2,3	4,14,24,34	Exchange RAM with A and Increment Bd
XAS	4F	Exchange A with SIO
XOR	2	Exclusive-OR A with RAM

^{*} Double-byte Instruction

Appendix C

Numeric Index of ASMCOP Instructions

Table C-1. COP 420/421 Instructions

	00	CLRA	25	LD 2	49	RETSK	68	JSR*** to Page 0,	
	02	SKMBZ 0	26	X 2	4A	ADT		1, 2, or 3	
	02	XOR	28	LBI 2,9	4B	SMB 3	69	JSR*** to Page 4,	
	03	SKMBZ 2	29	LBI 2,10	4C	RMB 0		5, 6, or 7	
	04	XIS 0	2A	LBI 2,11	4D	SMB 0	6A	JSR*** to Page 8,	
	05	LD 0	2B	LBI 2,12	4E	CBA		9, 10, or 11	
	06	X 0	2C	LBI 2,13	4F	XAS	6B	JSR*** to Page 12,	
	07	XDS 0	2D		50	CAB		13, 14, or 15	
	80	LBI 0,9	2E	LBI 2,15	51	AISC 1	6C	Invalid	
	09	LBI 0,10	2F	LBI 2,0	52	AISC 2	6D	Invalid	
	0А	LBI 0,11	30	ASC	53	AISC 3	6E	Invalid	
	0B	LBI 0,12	31	ADD	54	AISC 4	6F	Invalid	
	0C	LBI 0,13	32	RC	55	AISC 5	70	STII 0	
	ΟD	LBI 0,14	33	Two Word* (except LDD,	56	AISC 6	71	STII 1	
		LBI 0,15		XAD, JMP, and JSR)	57	AISC 7	72	STII 2	
	0F	LBI 0,0	34	XIS 3	58	AISC 8	73	STII 3	
	10	CASC	35	LD 3	59	AISC 9	74	STII 4	
	11	SKMBZ 1	36	X3.	5A	AISC 10	75	STII 5	
	12	XABR	37	XDS 3	5B.	AISC 11	76	STII 6	
	13	SKMBZ 3	38	LBI 3,9	5C	AISC 12	77	STII 7	
	14	XIS 0	39	LBI 3,10	5D	AISC 13	78	STII 8	
		LD 1	3A	LBI 3,11	5E	AISC 14	79	STII 9	
	16	X 1	3B	LBI 3,12	5F	AISC 15	7A	STII 10	
	18	LBI 0,9	3X	LBI 3,13	60	JMP*** to Page 0,	7B	STII 11	
	19	LBI 0,10	3D	LBI 3,14		1, 2, or 3	7C	STII 12	
	1A	LBI 0,11	3E	LBI 3,15	61	JMP*** to Page 4,	7D	STII 13	
		LBI 0,12	3F	LBI 3,0		5, 6, or 7		STII 14	
	1C	LBI 0,13	40	COMP	62	JMP*** to Page 8,	7F	STII 15	
	1D	LBI 0,14	41	SKT		9, 10, or 11	80	JSRP to Word xx	
	1E	LBI 0,15	42	RMB 2	63	JMP*** to Page 12,		(0-3F) or JP to Page 2,	
	1F	LBI 0,0	43	RMB 3		13, 14, or 15		Word xx (0-3F)	
1	20	SKC	44	NOP	64	Invalid	8E	opcode 80 + xx	
i ł	21	CKE	15	DMD 1	25	lavalld alld	25	IOID	
l	22	SC	46	SMB 2	66	Invalid	C0	JP to word xx (0-3F)	
l	23	LDD/XAD**	47	SMB 1	67	Invalid	CE	opcode = C0 + xx	
L	24	XIS 2	48	RET			FF	JID	

^{* 00 +} xx JSR or JMP to page 0, 1, 10, or 14, word xx (0-3F) 00-3F 40 + xx JSR or JMP to page 1, 5, 11, or 15, word xx (0-3F) 40-7F 80 + xx JSR or JMP to page 2, 6, 12, or 16, word xx (0-3F) 80-BF C0 + xx JSR or JMP to page 3, 7, 13, or 17, word xx (0-3F) C0-FF

Appendix C

Numeric Index of ASMCOP Instruction (Continued)

Table C-1. COP 420/421 Instructions — Second Word of Two Word Instructions

00	INIL*	6C	LEI 12	0	8	LDD 0.8		31	LDD 3,1	9A	XAD 1,10	
01	SKGBZ 0		LEI 13	Ö		LDD 0,9		32	LDD 3,2	9B		
11	SKGBZ 1		LEI 14	0,		LDD 0,10		33	LDD 3,3		XAD 1,12	
03	SKGBZ 2	6F	LEI 15	0		LDD 0,11		34	LDD 3,4		XAD 1,13	
13	SKGBZ 3	81	LBI 0,1	. 0		LDD 0,12		35	LDD 3,5	9E	•	
21	SKGZ	82	LBI 0,2	. 0		LDD 0,12		36	LDD 3,6	9F		
28	ININ	83	LBI 0,3	0		LDD 0,14		37	LDD 3,7		XAD 2,0	
2A	ING	84	LBI 0,4	0		LDD 0,15		38	LDD 3,8	Ά1	,	
2C	CQMA	85	LBI 0,5	10		LDD 1,10			LDD 3,9		XAD 2,1	
2E	INL	86	LBI 0,5	1.		LDD 1,0 LDD 1,1			LDD 3,10		XAD 2,2	
3A	OMG	87	LBI 0,0	1:		LDD 1,1 LDD 1,2			LDD 3,10	A4	•	
30	CAMQ	88	LBI 0,7	13		LDD 1,2 LDD 1,3			LDD 3,11		XAD 2,4 XAD 2,5	
3E	OBD	91	LBI 1,1	14		LDD 1,3 LDD 1,4			LDD 3,12 LDD 3,13		XAD 2,5 XAD 2,6	
	OGI 0	92	LBI 1,1	1:		LDD 1,4 LDD 1,5			LDD 3,13	A7		
51	OGI 1	93	LBI 1,2 LBI 1,3	16					LDD 3,14 LDD 2,15		XAD 2,7 XAD 2,8	
1			•			LDD 1,6					,	
52	OGI 2	94	LBI 1,4	17		LDD 1,7		80	XAD 0,0		XAD 2,9	
53	OGI 3	95		18		LDD 1,8		81	XAD 0,1		XAD 2,10	
54	OGI 4	96	LBI 1,6	19		LDD 1,9		82			XAD 2,11	
55	OGI 5	97	LBI 1,7	1/		LDD 1,10		83	XAD 0,3		XAD 2,12	
56	OGI 6	98	LBI 1,8	. 11		LDD 1,11		84	XAD 0,4		XAD 2,13	
57	OGI 7	A1	LBI 2,1	10		LDD 1,12		85	XAD 0,5		XAD 2,14	
58	OGI 8		LBI 2,2	11		LDD 1,13		86	XAD 0,6		XAD 2,15	
59	OGI 9	A3	,			LDD 1,14		87			XAD 3,0	
5A	OGI 10	Α4	LBI 2,4	- 11		LDD 1,15		88	XAD 0,8	B1		
5B	OGI 11		LBI 2,5	20		LDD 2,0		89	XAD 0,9		XAD 3,2	
5C	OGI 12	A6		2		LDD 2,1			XAD 0,10		XAD 3,3	
	OGI 13		LBI 2,7	22		LDD 2,2		8B		B4	,	
5E			LBI 2,8	23		LDD 2,3			XAD 0,12		XAD 3,5	
5F	OGI 15		LBI 3,1	24		LDD 2,4			XAD 0,13		XAD 3,6	
60	LEI 0		LBI 3,2			LDD 2,5			XAD 0,14		XAD 3,7	
61	LEI 1	B3	LBI 3,3	26		LDD 2,6		8F	XAD 0,15	B8	XAD 3,8	
62	LEI 2		LBI 3,4	27		LDD 2,7		90	XAD 1,0	В9	XAD 3,9	
63	LEI 3		LBI 3,5	28		LDD 2,8		91	XAD 1,1		XAD 3,10	
64	LEI 4	B6	LBI 3,6	29	Ðι	LDD 2,9		92	XAD 1,2	вв	XAD 3,11	
65	LEI 5	B7	LBI 3,7	2/	A L	LDD 2,10		93	XAD 1,3	BC	XAD 3,12	
66	LEI 6	B8	LBI 3,8	2	вι	LDD 2,11		94	XAD 1,4	BD	XAD 3,13	
67	LEI 7	00	LDD 0,0*	20	C 1	LDD 2,12	- 1	95	XAD 1,5	BE	XAD 3,14	
68	LEI 8	01	LDD 0,1	21	ו כ	LDD 2,13		96	XAD 1,6	BF	XAD 3,15	
69	LEI 9	02	LDD 0,2			LDD 2,14		97	XAD 1,7		•	
6A	LEI 10	03	LDD 0,3	21		LDD 2,15		98	XAD 1,8			
6B	LEI 11	04	LDD 0,4	30) (LDD 3,0		99	XAD 1,9			
		05	LDD 0,5						•	4 1		
		06	LDD 0,6									
		07	LDD 0,7									
			1 10 11									

^{** 00 +} xx JSR or JMP to page 0, 1, 10, or 14, word xx (0-3F) 00-3F 40 + xx JSR or JMP to page 1, 5, 11, or 15, word xx (0-3F) 40-7F 80 + xx JSR or JMP to page 2, 6, 12, or 16, word xx (0-3F) 80-BF C0 + xx JSR or JMP to page 3, 7, 13, or 17, word xx (0-3F) C0-FF

Appendix D

Directive Summary

Directive	Function	Page
.ADDR	Address constant generation	4-3
BYTE	Define byte	4-3
.CHIP	Identification of COP400 device	4-14
CREF	Start cross reference	4-9
.DO	Begin DO loop	4-10
.ELSE	Conditional assembly directive	4-11
.END	Physical end of source program	4-6
.ENDDO/.ENDM	End DO loop	4-10, 5-2
.ENDDO/.ENDM	End macro definition	4-10, 5-2
ENDIF	Conditional assembly directive	4-12
.ERROR	Generate error message	4-9
EXIT	Exit DO loop or macro expansion	4-10, 5-3
= .	Assignment	4-4
.FORM	Output listing top-or-form	4-7
.IF	Conditional assembly directive	4–11
.IFC	If character directive	4–11
.INCLD	Include disk file source code	4-5
LIST	Listing output control	4-8
LOCAL	Begin local region	4-6
.MACRO	Begin macro definition	5-2
.MLOC	Macro local symbol designation	5-2
OPT	Define COP400 device options	4-14
.PAGE	Set location counter to page address	4-6
. PRINTX	Send message to CRT screen	4-8
.SET	Assign values to variables	4-4
.SPACE	Space n lines on output listing	4-7
.TITLE	Identification of program	4-7
.WORD	8-bit data generation	4-3
. =	Onange program counter	4-0
.XREF	Stop cross reference	4-9

Appendix E

Programmer's Checklist

- 1. Is the source program ended by the . END directive?
- 2. Is each label ended by a colon (:)?
- 3. Does each comment start with a semicolon (;)?
- Does each string constant start and end with a single quote (') or double quotes (")?
- 5. Are all external statements listed in EXTRN Directives?
- 6. Do all hexadecimal numbers start with a number (0-9) and end with H?
- 7. Is there an .ENDIF for each .IF?
- 8. Is there at most one .ELSE for each .IF?
- 9. Is there an .ENDM for each .MACRO, IRP, IRPC and REPT?
- 10. Are all labels defined once and only once?
- 11. Is the source program well documented?

Appendix F

Positive Powers of Two

	n	2 ⁿ				n	2 ⁿ						
	1 2	2 4				51 52	22517 45035	99813 99627	68524 37049	8			
	3	8				53	90071	99254		2			
	3 4	16				54	18014	39850	94819	84			.
	5	32				55	36028	79701	89639	68			
	6	64 ⁻				56	72057	59403	79279	36			
	7	128				. 57	14411	51880	75855	872			
	8	256				58	28823		51711	744			
	9	512				59	57646	07523	03423	488			
	10	1024				60	11529	21504	60684	6976			
	11	2048		· · · ·		. 61	23058	43009	21369	3952			
	12	4096				62	46116	86018	42738	7904			
	13	8192				63	92233	72036	85477	5808			
	14	16384				64	18446	74407	37095	51616		•	
	15	32768				65	36893	48814	74191	03232			Ì
	16	65536	•			66	73786	97629	48382	06464			
	17	13107	2			67	14757	39525	89676	41292	8		
	18	26214	4 8			68 60	29514 59029	79051 58103	79352 58705	82585 65171	6 2		
100	19 20	52428 10485	76			69 70	11805	91620	71741	13034	24		
	21 22	20971 41943	52 04			71 72	23611 47223	83241 66482	43482 86964	26068 52136	48 96		
	23	83886	08			73	94447	32965	73929	04273	92		
	24	16777	216			74	18889	46593	14785	80854	784		
1.	25	33554	432			75	37778	93186	29571	61709	568		
	26	67108	864			76	75557	86372	59143	23419	136		
	27	13421	7728			77	15111	57274	51828	64683	8272		
	28	26843	5456			78	30223	14549	03657	29367	6544		
	29	53687	0912			79	60446	29098	07314	58735	3088		
	30	10737	41824			80	12089	25819	61462	91747	06176		
	31	21474	83648			81	24178	51639	22925	83494	12352		
	32	42949	67296			82	48357	03278	45851	66988	24704		
	33	85899	34592			83	96714	06556	91703	33976	49408		
	34	17179	86918	4		84	19342	81311	38340	66795	29881	6	
	35	34359	73836	8		85	38685	62622	76681	33590	59763	2	
	36	68719	47673	6		86	77371	25245	53362	67181	19526	4	
	37	13743	89534	72		87	15474	25049	10672	53436	23905	28	
	38	27487	79069	44		88	30948	50098	21345	06872	47810	56	
	39 40	54975 10995	58138 11627	88 776		89 90	61897 12379	00196 40039	42690 28538	13744 02748	95621 99124	12 224	
	41	21990 43980	23255 46511	552 104		91 92	24758	80078 60157	57076 14152	05497 10995	98248 96496	448 896	
	42 43	43980 87960	93022	208		92	99035	20314	28304	21991	92993	792	
	44	17592	18604	4416		94	19807	04062	85660	84398	38598	7584	
	45	35184	37208	8832		95	39614	08125	71321	68796	77197	5168	
	46	70368	74417	7664		96	79228	16251	42643	37593	54395	0336	
1	47	14073	74883	55328		97	15845	63250	28528	67518	70879	00672	
	48	28147	49767	10656		98	31691	26500	57057	35037	41758	01344	
1	49	56294	99534	21312		99	63382	53001	14114	70074	83516	02688	
	50	11258	99906	84262	4	100	12676	50600	22822	94014	96703	20537	6
						101	25353	01200	45645		93406	41075	2
L													

Appendix G

Negative Powers of Two


n	2-n									
0	1.0									
1	0.5		•							
2	0.25									
3 4	0.125 0.0625									
5	0.03125									
6	0.01562 5									
7.	0.00781 25									
8	0.00390 625	_								
9	0.00196 312 0.00097 656									
11	0.00037 030									
12	0.00024 414									
13	0.00012 207									
14	0.00006 103									
15 16	0.00003 051 0.00001 525		_							
17	0.00001 525 0.00000 762		5 25							
18	0.00000 381									
19	0.00000 190	73 48632	8125							
20	0.00000 095		40625							
21 22	0.00000 047 0.00000 023		20312 10156	5 25						
23	0.00000 023 0.00000 011		55078	25 125						
24	0.00000 005			0625						
25	0.00000 002	98 02322	38769	53125						
26	0.00000 001		19384	76562	5					
27	0.00000 000		59692	38281	25					
28 29	0.00000 000 0.00000 000		29846 14923	19140 09570	625 3125					
30	0.00000 000			54785	15625					
31	0.00000 000	04 65661	28730	77392	57812	5				
32	0.00000 000			38696	28906	25				
33 34	0.00000 000			69348 34674	14453 07226	125 5625				
35	0.00000 000			67337	03613	28125				
36	0.00000 000		91522	83668	51806	64062	5	* *		
37	0.00000 000	00 07275	95761	41834	25903	32031	25			
38	0.00000 000			70917	12951	66015	625			
39	0.00000 000			35458	56475	83007	8125			
40 41	0.00000 000			17729 08864	28237 64118	91503 95751	90625 95312	5		
42	0.00000 000			54432	32059	47875	97656	25		
43	0.00000 000	00 00113	68683	77216	16029	73937	98828	125		
44	0.00000 000			88608	08014	86968	99414	0625		
45	0.00000 000			94304	04007	43484	49707	03125	5	
46 47	0.00000 000			47152 73576	02003 01001	71742 85871	24853 12426	51562 75781	5 25	
48	0.00000 000			36788	00500	92935	56213	37890	625	
49	0.00000 000	00 00001	77635	68394	00250	46467	78106	68945	3125	
50	0.00000 000	00 00000	88817	84197	00125	23233	89053	34472	65625	

Appendix H

The Hexadecimal Number System

We have been taught from childhood to recognize and manipulate a number system called decimal or base-10, which uses ten symbols to represent values or numbers. These symbols are 0, 1, 2, 3, 4, 5, 6, 7, 8, and 9. Combinations of these form other numbers, and each number or digit position is assigned a value equal to its position in the number sequence. For example, the number 12,045:

Position



10 is the base value of the number system, and 0, 1, 2, 3, 4 are the positions of weighted values.

Most computers use a base-2 number system in which zeros and ones are the only symbols used to represent any number. The least significant bit would have a value of 2°, the next bit would be 2¹, then 2², etc. Let's use a group of five bits and assign bit 0 as the least significant bit.

21 is the sum of the values of the bit positions.

It can also be seen that by using larger groups of bits, larger numbers may be represented. An 8-bit computer, which can handle 8-bit positions in parallel, can represent numbers from 0 to 255₁₀.

All Bits Equal 0

All Bits Equal 1

Bit No. 0 1 1
$$1 \times 2^{\circ}$$
 1 1 $1 \times 2^{\circ}$ 2 1 $1 \times 2^{\circ}$ 4 3 = 1 $1 \times 2^{\circ}$ 8 4 1 $1 \times 2^{\circ}$ 8 4 1 $1 \times 2^{\circ}$ 9 6 1 $1 \times 2^{\circ}$ 6 1 $1 \times 2^{\circ}$ 6 4 7 1 $1 \times 2^{\circ}$ 64 255₁₀ 255₁₀

A computer that has 16-bit positions may represent numbers with values from zero to 65,535.

Another consideration in computers is the representation of both positive and negative values. In the "sign magnitude" system, this may be accomplished by assigning one of the bits in a group as a plus/minus indicator. The normal method is to assign the most significant bit position to this task. If it is a logic zero, then the value is positive; if it is a logic one, then the value is negative. Assuming a group of eight bits maximum, and using the eighth position as the sign, we may represent the following numbers:

Bit No.	0		1	l	1 × 2°		1
	1		1		1 × 21		2
	2		1		1×2^2		4
	3	=	1	-	1×2^3	=	8
	4		1		1 × 2 ⁴		16
	5		1	ļ	1 × 25		32
	6		1		1 × 2 ⁶		64
sign bit	7		0	=	+	+1	2710

If bit 7 is equal to a 1, then the above number would be negative: -127. Note that by using the most significant bit for the sign, the maximum number that may be represented is only ± 127 . In a 16-bit computer, this number would be $\pm 32,767$.

Because it is difficult for us to convert visually many one and zeros to their represented value, other methods of representing numbers have been implemented.


BCD or Binary Coded Decimal


BCD uses groups of four binary bits of positions, and only uses those combinations that add up to 0, 1, 2, 3, 4, 5, 6, 7, 8, or 9. For example:

The other binary combinations possible in the 4-bit positions are not allowed in the BCD method:

	`	0	1	0	1
	1	1	1	0	1
Not Valid	l	0	0	1	1
NOT VAIIC	(1	0	1	1
	ı	0	1	1	1
	,	4	1	4	4

In an 8-bit computer, the decimal numbers 00 through 99 may be represented:





Note that the binary weighting system repeats for each 4-bit group.

This is then compensated for by applying the decimal (base-10) rules to the converted numbers:

(By having to weigh only up to four binary bits, you quickly become efficient at converting binary numbers to decimal form and decimal numbers to binary form.)

The maximum numbers that can be represented in an 8-bit machine is then only 99_{10} in decimal versus 255_{10} in binary.

As your can see, the efficiency of a computer is restricted because of the illegal combination in each 4-bit group. Another representation of binary numbers allows for *all* combinations of the four-bit groups. This system is called hexadecimal representation.

Hexadecimal (Hex) Notation


В


Hex uses a number system of base 16, and allows for all combinations of the 4-bit binary groups, as follows:

it Position	3	2	1	0	Binary	Hex Symbol
	0	0	0	0	0	0
	0	0	0	1	1	1
	0	0	1	0	2	2
	0	0	1	1	3	3
	0	1	0	0	. 4	4
	0	1	0	1	5	5
	0	1	1	0	6	6
	0	1	1	1	7	7
	1	0	0	0	8	8
	1	0	0	1	9	9
	1	0	1	0	10	Α
	1	0	1	1	. 11	В
	1	1	0	0	12	C
	1	1	0	1	13	D
	1	1	1	0	14	Ε
	1	1	1	1	15	F

The notations A through F are used to allow for a single-character representation of the four-bit group without duplication.

With hex we can now represent all 16 combinations of binary weights possible in a group of 4-bit positions. An 8-bit computer can then represent the numbers 00 through FF, which is equivalent to binary 0 through 255:





Applying the same rules as for decimal, but using the base 16 instead of base 10:

Thus, binary numbers, no matter what the number of position, can easily be converted simply by dividing them into groups of four bits. For example, in a 10 bit computer:

Hex	F	Е	9	Α
	^	^	^	^
Binary	1111	1110	1001	1010
-	V	V	V	V
Hex	F	E	9	Α

Further, the use of hex symbols as an equivalent for four binary bits requires fewer printed symbols, and most computer documentation today uses the hexadecimal code representation.

Positive and Negative Numbers

In hex or in binary, the method of representing positive and negative numbers is the same. The most significant bit of the most significant group is set to a zero for a positive number or a one for a negative number.

Hex	7	F	F	F
	^	A .	^	^
Binary	0111	1111	1111	1111
	<u> </u>		sian hi	t T

This number is equivalent to +32.767.

Appendix I

Hexadecimal and Decimal Integer Conversion

8		7		6		5			4		3		2		1
Нех	Decimal	Hex	Decimal	Нех	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal
0	0	0	0	0	0	0	0	0	0	0	0	0	. 0	0	0
1 2	268 435 456	1	16 777 216	1	1 048 576	1	65 536	1	4 096	1	256	1	16	1	1
2 5	536 870 912	2	33 554 432	2	2 097 152	2	131 072	2	8 192	2	512	2	32	2	2
3 8	305 306 368	3	50 331 648	3	3 145 728	3	196 608	3	12 288	3	768	3	48	3	3
4 1 (073 741 824	4	67 108 864	4	4 194 304	4	262 144	4	16 384	4	1 024	4	64	4	4
5 13	342 177 280	5	83 886 080	5	5 242 880	5	327 680	5	20 480	5.	1 208	6	80	5	5
6 16	310 612 736	6	100 663 296	6	6 291 456	6	393 216	6	24 576	6	1 536	6	96	6	6
7 18	379 048 192	7	117 440 512	7	7 340 032	7	458 752	7	28 672	7	1 792	7	112	7	8
8 2	147 483 648	8	134 217 728	8	8 388 608	8	524 288	8	32 768	8	2 048	8	128	8	8
9 2 4	415 919 104	9	150 994 944	9	9 437 184	9	589 824	9	36 864	9	2 304	9	144	9	. 9
A 26	684 354 560	Α	167 722 160	Α	10 485 760	Α	655 360	· A	40 960	Α	2 560	Α	160	Α	10
B 2 9	952 790 016	В	184 549 376	В	11 534 336	В	720 896	В	45 056	В	2 816	В	176	В	11
C 3 2	221 225 472	С	201 326 592	С	12 582 912	С	786 432	C .	49 152	С	3 072	Ċ	192	С	12
D 3	489 660 928	D	218 103 808	D	13 631 488	D	851 968	D	53 248	D	3 328	D	208	D	13
E 3	758 096 384	Ε	234 881 024	E	14 680 064	Ε	917 504	Ε	57 344	E	3 584	E	224	E	14
F 4 (026 531 840	F	251 658 240	F.	15 728 640	F	983 040	F	61 440	F	3 840	F	240	F	15
	8		7		6		5		4		3		2		1

To Convert Hexadecimal to Decimal

- Locate the column of decimal numbers corresponding to the left-most digit or letter of the hexadecimal; select from this column and record the number that corresponds to the position of the hexadecimal digit or letter
- 2. Repeat step 1 for the next (second from the left)
- 3. Repeat step 1 for the units (third from the left) position
- Add the numbers selected from the table to form the decimal number.

To Convert Decimal to Hexadecimal

- (a) Select from the table the highest decimal number that is equal to or less than the number to be converted.
 - (b) Record the hexadecimal of the column containing the selected number.
 - (c) Subtract the selected decimal from the number to be converted.
- Using the remainder from step 1(c) repeat all of step 1 to develop the second position of the hexadecimal (and a remainder).
- Using the remainder from step 2 repeat all of step 1 to develop the units position of the hexadecimal.
- 4. Combine terms to form the hexadecimal number.

To convert integer numbers greater than the capacity of table, use the techniques below:

Hexadecimal to Decimal

Successive cumulative multiplication from left to right, addition units position.

Example: D34₁₆ = 3380₁₀

$$\begin{array}{rcl}
D & = & 13 \\
 & \times 16 \\
\hline
 & 208 \\
3 & = & +3 \\
\hline
 & 211 \\
 & \times 16 \\
\hline
 & 3376 \\
4 & = & +4 \\
\hline
 & 3380 \\
\end{array}$$

Example				
Conversion of Hexadecimal				
Value D34				
D	3328			
3	48			
4	4			
Decimal	3380			

Decimal to Hexadecimal

Divide and collect the remainder in reverse order.

Example: $3380_{10} = D34_{16}$

Example				
Conversion of Value 33				
D	- 3328			
	52			
3	- 48			
	4			
4	- 4			
Hexadecimal	D34			

Appendix J

Hexadecimal and Decimal Fraction Conversion

	1	2	3	4
Hex	Decimal	Hex Decima	Hex Decimal	Hex Decimal
.0	.000	.00 .0000 000	.000 .0000 0000 0000	.0000 .0000 0000 0000
.1	.0625	.01 .0039 062	.001 .0002 4414 0625	.0001 .0000 1525 8789 0625
.2	.1250	.02 .0078 125	.002 .0004 8828 1250	.0002 .0000 3051 7578 1250
.3	.1875	.03 .0117 187	.003 .0007 3242 1875	.0003 .0000 4577 6367 1875
.4	.2500	.04 .0156 250	.004 .0009 7656 2500	.0004 .0000 6103 5156 2500
.5	.3125	.05 .0195 312	.005 .0012 2070 3125	.0005 .0000 7629 3945 3125
.6	.3750	.06 .0234 375	.006 .0014 6484 3750	.0006 .0000 9155 2734 3750
.7	.4375	.07 .0273 437	.007 .0017 0898 4375	.0007 .0001 0681 1523 4375
.8	.5000	.08 .0312 500	.008 .0019 5312 5000	.0008 .0001 2207 0312 5000
.9	.5625	.09 .0351 562	.009 .0021 9726 5625	.0009 .0001 3732 9101 5625
.A	.6250	.0A .0390 625	.00A .0024 4140 6250	.000A .0001 5258 7890 6250
.В	.6875	.0B .0429 687	.00B .0026 8554 6875	.000B .0001 6784 6679 6875
.c	.7500	.0C .0468 750	.00C .0029 2968 7500	.000C .0001 8310 5468 7500
j .D	8125	.0D .0507 812	.00D .0031 /382 8125	.000D .0001 9836 4257 8125
.E	.8750	.0E .0546 875	.00E .0034 1796 8750	.000E .0002 1362 3046 8750
.F	.9375	.0F .0585 937	.00F .0036 6210 9375	.000F .0002 2888 1835 9375
	1	2	3	4 .

To Convert . ABC Hexadecimal to Decimal

Find . A in position 1 .6250

Find .0B in position 2 .0429 6875

Find .00C in position 3 .0029 2968

.ABC Hex is equal to .6708 9843 7500

By making the most significant bit a logic 1, the number becomes:

This number is equivalent to -32,767.

The method used to represent a negative hexadecimal number depends on the type of numbering system chosen for binary arithmetic processing. Most digital computers use either the "sign magnitude" system or the twos-complement system. In the sign magnitude system, a negative value is formed by setting a sign bit—the most significant bit of the most significant group of bits—to one, and the remaining bits to the desired absolute value. Thus, —32,767 is represented as 1111—1111—1111.

Conversely, if the most significant bit is a zero, the number is positive; +32,767 is represented as 0111 1111 11111.

In the twos-complement system — the method used in the STARPLEX™ System — positive numbers are represented as in the sign magnitude system (sign bit is a logic zero); but negative numbers are represented by the twos-complement of the absolute value of the number. Thus, −32,767 becomes, in the twos-complement system, 1000 0000 0000 0001.

Appendix K

Negative Hexadecimal Numbers

The 8080 microprocessor maintains negative numbers in twos-complement form. To convert a number in hexadecimal notation to its twos-complement equivalent, subtract the number from hexadecimal 2ⁿ, where "n" is the number of binary bits in the computer word. For a 16-bit word, "n" is 16, and 2ⁿ is 1 0000 0000 0000 0000 (binary) or 1 0000 (hex).

Thus, the negative of 124516 is:

10000 - 1245 EDBB

A hexadecimal number will be negative in the 8080 CPU if the left-most digit is 8, 9, A, B, C, D, E, or F (because all of these groupings start with a one). Thus, the twoscomplement of hex FACE is:

10000 - FACE + 0532 Perhaps an easier way to find the twos-complement of a hexadecimal number is first to take the ones-complement of the number; the ones-complement plus one is the twos-complement. The ones-complement of a number is its inverted form; simply exchange its ones for zeros, and its zeros for ones. Thus,


hexadecimal binary equivalent ones-complement FACE→ 1111 1010 1100 1110→ 0000 0101 0011 0001

Appendix L

Program Listing Format


1. Listing without cross reference table.

PRINT POSITION




2. Listing with cross reference table.

PRINT POSITION



Appendix M

Load Module Format



NOTE: The segments are not aligned on a sector boundary.

Appendix N

Assembler Error Messages

N.1 ERROR MESSAGES

MISSING ARGUMENT

ARGUMENT VALUE OUT OF RANGE

JUMP ADDRESS OUT OF RANGE

ILLEGAL INSTRUCTION

SYNTAX ERROR

EXCESS ARGUMENTS

UNDEFINED SYMBOL

DUPLICATE DEFINITION

PAGE OVERFLOW

PARAM OVERFLOW (Reference to missing parameter)

NESTING ERROR

ILLEGAL DIGIT

ROM 0 NOT 0

INSTRUCTION INVALID FOR 410/411

INSTRUCTION INVALID FOR 410/411/444/445

INSTRUCTION INVALID FOR 410/411/421/445

INCLUDE NESTING

ILLEGAL USE OF HIGH/LOW OPERATOR

EXPANSION ERROR

N.2 WARNING MESSAGES

WARNING, END OF BLOCK

WARNING, PASS 1,2 DISAGREE IN VALUE OF SYMBOL

CHIP GIVEN ILLEGAL, DEFAULT 420

SPM-A15 SPM90/A15 COP400 Emulator

User's Manual

National Semiconductor

Publication No. 420306254-001 Order No. 420306254-001 August 1981

Preface

This manual describes the COPSTM ISETM (In-System Emulation) Subsystem, a combination of hardware and software, that gives the user easy access to the registers and RAM memory of the COPS microcontroller for the development of programs and hardware debugging of COPS microcontroller-based systems. The ISE Subsystem allows the user to edit and assemble COPS programs, emulate and test COPS chips, and transmit mask patterns.

The COPS ISE Subsystem is designed for installation in National's STARPLEX™ or STARPLEX II™ Development Systems. It consists of an ISE (In-System Emulation) Board, a COPS Emulator Board, a STARPLEX/ Emulator Cable, COPS Emulation Cables, and a diskette containing the system software.

The COPS ISE Subsystem software is compatible with STARPLEX Development System SPX-80/xx (software 440305288-20x Rev. G). It will be compatible with STARPLEX II Development System SPX-90/xx by the third quarter 1981.

The following manuals provide further information on COPS and the STARPLEX Development System:

- STARPLEX COPS Cross-Assembler Software User's Manual Publication No. 420306253-001
- COP400 In-System Emulator Cards User's Manual Publication No. 420306469-001
- COP400 Product Development System User's Manual Publication No. 420305528-001
- COPS CHIP User's Manual Publication No. 420305785-001
- STARPLEX System Software Reference Manual Publication No. 420305788-001
- STARPI FX System Hardware Reference Manual Publication No. 420305789-001
- STARPLEX II System Software Reference Manual Publication No. 420306383-001
- STARPLEX II System Hardware Reference Manual Publication No. 420306465-001

The material presented in this manual is for information purposes only as specifications for both the COPS ISE Subsystem and the STARPLEX System are subject to change without notice.

SPM A-15 Table of Contents

Section	Description	Page
	Chapter 1. Introduction and Overview	
1.1	General Description	8-243
1.2	Emulation and Debugging	8-243
1.3	COPS ISE	
1.4	Basic System Configuration	8-244
1.5	COPS Software	8-245
	Chapter 2. Specifications	
2.1	General	8-246
2.2	COPS ISE Board	8-246
2.3	Emulator Board	8-246
2.4	Cable Assemblies	8-246
	Chapter 3. System Installation and Setup	
3.1	General	8-247
3.2	Unpacking and Inspection	8-247
3.3	Installation	8-247
3.4	Jumpers and User Options	8-248
3.5	Installation Checkout	8-248
	Chapter 4. COPS Monitor and Debugger (COPMON)	
4.1	COPMON (COP Monitor)	8-249
4.2	Console Operation	8-249
4.3	COPMON Console Commands	-
4.0	COT MON COMBOIC COMMINIMUM	0 200
	Chapter 5. Mask Transmittal Program (MASKTR)	
5.1	MASKTR	
5.2	MASKTR Console Commands	
5.3	MASKTR Example	8-263
Figure	Illustrations	Page
2-1	COPS ISE Board	8-246
3-1	Installation of the SPM-A15 and an Emulator Board	8-248
Table	Tables	Page
4-1	Valid Chip Numbers	8-257
4-2	Summary of COPMON Console Commands	8-257
4-3	Operand Syntax	8-258
4-4	GO Operation Summary	8-259
4-5	Keyword Abbreviations	8-260
5-1	Summary of MASKTR Console Commands	8-266

Introduction and Overview

1.1 General Description

The COPSTM ISETM Subsystem is designed for installation in National's STARPLEXTM or STARPLEX IITM
Development Systems. It extends the use of these systems to the development of programs and hardware debugging of COPS microcontroller-based systems. As such, it provides the user with four major capabilities:

- Editing COPS programs. Creates new programs and/or modifies existing programs.
- Assembling programs. The output of the assembler is object code that can be executed by a COPS microcontroller-based system.
- 3. Emulation. Allows the user to execute COPS object code. The unit can execute this code either through a prototype system under test or internally without the prototype. This allows much of the target program to be developed while the prototype is being designed and constructed. Later, the COPS ISE system will execute the program in the actual prototype, enabling the debugging of both hardware and software.
- 4. Transmitting mask patterns. Because COPS programs generally are meant to be encoded into a ROM pattern on the COPS chip itself, some method of transmitting the program information to National is necessary so that the correct semiconductor masks can be fabricated with the appropriate ROM pattern. If this were done with paper and pencil, there would be a large potential for errors. The COPS ISE Subsystem solves this program by creating diskettes that contain the ROM pattern data in a format that can be read directly at National.

The first two functions above are covered in other manuals. New programs are edited and created by using the STARPLEX Editor. Once a program has been created with the editor, it can be assembled using the COPS Assembler. The operation of this assembler and the instruction mnemonics recognized by it are covered in detail in the COPS Assembly Language Manual listed in the preface of this manual.

Functions 3 through 4, that is, the emulation, transmission of mask patterns, are covered in this manual.

1.2 Emulation and Debugging

Because the process of debugging programs and prototypes is so important, we will pause and consider the problems a user faces in bringing up a prototype system for the first time. Then, with this process in perspective, we can consider the operation of the COPS ISE Subsystem and how it solves those problems.

Assume that the user has created a COPS program, assembled it, and that program, in machine coded form, now resides on a floppy diskette. At the same time, he has constructed a prototype system to run the program. His immediate problem is to somehow load the program on the diskette into the prototype and then to determine if the prototype correctly executes that program.

The COPS microcontroller family consists of a series of single-chip microcontrollers, each containing CPU, RAM, I/O, and some specialized functions such as interrupts and a time/counter. In addition, most of the devices in the family contain a mask-programmable ROM. That ROM is intended to store the program that the COPS chip will execute. Because the program is in ROM, it cannot be easily changed or modified by the user during the development phase of the project. The problem of loading the program into the prototype is complicated because the COPS chip stores the program as a ROM pattern on the COPS chip itself. So some means must be found of storing the program, not in ROM, but in RAM where it can be easily changed as the debugging process proceeds. This implies that some means of having the COPS do instruction fetches from the RAM rather than the onchip ROM has been found; we will discuss this in more detail in a moment. For now, assume that the system contains some RAM, referred to in this manual as "shared memory," and that the program can be stored in this shared memory RAM.

Of course, just having some appropriately placed RAM is not sufficient. Some means of transferring or loading the program from the diskette is also needed. In fact, as we go through this discussion, other functions will be developed, which must be controlled by the user from the system console. The loading and translation process and the other required functions are performed by COPMON, the COPS monitor program. After the program has been loaded, the COPS chip must be able to execute it, and COPMON must be able to start the COPS chip, stop it, single-step it, and so on.

The COPS microcontroller is also part of the emulation system. It performs instruction fetches from the program stored in the shared memory RAM, executes them, and performs the appropriate actions. The microcontroller in the emulation system is connected via a cable to the microcontroller socket in the prototype. Since the microcontroller is electrically connected to the prototype through a cable, it exercises all of the I/O pins on that socket, just as the actual microcontroller would. As a result, the prototype should function in the same way as the production unit with the ROM-masked COPS chip—that is, if the program is correct.

Of course, the program will not be correct on the first pass, which brings the user to a quandary; What is wrong with the program and how can it be tested? Probably some of the functions of the program will appear to be operational and others will not. In extreme cases, a programming error early on will make the entire prototype nonfunctional, so the user cannot diagnose the problem by reviewing the symptoms. However, with the monitor program, the user can insert breakpoints in the program. Breakpoints interrupt the normal flow of the program and pass control back to the monitor. The monitor can ben be used to examine and modify the registers in the COPS™ chip. By placing the breakpoints at strategic points in the program, the user can determine if those points are being reached in the program flow; and if they are, do the registers contain the values expected? Since the user can modify the contents of the registers before resuming program execution at that point, he can perform software experiments. For instance, if he had expected one of the registers to contain value A and instead it contains value B, does replacing B with A then make the function work? If it does, only the question of how B got into the register remains. Once the ability to construct these experiments has been mastered, the operator can quickly locate the problem in most programs.

The simple ability to set breakpoints and examine and modify the registers allows most programs to be successfully debugged. However, the added ability to single-step through the program can make debugging even easier. Assume that one of the program modules was not operating correctly, and the appropriate use of breakpoints had determined that the module was being entered with the correct values in the registers, but somehow they were being changed erroneously during the execution of that software or hardware. Single-stepping is an extension of the breakpoint function, but it is much faster to use once the problem has been localized to a small section of the program.

1.3 COPS ISE™

The COPS ISE Subsystem neatly solves all of the previously discussed problems. It is a combination of software and hardware, integrated to give the user easy access to the registers and RAM memory of the COPS microcontroller. The software includes a monitor program that can be used to load machine coded programs from diskettes into the shared memory RAM on the ISE Subsystem, A ROMIess microcontroller chip executes the code contained in the shared memory just as though it were contained in the ROM on the chip. The COPS chips is connected to the prototype system through an emulation cable plugged into the socket of the prototype board that would normally contain the COPS chip. Although the instruction fetches are from shared memory RAM on the ISE Subsystem, all other external functions of the microcontroller occur through the emulation cable. That means that all of the I/O activity on the prototype board will occur just as though the COPS chip was resident in the socket on the prototype board. Logic in the ISE Subsystem monitors the addresses on the bus connecting the COPS ROMless microcontroller chip to

the program memory. When this logic detects a preprogrammed condition (a breakpoint address) the execution of the program is interrupted and the monitor program is entered. Now the operator can examine the registers of the controller. This is possible, because encountering a breakpoint causes the internal registers of the COPS chip to be saved in RAM dedicated for this purpose. Examining and modifying registers actually accesses these RAM locations. Then, when the user instructs the program execution to resume, the monitor reloads the registers with the contents of the appropriate image locations in RAM and begins executing the user program. In addition, single-step circuits allow the user to single-step through portions of the user program.

Another function provides trace memory for user program execution. This means that the operator can set a condition for trace, execute his program, and if the trace condition is met, 256 instruction fetches will be stored in the trace memory where they can be examined by the operator. In actual practice, the trace memory is constantly being loaded whenever the trace flag is enabled. When the condition for trace is set, the number of cycles prior to trace point are also set. Then, when the trace point occurs, the trace memory continues to load instruction fetches for the appropriate number of cycles AFTER the trace point. This allows the operator to examine the "history" of the program execution both before and after the trace point.

1.4 Basic System Configuration

The basic COPS ISE Subsystem consists of an ISE Board, a COPS Emulator Board, a STARPLEXTM/
Emulator Cable, COPS Emulation Cables, and a diskette containing COPMON and MASKTR. The ISE Board is in the BLC configuration and is designed for installation in the STARPLEX System. As such, it appears as a set of I/O ports in the STARPLEX I/O address map. All communication with the COPS ISE Subsystem is via these I/O ports. The COPMON program is loaded and executed on the STARPLEX as any other program. It provides a set of console commands for interfacing to the ISE Board. The user need only become familiar with these commands; the actual interfacing is done by COPMON. The details of the I/O addressing and data interchange, are totally transparent to the operator.

The ISE Board contains 4k bytes of shared RAM memory, the trace memory, the trigger logic for break-points and single-steps, and all of the necessary control logic. The STARPLEX/Emulator Cable connects the ISE Board in the STARPLEX System to the Emulator Board which is placed in close physical proximity to the prototype under development. The Emulator Board contains the ROMless COPS chip and a set of buffers for buffering the STARPLEX Emulator Cable signals. Signals through the COPS Emulation Cable are *not* buffered. The COPS Emulation Cables connect the Emulator Board to the COPS socket on the user's prototype board.

Ordering information for the various components of the COPSTM ISETM Subsystem is as follows:

- SPM-A15, consists of the ISE board, STARPLEXTM/ Emulator Cable, COPMON/MASKTR diskette and user documentation.
- COP400-E02, E04L, consists of the Emulator Board (E02 or E04L), the Emulation Cables, and user documentation.
- COP400-E24, consists of the Emulator Board, Emulation Cables, and user documentation. Used for emulation of COP440, COP441, COP442, COP2440, COP2441, and COP2442.
- SPM90/A15, consists of the ISE board, the STAR-PLEX Emulator Cable, the COPMON/MASKTR diskette and user documentation for use with a STARPLEX II Development System.

1.5 COPS Software

This section covers the various COPS programs that are included on the National supplied COPS STAR PLEX System Software Diskette.

1.5.1 COPMON (Monitor)

The basic interface to the ISE Board is via the COP-MON program. It includes all of the console commands used to load programs from diskette into the shared memory on the ISE board, set breakpoint and trace conditions, execute the program, examine and modify registers, change memory locations, singlestep the program, examine the trace memory, etc. Virtually all of the operator interface with the ISE system during program debug and hardware checkout will be done through the COPMON program. The COPMON program is covered in detail in Chapter 4.

1.5.2 Assembler

The COPS Assembler is shipped with every ISE unit and is contained on its own diskette. It assembles COPS programs written with the STARPLEX Editor and stores them as object code load modules on the system diskettes. There they are accessible to the COPMON program which loads them into the shared memory on the ISE Board and executes them through the Emulator Board. The COPS Assembler is covered in a separate publication, the COPS Assembler Manual listed in the preface of this manual.

1.5.3 MASKTR

The second program on the COPS STARPLEX System Software diskette is the MASKTR program. It accepts object code load modules prepared by the assembler as input files and translates them into a transmittal file which is stored on another diskette. This transmittal file is in a format that can be used by National to prepare the masks required to manufacture ROM-based COPS chips. MASKTR is only used at the completion of the debugging process. It is discussed in detail in Chapter 5.

Specifications

2.1 General

This chapter details the characteristics and specifications of the COPS™ ISE™ and Emulator Board.

2.2 COPS ISE Board

2.2.1 Physical Specifications

The COPS ISE Board is a 12 × 6.75-inch BLC-format printed circuit board intended for installation in the STARPLEXTM mainframe card cage. See *Figure 2-1*.

2.2.2 Environmental Specifications

Normal precautions must be taken to avoid temperature and humidity extremes. Since the ISE Board will be installed in the STARPLEX mainframe card cage, the normal precautions applicable to the system will ensure that the conditions necessary for satisfactory operation of the ISE Board will have been met. This means that the opering temperatures for the system should not exceed 10°C to 32°C ambient temperature range and the relative humidity should not exceed 90% noncondensing.

2.2.3 Power Specifications

The ISE Board receives its power from the STARPLEX System. It requires only +5 volts at a maximum current of 3.5 amps.

2.3 Emulator Board

The COPS Emulator Board is located outside of the STARPLEX System and in close physical proximity to the prototype system under development. While it is normally intended for use in conjunction with the ISE Board, it is possible to use the Emulator Board in a stand-alone mode connected to the user's prototype through the COPS Emulation Cable. In this mode, the ROMIess COPS chip does its instruction fetches from EPROM sockets provided on the Emulator Board. For more details on the specifications and use of the

Emulator Boards, refer to the users' manuals listed in the preface of this manual.

2.3.1 Physical Specifications

At one end of the Emulator Board is a 50-pin edge connector. It receives the STARPLEX/Emulator Cable that plugs into the ISE Board connectors J1 and J2. The pinout assignment of this connector is listed in Appendix A of this manual.

2.3.2 Environmental Specifications

Normal precautions must be taken to avoid temperature extremes. Guaranteed operation can be expected if the temperature is maintained between 0°C and 55°C. Relative humidity should not exceed 90% noncondensing.

2.3.3 Power Specifications

The Emulator Board receives its power from the ISE Board through the STARPLEX Emulator cable. Although the Emulator Board has a separate set of connections for +5V and -12V, these are for powering the board in the event that it is used independently without the ISE Board. THESE CONNECTIONS ARE NOT INTENDED FOR ACCESSING THE STARPLEX POWER SUPPLIES! The Emulator Board requires only 500mA at +5V. However, if it is used in the stand-alone mode with MM5204 EPROMs, an additional -12V supply is needed to power the PROMs on the Emulator Board.

2.4 Cable Assemblies

When installed in the STARPLEX Development System as directed in Chapter 3, the overall reach of the various cable assemblies are approximately four feet from the STARPLEX Development System to the user's application system.




Figure 2-1. COPS ISE™ Board

System Installation and Setup

3.1 General

This chapter describes the initial installation of the ISE™ Board in the STARPLEX™ or STARPLEX II™ Development Systems as well as the connection procedures to the COPS™ Emulator board. Power-up and software loading is also described.

3.2 Unpacking and Inspection

All of the COPS ISE Subsystem modules are individually tested at the factory during manufacture. However, improper handling practices during shipment may cause damage to the equipment, which if undetected, can create unnecessary problems in checking out the unit after it is installed.

Before accepting the equipment from a carrier, inspect all shipping containers for evidence of external damage. Any indication of external damage must be noted by both the recipient and carrier. Carefully unpack the equipment, and before discarding the packing material, check to determine that everything is intact. All packages listed on the shipment billing should be accounted for.

Carefully unwrap and inspect all of the modules and cables for evidence of shipping damage. Look for scratched PC boards, bends or creases in the floppy diskettes, sharp bends in the cables, etc. If such evidence is present, stop unpacking as soon as the damage is discovered, notify the carrier and arrange to have the shipment inspected by the carrier's agent or authorized representative immediately. All claims for damage should be filed promptly with the transportation company involved.

Any returns to the factory must be packed in either the original container or a substitute container of equal strength and durability. A description of the equipment defect, the nature of its cause, and the nature and address of the sender, should accompany each return shipment.

Returned equipment is to be sent to the following address:

Microcomputer Service Center 675 Almanor Avenue Sunnyvale, CA 94086

Attn: Microcomputer Service Manager

Mail Stop 15205

Telephone: (408) 721-5883

Correspondence should be sent to the following address:

Domestic Contact
National Semiconductor Corp.
2900 Semiconductor Drive
Santa Clara, CA 95051
Attn: Microcomputer Service Mgr.
Mail Stop: 15205

Telephone: (408) 721-6279

European Contact
National Semiconductor GmbH
Industriestrasse #10
D8080 Fuerstenfeldbruck
West Germany
Telephone (08141) 1371

Telex: 05-27649

In other countries, contact your local National Semiconductor Sales Office or authorized representative.

3.3 Installation

Installation of the SPM-A15 (or SPM90/A15) and any of the various emulator boards is illustrated in *Figure 3–1* and discussed in the following text.

3.3.1 ISE Board

The ISE Board is designed for installation in the expander card cage contained within the STARPLEX System. This cage is located at the left side of the STARPLEX Base Module as viewed from the operator position. It is accessed by opening the card cage access door located on the left side of the base module. Install the ISE Board according to the following procedure:

- 1. Turn the STARPLEX power switch to OFF.
- Open the card cage access door on the left side of the base module, as viewed from the operator position.
- 3. Insert the ISE Board into any of the unused slots in the card cage. Make sure the board is correctly positioned in the card guides at the sides of the cage. Then slide the board into the cage until the edge connector fingers reach the edge connector at the board should be facing up. Gripping both ends of the cage with your fingers, assert pressure on the ends of the board with your thumbs to push the board home into the socket. As soon as the board has initially entered the edge connector, it may be completely inserted by pressing against the toggle handles at each end of the board.
- 4. Now connect the STARPLEX/Emulator cable to the ISE Board in the STARPLEX card cage. The cable is keyed so that it cannot be connected incorrectly. The STARPLEX ISE end of the cable is terminated with two separate connectors: a 25-pin D-type MALE connector and a second 25-pin D-type FEMALE connector. Plug the MALE connector into the corresponding FEMALE connector on the ISE Board. Then plug the FEMALE connector into the corresponding MALE connector on the ISE Board.
- Close the card cage access door, ensuring that the STARPLEX/Emulator cable is not crimped between the door and the enclosure.

The installation of the ISE Board is now complete.

8

3.3.2 COPS™ Emulator Board

The COPS Emulator Board is designed to operate as a free-standing board. Four 0.5-inch nylon stand-offs on the bottom of the board raise the board off the surface on which it is resting. Although there are no mounting procedures to be followed when using the Emulator Board, care should be taken to be sure the working surface is free of metal tools, pieces of wire, or other metallic objects that might cause shorts on the board.

The Emulator Board is connected electrically to the STARPLEX™ Development System through the STARPLEX/Emulator cable that was connected to the ISE™ Board above. The remaining end of the STARPLEX/Emulator cable is terminated in a single card-edge connector (50-connector) that must be connected to the edge of the Emulator Board. This cable supplies power to the Emulator Board as well as supplying all control and data transfers between the Emulator Board and the ISE Board.

BE SURE THAT PIN 1 OF THIS CONNECTOR LINES UP WITH PIN 1 OF THE CABLE. Damage to the Emulator or the ISE Board will result if this cable is connected incorrectly. Also, do *not* install (or disconnect) this cable while the power is still on, as this also will result in damage to the Emulator or the ISE Board.

All that remains to complete the installation is to connect the COPS Emulation Cable between the user's prototype system and the Emulator Board. A DIP socket on the Emulator Board receives one end of the COPS Emulation Cable. The other end is plugged into the COPS microcontroller socket in the prototype system. This completes the installation of the COPS ISE Subsystem.

This discussion has assumed that the program execution is performed in the user's prototype system. It is possible to run the ISE Emulator Board and COPS Emulation Board without being connected to a prototype system. All portions of the program that do not depend upon data being inputted through the I/O pins will operate correctly. During the early stages of the development project, this allows the user to debug portions of the program without the prototype being

operational. Later, when the prototype becomes available, the program can be executed using the full set of COPS I/O pins.

The Emulator Board has one additional feature not yet mentioned. Four TTL inputs on the board, labeled EXT1-EXT4, can be connected by the user to points in the prototype system. During trace operations, the states of these four inputs will be stored with the other information in trace memory. The allows the user to monitor asynchronous events during program execution. In addition, two of the inputs, EXT1 and EXT2, can be used to initiate trace or breakpoint or time operations. For further installation information on the Emulator Board, refer to the manual provided with that product.

3.4 Jumpers and User Options

3.4.1 ISE Board

The ISE Board has only one user configuration. This board has five jumpers, but none are intended to be altered by the user. The standard shipping configuration is as follows:

Jumper	Description
W1	A to B (Future Option)
W2	A to B (I/O Port Page 00)
W3	A to C (I/O Port Address 10)
W4	A to B (Bus Priority Enabled)
W5	Open (-12 Volts to the Emulator)

3.4.2 Emulator Board

The Emulator Board has several user options and jumpers. For detailed information on the use of these options, refer to the manual provided with the Emulator Board.

3.5 Installation Checkout

To quickly verify the functional operation of the installed ISE Subsystem, refer to the checkout procedure at the end of the Emulator Board User's manual.




Figure 3-1. Installation of the SPM-A15 and an Emulator Board

COPS™ Monitor and Debugger (COPMON)

4.1 COPMON (COP Monitor)

COPMON is the control program that performs the interface between the STARPLEXTM console and the COPS ISETM Subsystem. This chapter discusses the format of the COPMON commands and their use in debugging programs and hardware.

COPMON allows the user to interrupt the flow of a COPS program as it is being executed on a prototype system. The interruption is directly caused by one of several events, all under user control. For instance, the interruption may be caused by the COPS chip performing an instruction fetch from a predetermined point in the program called a breakpoint. Once the flow has been interrupted, the COPS registers can be examined and modified. COPMON also allows the user to examine the trace of the program flow for the last 256 instruction cycles, either before or after a specified condition was met. This is called a trace. Possible conditions for a breakpoint or trace may be the program encountering a specified address (address), the next value of the program counter (immediate), or any combination of two external events on the Emulation Board called EXT1 and EXT2.

The TRACE command allows the user to specify the conditions that will initiate the trace and how many steps prior to meeting that condition will be traced. The GO command then arms the trace and executes the program. After a trace has been completed, the operator may examine the trace data with a TYPE command or search for an address in the trace memory with a SEARCH command. By comparing the execution sequence revealed in the trace memory with the expected sequence of instructions, deviations resulting from incorrect operation are easily found.

To speed operation, COPMON allows the operator to specify the information that will be printed out which a breakpoint, single step or trace occurs. This is done with the AUTOPRINT command, especially useful during single-step operation. The COPS registers and RAM locations can also be examined and modified directly with MODIFY. The program in shared memory can be changed with ALTER or PUT.

Another major function available on COPMON is the TIME command. This can be used to determine the time, in milliseconds, between two specified trigger conditions. (A trigger condition can be an address or any combination of the external event lines EXT1 and EXT2.)

4.2 Console Operation

To call COPMON from the STARPLEX console, the STARPLEX COPS ISE Software diskette should be loaded into disk drive #1 with a standard STARPLEX OS diskette in drive #0. The program to be loaded, COPMON, is then entered on the keyboard followed by a carriage return (CR). The system will respond:

>FDS1:COPMON COPMON, REV:A, (DATE) CHIP NUMBER (DEFAULT=420)?XXX

NOTE

In discussing any man/computer dialogue, there is a tendency to confuse "who said what." To avoid this problem, this manual will adhere to the policy of underscoring the operator-entered characters and the computer response will be printed without an underscore.

The operator must enter a chip number from Table 4-1 in response to the system query. The chip number is used by COPMON to select the correct instruction subset, memory size, and register size. If no number is entered after the chip number prompt, COPMON defaults to the COP420 number. The chip number may also be changed later with the CHIP command. After the operator responds to the initial chip number prompt, COPMON responds with the COPMON prompt symbol, "C>".

Example:

CHIP NUMBER (DEFAULT = 420)? 444 CHIP BEING EMULATED: COP 444

C>

COPMON responds with the prompt after completing the execution of each command.

The following general rules apply to the console commands:

- 1. Numbers. COPMON syntax uses both decimal and hexadecimal numbers (see Table 4-3). Input from the user is treated as decimal or hexadecimal depending on what COPMON is expecting. If COPMON expects a decimal number it assumes that the user will enter a decimal number. Hexadecimal numbers do not require a leading zero; however, they do no harm since they are ignored. F3 is a valid hex number. The usual conventions for hex, an "H" at the end of a hexadecimal number (3FH) or an "X" at the beginning of a hex number (X'1F) are illegal.
- Console Output. Console output of COPMON is normally sent to the CRT. The output of any one command may be directed to the printer by appending "LPT:" to the end of the command. (The "LPT:" must be immediately followed by a carriage return.)
 Example: C> STATUS LPT:

The status now appears on the printer, instead of the CRT.

Console output (whether to the CRT or line printer), may be interrupted at any time by pressing any key. Asterisks (*****) will be printed to indicate this.

 Disk Files. The LOAD, COMPARE ande SAVE commands use disk files. The default extension assumed is ".REL". If no device is specified, the STARPLEX default device "FDSx:" is assumed.

For convenience, both the COPMON and MASKTR programs can be copied onto the STARPLEX OS diskette. Drive #1 can then be used solely for user object programs.

8

4.2.1 Dual Processor Emulation

Users of the dual processor COPSTM chips (COP2440, COP2441, and COP2442) should note the following points before attempting emulation.

- The two processors are referred to as the X and Y processors. Processor X starts execution at address 0H on power-on, processor Y at address 401H.
- 2. COPMON makes sure that the two processors are always synchronized, that is, they execute instructions in the same order as they would if there were no breakpoints. While single-stepping, it is sometimes necessary for one processor to execute two or more instructions before the other executes any (for example, if one processor is breakpointed on a skipped 2-byte instruction).

It is possible for this synchronization to be lost, though it should not happen under normal circumstances.

When the Program Counters are printed, an asterisk (*) is used to mark the PC of the processor which will execute next.

3. The hardware places some restrictions on triggering from a reset state. The ISE (target) board synchronizes when processor Y sends out address 401H. If the trigger condition becomes valid before this, correct synchronization is uncertain. For example, if a TRACE IMMEDIATE is performed from RESET, processors X and Y may get interchanged: i.e., processor X will be displayed on the right hand side of the screen, instead of the left hand side as usual. There is a 50-50 chance of this happening.

This uncertainty also exists if an External Event condition is used for TRACE, BREAKPOINT or TIME operations starting from RESET and the condition is valid before address 401H appears.

AS FAR AS POSSIBLE, SUCH UNCERTAIN TRIGGERING CONDITIONS SHOULD BE AVOIDED. IF SUCH AN OPERATION HAS TO BE PERFORMED, THE COP CHIP SHOULD BE RESET AFTER THE OPERATION, SINCE FURTHER EMULATION MAY BE INCORRECT.

4. COPMON operates in three basic modes, referred to as the DUAL, X-only and Y-only modes. The DUAL mode is the default, 'normal' mode of operation. The X-only and Y-only modes make it simpler to concentrate on the behavior of one particular processor and temporarily ignore the other. Refer to the 'SET PROCMODE' (Section 4.3.22) command for details.

4.2.2 Documentation Conventions

The following documentation conventions are used in describing the command syntax. Upper-case and lower-case letters are used in these conventions; any combination of upper-case and lower-case letters may be used when actually entering the commands.

UPPER-CASE letters show the commands and parameter names such as key words, logical device names, switches, and options. Mandatory items are shown outside of the brackets <>, { }, and []; they must be included in the command strings.

If an item shown consists of underscored letters followed by non-underscored letters, then that item may be entered in an abbreviated form. Minimum legal abbreviation of such items is the underscored letters portion; in addition, any number of the non-underscored letters that follow may also be used. Spaces or blanks, when present in command strings, are significant; they must be entered as shown. However, multiple blanks may be used in place of a single blank and only one blank may be used in place of multiple blanks.

- < >-angle brackets enclose descriptive names (in lower-case) for user-supplied names/labels for commands, parameters, devices, and files.
- { }-braces enclose more than one item out of which one, and only one, must be used. The items are separated from each other by a logical OR sign "|".
- []-brackets enclose optional item(s). Brackets within a bracket enclose item(s) which may be optionally entered only if the item outside that inner bracket is entered.
- |-logical OR sign separates items out of which one and only one may be used.
- ...-three consecutive periods indicate optional repetition of the preceding item. If a comma precedes the three periods, then each item must be separated from the other by a comma.

4.3 COPMON Console Commands

The COPMON console commands are summarized in Table 4-2 and are described in detail here. Commands may be abbreviated to one or two characters as indicated by the underscored characters in Table 4-2 and in the syntax descriptions in the following discussion. Command options are defined in Table 4-3.

4.3.1 ALTER SHARED MEMORY Command

Syntax: ALTER [<addr>] [,[<value>]...]

This command alters the contents of consecutive shared memory locations to the specified hexadecimal values beginning at the specified address. Consecutive commas will increment the current address pointer, leaving the data at these locations unaltered. If no address is specified, the command begins at the last altered or listed location (see LIST command). If two or more values separated by spaces are given for <value>, the last of these values will be the one stored. The alterable range of shared memory is determined by the chip number. The COP chip is reset if it was running.

Example:

C> A 1CF,D0,,D1 ← Places in D0 location 1CF, leaves 1D0 unchanged, and places D1 in location 1D1.

4.3.2 AUTOPRINT Command

Syntax: <u>AU</u>TOPRINT [<print opt> [<print opt>...]]
The AUTOPRINT command is used to specify the infor mation that will be printed when the COPS chip encoun-

ters a breakpoint, is single-stepped, or executes a trace. Table 4–3 lists all of the allowable print options. The default value is ALL which sets all of the applicable options on except S and ST. Some of the print options are only valid for breakpoints and single-steps; others are valid for trace operations. An "LPT:" entered at the end of the line will cause the autoprint output to go to the printer instead of the console. The 16-digit contents of any specified RAM register will be printed, left to right, most-significant digit to least-significant digit.

Example:

C> AU A, P

causes the contents of the accumulator and the program counter to be printed after each breakpoint and single-step operation.

If it is desired to modify the current list of print options, a "+" or "-" may be placed in front of the list of options. In this case, ALL may not be used as a print option.

Example:

C> AU A,P ← Accumulator and program counter put in print option list

C> <u>AU + M2</u> ← Now memory register 2 is also printed along with the accumulator and program counter.

If no <print opt>'s are specified, the autoprint feature is turned off.

Example:

C>AU ← AUTOPRINT off

COP2440, 2441, 2442 users should refer to the 'SET PROCMODE' command (section 4.3.22) for changes in print opt>'s with the default processor setting.

4.3.3 BREAKPOINT Command

Syntax: BREAKPOINT [<cond>[/<cond>...]]
[,<occur#>[,<gopt>]]

The BREAKPOINT command sets the breakpoint enable flag and establishes the conditions that will cause breakpoints to ccur. Up to ten conditions can be specified, but only the first will be monitored. When that condition is satisfied and a breakpoint executed, the list of conditions is rotated so the next condition on the list becomes the one being monitored. If the BREAKPOINT command is entered with no conditions specified, all previous conditions are retained. If the BREAKPOINT command is entered with one or more conditions, all of the previous conditions are cleared and replaced by the new ones contained in the command string. If the occurrence number is not specified, the system defaults to the last specified value. If <gopt> is specified, the breakpoint operation occurs repeatedly on successive conditions in the circular list. This continues until a break is received from the console. When the breakpoint occurs, the data specified earlier by the AUTOPRINT command is printed out to provide the operator with a snapshot of the pertinent data during the COPS program execution.

During a breakpoint, the system automatically does a trace with a prior count of 240. This information about the 240 cycles prior to the breakpoint may be printed using the TYPE command. Locations corresponding to the breakpointed state of the chip are displayed as asterisks (******).

The BREAKPOINT command sets the breakpoint enable flag but does not actually initiate the breakpoint. That is done by the next GO command which initiates program execution. Since the breakpoint operation occurs from the shared memory on the ISE Board, if the operator is running from programs contained in PROMs on the Emulator Board, the shared memory must contain the same data as the PROMs.

Example: C> BR 2/35/I/EVX1/26, 4, G

BREAKPOINT ENABLED

A:2 A:35 IMED EVX1 A:26 OCCUR:4 GO:Y

Break flag is enabled, the next GO will cause successive breakpoints on the fourth occurrence of each of the five conditions, circling through the list until interrupted.

COP2440, 2441, 2442 users should refer to the 'SET PROCMODE' (section 4.3.22) command for changes in <cond> with the default processor setting. Also, during a breakpoint, both processors are traced, even if the mode is X-only or Y-only.

4.3.4 CLEAR Command

Syntax: CLEAR

The CLEAR command clears the breakpoint enable, trace enable, and time enable flags. The conditions associated with each of these functions remains unchanged.

Example:

こ/こ

BREAKPOINT, TRACE, AND TIME DISABLED

4.3.5 CHIP Command

Syntax: CHIP < chip#>

The CHIP command allows the operator to change and display the current chip number. Since the chip number determines the memory and register size, this must be done prior to emulating a COPSTM chip. See Table 4–1. If no chip is specified, the current chip number is displayed.

Example:

C> CH 444

CHIP BEING EMULATED: COP 444

Example:

C> CH

CHIP BEING EMULATED: COP 444

If the chip being emulated is a COP410 or a COP 411, COPMON will respond with another query:

ROMLESS PART (DEFAULT = 401)?

8

The operator must enter either of the following: 401, 402 or 404 depending on which ROMless part is being used on the Emulator Board (COP401L, COP402 or COP404L).

Example:

CHIP NUMBER (DEFAULT = 420)? 411

ROMLESS PART (DEFAULT = 401)? 402

CHIP BEING EMULATED: COP 411

ROMLESS PART BEING USED: COP 402

C>

4.3.6 COMPARE Command

Syntax: COMPARE < filename >

The COMPARE command checks the load module on disk against the shared memory on the ISE™ Board. Each pair of values that does not compare is displayed. This continues until either the entire file has been examined or a break is received from the console. The COP chip is reset.

Example:

C> CO FDS1:DEMO

003 S:00 F:3C 057 S:8A F:B3 ← S: indicates shared memory, F: indicates a disk file, and 003 indicates an address.

COMPARE DONE

Note: Only those shared memory locations which are defined in the load module are compared.

4.3.7 DEPOSIT Command

 $Syntax: \underline{D}EPOSIT < value>, < addr \ range>$

This command puts the specified value into each location of the specified address range. If the COP chip is running, it will be reset.

Example:

C > DF6, $11/1E \leftarrow F6$ is put in locations 11 through 1E of shared memory.

4.3.8 END Command

Syntax: END

Exits from COPMON and returns control to the STAR-PLEXTM Operating System. Pressing the END Key on the keyboard also has the same effect.

Example:

C> END

4.3.9 FIND Command

Syntax: FIND <value>[,<addr range>[,<mask>]]

The FIND command searches the shared memory for the specified value and each occurrence is printed out. If the mask option is present, each shared memory byte is ANDed with the value of <mask> before it is tested. This allows the user to search out specific portions of bytes. If the mask option is not specified, it defaults to OFFH. Each occurrence of value is printed

on the console until the search is done or it is interrupted from the console. If the COP chip is running it will be reset.

Example:

C> F 8E,200/3FF 2CC:8E 2B0:8E 3FF:8E FIND DONE

If the <value> typed in is three characters or more, a 2-byte search is performed. This is useful for locating 2-byte instructions. In this case, the mask defaults to OFFFFH.

Example:

C> <u>F 6310, 100/3FF</u> 275:6310 372:6310 FIND DONE

4.3.10 GO Command

Syntax: GO [<addr>]

GO [<addrx>][,<addry>] ← Dual processor only, see note below.

The GO command causes the COPS chip to go to a specified address and begin executing the program there. The details of exactly how this is done vary somewhat depending on the status of the chip and the breakpoint and trace enable flags. Generally speaking, a breakpoint will be initiated if the breakpoint enable flag is set, a trace will be done if the trace enable flag is set, a time operation will be done if the time enable flag is set, and the chip will be started in a normal manner if neither flag is set. See Table 4-4. Breakpoint and trace flags remain unchanged after the GO command. For example, if the breakpoint flag is enabled, the first condition on the list is EVOX, the autoprint options are B, P, and <gopt> is not set, the following sequence will occur:

Example:

C>GO

BREAKPOINTED ON EVOX AT A:xxx

B:01 P:xxx

xxx indicates the address at which EVOX occurred. A similar message would appear if trace were enabled instead of breakpoint.

Note: For COP2440, 2441, 2442 users:

Two addresses can be specified when emulating dual-processor COPS.

<addrx> = address for processor X <addry> = address for processor Y

If the processor mode is X-only or Y-only (see 'SET PROCMODE' command), and a single address is specified, it is assumed to refer to the default processor.

Example:

C>SET PR Y ← set processor Y as default

C>G 58 ← will start processor Y at address 58

C>G 27,439 ← start processor X at 27, processor

Y at 439

4.3.11 HELP Command

Syntax: HELP

The HELP command causes a summary of the COP-MON commands to be printed on the console. The HELP key on the STARPLEX keyboard has the same effect.

4.3.12 LIST Command

Syntax: LIST (<addr range>[.<addr range>...]]

The LIST command lists the contents of the shared memory across the specified address ranges. Each range printed begins at the next lower multiple of X'10. If <addr range> is just one value, only the contents of that location are printed. If no address range is specified, 256 locations are listed starting from the multiple of X'10 below the current address. The current address is the last address printed or altered. Subsequent LIST commands with no operands will list the next 256 locations. The COPSTM chip is reset only if it was running when the LIST command was issued.

Example:

C> L 4/8

000 00 C2 00 F2 03 29 76 AA D0

4.3.13 LOAD Command

Syntax: LOAD < filename > [0]

This command loads the specified load module into shared memory. If the optional "0" (for 'Overlay') is present in the command string, the shared memory will not be cleared out first. LOAD automatically resets the COPS chip.

Example:

C> LO DEMO

FINISHED LOADING

4.3.14 MODIFY Command

Syntax: MODIFY < print opt >, < value > [, < value 1 > . . .]

The MODIFY command is used to change the registers on the COPS chip. Since these registers include the I/O ports as well as the general purpose registers and RAM registers, the MODIFY command can be used to debug a hardware prototype system prior to the prototype software being completed. Each MODIFY command is used to change a single register on the chip. The MODIFY command is valid only while breakpointed.

Example:

C> BR 1

BRKPT ENABLED

A:001 OCCUR 1 GO:N

C> R

CHIP IS RESET

C> GO

BREAKPOINTED ON A:001 AT A001

C> M MO. 0.1.2.3.4.5.6.7.8.9.A.B.C.D.E.F ← This command sets memory register 0 digit 0 to 0, memory register 0 digit 1 to 1, etc.

C> M M15,5,6,7,8 . . . ← This command sets memory register 1 digit 5 to 5, etc.

C> M E,4 ← This command loads the E register with 4 (enable Q register to L bus).

C> M Q,AA ←This command, in conjunction with the previous command, loads the Q register with AA and thus puts AA on the L bus.

C> M D.B ← This command puts a HEX B on the D port. Bits 0, 1, 3 are high and bit 2 is low.

C> M B.3D ← This command sets the B register to RAM address 3.13.

COP 2440, 2441, and 2442 users should refer to the 'SET PROCMODE' command (Section 4.3.22) for changes in < print opt>'s with the default processor settina.

4.3.15 NEXT Command

Syntax: NEXT [<gopt>]

NEXT [$\langle gopt \rangle$] | X[, $\langle gopt \rangle$] | Y[, $\langle gopt \rangle$] \leftarrow Dual processor only. See 'SET PROCMODE' command.

This command is identical to the SINGLESTEP command (see Section 4.3.18), except at a JSR or JSRP instruction, where it will set a breakpoint at the instruction immediately after the JSR/JSRP and breakpoint thereafter executing the subroutine in real-time.

4.3.16 PUT Command

Syntax: PUT [<addr>][,<instruct>[,<instruct>]]

The PUT command replaces the contents of the shared memory beginning at the address specified with the opcodes of the specified instruction mnemonics. If no address is given, placement begins at the current address. This command resets the COPS chip if it is running. Instruction opcodes may be directly specified in the operand field. Instructions with double operands may only be specified in hex format and, unlike the assembler format, double operands may not be separated by commas (e.g., LBI 23 is OK; LBI 2, 3 is not allowed).

Example:

C> P 130, CLRA, AISC 5, LBI 39

C>

4.3.17 RESET Command

Syntax: RESET

This command resets the COPS chip and sets the reset flag, which in turn determines the operation of the GO command. See Table 4-4.

Example:

C> R

CHIP IS RESET

4.3.18 SINGLESTEP Command

Syntax: SINGLESTEP [<gopt>]

SINGLESTEP [<gopt>]|X[,<gopt>]|Y [.<gopt>] Dual processor only. See 'SET PROCMODE' command.

The SINGLESTEP command performs a breakpoint on the next instruction. If the COPS chip is reset, it breakpoints at address 1. If it has already breakpointed, it steps one instruction. After each single step, information specified in the AUTOPRINT command is printed. If <gopt> is included, it will automatically step and print data until interrupted by the console.

If the COP chip is breakpointed, a carriage return is identical to single step without <gopt>.

Example:

C> <u>S G</u> ← Go immediately after printing. (Step) A:0 P:10 51 AISC 1

(Step)

A:1 P:11 53 AISC 3

.

4.3.19 SAVE Command

Syntax: SAVE < filename >

This command saves the contents of shared memory in the specified file. All of shared memory, from address 0 to the maximum address of the chip being emulated, is saved. Shared memory itself is unchanged. This file may later be loaded back into shared memory using the LOAD command. The COPSTM chip will be automatically reset. The saved program *cannot* be used in MASKTR to generate a transmittal file.

Example:

C> SA MYPROG.002 SAVED MYPROG.002

4.3.20 SEARCH Command

Syntax: SEARCH < addr>

This command searches the Trace memory for the specified address. Each occurence is displayed and it searches until finished or interrupted by the console. Each line of output from the SEARCH command and the TYPE (trace memory) command contains the following information, from left to right:

- 1. Trace Memory location.
- 2. Location relative to TRACE condition location.
- 3. Program counter.
- 4. Skip Indication.
- 5. Value of external event inputs E4-E1, left to right.

Example:

C> <u>SE 2FE</u>
0 0 A:2FE SKIP E:1111
8 8 A:2FE E:1101
SEARCH DONE

4.3.21 SET Command

Syntax: <u>SET SIO</u>MODE < Y/N>; SET STACKMODE < Y/N>

This command allows the user to turn the SIOMODE and STACKMODE flags on and off. The SIO register will be dumped during breakpoint and can be modified only if SIOMODE is on. Similarly, if STACKMODE is on, the stack will be dumped and displayed during breakpoint and single-step. The stack may also be modified.

There is one limitation in using STACKMODE. If the COP is breakpointed in an interrupt routine and STACKMODE is ON, the interrupt skip status flag in the COP chip may be lost. It cannot be restored. (If lost, a message will be printed.) This limitation does not apply to the COP440, 441, 442, 2440, 2441, 2442 and hence, for these chips, the default is STACKMODE ON?

Use of the SET command will automatically reset the COP chip and set AUTOPRINT to ALL.

Example:

C> <u>SET ST Y</u> STACKMODE : Y

4.3.22 SET PROCMODE Command (COPS 2440, 2441 and 2442 only.)

Syntax: SET PROCMODE {X|Y|D}

This command is used to set the default processor mode for dual processor emulation. The effects of setting a particular mode are best seen by example.

1. BREAKPOINT, TRACE and TIME < cond>s.

A hex address by itself refers to the default processor.

Example:

C>SET PR D ← Set 'DUAL' mode

C>BR 23 ← Breakpoint on address 23 of either processor

C><u>BR 23-X</u> ← Breakpoint on address 23 of processor X

C><u>SET PR X</u> ← Set 'X-only' mode (i.e., default is X)

C>BR 234 ← Breakpoint on address 234 of processor X

C>TR 23-Y - Trace on address 23 of processorY

C>TR 23-D ← Trace on address 23 of either processor

The default processor setting has no effect on External Event or Immediate triggering.

Example:

C>TR EVX1

This will initiate a trace when External Event 1 = 1, regardless of the default processor setting and regardless of the processor cycle during which the event is detected.

2. AUTO PRINT, TYPE and MODIFY < print opt>s

Example:

C>SET PR D ← Set 'DUAL' mode

C>AU AX,CY - Will print AX and CY

C>MO A,3 ← Is ambiguous (Modify AX or AY?)

C>SET PR Y ← Set 'Y-only' mode (i.e., default is Y)

C>AU A,BX,C - Will print AY,BX,CY

all processor Y registers (i.e., AY,CY, etc.)

C>MO A,3 ← Will modify AY to 3

3. SINGLESTEP and NEXT operations

Syntax: SINGLESTEP [<gopt>]|X[,<gopt>]|Y
[,<gopt>]

(or NEXT)

Example:

C>SET PR D ← Set 'DUAL' mode

C><u>S</u> ← Singlestep on processor which is to

 $C > \underline{S} \ \underline{G} \leftarrow Single step continuously on alternate processors$

 $C > SET PR X \leftarrow Set 'X-only' mode (i.e., default is X)$

C>N ← Do a 'NEXT' on processor X

C>SY ← Singlestep on processor Y

C>S G ← Singlestep continuously on

processor X

4. GO operation

Refer to 'GO' command description, Section 4.3.10.

As with other SET commands, the SET PROCMODE command will reset the COPS chip and restore default AUTOPRINT conditions. In addition, it will set BREAK-POINT, TRACE, and TIME conditions to their default values.

4.3.23 SHARED MEMORY Command

Syntax: SHARED MEMORY < Y/N>

This command allows the operator to specify whether the COPS chip runs from shared memory or the PROMs on the Emulator Board. If "Y" is entered, the chip will run from shared memory. If "N" is entered, the chip will run from the PROMs. The chip is automatically reset by this command.

Example:

C>SHY

SHARED MEMORY MODE

C>SH N

PROM MODE

C>

4.3.24 STATUS Command

Syntax: STATUS

This command causes the status of the COPS chip and various internal conditions to be printed out.

Example:

C>ST

CHIP BEING EMULATED: COP420

CHIP IS RESET

BREAKPOINT, TRACE AND TIME DISABLED

SHARED MEMORY MODE

NO UNASSEMBLY

SIO REG MODE: N

STACK MODE: N

BRKPT CONDITIONS:

A:005 OCCUR: 1 GO:N

TRACE CONDITIONS:

EVX1 OCCUR.1 PRIOR.0 GO:N

TIME CONDITIONS:

A:001 OCCUR:1 A:237 OCCUR:2 GO:Y

4.3.25 TIME Command

Syntax: TIME [<cond1>[,<occur1>]

[/<cond2>[,<occur2>[,<gopt>]]]]

The TIME command sets and prints the conditions which control the time measurement. This timer is started when the first set of conditions is met and the timer is stopped when the second set of conditions is met. The second set of conditions is invoked only after the first set of conditions is satisfied, and it is looked for from that time. If those conditions have been encountered prior to the first set of conditions having been met, they are ignored. If only cond1 is specified, cond2 is set to cond1 and occur2 is set the same as occur1. If cond1 and cond2 are specified, occur1 and occur2 are left at their previous values.

The time is reported in milliseconds. The limits on the TIME command are that the time between the events must be greater than $500\,\mu s$ and less than nine minutes. If the time is less than $500\,\mu s$, the events may not be recognized, or if they are recognized, the time reported could be wrong. If the time is greater than nine minutes, a timer overflow message will be printed. The resolution of the TIME command is $\pm 100\,\mu s$.

As in the TRACE command, the TIME command is not initiated until a GO command is issued. The TIME, TRACE, and BREAKPOINT commands are mutually exclusive.

COP2440, 2441, and 2442 users should refer to the 'SET PROCMODE' command (Section 4.3.22) for changes in <cond> with the default processor setting.

NOTE

The TIME command operates by disabling interrupts on the STARPLEX™ CPU and maintaining a software timer based on CPU instruction execution times. THIS WILL TEMPORARILY HALT THE STARPLEX SYSTEM REAL-TIME CLOCK, but will not affect operation of the system in any other manner.

Example:

C> TI EVX1,2/234,3 ← This command will measure the time from the second positive transition on EXTERNAL EVENT 1 (high on 1, don't care on 2) to the third occurrence of address 234 after the EXTERNAL EVENT condition has been met.

TIME ENABLED

EVX1 OCCUR: 2 TO A:234 OCCUR: 3 GO:N:

C> TI 350, 1/24,2,G ← This command will measure the elapsed time from the first occurrence of address 350 to the second occurrence of address 24 after the occurrence of address 350. It will repeat this until interrupted from the keyboard.

TIME ENABLED

A:350 OCCUR:1 to A:024 OCCUR:2 GO:Y

C> TI 44

TIME ENABLED

A:044 OCCUR:1 TO A:044 OCCUR:1 GO:N

C>GO ← This example shows the default conditions of the command. Used with the previous example, this command will measure the elapsed time between the first occurrence of address 44 and the next occurrence of address 44.

TIME FROM A:044 TO A:044 = 16.8 MS

4.3.26 TYPE Command

Syntax: TYPE [<print opt>[,<print opt>...]]

The TYPE command prints out the information specified to the printer or console. As with the AUTOPRINT command, if a RAM register is specified, its 16-digit contents will be listed, from left to right, most significant digit to least significant digit. If no options are specified and a trace operation was just executed, trace memory will be displayed in blocks of 16. When printing trace memory while the chip is breakpointed, the last eight locations of trace memory will not be displayed.

Example:

C>TP, Q, B, M1F,M2

B:10 Q:FF P:004 0F LBI 0 M1F:0

M2:00000000120F120E

COP2440, 2441, and 2442 users should refer to the 'SET PROCMODE' command (Section 4.3.22) for changes in <print opt> with the default processor setting.

4.3.27 TRACE Command

Syntax: <u>TR</u>ACE [<cond>[,<occur#>[,<prior> [,<gopt>]]]]

This command allows the user to set the print trace conditions. During a Trace operation, COPMON stores each consecutive value of the COPSTM program counter in a 254-word circular buffer, so that at any time during trace operating, the buffer has the previous 254 values of the program counter. The <cond> has been met the number of times specified by <occur#>, COPMON saves the number of values of the program prior to <cond> specified by <pri>prior>, and fills the rest of the buffer with the subsequent values of the program counter. It then prints the <cond> specified and the address where <cond> was recognized, followed by any trace data specified by the AUTOPRINT command.

If <cond>, <ocur#> or <pri> are omitted, they retain their previous values. If <gopt> is included, then each time a trace operation is finished, another GO command is performed with the same conditions continuing until interrupted by the console. The TRACE command does not initiate trace operation, but sets the Trace Enable flag so that trace operation is initiated on the next GO command. See Table 4-4.

Example:

C> TR EVOX, 2, 22

TRACE ENABLED:

EVOX OCCUR:2 PRIOR:22 G:N

Under certain conditions (see Table 4-4), the <prior> count specified may not be fulfilled. That is, <cond> may occur before <pri>cycles of the chip. In this case, when typing trace memory, a message of the form "ONLY nn prior LOCATIONS TRACED" will appear.

Example: Assume that all of shared memory contains NOP instructions, except location 0, which has a CLRA instruction.

C>R

CHIP IS RESET

C> AU A,P

C> S_

STEP

A:0 P:001

C> TR 5,1,245


TRACE ENABLED
A:005 OCCUR:1 PRIOR:245 GO:N

C> G

TRACED ON A:005 AT A:005

C> T 0/250

Only Four Prior Locations Traced



COP 2440, 2441, and 2442 users see 'SET PROCMODE' command for changes in <cond> with the default processor setting.

Also, when in DUAL mode, both processors are traced, and trace memory is restricted to locations 0 through 252. Processor X is displayed on the left hand side of the screen, processor Y on the right hand side.

If the mode is X-only or Y-only, only that processor is traced.

4.3.28 UNASSEMBLE Command

Syntax: UNASSEMBLE { Y | N }

The UNASSEMBLE command mode will give an opcode and mnemonic for each instruction. This command selects the unassemble mode for use during trace and list operations. If a LIST is started on the second byte

of a two-byte instruction, the unassembly will be incorrect until two successive one-byte instructions are encountered.

Table 4-1. Valid Chip Numbers

CHIP#	Memory Size	RAM Register Address	RAM Digit Address		
410/411	0-1FFH	0H-3H	0,9H-0FH		
420/421/422	0-3FFH	0H-3H	0H-0FH		
444/445	0-7FFH	0H-7H	0H-0FH		
440/441/442	0-7FFH	0H-9H	0H-0FH		
2440/2441/	0-7FFH	0H-9H	0H-0FH		
2442					

Note: One of these numbers must be entered into the computer in response to the query for CHIP NUMBER? If no number is entered, COPMON will use the default chip number 420.

Table 4-2. Summary of COPMON Console Commands

Command Name	செள்ளம் தொர்க்க	Description
<u>A</u> LTER	[<addr>][,[<value>]]</value></addr>	Alter Shared Memory
<u>AU</u> TOPRINT	[<print opt="">[,<print opt="">]]</print></print>	Set Print Options
<u>BR</u> EAKPOINT	[<cond>[/<cond>]][,<occur#>[,<gopt>]]</gopt></occur#></cond></cond>	Set Breakpoint
<u>C</u> LEAR		Clear Trace and Breakpoint Flags
<u>CH</u> IP	<chip#></chip#>	Set or Display Chip Number
<u>CO</u> MPARE	<filename></filename>	Compare File with Shared Memory
<u>D</u> EPOSIT	<value>, <addr range=""></addr></value>	Deposit Values into Shared Memory
<u>F</u> IND	<value>[,<addr range="">[,<mask>]]</mask></addr></value>	Find Value in Shared Memory
END		Exit COPMON
GO	[<addr>]</addr>	Begin Program Execution
GO	[<addrx>][,<addry>]</addry></addrx>	(Dual Processor Chips Only)
<u>H</u> ELP		Display Command Summary
<u>L</u> IST	[<addr range="">[,<addr range="">]]</addr></addr>	List Shared Memory
<u>LO</u> AD	<filename>[0]</filename>	Load Shared Memory from File
<u>M</u> ODIFY	<pre><print opt="">,<value>[,<value1>]</value1></value></print></pre>	Modify Registers and COPS RAM
<u>N</u> EXT	[<gopt>]</gopt>	Breakpoint on Next Instruction
<u>N</u> EXT	$[\leq gopt >] X[, \leq gopt >] Y[, \leq gopt >]$	(Dual Processor Chips Only)
<u>P</u> UT	[<addr>][,<instruct>[,<instruct>]]</instruct></instruct></addr>	Put Instruction (Assemble)
<u>R</u> ESET		Reset Chip
SINGLESTEP	[<gopt>]</gopt>	Single-Step
<u>S</u> INGLESTEP	$[\leq gopt >] X[, \leq gopt >] Y[, \leq gopt >]$	(Dual Processor Chips Only)
<u>SA</u> VE	<filename></filename>	Save Shared Memory into File
<u>SE</u> ARCH	<addr></addr>	Search for Address in Trace Memory
<u>SET</u>	SIO {Y/N} or ST {Y/N}	Set SIOMODE or STACKMODE Flags
SET	PR < proc>	Set Default Processor Mode. Dual Processor
		Only
SHARED MEM	{Y/N}	Set/Clear Shared Memory Mode
<u>ST</u> ATUS		Display Chip Status
<u>TI</u> ME	[<cond1>[,<occur1>][/<cond2>[,<occur2> [,<gopt>]]]</gopt></occur2></cond2></occur1></cond1>	Measures Elapsed Time
<u>T</u> YPE	[<print opt="">[,<print opt="">]]</print></print>	Type Breakpoint or Trace Data
<u>TR</u> ACE	[<cond>[,<occur#>[,<prior>[,<gopt>]]]]</gopt></prior></occur#></cond>	Set Trace Conditions
<u>U</u> NASSEMBLE	{Y/N}	Display Instruction Mnemonics of the Data in Shared Memory

Table 4-3. Operand Syntax

Operand	Description
<addr></addr>	One to three hexadecimal digits, < = maximum address of the chip defined by <chip#>. P = Previous address. = Current address, i.e., last address altered or typed. N = Next address. L = Last address defined by chip number.</chip#>
<addr cond=""></addr>	Address in hexadecimal, greater than 0, less than or equal to maximum address of chip.
<addr range=""></addr>	<addr>[/<addr>]</addr></addr>
<chip#></chip#>	410, 411, 420, 421, 422, 444, 445, 440, 441, 442, 2440, 2441 or 2442
<cond></cond>	<addr cond=""></addr>
	<evt cond=""> I = immediate trace or breakpoint. Cannot use with TIME command. <addr cond="">-<pre>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-</pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre>cond>-<pre< td=""></pre<></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></addr></evt>
<dig#></dig#>	Hexadecimal digit specifying RAM digit address, see Table 4-1.
<end></end>	Decimal 0-253; last location of trace memory desired. (See Note 1.)
<evt cond=""></evt>	EV00, EV01, EV10, EV11, EVX0, EVX1, EV0X or EV1X.
	Format: EV <ext2><ext1></ext1></ext2>
	'1' = Logic 1 '0' = Logic 0
	'X' = Don't care
<filename></filename>	Valid STARPLEX filename, default extension assumed is . REL.
<gopt></gopt>	G = Go immediately after printing.
<instruct></instruct>	Valid COPS instruction mnemonic with hexadecimal with operand. The operand is hexadecimal.
<mask></mask>	Hexadecimal 0-0FFH. (0-0FFH for a 2-byte FIND).
<occur#></occur#>	Decimal 1-256. Number of times < cond> occurs before initiating BREAKPOINT, TRACE or TIME.
<pre><pre><pre><pre><pre><pre><pre>(See Note 2)</pre></pre></pre></pre></pre></pre></pre>	A = Accumulator (BR,M) ALL = All breakpoint data (BR) B = RAM address register B (BR,M) C = Carry bit (BR,M) D = Output port (M) E = EN register (M) (See Note 3.) G = G I/O port (BR,M) H = H I/O register (BR,M) I = I input port (BR) L = L I/O port (BR)
<pre><pre><pre><pre>(cont'd)</pre></pre></pre></pre>	M = All RAM on chip (BR) M <reg#> = RAM Register < reg#> (BR,M) M<reg#> < dig#> = RAM digit < reg#> < dig#> (BR,M) N = N (stack pointer) register (BR,M) P = Program counter (BR) R = R I/O register (BR,M) S = Serial I/O register (only if SIOMODE is true) (BR,M) SA = Stack register SA: SB = Stack register SB. : (BR,M) SC = Stack register SC. : See Note 4. SD = Stack register SD: ST = All stack registers (only if STACKMODE is true) (BR) T = Trace memory 0 through 253 (BR,TR) (See Note 2.) Ti = T (Timer) register (BR,M) <start> = Trace memory coation < start> (BR,TR) <start> / <end> = Trace memory < start> through < end> (BR,TR) AX,BX,CX,NX = A,B,C & N registers of processor X (BR,M) AY,BY,CY,NY = A,B,C & N registers of processor Y (BR,M)</end></start></start></reg#></reg#>
	PX = Program Counter, Processor X (BR) PY = Program Counter, Processor Y (BR) SAX,SBX,SCX,SDX = Stack registers of Processor X (BR,M) SAY,SBY,SCY,SDY = Stack registers of Processor Y (BR,M) STX = All stack registers of Processor X (BR) STY = All stack registers of Processor Y (BR)

Table 4-3. Operand Syntax (continued)

Operand	Description	
<pri>></pri>	Decimal 0-253, number of addresses traced prior to < cond > (See Note 2.)	
<pre><pre><</pre></pre>	X Y D designates processor X, Y, or Dual.	
<reg#></reg#>	Hexadecimal digit specifying RAM register.	
<start></start>	Decimal 0-253; first location in trace memory desired (See Note 2.)	
<value></value>	Hexadecimal 0-0FFH	

Note 1: If using a Dual processor COPS in Dual mode, the maximum value is limited to 252.

Note 2: Print options marked with (BR) apply to breakpoint and singlestep operations, those marked (TR) apply to trace operations, and those marked (M) apply to the Modify command.

Note 3: Also applies to breakpoint and singlestep (BR) for COPS 440, 441, 422, 2440, 2441 and 2442.

Note 4: Valid only if STACKMODE is true. Also, for COPS 440, 441, 442, 2440, 2441 and 2442, if not a valid stack entry as indicated by the stack pointer reg N, a '?' is printed after the entry. For example, on the COP 440, if N = 1, SA and SB are printed as SA:023 SB:344?

Table 4-4. GO Operation Summary

Address Given	BRKPT or TRACE Enabled	COP Chip Status	Function Performed
No	No	Reset	Start chip at addr 000.
No	No	Breakpointed	Start chip at BRK addr.
No	No	Running	"COP ALREADY RUNNING."
No	BRKPT	Reset	Start chip at addr 000, enter breakpoint mode.
No	BRKPT	Breakpointed	Start chip at BRK addr, enter breakpoint mode.
No	BRKPT	Running	Enter the breakpoint mode.
No	TRACE	Reset	Start chip at addr 000, enter trace mode.
No	TRACE	Breakpointed	This is allowed, but the prior count condition specified by the user in enabling TRACE may not be fulfilled.
No	TRACE	Running	Enter TRACE mode.
Yes	No	Reset	Breakpoint at 1, start chip at (ADDR).
Yes	No	Breakpointed	Start chip at (ADDR).
Yes	No	Running	"COP ALREADY RUNNING."
Yes	BRKPT	Reset	Breakpoint at 1, start chip at <addr>, enter breakpoint mode.</addr>
Yes	BRKPT	Breakpointed	Start chip at <addr>, enter breakpoint mode.</addr>
Yes	BRKPT	Running	Breakpoint immediate, start chip at < addr >, enter breakpoint mode.
Yes	TRACE	Reset	Breakpoint at 1, start chip at <addr>, enter trace mode.</addr>
Yes	TRACE	Breakpointed	This is allowed, but the prior count condition specified by the user in enabling TRACE may not be fulfilled.
Yes	TRACE	Running	Breakpoint immediately, start chip at <addr>, enter trace mode.</addr>

Note: The function of the GO command depends on the mode that the COPSTM chip is in whether or not BRKPT or TRACE or Time is enabled, and whether or not <addr> is given.

The TIME enable flag has the same effects as the TRACE flag, i.e., if TIME is enabled, just substitute TIME for TRACE in the table.

Table 4-5. Keyword Abbreviations

Keyword	Minimum Legal Abbreviation	Keyword	Minimum Legal Abbreviation
ALTER	Α	NEXT	N
AUTOPRINT	AU	PUT	P
BREAKPOINT	.В	RESET	R
CLEAR	C	SINGLESTEP	S
CHIP	CH	SINGLESTEP	S
COMPARE	co	SAVE	SA
DEPOSIT	D	SEARCH	SE
FIND	F	SET	SET
END	END	SET	SET
GO ,	G	SHARED MEM	SH
GO	G	STATUS	ST
HELP	н	TIME	Ti
LIST	L .	TYPE	T -
LOAD	LO	TRACE	TR
MODIFY	M	UNASSEMBLE	U
NEXT	· N		

Mask Transmittal Program (MASKTR)

5.1 MASKTR

After all of the program writing, software bug hunting, hardware glitch locating, and so on, we are at last ready to turn our software into ROM masked COPSTM chips. To do this, we need a way of transmitting our program to National Semiconductor so that the appropriate masks can be fabricated and the custom COPS chips built. Of course, we could translate our program into pencil marks on cards. In the early days of ordering ROMs, this was exactly what was done. But the cost of an error is too high, and with 4,000 bytes of program to contend with, there is a very high likelihood of introducing an error.

The COPS ISE™ Subsystem solves the problem with another utility program, located on the COPS System Diskette. That program, MASKTR, accepts object code load modules prepared with the COPS Assembler as inputs and translates them into a standard format that can be stored on a second diskette which is sent to National. That program is the subject of this chapter.

MASKTR works with two files: an input file called the Load Module and a second file created from the Load Module called the Transmittal File. The Transmittal filename is the same as the Load Module filename, but the modifier is .TRN. The Transmittal File contains the following information:

- 1. Name and phone number of the responsible person.
- 2. Company name and address.
- 3. Date.
- 4. Chip Number.
- Listing of options showing option number, option name and option value.
- 6. ROM data including addresses, unused addresses are set to oncode zero (0) which is a CI RA instruction.
- 7. Source, object, and Transmittal file checksums.

To enter any information for the Transmittal file, MASKTR must first be in the Transmittal mode. This mode may be entered with the Transmittal command (T) followed by the load module filename. The default modifier is .REL.

When MASKTR is in the Transmittal mode, the user is requested to provide the following information:

- 1. Chip number.
- 2. Name and phone number of responsible person.
- 3. Company name and address.
- 4. Date.
- 5. Option values.

MASKTR prompts the user with a description of the desired item required by the program, the current value of the data item (as last entered by the user or specified in the load module), and then asks for the new value from the user. If no change is required, a carriage return will leave the value unchanged. If a change is requested for the options, the value entered is checked for validity. Entering a blank line causes an advance to the next item to be entered.

To execute MASKTR, type:

C>:MASKTR

MASKTR, Rev:B, (Date)

T>

MASKTR uses a T> as a prompt. When it appears on the console, any of the MASKTR commands summarized in Table 5-1 can be entered.

MASKTR can be entered directly from the Command Interpreter of the STARPLEX[™] OS. It is entered in the same fashion as any other STARPLEX software utility.

5.2 MASKTR Console Commands

5.2.1 ABORT Command

Syntax: ABORT

This command aborts the creation of a Transmittal file and returns control to the Prompt mode.

Example:

T> A

ABORT TRANSMITTAL FILE CREATION

(Y/N, CR = YES)CR

TRANSMITTAL FILE ABORTED

T>

5.2.2 COMPANY Command

Syntax: COMPANY

The COMPANY command causes MASKTR to prompt the user for the company name and address. Eight lines are allowed for this entry.

Example:

T> 00

COMPANY NAME AND ADDRESS:

UNSPECIFIED

COMPANY NAME AND ADDRESS:

NATIONAL SEMICONDUCTOR

2900 SEMICONDUCTOR DRIVE

SANTA CLARA, CA 95051

CR

DATE: UNSPECIFIED

5.2.3 DATE Command

Syntax: DATE

The DATE command causes MASKTR to prompt the user for the date. One line is allowed for this entry.

Example:

T><u>D</u>

DATE: UNSPECIFIED DATE: 1 JANUARY, 1980

OPTION 1 GROUND = 0

8

5.2.4 ERROR Command

Syntax: ERROR < LPT:>

This command summarizes any option conflict which must be resolved before the Transmittal file may be created. This summary may be directed to the printer by including "LPT:" at the end of the command line.

Example:

T>

T> $\underline{\mathbf{E}}$ ILLEGAL CKO, CKI COMBINATION, CKO = 0, CKI = 4

5.2.5 FINISH Command

Syntax: FINISH

The FINISH command finishes the creation of the Transmittal file, and writes it onto the disk. If all of the options have been defined, the system will prompt the user to insert a diskette that will receive the newly created Transmittal File and will presumably be sent to National. This disk must be a formatted disk, i.e., a disk formatted with the standard FORMAT command in the STARPLEXTM Utilities.

Example:

T> <u>F</u>
(Y/N,CR = YES)? <u>CR</u>
DISK TO BE MAILED IN DRIVE FDS1:
(Y/N,CR = YES)? <u>CR</u>
CREATING FILE FDS1: xxxx.TRN

T>

5.2.6 LIST Command

Syntax: LIST

The LIST command lists the Transmittal file as it will appear on the form returned to you from National for verification and sign-off before the mask is generated. A "LPT:" at the end of this command line will cause the listing to go to the system printer.

Example:

T> L

This example will list the Transmittal file on the console. The listing may be interrupted by any keystroke. The user may then either continue the listing or return to the Prompt mode.

5.2.7 NAME Command

UNSPECIFIED

Syntax: NAME

The NAME command prompts the user for the name/phone number of the person responsible for this program. Two lines are allowed for this entry.

Example:

T> N RESPONSIBLE NAME/PHONE: UNSPECIFIED RESPONSIBLE NAME/PHONE: JOE USER 123 456 7890 COMPANY NAME/ADDRESS:

5.2.8 Option Command

Syntax: OPTION < opt#>

This command causes the program to prompt the user for the valid options for the chip specified. If the opt# is omitted, the program prompts for options from the first option.

Example:

T> O 12

OPTION 12: L3 DRIVER = UNSPECIFIED

00 = STANDARD OUTPUT

01 = OPEN DRAIN

02 = HI CURRENT LED SEG OUT

03 = CURRENT TRI-STATE

04 = LOW CURRENT LED SEG OUT

05 = LOW CURRENT TRI-STATE

OPTION 12: L3 DRIVER 01

OPTION 13: L2 DRIVER = UNSPECIFIED

5.2.9 PRINT Command

Syntax: PRINT < chip#>

The PRINT command prints out the allowable options for the chip specified in the command. If a LPT: is entered at the end of the command line, the options are sent to the printer instead of the console. The PRINT command cannot be used while in the Transmittal mode.

Example:

T> P 420

CHIP NUMBER:420

OPTION 1: GROUND

NOT AN OPTION

OPTION 1: CKO OUTPUT

00 = CLOCK GEN OUT XTAL/RES

01 = RAM KEEP ALIVE

02 = GENERAL INPUT, VCC LOAD

03 = MULTICOP SYNC IN

04 = GENERAL INPUT, HI-Z

5.2.10 TRANSMITTAL Command

Syntax: TRANSMITTAL < filename >

When the TRANSMITTAL command is invoked, the chip number prompt is given. The Load Module is read into memory, and the entered chip number is checked against the chip number contained in the Load Module. If the chip numbers are not compatible, MASKTR aborts the Transmittal command and returns to Prompt mode. If the chip numbers are compatible, the valid chip number is entered into the data table and used to determine which options are valid and available. The ROM data and option values (if any) from the Load Module are also entered into the data table.

The filename specified in the TRANSMITTAL command must include the drive specification.

The examples for Transmittal are included in the next section which is a sample working session for MASKTR.

5.3 MASKTR Example

The easiest way to get a feeling for MASKTR is to follow a sample workout. In this section, a Load Module named MASKEX is to be transmitted to National. First, MASKTR itself must be called into the STARPLEXTM system.

C>:MASKTR MASKTR, Rev:B, (Date) T>T FDS1:MASKEX CHIP NUMBER: 421 LOAD MODULE CHIP NUMBER ERROR T>T FDS1:MASKEX CHIP NUMBER: 420 RESPONSIBLE NAME/PHONE: UNSPECIFIED RESPONSIBLE NAME/PHONE: JOE COPUSER (415) 777-6234 COMPANY NAME/ADDRESS: UNSPECIFIED COMPANY NAME/ADDRESS: NATIONAL SEMICONDUCTOR 2900 SEMICONDUCTOR DRIVE SANTA CLARA, CA 95051 CR DATE: UNSPECIFIED DATE: JANUARY 5, 1979 OPTION 01: GROUND = 00 NOT AN OPTION OPTION 02: CKO OUTPUT = 02 00 = CLOCK GEN OUT XTAL/RES 01 = RAM KEEP ALIVE 02 = GENERAL INPUT, VCC LOAD 03 = MULTICOP SYNC IN 04 = GENERAL INPUT, HI-Z OPTION 02: CKO OUTPUT CR OPTION 03: CKI INPUT = 04 00 = XTAL/1601 = XTAL/802 = TTL/16

03 = TTL/8

04 = RC/4

05 = EXT OSC/4

OPTION 03: CKI INPUT CR

OPTION 04: RESET INPUT = 00 00 = LOAD VCC 01 = HI-ZOPTION 04: RESET INPUT 1 OPTION 05: L7 DRIVER = 02 00 = STANDARD OUTPUT 01 = OPEN DRAIN 02 = CURRENT LED SEG OUT 03 = HI CURRENT TRI-STATE OPTION 05: L7 DRIVER CR OPTION 06: L6 DRIVER = 02 00 = STANDARD OUTPUT 01 = OPEN DRAIN 02 = HI CURRENT LED SEG OUT 03 = HI CURRENT TRI-STATE OPTION 06: L6 DRIVER CR OPTION 07: L5 DRIVER = 02 00 = STANDARD OUTPUT 01 = OPEN DRAIN 02 = HI CURRENT LED SEG OUT 03 = HI CURRENT TRI-STATE OPTION 07: L5 DRIVER CR OPTION 08: L4 DRIVER = 02 00 = STANDARD OUTPUT 01 = OPEN DRAIN 02 = HI CURRENT LED SEG OUT 03 = HI CURRENT TRI-STATE OPTION 08: L4 DRIVER CR OPTION 09: IN 1 INPUT = 00 UU = IIL LOAD 01 = TTL HI-ZOPTION 09: IN 1 INPUT CR OPTION 10: IN 2 INPUT = 00 00 = TTL LOAD01 = TTL HI-Z OPTION 10: IN 2 INPUT CR OPTION 11: VCC = 00 NOT AN OPTION

OPTION 12: L3 DRIVER = 02 OPTION 21: G0 I/O PORT = 00 00 = STANDARD OUTPUT 00 = STANDARD OUTPUT 01 = OPEN DRAIN 01 = OPEN DRAIN 02 = HI CURRENT LED SEG OUT 02 = STANDARD OUTPUT SMALL DRIVER 03 = HI CURRENT TRI-STATE 03 = OPEN DRAIN SMALL DRIVER OPTION 12: L3 DRIVER CR OPTION 21: G0 I/O PORT CR OPTION 13: L2 DRIVER = 02 OPTION 22: G1 I/O PORT = 00 00 = STANDARD OUTPUT 00 = STANDARD OUTPUT 01 = OPEN DRAIN 01 = OPEN DRAIN 02 = HI CURRENT LED SEG OUT 02 = STANDARD OUTPUT SMALL DRIVER 03 = HI CURRENT TRI-STATE 03 = OPEN DRAIN SMALL DRIVER OPTION 13: L2 DRIVER CR OPTION 22: G1 I/O PORT CR OPTION 14: L1 DRIVER = 02 OPTION 23: G2 I/O PORT = 00 00 = STANDARD OUTPUT 00 = STANDARD OUTPUT 01 = OPEN DRAIN 01 = OPEN DRAIN 02 = HI CURRENT LED SEG OUT 02 = STANDARD OUTPUT SMALL DRIVER 03 = HI CURRENT TRI-STATE 03 = OPEN DRAIN SMALL DRIVER OPTION 14: L1 DRIVER CR OPTION 23: G2 I/O PORT CR OPTION 15: L0 DRIVER = 02 OPTION 24: G3 I/O PORT = 00 00 = STANDARD OUTPUT 00 = STANDARD OUTPUT 01 = OPEN DRAIN 01 = OPEN DRAIN 02 = HI CURRENT LED SEG OUT 02 = STANDARD OUTPUT SMALL DRIVER 03 = HI CURRENT TRI-STATE 03 = OPEN DRAIN SMALL DRIVER OPTION 24: G3 I/O PORT CR **OPTION 15: LO DRIVER CR** OPTION 16: SI INPUT = 00 OPTION 25: D3 OUTPUT = 00 00 = LOAD VCC 00 = STANDARD OUTPUT 01 = HI-Z01 = OPEN DRAIN **OPTION 16: SI INPUT CR OPTION 25: D3 OUTPUT CR** OPTION 17: SO DRIVER = 02 OPTION 26: D2 OUTPUT = 00 00 = STANDARD OUTPUT 00 = STANDARD OUTPUT 01 = OPEN DRAIN 01 = OPEN DRAIN 02 = PUSH/PULL OPTION 26: D2 OUTPUT CR **OPTION 17: SO DRIVER CR** OPTION 27: D1 OUTPUT = 00 OPTION 18: SK DRIVER = 02 00 = STANDARD OUTPUT 00 = STANDARD OUTPUT 01 = OPEN DRAIN 01 = OPEN DRAIN OPTION 27: D1 OUTPUT CR 02 = PUSH/PULL OPTION 28: D0 OUTPUT = 00 **OPTION 18: SK DRIVER CR** 00 = STANDARD OUTPUT OPTION 19: IN 0 INPUT = 00 01 = OPEN DRAIN 00 = TTL LOAD **OPTION 28: DO OUTPUT CR** 01 = TTL HI-ZOPTION 29: COP FUNCTION = 00 OPTION 19: IN 0 INPUT CR 00 = NORMAL OPTION 20: IN 3 INPUT = 00 01 = MICROBUS 00 = TTL LOAD **OPTION 29: COP FUNCTION CR** 01 = TTL HI-Z OPTION 20: IN 3 INPUT CR

OPTION 30: COP BONDING = 00
00 = 28 PIN PACKAGE
01 = 24 AND 28 PIN PACKAGES
OPTION 30: COP BONDING CR
OPTION 31: IN INPUT LEVEL = 00
00 = STANDARD TTL
01 = HIGH TRIP POINT
OPTION 31: IN INPUT LEVEL <u>CR</u>
OPTION 32: G INPUT LEVEL = UNSPECIFIED 00 = STANDARD TTL
01 = HIGH TRIP POINT
OPTION 32: G INPUT LEVEL 1
OPTION 33: L INPUT LEVEL = UNSPECIFIED
00 = STANDARD TTL
01 = HIGH TRIP POINT
OPTION 33: L INPUT LEVEL 1
OPTION 34: CKO INPUT LEVEL = UNSPECIFIED
00 = STANDARD TTL
01 = HIGH TRIP POINT
OPTION 34: CKO INPUT LEVEL <u>0</u>
OPTION 35: SI INPUT LEVEL = UNSPECIFIED
00 = STANDARD TTL
01 = HIGH TRIP POINT
OPTION 35: SI INPUT LEVEL <u>0</u>
T> L
TRANSMITTAL FILE
RESPONSIBLE NAME/PHONE:
JOE COPUSER
(415)777-6234
COMPANY NAME/ADDRESS:
NATIONAL SEMICONDUCTOR 2900 SEMICONDUCTOR DRIVE
SANTA CLARA, CA 95051
- · · · · · · · · · · · · · · · · · · ·

DATE: JANUARY 5, 1979

CHIP NUMBER: 420

FILE NUMBER: B8A7 62A0 102B

	OPTION	VALUE		OPTION	VALUE
01:	GROUND	= 00	19:	IN 0 INPUT	= 00
02:	CKO OUTPUT	= 02	20:	IN 3 INPUT	= 00
03:	CKIINPUT	= 04	21:	G0 I/O PORT	= 00
04:	RESET INPUT	= 01	22:	G1 I/O PORT	= 00
05:	L7 DRIVER	= 02	23:	G2 I/O PORT	= 00
06:	L6 DRIVER	= 02	24:	G3 I/O PORT	= 00
07:	L5 DRIVER	= 02	25:	D3 OUTPUT	= 00
08:	L4 DRIVER	= 02	26:	D2 OUTPUT	= 00
09:	IN 1 INPUT	= 00	27:	D1 OUTPUT	= 00
10:	IN 2 INPUT	= 00	28:	D0 OUTPUT	= 00
11:	VCC	= 00	29:	COPFUNCTION	= 00
12:	L3 DRIVER	= 02	30:	COP BONDING	= 00
13:	L2 DRIVER	= 02	31:	IN INPUT LEVEL	= 00
14:	L1 DRIVER	= 02	32:	G INPUT LEVEL	= 00
15:	L0 DRIVER	= 02	33:	L INPUT LEVEL	= 00
16:	SHINPUT	= 00	34:	CKO INPUT LEVE	EL = 00
17:	SO DRIVER	= 02	35:	SI INPUT LEVEL	= 00
18:	SK DRIVER	= 02			
so	URCE CHECK	SUM 62AC)		
OB	JECT CHECKS	SUM 102B			

TRANSMIT CHECKSUM B8A7

T> F!

(Y/N,CR = YES)CR

DISK TO BE MAILED IN DRIVE FDS1: (Y/N, CR = YES)? CR

CREATING FILE FDS1: MASKEX.TRN
T>

The disk is now ready to be sent to: National Semiconductor Corp. 2900 Semiconductor Drive Santa Clara, CA 95051

ATTN: Deborah Jacobs - D3665 ROM Control Customer Service DISK/DISK/DISK/DISK/DISK/DISK

A mailing package, which includes a label with this information, is available from:

COPS Marketing, D3667

COPS Marketing, D3667 National Semiconductor 2900 Semiconductor Drive Santa Clara, CA 95051 Phone: (408) 721–5883

Table 5-1. Summary of MASKTR Console Commands

		or macking control community
Command Name	Operand Syntax	Description
<u>AB</u> ORT		Aborts the creation of a Transmittal File.
COMPANY		Prompts for Company Name and Address.
<u>D</u> ATE		Prompts for Date.
<u>E</u> RROR	<lpt:></lpt:>	Summarizes any option conflict. LPT: sends output to the line printer.
FINISH		Finishes the creation of the Transmittal File.
<u>L</u> IST	•	Lists the Transmittal File.
<u>N</u> AME	•	Prompts for the Name/Phone Number of the person responsible for the program.
<u>O</u> PTION	<opt#></opt#>	Prompts for the valid options. opt# is the starting option number.
<u>P</u> RINT	<chip#></chip#>	Prints allowable options for chip specified. chip# is 410, 411, 420, 421, 422, 444, 445, 440, 441, 442, 2440, 2441 or 2442.
<u>T</u> RANSMITTAL	<filename></filename>	Load Module is read, and entered chip number is checked against chip number in Load Module. If the chip numbers are not compatible, MASKTR aborts the Transmittal command. If they are compatible, the valid chip number is used to determine which options are valid and available. <filename> is any valid STARPLEX filename, default extension assumed is .REL.</filename>

ROM VALUES

000 010 020 030 040 050 060 070 080 090 0A0 0B0	00 7F 51 00 33 2C 2C 52 15 48 33 3F 30	33 33 5E 00 B8 05 05 55 23 0E 2A 04 4A	5E B8 49 00 15 5F 52 21 B9 68 40 04	33 7F 48 00 5F 00 5F CA 05 8D 06 04 00	6C 2E 00 00 CC 26 48 3A 23 1D 4C 04 56	2E 7D 00 5F 50 64 49 00 32 04 30	8D 61 00 00 DA 00 25 CA 48 52 4F 04 4A	3E 80 00 5B 16 50 05 07 5F 04 06	8D 00 00 68 72 23 00 23 95 4D C7 05	91 00 00 60 CA 28 00 B9 1E C8 0E 48	3A 51 00 00 63 00 16 00 05 70 05 33 00	70 11 00 00 C6 58 23 00 04 70 51 3E 00	3E 51 00 00 00 21 38 00 83 2C 51 48	7D 03 00 00 58 EF 06 00 70 5F 22	33 51 00 00 21 91 48 00 07 48 AB 00	A8 13 00 00 F1 CA 00 00 8D 3C 48 56 00
0D0 0E0	00 00	00 00	00 00	00 00	00	00 00	00 00	00 00	00 00	00 00	00 00	00 00	00 00	00 00	00 00	00
100	43	01	4B	03	4B	03	01	03	00	4B	4B	30	02	14	24	03
110	01	23	21	03	49	02	90	A0	B4	54	93	02	24	01	A0	02
120	00	CA	08	4B	4B	D8	3B	10	30	84	FC	48	80	00	C2	90
130	4A	48	0A	4A	48	42	42	48	4A	4A	CE	88	10	02	04	41
140	5F	F7	8F	39	0F	79	71	BD	F6	09	11	70	38	36	36	3F
150	F3	3F	F3	ED	01	3E	30	36	00	00	09	31	00	0E	00	08
160	00	00	20	FF	ED	ED	56	00	00	00	C0	C0	00	C0	00	00
170	31	00	51	41	60	61	71	01	71	61	01	00	80	C8	40	83
180	1E	15	54	BF	33	2C	16	06	0F	BF	33	2C	16	06	38	15
190	33	3C	33	5F	1F	22	05	B9	4F	44	0F	05	4F	44	1E	05
1A0	4F	0E	05	3E	4F	35	50	32	4F	41	ED	6A	80	BA	33	5F
1B0	3E	35	AB	50	05	23	8F	15	23	80	05	1E	06	43	42	9F
1C0	6B	40	33	5E	3E	05	52	D0	23	3D	2A	17	05	5C	DB	D7
1D0	51	DE	23	3D	2B	68	B8	A9	A9	32	F4	6B	4D	FB	23	3D
1E0	5F	E8	2E	05	5E	E9	63	C0	A9	2D	05	3E	21	D8	3D	05
1F0	3C	32	21	22	68	18	32	2E	00	30	06	3E	AA	06	61	80

ROM VALUES

The state of the s	200 210 220 230 240 250 260 270 280 290 2A0 2B0 2C0 2D0 2E0 2F0	30 00 00 00 00 00 00 00 33 16 5A 3E 0D 2B 33	31 7D 41 5A 21 7D 41 5A A1 73 F0 05 00 11 A8 00	32 51 53 58 22 51 53 58 05 35 07 50 07 32 33 00	33 57 44 43 23 57 44 43 5F 4E BD 48 C2 03 2C	34 45 46 56 24 45 46 56 C7 58 5E 33 0F D6 16	35 52 47 42 25 52 47 42 06 CF ED A7 06 13 06	36 54 48 4E 26 54 48 5E F0 2F 33 01 1D 54 20 00	37 59 4A 4D 27 59 4A 5D 07 7D A3 C0 00 3D 42 00	38 55 4B 2C 28 55 5B 3C C2 7A 05 F0 52 13 48 00	39 40 4C 2E 29 49 5C 3E 3A 33 5C 00 07 53 00 00	30 4F 3B 2F 40 5F 2B 3F 11 A7 ED 00 C9 03 00	2A 50 7F 20 3A 40 7F 20 CD BD 07 00 1F 52 00	2D 0A 0D 08 3D 0A 0D 08 D6 5A 70 00 06 11 00	00 00 00 00 00 00 00 33 F4 2F 00 48 51 00	00 00 00 00 00 00 00 00 A2 07 7C 00 22 2D 00	FF 00 00 00 00 00 00 25 BD 77 00 00 BF 00 00	
	300 310 320 330 340 350 360 370 380 390 3A0 3B0 3C0 3D0 3E0 3F0	0A 43 F5 33 33 DD E6 00 00 00 9F 06 B0 00	0D 4C 33 91 01 15 73 00 00 00 00 5F 2E 23	0F DD B8 80 48 23 29 00 00 00 00 00 C6 70 38 00	13 29 05 6A 33 B8 25 00 00 00 51 3A B0 00	18 35 5E C0 68 05 50 00 00 00 00 68 03 3A 00	2B 50 D6 33 39 23 C9 00 00 00 00 18 C6 01 00	38 80 28 6C 13 A8 72 00 00 00 61 6A 60 00	3A F5 7F 48 DF 68 29 00 00 00 00 FB CE 40 00	35 38 38 91 29 60 43 00 00 00 00 00 89 38 C6 00	35 05 7F E6 33 39 4D 00 00 00 00 3E 13 3F 00	33 5E F5 29 2C 76 05 00 00 00 00 05 E9 4B 00	B8 E6 2C 15 16 63 50 00 00 00 00 2D 05 E4 00	D6 06 05 70 06 26 33 00 00 00 00 00 52 00 00	2A 05 5F 06 39 00 2C 00 00 00 00 3C 06 00 00	DF 50 E1 63 05 FF 07 00 00 00 00 05 23 00	29 87 06 0A 56 01 CC 00 00 00 00 3D 28 00	

Appendix A


Pinout Assignments

Emulator Board ISE ISE Board J1 Board Connector Signal Name Pin No. Pin	d J2
1 GROUND 13 2 GROUND 25 3 VCC 12 4 VCC 24 5 External Event 2 11	No.
2 GROUND 25 3 VCC 12 4 VCC 24 5 External Event 2 11	
3 VCC 12 4 VCC 24 5 External Event 2 11	
4 VCC 24 5 External Event 2 11	
5 External Event 2 11	
7 External Event 4 10	
8 External Event 3 22	
9 CLK 9	
10 SKIP 21	-
11 A8 8	
12 A9 20	
13 A3 7	
14 A7 19	
15 A1 6	
16 A2 18	
17 A4 5	
18 A0 17	
19 A6 4	
20 A5 16	
21 A11 3	
22 A10 15	
23 Not used 2	
24 Not used 14	
25 Not used 1	_
26 Not used 27 Not used 1	1
	2
29 Not used	
	3
31 Not used	
	4
33 B0 1	7
	5
35 B2 1	8
36 B5	6
37 B3 1	-
	7
39 B6 2	-
	8
41 TRACE OUT (TO) 2	
	9
43 RESET* 2	
44 PROM DISABLE* 1 45 –12V 2	0
45 –12V 2 46 –12V 1	
46 -12V 1 47 VCC 2	
47 VCC 2	
49 GROUND 2	
1	3



Section 9
COPS
Application

9



COP400 Microcontroller Family

COPS™ Family User's Guide



COPS Family User's Guide Table of Contents

Section	Description	Page
	Chapter 1. Introduction to COP400 Microcontrollers	
1.1	Summary of COP400 Microcontroller Features	9-7
	Chapter 2. COP400 Architecture	
2.1	COP420/COP421 Architecture	9-8
2.2	COP420/COP421 Functional Description	
2.3	Initialization	
2.4	COP420/COP421 Mask Programmable Options	9–12
2.5	COP420L/COP421L Description	9-15
2.6	COP420L/COP421L Mask-Programmable Options	9-15
2.7	COP420C Description	9–17
2.8	COP444L Description	9–18
2.9	COP402 and COP402M ROMIess Part Description	9–18
2.10	COP404L ROMIess Part Description	
2.11	COP410L/COP411L Architecture	
2.12	COP410L/COP411L Functional Description	
2.13	COP410L/COP411L Mask-Programmable Options	9-21
	Chapter 3. COP400 Instruction Sets	
3.1	COP420-Series/COP444L Instruction Set	9-23
3.2	COP420-Series/COP444L Instruction Set Description	9-27
3.3	COP421-Series Instruction Set Differences	9–34
3.4	COP410L/COP411L Instruction Set	9-34
3.5	COP410L/COP411L Instruction Set Differences	9-37
	Chapter 4. COP400 Programming Techniques	
4.1	Program Memory Allocation	9-42
4.2	Data Memory Allocation and Manipulation	
4.3	Subroutine Techniques	9-46
4.4	Utility Routines	9-47
4.5	Timing Considerations	9–48
4.6	BCD Arithmetic Routines	9–49
4.7	Simple Display Loop Routine	
4.8	Interrupt Service Routine	
4.9	Timekeeping Routine	
4.10	String Search Routine	
4.11	Programming Techniques for the COP421-Series, COP410L and 411L.	9–57
	Chapter 5. COP400 I/O Techniques	
5.1	Hardware Interfacing Techniques	
5.2	Software I/O Techniques	
5.3	Keyboard/Display Interface	
5.4	SIO (Serial) Input/Output	
5.5	Add-on RAM	
5.6	IN_3/IN_0 Inputs	9–77

COPS Family User's Guide List of Figures

Figure	Description	Page
2.1	COP420/COP421 Block Diagram	9–8
2.2	COP420/COP421 Connection Diagrams	9-9
2.3	COP420/COP421 Pin Descriptions	9-9
2.4	Power-Clear Circuit	9-9
2.5	COP420/COP421 Clock Oscillator Configurations	9–13
2.6	COP420/COP421 Input/Output Configurations	9–14
2.7	COP420L/COP421L Oscillator Configurations	9–16
2.8	COP410L/COP411L Block Diagram	9-19
2.9	COP410L/COP411L Connection Diagrams	9-20
2.10	COP410L/COP411L Pin Description	
2.11	COP410L/COP411L Oscillator Configurations	9-22
3.1	INIL Hardware Implementation	9-28
3.2	Enable Register Features — Bits EN ₃ and EN ₀	9–33
4.1	COP420 Data Memory Map	9-45
4.2	Flowchart for Multiply Routine	9–50
4.3	Flowchart for Timekeeping Routine	9–54
5.1	COP420 I/O Lines	9–59
5.2	COP420 I/O Options	
5.3	COP420 Standard Output Characteristics	
5.4	COP420 I/O Interconnect Examples	9–60
5.5	COP420 IN Input Characteristics	
5.6	D and G Port Characteristics	9–61
5.7	COP420L I/O Port Characteristics	9–61
5.8	COP420 SI, SO, SK Characteristics	
วิ.ฮิ	60P420 CKO, CKI, RECET Characteristics	
5.10	COP420 I/O Expansion	
5.11	COP420 LED Display System	
5.12	COP420 VF Display System	
5.13	COP420 MICROBUS™ Interconnect	
5.14	COP420 Add-On RAM	
5.15	Display/Keyboard Interconnect	
5.16	Flowchart for Display/Keyboard Debounce Routine	
5.17	Display Timing Diagram	
5.18	Display/Keyboard Interface Source Code	
5.19	Key-Decode Routine Assembler Output Listing	
5.20	Additional I/O Using SI and SO	
5.21	Multi-COP420 System	
5.22	Add-On RAM Interconnect	9-77

COPS Family User's Guide List of Tables

Table	Description	Page
3.1	COP420/COP421 Instruction Set Table	9-24
3.2	COP420/COP421 Instruction Set Symbols	9-27
3,3	COP410L/COP411L Instruction Set Table	9–34
3.4	COP410L/COP411L Instruction Set Symbols	9-37
3.5	Alphabetical Mnemonic Index of COP420/COP421 Instructions	9-38
3.6	COP420/COP421 Instructions Listed by Hex Opcodes	9-39
3.7	Alphabetical Mnemonic Index of COP410L/COP411L Instructions	9-40
3.8	COP410L/COP411L Instructions Listed by Hex Opcodes	9-41
4.1	Page to Hexadecimal Address	9-42
5.1	COP400 I/O Comparison Chart	9-58
5.2		
53	IID Pointer Table for Display/Keyboard Routine	

Introduction to the COP400 Microcontrollers



This manual provides information on the COP400 series of National's single-chip microcontrollers. The material contained in this manual is intended to assist the reader in understanding the internal architecture, instruction set, programming techniques, and hardware and software I/O techniques pertaining to the COP400 family of microcontroller devices.

The primary focus of this manual is the COP420—at the time of this printing the most inclusive device, on a hardware and software level, of the COP400 family. Other members of the COP400 family are discussed primarily in terms of the less inclusive features of these other parts (i.e., the COP421, COP410L, COP411L). This approach should not result in a lack of understanding in terms of the operation and programming of these parts since they are "subset" devices of the COP420, distinguished, for the most part, by deleted hardware and software features. For further information on these other devices and on future COP400 devices the reader should consult the data sheets appropriate to particular COP400 devices.

1.1 Summary of COP400 Microcontroller Features

COP400 Microcontrollers are fabricated using CMOS or N-channel, silicon gate MOS technology. They are complete microcomputers containing all system timing, internal logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features of the COP400 devices include an instruction set, internal architecture, and I/O scheme designed to facilitate keyboard input, display output, and efficient BCD data manipulation.

The various members of the COP400 family allow the user to specify a microcontroller best suited for use in a particular dedicated application.

Specifically, COP400 devices offer a choice among single-chip parts with differing amounts of ROM, RAM, I/O capability, and number of instructions. Additionally, many parts have different versions which allow a choice of electrical characteristics while retaining the basic architecture and instruction set of the basic device. (For example, the COP420L and COP420C are available as low-power and CMOS versions, respectively, of the standard COP420 device.) Finally, each part contains a number of clock, I/O and other options,

mask-programmed into the part at the same time as the user's program; this allows even greater flexibility in matching the COP400 Microcontroller to the user's specifications, reducing the need for external interface logic.

All COP400 devices feature single-supply operation and fast, standardized, "in-house" test procedures which verify the internal logic and user program (ROM code) mask-programmed into the device. Several COP400 controllers are available in ROM-loss versions for use in prototyping a COP400 system (using the COP400 Development System) or for low-volume applications.

Section 1 provides a list of COP400 devices currently available or in design, together with a summary of the basic features of each device. Refer to this manual and data sheets of particular devices for further information on these parts. Future members of the COP400 family will include more powerful hardware and software capabilities, alternative electrical specification devices (low power, CMOS versions) and peripheral devices suitable for use in many applications.

The flexible I/O configuration of COP400 Microcontrollers allows them to interface with and drive a wide range of devices using minimal external parts. Typical peripheral devices include:

- Keyboards and displays (direct segment and digit drive possible for several devices).
- 2. External data memories.
- 3. Printers.
- 4. Other COPS™ devices.
- 5. A/D and D/A converters.
- 6. Power control devices (SCRs, TRIACs).
- 7. Mechanical actuators.
- General purpose microprocessors (communication with host CPUs over National's MICROBUS™ for several COP400 devices).
- 9. Shift registers.
- 10. External ROM data storage devices.

9

COP400 Architecture



This chapter provides information on the architecture of the COP400 Microcontrollers. Consistent with the general approach of this manual, the COP420 is primarily discussed with the COP421 treated in terms of differences with respect to the COP420. The COP410L, COP411L and COP444L are similarly treated. The text. therefore, primarily discusses the internal architecture of the COP420, with differences noted for the other devices. Also briefly discussed are different versions of each primary device (e.g., for the COP420, the COP420L and COP420C). As these additional devices, as well as the most inclusive COP400 device, the COP440, become available, further information will be provided in data sheets for each part.

2.1 COP420/COP421 Architecture

Figure 2.1 provides a block diagram of the COP420/COP421. It is intended to acquaint the user with the functions of, and interconnections among, the various logic blocks within the processor. Data paths are illustrated in simplified form to depict how the logic elements communicate with each other in implementing the instruction set of the devices. Note that the IN_3-IN_0 general purpose inputs are not available on the COP421, nor are the two internal IL latches associated with IN_3 and IN_0 .







Figure 2.2 shows the connection diagrams for the 28-pin COP420 and the 24-pin COP421. Figure 2.3 provides a pin description for the COP420/COP421 devices.

One should consult the COP420/COP421 data sheet for maximum ratings, DC and AC electrical characteristics for these devices.







2.2 COP420/COP421 Functional Description

The following text provides a functional description of the logic elements depicted in the COP420/COP421 block diagram.

Program Memory

Program memory consists of a 1,024-byte ROM. ROM words may be program instructions, program data or ROM address pointers. Due to the special characteristics associated with the JP and JSRP instructions, ROM must often be conceived of as organized into 16 pages of 64 words (bytes) each. Also, because of the unique operations performed by the LQID and JID instructions, ROM pages must often be thought of as organized into four consecutive blocks of four ROM pages. (For further information on the paging characteristics of these instructions, see Section 4.1.)

ROM addressing is accomplished by the 10-bit P register. Its binary value selects one of the 1,024 8-bit words (I₇-I₀) contained in ROM. The value of P is automatically incremented by 1 prior to the execution of the current instruction to point to the next sequential ROM location, unless the current instruction is a transfer of control instruction. In the latter case, P is loaded with the appropriate non-sequential value to implement the transfer of control operation performed by the instruction. It should be noted that P will automatically "roll-over" to point to the next page of program memory. This feature has particular significance for transfer of control instructions with paging restrictions, i.e., JP, JSRP, JID and LQID. Since P is incremented to roll-over to the next ROM page prior to executing these instructions, they will be treated as residing on the next ROM page if they reside in the last word of a ROM page. Further information is provided in Section 4.1.

Three levels of subroutine are implemented by the 10-bit subroutine save registers, SA, SB and SC, providing a last-in, first-out (LIFO) hardware subroutine stack.

ROM instruction words are fetched, decoded and executed by the instruction Decode, Control and Skip Logic circuitry.

Data Memory

Data memory consists of a 256-bit RAM, organized as 4 data registers of 16 4-bit digits. RAM addressing is implemented by a 6-bit B register whose upper 2 bits (Br) select 1 of 4 data registers and lower 4 bits (Bd) select 1 of 16 4-bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) are usually loaded into or from, or exchanged with, the A register (accumulator), they may also be loaded into or from the Q latches or loaded from the L ports. RAM addressing may also be performed directly by the

LDD and XAD instructions based upon the 6-bit contents of the operand field of these instructions. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

Internal Logic

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Br and Bd portions of the B register, to load and input 4 bits of the 8-bit Q latch data, to input 4 bits of the 8-bit L I/O port data and to perform data exchanges with the SIO register.

A 4-bit adder performs the arithmetic and logic functions of the COP420, storing results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SKL or can enable SKL to be a SYNC pulse, providing a clock each instruction cycle time. (See XAS instruction, Table 3.1, and EN register description, below.)

Four general-purpose inputs, IN_3-IN_0 , are provided for the COP420: IN_1 , IN_2 and IN_3 may be selected, by a mask-programmable option, as Read Strobe, Chip Select and Write Strobe inputs, respectively, for use in MICROBUSTM applications.

The COP421 does not contain the IN₃-IN₀ inputs and, therefore, must use the 4 bidirectional G I/O ports or 8 bidirectional L I/O ports as input pins to the device. Use of National's MICROBUS is inappropriate with the COP421.

The D register provides 4 general purpose outputs and is used as the destination register for the 4-bit contents of Bd.

The G register contents are output to 4 general-purpose bidirectional I/O ports. The COP420 G_0 pin may be mask-programmed as a "ready" output for MICROBUS applications.

The Q register is an internal, latched, 8-bit register, used to hold data loaded to or from M and A, as well as 8-bit program data from ROM. Its contents are output to the L I/O ports when the L drivers are enabled under program control (via an LEI instruction). The COP420 may use the MICROBUS option to write L I/O port data into Q upon the occurrence of a $\overline{\text{WR}}$ pulse from the host CPU.

The 8 L drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of L may be read directly into A and M. As explained above, the COP420 MICROBUS option allows L I/O port data to be latched into the Q

register. L I/O ports can be directly connected to the segments of a multiplexed LED display (using the TRI-STATE* LED Direct Drive output configuration option) with Q data being outputted to the Sa-Sg and decimal point segments of the display.

The SIO register functions as a 4-bit serial-in/ serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description, below.) Its contents can be exchanged with A, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O when used as a shift register with its input or output connected to external serial-in/parallel-out shift registers.

The 10-bit time base counter divides the instruction cycle frequency by 1,024, providing a pulse upon overflow. The COP420 SKT instruction tests for the occurrence of this pulse, allowing the programmer to rely on this internal time-base rather than external inputs (e.g., 50/60 Hz signals) to implement "real-time" routines.

The EN register is an internal 4-bit register loaded under program control by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register (EN_3-EN_0).

- 1. The least significant bit of the enable register, EN₀, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With EN₀ set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse ("1" to "0") occurring on the SI input (count-down counter). Each pulse must be at least two instruction cycles wide. SK outputs the value of C upon execution of XAS and remains latched until the execution of another XAS instruction. The SO output is equal to the value of EN3. With EN0 reset, SIO is a serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. The SK output becomes a logic-controlled clock, providing a SYNC signal each instruction time. It will start outputting a SYNC pulse upon the execution of an XAS instruction with C = 1, stopping upon the execution of a subsequent XAS with C = 0.
- 2. With EN₁ set, the COP420 IN₁ input is enabled as an interrupt input. Immediately following an interrupt, EN₁ is reset to disable further interrupts. Note that this interrupt feature associated with IN₁ is unavailable on the COP421 since it lacks the IN inputs. Bit 1 (EN₁)

of the Enable Register is, therefore, a "don't care" bit for the COP421: setting or resetting this bit via an LEI instruction will have no effect on the operation of the COP421. (For further information on the procedure and protocol of this COP420 interrupt feature, see Section 3.2, LEI instruction description.)

- With EN₂ set, the L drivers are enabled to output the data in Q to the L I/O ports. Resetting EN₂ disables the L drivers, placing the L I/O ports in a high-impedance input state. If the COP420 MICROBUS™ option is being used, EN₂ does not affect the L drivers.
- 4. EN₃, in conjunction with EN₀, affects the SO output. With EN₀ set (binary counter option selected), SO will output the value loaded into EN₃. With EN₀ reset (serial shift register option selected), setting EN₃ enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN₃ with the serial shift register option selected disables SO as the shift register output: data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to "0." Table 2.1 provides a summary of the options and features associated with EN₃ and EN₀.

2.3 Initialization

Upon initialization of the COP420/COP421 as described below, the P register is cleared to 0 (ROM address 0) and the A, B, C, D, EN, and G registers are cleared. The IN₀ and IN₃ latches are not cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data memory (NAM) and only be cleared by the user's program. The first instruction at address 0 must be a CLRA.

The Reset Logic, internal to the COP420/COP421, will initialize (clear) the device upon power-up if the power supply rise time is less than 1ms and greater than 1 μs . If the power supply rise time is greater than 1 ms, the user must provide an external RC network and diode to the RESET pin as shown in Figure 2.4 below. The RESET pin is configured as a Schmitt trigger input. If not used, it should be connected to V_{CC} . Initialization will occur whenever a logic "0" is applied to the RESET input, provided it stays low for at least three instruction cycle times. In order to reset the Time Base Counter, a RESET pulse ten instruction cycle times wide must be applied; note that the counter will overflow and generate an output pulse.

2.4 COP420/COP421 Mask Programmable Options

To allow even greater flexibility in specifying a COP400 device appropriate to the user's application, all COP400 microcontrollers have specific clock configuration, I/O and other mask-programmable options associated with them. These options are masked into the part simultaneously with the masking of the user's program in ROM and have been chosen to offer the user a wide range of options which encompasses design options most frequently employed in dedicated, small system applications.

The following text summarizes the COP420/COP421 options according to the various functions (oscillator, I/O, etc.) with which they are associated.

Clock Oscillator Options

There are four basic COP420/COP421 clock oscillator configurations avilable as shown by Figure 2.5 (a-d):

- a. Crystal Controlled Oscillator. CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency (4MHz maximum) divided by 16 (optional by 8).
- b. External Oscillator. CKI is configured as a TTL compatible input accepting an external clock signal. The external frequency (4MHz maximum) is divided by 16 (optional by 8) to derive the instruction cycle time. CKO is now available to be used as the RAM power supply (V_R) pin, as a general purpose input, or as a synchronizing input.
- c. RC Controlled Oscillator. CKI is configured as a single-pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is available for non-timing functions as in b above.


d. Externally Synchronized Oscillator. Intended for use in multi-COP systems, CKO is programmed to function as an input connected to the SK output of another COP420/COP421 with CKI connected as shown. In this configuration, the SK output connected to CKO must provide a SYNC (instruction cycle) signal to CKO, thereby allowing synchronous data transfer between the COPs using only the SI and SO serial I/O pins in conjunction with the XAS instruction. Note that on power-up SK is automatically enabled as a SYNC output. (See Initialization, above.)

The lower portion of Figure 2.5 provides component values for several instruction cycle times and crystal values associated with the RC controlled and Crystal Oscillator options, respectively.

CKO Non-Timing Options

In a crystal controlled or multi-COP oscillator system, CKO is used as an output to the crystal network. In the other two configurations (external clock or RC controlled oscillator), CKO may be mask-programmed to perform one of two available options. Specifically, CKO may be mask-programmed as a general purpose input, read into bit 1 of the accumulator (A₂) upon the execution of an INIL instruction.


As another option (for both the COP420 and COP421), CKO can be a RAM power supply pin (V_R), allowing its connection to a standby/backup power supply to maintain the integrity of RAM data with minimum power drain when the main supply is inoperative or shut down to conserve power. Use of this options should include external circuitry to detect loss of V_{CC} power and force \overline{RESET} low before V_{CC} drops below spec.



a. Crystal Oscillator

b. External Oscillator

c. RC Controlled Oscillator



d. Externally Synchronized Oscillator

Crystal Oscillator

Crys	tal	Comp	onent Values	
Vali		R1	R2	С
4MH 3.58 N		1k 1k	1M 1M	27 pF 27 pF
2.09 N		1k	1M	56 pF
	1,7-14		Alternative Commence	

RC Controlled Oscillator

R (kΩ) C (pF)	Instruction Cycle Time (µs)
12 100	5 ± 20%
6.8 220	5.3 ± 23%
8.2 300	8 ±29%
22 100	8.6 ± 16%

Figure 2.5 COP420/COP421 Oscillator Configurations

MICROBUS™ Option


The COP420 has an option which allows it to be used as a peripheral microprocessor device, inputting and outputting data from and to a host microprocessor (µP). IN1, IN2, and IN3 general purpose inputs become MICROBUS compatible read-strobe, chip-select, and write-strobe lines, respectively. IN1 becomes RD - a logic "0" on this input will cause Q latch data to be enabled to the L ports for input to the µP. IN2 becomes \overline{CS} — a logic "0" on this line selects the COP420 as the µP peripheral device by enabling the operation of the RD and WR lines and allows for the selection of one of several peripheral components. IN3 becomes WR - a logic "0" on this line will write bus data from the L ports to the Q latches for input to the COP420. Go becomes a "ready" output, reset by a write pulse from the μP on the \overline{WR} line, providing the "handshaking" capability necessary for asynchronous data transfer between the host CPU and the COP420.

This option has been designed for compatibility with National's MICROBUS — a standard interconnect system for 8-bit parallel data transfer between MOS/LSI CPUs and interfacing devices. (See MICROBUSTM, National Publication.) The functioning and timing relationships between the COP420 signal lines affected by this option are as specified for the MICROBUS interface. Connection of the COP420 to the MICROBUS is shown in Figure 5.13.

I/O Options

COP420/421 outputs have the following optional configurations, illustrated in Figure 2.6:

- a. Standard an enhancement mode device to ground in conjunction with a depletion-mode device to V_{CC}, compatible with TTL and CMOS input requirements. Available on SO, SK, and all D and G outputs.
- b. Open-Drain an enhancement-mode device to ground only, allowing external pull-up as required by the user's application. Available on SO, SK, and all D and G outputs.
- c. Push-Pull An enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to V_{CC}. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads. Available on SO and SK outputs only.
- d. Standard L same as a., but may be disabled.
 Available on L outputs only.
- e. Open Drain L same as b., but may be disabled. Available on L outputs only.
- f. LED Direct Drive an enhancement-mode device to ground and to V_{CC}, meeting the typical current sourcing requirements of the segments of an LED display, the sourcing device is clamped to limit current flow. These devices may be turned off under program control (See Functional Description, EN Register), placing the outputs in a high-impedance state to provide required LED segment blanking for a multiplexed display.



g. TRI-STATE" Push-Pull — an enhancement-mode device to ground and V_{CC}. These outputs are TRI-STATE outputs, allowing for connection of these outputs to a data bus shared by other bus drivers.

COP420/COP421 inputs have the following optional configurations:

- h. An on-chip depletion load device to V_{CC}.
- i. A Hi-Z input which must be driven to a "1" or "0" by external components.

The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1-6, respectively).

The SO, SK outputs can be configured as shown in a., b., or c. The D and G outputs can be configured as shown in a. or b. Note that when inputting data to the G ports, the G outputs should be set to "1." The L outputs can be configured as in d., e., f. or g.

An important point to remember if using configuration **d**. or **f**. with the L drivers is that even when the L drivers are disabled, the depletion load device will source a small amount of current; however, when the L lines are used as inputs, the disabled depletion device can *not* be relied on to source sufficient current to pull an input to logic "1".

All of the L driver options are TRI-STATE® -able. Therefore, the L drivers have TRI-STATE-able Standard and Open-Drain output options as well as the TRI-STATE LED Direct Drive and Push-Pull output options. Since the device to V_{CC} in the Standard output configuration is a depletion-mode device, it will source up to 0.125 mA when this output is "turned off" in the TRI-STATE mode. This is not a worst case input for a logic "in level on these inputs and will not be sufficient for an input level without previously enabling Q to L with (Q) = FF₁₆.

Bonding Option

The COP421 is a bonding option of the COP420: if the COP420 is bonded as a 24-pin device (without the 4 IN inputs), it becomes the COP421. Note that since it lacks the IN inputs, use of the COP421 bonding option precludes use of the IN input options; the MICROBUSTM option which would otherwise affect IN₃–IN₁ and G₀: use of the IN₁ hardware interrupt pin and the use of the IL₃ and IL₀ latches associated with the IN₃ and IN₀ pins. All other options are available. The COP421 is pincompatible with the COP410L.

2.5 COP420L/COP421L Description

The COP420L/COP421L are low power versions of the COP420/COP421 containing the *same* internal logic elements and instruction set as the COP420/COP421, with *electrical* characteristics which are similar to the COP410L. The major differences between the COP420L/COP421L and COP420/COP421 are the following:

- Wider operating voltage range of 4.5 to 9.5V optionally available.
- Operating supply current less than 8mA @ V_{CC} = 5V.
- Minimum instruction cycle time of 15µs.
- Divide-by-32 crystal clock option (2 MHz XTAL divided by 32 = 15 μs instruction cycle time).
- D and G outputs have direct LED digit drive option (sink 30 mA).
- Other outputs will drive 1 LSTIL or 2 LPTTL loads (I_{OL} = 360 μA at 0.4V; I_{OH} = 40 μA at 2.4V).
- No MICROBUSTM option available.

The COP421L is simply a COP420L packaged in a 24-pin dual-in-line package. As a result, the IN inputs are not available on the COP421L, so that the COP421L is pin-compatible with the COP410L.

For further information, see the COP420L/COP421L data sheet.


2.6 COP420L/COP421L Mask Programmable Options

Since the COP420L/COP421L are frequently used in battery-operated and/or hand-held consumer-type products, an even greater array of system-cost-reducing options to available. The fellowing text summarizes these options.


Clock Oscillator Options

There are four basic COP420L/COP421L clock oscillator configurations available as shown in Figure 2.8 (a-d):

- a. Crystal/Resonator Controlled Oscillator. CKI and CKO are connected to an external crystal or ceramic resonator. The instruction cycle time equals the crystal/resonator frequency (2.097 MHz maximum) divided by 32 (optional by 16 or 8).
- External Oscillator. CKI is configured as a CMOS compatible input accepting an external clock signal. The external frequency (2 MHz maximum) is divided by 32 (optional by 16, 8 or 4) to derive the instruction cycle time. CKO is now available to be used as the RAM power supply (V_R) pin, as a COP420L general purpose input, or as a synchronizing input.



- a. Crystal Oscillator
- b. External Oscillator
- c. RC Controlled Oscillator



d. Externally Synchronized Oscillator

Crystal Oscillator

Component Values
R1 R2 C1 C2
16k 1M 80pF 80pF 1k 1M 56pF 6-36pF
THE PROPERTY OF THE PROPERTY O

RC Controlled Oscillator

R (kΩ)	C (pF)	instruct Cycle Ti (μs)	
51 82	100 56		19 ± 15	

Figure 2.7 COP420L/COP421L Oscillator Configurations

- c. RC Controlled Oscillator. CKI is configured as a single-pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is available for non-timing functions as in b above.
- d. Externally Synchronized Oscillator. Intended for use in multi-COP systems, CKO is programmed to function as an input connected to the SK output of another COP420L/COP421L with CKI connected as shown. In this configuration, the SK output connected to CKO must provide a SYNC (instruction cycle) signal to CKO, thereby allowing synchronous data transfer between the COPs using only the SI and SO serial I/O pins in conjunction with the XAS instruction. Note that on power-up SK is automatically enabled as a SYNC output.

The lower portion of Figure 2.7 provides component values for several instruction cycle times and crystal values associated with the RC controlled and crystal controlled oscillator options, respectively.

CKO Non-Timing Options

In a crystal controlled or multi-COP oscillator system, CKO is used as an output to the crystal network. In the other two configurations (external clock or RC controlled oscillator), CKO may be mask-programmed to perform one of two available options. Specifically, CKO may be mask-programmed as a general purpose COP420L input, read into bit 1 of the accumulator (A₂) upon the execution of an INIL instruction.

As another option (for both the COP420L and COP421L), CKO can be a RAM power supply pin (V_{R}) , allowing its connection to a standby/backup power supply to maintain the integrity of RAM data with minimum power drain when the main supply is inoperative or shut down to conserve power.

I/O Options

While the COP420L/COP421L has capabilities to directly drive LED displays through increased voltage and current specs, the circuit configurations are identical to those of the COP420 in Figure 2.6. Increased current sink and source values are a result of changing device sizes (within the bounds of the same circuit configuration). When emulating the COP420L with the COP402, one might use the typical values of the 402 as worst case COP420L drive parameters. An alternative is the use of the COP404L to emulate the drive of the COP420L.

For detailed electrical characteristics, refer to the COP420L/COP421L data sheet.

The SO and SK outputs can be configured as shown in Figure 2.6, a, b, or c. The D and G outputs can be configured as shown in a or b. Note that when inputting data to the G ports, the G outputs should be set to "1." The L outputs can be configured as shown in d, e, f, or g.

An important point to remember is that *all* of the L driver options are TRI-STATE* -able. Therefore, the L drivers have TRI-STATE-able Standard and Open-Drain output options as well as the TRI-STATE LED Direct Drive and Push-Pull output options. Since the device to V_{CC} in the Standard output configuration is a depletion-mode device, it will source up to 0.125mA when this output is "turned off" in the TRI-STATE mode,which is insufficient to guarantee a logic "1" input level.

Bonding Option

The COP421L is a bonding option of the COP420L: if the COP420L is bonded as a 24-pin device (without the 4 IN inputs), it becomes the COP421L. The COP421L is pin-compatible with the COP410L.

2.7 COP420C Description

The COP420C is a CMOS version of the COP420. It differs from the COP420 primarily in electrical specifications; however, it also features a dual clock mode option for operation at low speed (typically 244 μ s instruction cycle time) with low power consumption (25 μ A with V_{CC} = 2.4V) or high speed (15 μ s instruction cycle time) when necessary to perform internal data computations at a faster rate. The COP420C has the same output drive characteristics as the COP420 (TTL/CMOS compatible) and retains the MICPORLISTM ontion. The following are the major differences between

• Operating voltage of 2.4V to 6.0V.

the COP420C and the COP420:

- Low power consumption at 244 μs instruction cycle time (inexpensive 32 kHz XTAL + 8) = 25 μA at V_{CC} = 2.4 V.
- Dual clock mode option allowing operation at 16 μs instruction cycle time (using external RC network) for internal data computation operations.
- "Fast" clock mode entered under program control.

For further information, see the COP420C data sheet.

2.8 COP444L/COP445L Description

The COP444L/COP445L are expanded-memory versions of the COP420L containing the same internal logic elements and instruction set as the COP420 and COP420L, but with twice the amounts of ROM and RAM. The major differences between the COP444L/COP445Land the COP420L/COP421L are the following:

- Operating supply current less than 11 mA at V_{CC} = 5 V.
- 2048 × 8 ROM.
- 128 × 4 RAM.

The COP445L is simply a COP444L in a 24-pin dualin-line package. As a result, the IN inputs are not available on the COP445L, so that the COP445L is pin-compatible with the COP421L and COP410L.

These devices are emulated using the COP404L.

For further information, see the COP444L/445L and/or COP404L data sheets.

2.9 COP402 and COP402M ROM-Less Parts Description

The COP402 and COP402M are ROM-less versions of the COP420. They are packaged in 40-pin packages and are available for prototyping a COP420 system using the COP400 Development System (PDS) or, in quantity, for small volume applications using external ROM.

The COP402 has been mask programmed with options suitable for use as a general controller. COP402 inputs have load devices to V_{CC} , the various outputs have the fullest drive capability

associated with them (L outputs = LED direct drive; G and D outputs = standard; SO, SK outputs = pushpull). The COP402 has been programmed for use with an external crystal network, using CKI and CKO, with an instruction cycle time equal to the crystal frequency divided by 16.

The COP402M is the MICROBUS™ compatible version of the COP402. It features the same options as the COP402 with the single exception that the MICROBUS option has been selected. It is, of course, intended for use in prototyping systems or small volume applications which use the microcontroller as a CPU peripheral component, with communication over National's MICROBUS.

2.10 COP404L ROM-Less Part Description

The COP404L is a ROM-less version of the COP444L. It is packaged in a 40-pin package and may be used to prototype all low-power COP400 devices (COP411L, COP410L, COP420L, COP421L, COP444L).


2.11 COP410L/COP411L Architecture


Figure 2.9 provides a block diagram of the COP410L/COP411L. As with the COP420/COP421 block diagram, it depicts the internal logic and interconnects of the device in simplified form. Note that the COP410L is functionally a subset of the 24-pin COP421L. As with the COP421L, it lacks the COP420L IN inputs and the internal IL latches associated with two of these deleted input pins. These and other architectural differences are discussed in the Functional Description, below.

Figure 2.10 shows the Connection Diagrams for the 24-pin COP410L and the 20-pin COP411L. Figure 2.11 provides a pin description for the COP410L/COP411L devices.

See data sheet for the electrical specifications of the COP410L/COP411L, showing maximum ratings plus DC and AC characteristics for these devices.

The COP401L is available for final program verification for a COP410L/COP411L application.





3 ₃ -G ₀	4 bidirectional I/O ports	СКО	System oscillator output (or RAM power supply
D ₃ -D ₀	4 general purpose outputs	RESET	System reset input
SI	Serial input (or counter input)	Vcc	Power supply
so	Serial output (or general purpose output)	GND	Ground
sK	Logic-controlled clock (or general purpose output)		

2.12 COP410L/COP411L Functional Description

The following text provides a functional description of the differences which exist between the internal architecture of the COP420, covered in detail in Section 2.2, and that of the COP410L and COP411L. Consequently, for information on logic elements not discussed below which appear in Figure 2.9, COP410L/COP411L Block Diagram, refer to Section 2.2. Where appropriate, differences between the COP410L and its smaller version, the COP411L, are noted in the following text.

Program Memory

Program memory consists of a 512-byte ROM. The same paging characteristics apply to the COP410L/COP411L when allocating program memory instruction code as those which apply to the COP420 (see Section 4.1) except that ROM consists of θ (0-7) pages of θ (0-63) words each.

ROM addressing is accomplished by a 9-bit P register. The auto increment-before-execution and page-rollover features of the COP420 apply to the COP410L/COP411L.

Since the COP410L/COP411L have 2 9-bit subroutine-save registers, SA and SB, subroutine nesting is allowable to two levels (only one level when executing a LQID instruction since this instruction pushes the stack).

Data Memory

Data memory consists of a 128-bit RAM organized as 4 (0-3) data registers of 8 4-bit digits. Digit addressing is valid only for digits 0, 9-15 in a particular register. (The COP410L/COP411L will, however, treat digit addresses of 1-7 as valid digit values of 9-15, respectively.) As with the COP420, RAM addressing is accomplished by a 6-bit B register whose upper 2 bits (Br) select 1 of 4 data registers and lower 3 bits (Bd) select 1 of 8 4-bit digits.

A direct access to data memory, without using the B register, is only permissible with respect to M(3, 15) by using an XAD 3, 15 instruction. All other XAD and all LDD instructions have been deleted from the COP410L/COP411L instruction set.

Consequently, all other RAM locations must be accessed by loading the B register with the address of data memory to be accessed.

As with the COP420, Bd also may be used as a source register to output its 4-bit contents directly to the D outputs via an OBD instruction.

The Q register functions in a similar manner as the COP420 Q register with the following exceptions:

- Its contents must be read with the INL instruction, since the CQMA instruction has been deleted.
- It cannot be loaded with the contents of the L I/O ports since this function is associated with the deleted MICROBUSTM option.

The COP410L/COP411L does not contain the COP420 internal divide-by-1024 time-base counter; hence, the SKT instruction has been deleted. "Real-time" program counters must, therefore, rely on an external time-base input (e.g., 50/60 Hz square wave) to derive a program "clock" for such applications, rather than on the COP410L/COP411L instruction cycle clock itself.

Bit 1 of the EN register (EN $_1$) is a "don't care" bit, as explained above, due to the lack of a COP410L/COP411L IN $_1$ input. (The COP420 uses the EN $_1$ bit to enable IN $_1$ as an interrupt signal.)

The CASC, ADT and OGI instructions have been deleted. See Section 3.4 for hints on performing these functions.

2.13 COP410L/COP411L Mask Programmable Options

The following text describes the differences which exist between the COP420L mask programmable options and those which are available for the COP410L and COP411L devices.

Available clock oscillator configurations are as follows:

- a. Ceramic Resonator Controlled Oscillator. CKI and CKO are connected to an external ceramic resonator. The instruction cycle time equals the resonator frequency (500 kHz maximum) divided by 8. This configuration and its associated options are not available on the 20-pin COP411L since it lacks the CKO pin.
- b. External Oscillator. CKI is configured as a Schmitt trigger input (not TTL compatible), accepting an external clock signal. The external frequency (500 kHz maximum) is divided by 8 to derive the instruction cycle time. This option applies to both the COP410L and the COP411L. For the COP410L, moreover, this configuration allows CKO to be used for a RAM power supply (V_R).
- c. RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillator (RC time-constant) frequency divided by 4.
- d. Externally Synchronized Oscillator. CKO is configured as a synchronizing input from the SK

output of another COP400 device. CKI is an external oscillator (divide by 8).

The lower portion of Figure 2.11 provides component values associated with the RC controlled oscillator option.

COP410L CKO Non-Timing Options

In the COP410L resonator controlled configuration, CKO is used as an output to the resonator network. In the other two configurations (external clock and RC controlled), CKO may be mask-programmed as a RAM power supply pin ($V_{\rm R}$), allowing its connection to a standby battery backup power supply to maintain the integrity of RAM data with minimum power drain when the main supply is inoperative or shut down to conserve power.

COP410L/COP411L I/O Options

COP410L/COP411L *inputs* and *outputs* have the same optional configurations as the COP420L/COP421L; see Section 2.7.


The input and output configurations share common enhancement-mode and depletion-mode devices. For detailed electrical characteristics on these devices, refer to the COP410L and COP421L data sheets.

The SO and SK outputs can be configured as shown in Figure 2.6, a, b, or c. The D and G outputs can be configured as shown in a or b. Note that when inputting data to the G ports, the G outputs should be set to "1." The L outputs can be configured as shown in d, e, f, or g.

An important point to remember is that all of the L driver options are TRI-STATE® -able. Therefore, the L drivers have TRI-STATE-able Standard and Open-Drain output options as well as the TRI-STATE LED Direct Drive and Push-Pull output options. Since the device to V_{CC} in the Standard output configuration is a depletion-mode device, it will source up to 0.125 mA when this output is "turned off" in the TRI-STATE mode, which is insufficient to guarantee a logic "1" input level.

Bonding Option

The COP411L is a bonding option of the COP410L: if the COP410L is bonded as a 20-pin device (without CKO, D_2 , D_3 , and G_3), it becomes the COP411L. Use of output options associated with these deleted pins are, of course, precluded. All other COP410L options are available.



3 COP400 Instruction Sets



This chapter provides information on the instruction sets of the COP400 microcontrollers. As with the architecture of the different devices in the COP400 family, the instruction sets of the various devices allow the user to choose among several devices to provide only as much software capability as is needed for a particular application. Specifically, the instruction sets of the various devices are, generally, subsets of the most inclusive instruction set of the COP440. This chapter will discuss the COP420-series (includes COP421, COP421L, COP421C), COP444L, COP410L, and COP411L, respectively. Users of the COP440 should refer to the COP440 data sheet (when the device becomes available) for information on the additional instructions associated with the COP440 instruction set.

This chapter primarily provides information on the machine operations associated with the instruction set of COP400 devices. However, where appropriate, short examples indicating typical usage of particular instructions are provided. For a detailed treatment on using COP400 instructions to write COP400 assembly language programs, see Chapter 4 of this manual.

3.1 COP420-Series/COP444L Instruction Set

Table 3.1 provides the mnemonic, operand, machine code, data flow, skip conditions and description associated with each instruction in the COP420-series/COP444L instruction set. As indicated, an asterisk in the description column signifies a double-byte instruction. Also, notes are provided following this table which describe or refer to additional information relevant to particular instructions. As indicated by Note 3, the INI and INIL instructions are not included in the COP421 instruction set, due to its lack of IN inputs and the IL3 and IL0 latches associated with two of the IN inputs (IN3 and IN0, respectively).

Note that the COP420 series/COP444L set, as with all COP400 instruction sets, is divided into the following categories: Arithmetic Operations, Input/Output Instructions, Transfer of Control Instructions, Memory Reference Instructions, Register Reference Instructions, and Test Instructions.

Table 3.1 COP420 Series/COP444L Instruction Set

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
ARITHMET	IC INSTRU	CTIONS	1			
ASC		30	[0011 0000]	A + C + RAM(B) → A Carry → C	Carry	Add with Carry, Skip on Carry
ADD		31	[0011]0001]	A + RAM(B) → A	None	Add RAM to A
ADT		4A	0100 1010	A + 10 ₁₀ → A	None	Add Ten to A
AISC	y	5-	[0101] y]	$A + y \rightarrow A$	Carry	Add Immediate, Skip on Carry (y ≠ 0)
CASC		10	[0001 0000]	A + RAM(B) + C → A Carry → C	Carry	Complement and Add with Carry, Skip on Carry
CLRA		00	00000000	0 → A	None	Clear A
COMP		40	01000000	$\overline{A} \rightarrow A$	None	Ones complement of A t
NOP		44	01000100	None	None	No Operation
RC		32	[0011]0010]	"0" → C	None	Reset C
SC		22	00100010	"1" + C	None	Set C
XOR		02	00000010	A # RAM(B) - A	None	Exclusive-OR RAM with
TRANSFER	OF CONT	ROL INST	TRUCTIONS			
JID	A. 1844	FF	[1111[111]	ROM (PC _{9:8} ,A,M) → PC _{7:0}	None	Jump Indirect (Note 3)
JMP	а	6- 	0 1 1 0 0 0 0 a 9:8 a 7:0	a → PC	None	• Jump
JP	а		1 a _{6:0} pages 2,3 only)	a → PC _{6:0}	None	Jump within Page (Note 4)
			11 a _{5:0} (all other pages)	a → PC _{5:0}		
JSRP	а		10 a _{5:0}	PC+1 → SA → SB → SC	None	Jump to Subroutine Page (Note 5)
	and the			0010 → PC9:6 a → PC5:0		(14015-0)
JSR	а	6- 	0110 10 a9:8	PC+1→SA→SB→SC a→PC	None	Jump to Subroutine
RET		48	0100 1000	SC → SB → SA → PC	None	Return from Subroutine
RETSK	umin e es	49	0100 1001	SC → SB → SA → PC	Always Skip on Return	Return from Subroutine then Skip

Table 3.1 COP420 Series/COP444L Instruction Set (continued)

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	, Description
MEMORY F	REFERENC	E INSTRU	ICTIONS		The second secon	
CAMQ	Stanger St. C.	33 3C	[0 0 1 1]0 0 1 1] [0 0 1 1]1 1 0 0]	A → Q _{7:4} RAM(B) → Q _{3:0}	None	* Copy A, RAM to Q
CQMA		33 2C	0 0 1 1 0 0 1 1 1 0 0 1 0 0 1 0 1 1 0 0 1 0 1 1 0 0 1 0 1 1 0 0 1 0 1 1 0 0 1 0 1 1 0 0 1 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1	Q _{7:4} → RAM(B) Q _{3:0} → A	None	• Copy Q to RAM, A
LD	r	-5	[0 0] r [0 1 0 1]	RAM(B) → A Br ⊕ r → Br	None	Load RAM into A, Exclusive-OR Br with r
LDD	r,d	23 	0 0 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 1 1 1 0 0 1	$RAM(r,d) \rightarrow A$	None	 Load A with RAM pointed to directly by r,d
LQID		BF	[1011]1111	$ROM(PC_{9:8}, A, M) \rightarrow Q$ $SB \rightarrow SC$	None	Load Q Indirect (Note 3)
RMB	0 1 2 3	4C 45 42 43	0 1 0 0 1 1 0 0 0 0 1 0 1 0 0 0 1 0 0 0 1 0 1 0 0 0 0 1 0 0 0 1 0 0 0 1 0	0 → RAM(B) ₀ 0 → RAM(B) ₁ 0 → RAM(B) ₂ 0 → RAM(B) ₃	None	Reset RAM Bit
SMB	0 1 2 3	4D 47 46 4B	0 1 0 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 0 1 1 0 0 0 1 0 0 1 1 0	1 → RAM(B) ₀ 1 → RAM(B) ₁ 1 → RAM(B) ₂ 1 → RAM(B) ₃	None	Set RAM Bit
STII	у	7-	[0 1 1 1] y	y → RAM(B) Bd + 1 → Bd	None	Store Memory Immediate and Increment Bd
X	r	-6	[0 0] r [0 1 1 0]	RAM(B) ← A Br ⊕ r → Br	None	Exchange RAM with A, Exclusive-OR Br with r
XAD	r,d	23 	0 0 1 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	RAM(r,d) ↔ A	None	* Exchange A with RAM pointed to directly by r,d.
XDS	L.	-7	00 r 0111	RAM(B) ← A Bd − 1 → Bd Br ⊕ r → Br	Bd decrements past 0	Exchange RAM with A and Decrement Bd, Exclusive-OR Br with r
XIS	r	-4	[0 0 r 0 1 0 0	RAM(B) ← A Bd + 1 → Bd Br ⊕ r → Br	Bd increments past 15	Exchange RAM with A and Increment Bd, Exclusive-OR Br with r
REGISTER	REFEREN	CE INSTR	UCTIONS			
CAB		50	[0 1 0 1 0 0 0 0]	A → Bd	None	Copy A to Bd
СВА		4E	0 1 0 0 1 1 1 0	Bd → A	None	Copy Bd to A
LBI	r,d		$ \begin{array}{c cccc} 0 & 0 & r & (d-1) \\ \hline (d & = 0, 9:15) & & & & & \\ & & & & & & & \\ & & & & & &$	r,d → B	Skip until not a LBI	Load B Immediate with r,d (Note 6)
		33 	00 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1			
LEI	y	33 6-	[0 0 1 1]0 0 1 1] [0 1 1 0] y	y → EN	None	* Load EN Immediate (Note 7)
XABR		12	[0 0 0 1 0 0 1 0]	$A \longleftrightarrow Br (0,0 \to A_3,A_2)$	None	Exchange A with Br

Table 3.1 COP420 Series/COP444L Instruction Set (continued)

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
TEST INST	TRUCTIONS					
SKC		20	0 0 1 0 0 0 0 0		C = "1"	Skip if C is True
SKE		21	00100001		A = RAM(B)	Skip if A Equals RAM
SKGZ		33	00110011		$G_{3:0} = 0$	* Skip if G is Zero
		21	00100001			(all 4 bits)
SKGBZ		33	00110011	1st byte		* Skip if G Bit is Zero
	0 1	01 11	00000001		$G_0 = 0$ $G_1 = 0$	
	2	03	00010001	2nd byte	$G_2 = 0$	
	3	13	00000011		$G_3 = 0$	
SKMBZ	0	01	0 0 0 0 0 0 0 1		$RAM(B)_0 = 0$	Skip if RAM Bit is Zero
	1	11	00010001		$RAM(B)_1 = 0$	
	2	03	0 0 0 0 0 0 1 1		$RAM(B)_2 = 0$	
	3	13	00010011		$RAM(B)_3 = 0$	
SKT		41	[0 1 0 0 0 0 0 1]		A time-base counter carry has occurred since last test	Skip on Timer (Note 3)
INPUT/OU	TPUT INST	RUCTION:	S			
ING		33	0011 0011	G + A	None	* Input G Ports to A
		2A	0010 1010			
ININ		33	00110011	IN → A	None	* Input IN Inputs to A
		- 28	00101000			(Note 2)
INIL		33	0011 0011	IL3,"1","0",IL0 → A	None	* Input IL Latches to A
		29	0010 1001			(Note 3)
INL		33	00110011	L _{7:4} → RAM(B)	None	* Input L Ports to RAM, A
		2E	0010 1110	L _{3:0} → A		
						- 0 - 1011 001
OBD		33	00110011	Bd → D	None	* Output Ba to D Output
OBD		33 3E	0 0 1 1 0 0 1 1	Bd → D	None	Output Ba to D Output
OBD	y,			Bd → D y → G	None	Output to G Ports
	y	3E	0011 1110			
	1 y	3E 33	0 0 1 1 1 1 1 0			Output to G Ports Immediate
OGI	A. Y	3E 33 5-	0 0 1 1 1 1 1 0 0 0 1 1 0 0 1 1 0 1 0 1	y G	None	

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant (low-order, right-most bit). For example, A3 indicates the most significant (left-most) bit of the 4-bit A register.

Note 2: The ININ instruction is not available on the 24-pin COP421 since this device does not contain the IN inputs.

Note 3: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see Section 3.2.

Note 4: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64-word page. JP may not jump to the last word of a page.

Note 5: A JSRP transfers program control to subroutine page 2 (0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3. JSRP may not jump to the last word in page 2.

Note 6: LBI is a single-byte instruction if d = 0, 9, 10, 11, 12, 13, 14, or 15. The machine code for the lower 4 bits equals the binary value of the "d" data minus 1, e.g., to load the lower four bits of B (Bd) with the value 9 (1001₂), the lower 4 bits of the LBI instruction equal 8 (1000₂). To load 0, the lower 4 bits of the LBI instruction should equal 15 (1111₂).

Note 7: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a "1" or "0" in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)

Table 3.2 provides a list of internal architecture, instruction operand and operational symbols used in the COP420-series/COP444L Instruction Set Table. Table 3.5 shows an alphabetical mnemonic index of COP420-series/COP444L instructions, indicating the hexadecimal opcode and description associated with each instruction. Table 3.6 is a list of COP420-series/COP444L instructions arranged in order of their hexadecimal opcodes.

The following text gives a description of each COP420-series/COP444L instruction, explaining the machine operations performed by each instruction and, where appropriate, providing short examples illustrating typical usage of particular instructions.

	Table 3.2 COP420-Series/COP444L Instruction Set Table Symbols
Symbol	Definition
INTERNA	AL ARCHITECTURE SYMBOLS
Α	4-bit Accumulator
В	6-bit RAM Address Register
Br	Upper 2 bits of B (register address)
Bd	Lower 4 bits of B (digit address)
С	1-bit Carry Register
D	4-bit Data Output Port
EN	4-bit Enable Register
G	4-bit Register to latch data for G I/O Port
IL	Two 1-bit Latches associated with the IN3 or IN0 inputs
IN .	4-bit Input Port
L	8-bit TRI-STATE I/O Port
М	4-bit contents of RAM Memory pointed to by B Register
PC	10-bit ROM Address Register (program counter)
Q	8-bit Register to latch data for L I/O Port
SA	10-bit Subroutine Save Register A
SB	10-bit Subroutine Save Register B
sc	10-bit Subroutine Save Register C
SIO	4-bit Shift Register and Counter
SK	Logic-Controlled Clock Output
Symbol	Definition
INSTRUC	CTION OPERAND SYMBOLS
d	4-bit Operand Field, 0-15 binary (RAM Digit Select
r	2-bit Operand Field, 0-3 binary (RAM Register Select)
а	10-bit Operand Field, 0-1023 binary (ROM Address
y	4-bit Operand Field, 0-15 binary (Immediate Data)
RAM(s)	Contents of RAM location addressed by s
ROM(t)	Contents of ROM location addressed by t
OPERAT	IONAL SYMBOLS
+	Plus
_	Minus
-	Replaces
	Is exchanged with
=	Is equal to
Α	The ones complement of A
⊕	Exclusive-OR

Range of values

3.2 COP420-Series/COP444L Instruction Set Description

Arithmetic Instructions

ASC (Add with carry, Skip on Carry) performs a binary addition of A, C (Carry bit), and M, placing the result in A and C. If a carry occurs, the next program instruction is skipped.

ADD (ADD) performs binary addition. The 4-bit addends are A and M. The 4-bit sum is placed in A. ADD does not affect the carry or skip.

ADT (ADd Ten to A) adds ten (1010₂) to A and, like ADD, does not affect the carry or skip. It is intended to facilitate Binary Coded Decimal (BCD) arithmetic. For example, the following sequence of instructions will perform a single-digit BCD add of the contents of A and M [the carry is assumed set when entering this routine if addition of the previous least significant digits produced an overflow (A > 9)]:

AISC 6 ASC

The AISC 6 instruction adds a BCD correction factor (i.e., 6) to the digit in the accumulator. (See AISC instruction.) Since the accumulator contains a BCD digit (\leq 9) no carry will occur and the next instruction, ASC, will always be executed. The ASC instruction adds the carry and memory digit to A, as explained above. If the result does *not* produce a carry, signifying that the previous AISC 6 (correction factor) instruction was unnecessary, the ADT instruction is executed, readjusting the accumulator to the proper BCD result. (Remember: ADT neither affects the carry nor skips.)

If the ASC result does produce a carry, C is set for propagation to the addition of the next most significant digits and, since no readjustment of the result is necessary, the ADT instruction is skipped.

AISC (Add Immediate, Skip on Carry) adds the instruction operand constant "y" (1–15) to A, skipping the next instruction if a carry out occurs (C is *not* changed). This instruction finds frequent use in BCD add and subtract routines (see ADT and CASC descriptions) as well as in testing the value of A. (If A is greater than 12, for instance, an AISC 5 will skip the next instruction.)

CASC (Complement and Add, Skip on Carry) performs a binary subtraction of A from M by summing the complement of A (\overline{A}) with C and M, placing the result in A and C. If no carry out occurs, indicating a borrow, C is reset and the next instruction is executed. If a carry occurs, indicating no borrow, C is set and the next instruction is skipped.

A single BCD digit binary subtraction of A from M may be performed as follows. (The carry bit is assumed set upon initial entry to the routine.)

CASC

The CASC instruction will set C and skip the ADT instruction if the subtraction does not result in a borrow (A > M). If a borrow occurs, the ADT instruction is executed, readjusting the result to the proper BCD value, leaving C reset for propagation of the borrow in the subtraction of the next most significant BCD digits. CASC is functionally equivalent to a COMP instruction followed by an ASC.

CLRA (CLeaR A) clears the accumulator by placing zeros in each of the 4 bits of A.

This instruction is often required prior to loading A equal to a desired value with an AISC instruction if the previous contents of A are unknown. For instance, to load A = 11, the following sequence may be used:

CLRA AISC 11

The skip features associated with AISC need not be considered in this example. (A carry will never occur.)

COMP (COMPlement A) changes the state of each of 4 bits of A with ones becoming zeros and zeros becoming ones. It has the effect of, and may be used to perform, a binary (one's complement) subtraction of A from 15 (1111₂), e.g., complementing $A = 6 (0110_2)$ will yield 9 (1001₂).

NOP (No OPeration) does not perform any operation. It is useful, however, for simple single instruction time delays or to defeat the skip conditions associated with particular instructions.

SC (Set Carry) and RC (Reset Carry) set C and reset C, respectively. SC and RC are most often employed to initialize C prior to entering arithmetic routines. They also allow C to be used as a general-purpose (testable) flag, as long as subsequent instructions do not inadvertently affect the C register.

XOR (exclusive-OR A with M) performs a logical EXCLUSIVE-OR operation of each bit of A with each corresponding bit of M, placing the result in A. This operation can be used to change the state of any bit in M, if the corresponding (equally weighted) bit of A is set. This follows from the EXCLUSIVE-OR truth table where a $X + "1" = \overline{X}$, and a X + "0" = X, assuming the "X" bits to be one of the 4 bits in M, and the "1" and "0" to be equally weighted bits in A. This instruction, therefore, allows the selective complementing or toggling of one or more bits of M. Example: to change the state of bit 2 of M, set A = 0100, perform an XOR, then exchange A into M with an X instruction.

Input/Output Instructions


ING (INput G ports to A) transfers the 4-bit contents of the IN ports (IN₃-IN₀) to A.

ININ (INput IN inputs to A) transfers the 4-bit contents of the IN ports (IN₃-IN₀) to A.

INIL (INput IL latches to A) is a special purpose instruction which inputs the two latches IL3 and IL0 (see Figure 3.1 below) and, if the appropriate option is selected, a general-purpose input, CKO, to the accumulator - the unused bit/bits of A are reset. Specifically, INIL places IL₃ → A₃, CKO → A₂, "0" \rightarrow A₁, IL₀ \rightarrow A₀. IL₃ and IL₀ are the outputs of latches associated with the IN3 and IN0 inputs. (The general purpose inputs, IN3-IN0, are input to A upon the execution of an ININ instruction. (See ININ Instruction.) The IL3 and IL0 latches are set if a low-going pulse ("1" to "0") has occurred on the IN3 and IN0 inputs, respectively, since the last INIL instruction, provided the input pulse stays low for at least two instruction times. Execution of an INIL inputs IL3 and IL0 into A3 and A0 respectively, and resets these latches to allow them to respond to subsequent low-going pulses on the IN3 and IN0 lines. These latches are not cleared during a power on reset.

If CKO is mask-programmed as a general-purpose input, an INIL will input the state of CKO into A_2 . If CKO has not been so programmed, a "1" will be placed in A_2 . A "0" is always placed in A_1 upon the execution of an INIL.

INIL is useful in recognizing and capturing pulses of short duration or which can't be read conveniently by an ININ instruction.



INL (INput L ports to M, A) transfers the 8-bit contents of the bidirectional TRI-STATE® I/O ports to M, A. L_7-L_4 are placed in M_3-M_0 (the memory digit pointed to by the B register); L_3-L_0 are placed in A_3-A_0 .

OBD (Output Bd to D outputs) transfers the 4-bit contents of Bd (lower 4 bits of the B register) to the D output ports (D_3 - D_0). Since, in many applications, the D outputs are connected to a digit decoder, the direct output of Bd allows for a standard interconnect to the binary inputs of the decoder/driver device.

OGI (Output to G ports Immediate) transfers the four bits specified in the "y" operand field of this instruction (0-15, binary) to G_3-G_0 .

OMG (Output M to G ports) transfers the 4-bit contents of M $(M_3 - M_0)$ to $G_3 - G_0$.

XAS (eXchange A with SIO) exchanges the 4-bit contents of A (A_3-A_0) with the 4-bit contents of the SIO register (SIO $_3$ -SIO $_0$). SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. The XAS instruction copies C into the SKL latch. In the counter mode, SK is the output of SKL; in the shift register mode, SK outputs SKL ANDed with the clock.

For further information on the EN register and its relationship to the XAS instruction, see LEI Instruction, below. If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycle times to effect a continuous serial-in or serial-out data stream.

Transfer of Control Instructions

JID (Jump InDirect) is an indirect addressing instruction, transferring program control to a new ROM location addrssed by the *contents* of the ROM location pointed to by A and M. Specifically, it loads the lower 8 bits of the ROM address register P with the *contents* of ROM pointed to by the 10-bit word $P_9P_8A_3P_4A_1A_0M_3M_2M_1M_0$. The contents of the selected ROM location (I_7 – I_0) are, therefore, loaded into P_7 – P_0 , changing the lower 8 bits of P to transfer program control to the new ROM location.

P₉ and P₈ remain unchanged throughout the execution of the JID instruction. JID, therefore, may only jump to a ROM location within the current 4-page ROM "block" (pages 0-3, 4-7, 8-11 or 12-15). For further information regarding the "paging" restrictions associated with the JID instruction, see Section 4.1.

JID can be useful in keyboard-decode routines when the values associated with the row and column of a particular key closure are placed in A and M for a jump indirect to the contents of ROM which point to the starting address of the appropriate routine associated with that particular key closure. For an example of use of the JID instruction to access a keyboard-decode ROM pointer table, see Display/Keyboard Program, Section 5.3, #16.

JMP (JuMP) transfers program control to any word in the ROM as specified by the "a" field of this instruction. The 10-bit "a" field is placed in P_9-P_0 . JMP is used to transfer program control from one page to another page (if in page 2 or 3, the more efficient single-byte JP instruction may be used) or to transfer control to the *last* word of the current page — an invalid transfer for the JP instruction.

JP (Jump within Page) transfers program control to the ROM address specified in the operand field of this instruction. The machine code and operand field of this instruction have two formats. If program execution is currently within page 2 or 3 (subroutine pages) a 7-bit "a" field is specified, transferring program control to a word within either of the two subroutine pages. Otherwise, only a 6-bit "a" field is specified, transferring program control to a particular word within the *current* 64-word ROM page.

Specifically, this instruction places a_6-a_0 in P_6-P_0 if the program is currently in subroutine page 2 or 3. If in any other page, it places a_5-a_0 in P_5-P_0 .

The restrictions associated with the JP instruction, therefore, are that a 7-bit "a" field may be used only when in pages 2 or 3. Otherwise, a JP may be used only to jump within the current page by specifying a 6-bit "a" field in the operand of this instruction. An additional restriction associated with the JP instruction, in either of the above two formats, is that a JP to the last word of any page is invalid, i.e., "a" may not equal all 1s. A transfer of program control to last word on a page may be effected by using a JMP instruction. (See JMP Instruction, above.)

JSRP (Jump to SubRoutine Page) is used to transfer program control from a page other than 2 or 3 to a word within page 2. It accomplishes this by placing a 2 (0010 $_2$) in P $_9$ -P $_6$, and the word address specified in the 6-bit "a" field of the instruction into P5-P0. Designed to transfer control to subroutines, it pushes the stack to save the subroutine return address — the address of the next program instruction is saved in SA and the other subroutine-save registers are likewise pushed $(P + 1 \rightarrow SA \rightarrow SB \rightarrow SC)$. Any previous contents of SC are lost, since SC is the last of the three subroutine-save registers. Subroutine nesting, therefore, is permitted to three levels. JSRP is used in conjunction with the RET or RETSK instructions which "pop" the stack at the end of subroutine to return program control to the main program. As with the JP instruction, JSRP may not transfer program control to the last word of page 2: "a" may not equal all "1s." A JSR may be used to jump to the last word of a subroutine beginning at the last word of page 2. (See JSR, below.) As mentioned above, a further restriction is that a

JSRP may not be used when in subroutine pages 2 or 3. To transfer program control to a subroutine in page 2 when in pages 2 or 3, the double-byte JSR should be used, or, if it is not necessary to push the stack, a JP instruction may be used.

JSR (Jump to SubRoutine) transfers program control to a subroutine located at a particular word address in any ROM page. It modifies the entire P register with the value of the "a" operand of this instruction, as follows: $a_9-a_0 \rightarrow P_9-P_0$. As with the JSRP instruction, JSR pushes the stack $(P+1 \rightarrow SA \rightarrow SB \rightarrow SC)$, saving the next program instruction for a return from the subroutine to the main program via a RET or RETSK instruction. JSR may be used to overcome the restrictions associated with the JSRP instruction: to jump to a subroutine and push the stack when in pages 2 or 3, or to jump to a subroutine located at the last word of page 2.

RET (RETurn from subroutine) is used to return program control to the main program following a JSR or JSRP instruction. RET "pops" the stack (SC \rightarrow SB \rightarrow SA \rightarrow P): the next main program instruction address (P + 1) saved in SA is loaded into P, the contents of SB are loaded into SA and the contents of SC are loaded into SB. (The contents of SC are also retained in SC.) Program control, therefore, is returned to the instruction immediately following the previous subroutine call.

RETSK (RETurn from subroutine then SKip), as with the RET instruction above, pops the stack ($SC \rightarrow SB \rightarrow SA \rightarrow P$), restoring program control to the main program following a subroutine call. It, however, *always* skips the first instruction encountered when it returns to the main program. This instruction, therefore, provides the programmer with an alternate return from subroutines, either via a RET or RETSK, based upon tests made within the subroutine itself.

CAMQ (Copy A, M to Q) transfers the 8-bit contents of A and M to the Q latches. A_3 – A_0 are output to Q_7 – Q_4 ; M_3 – M_0 are output to Q_3 – Q_0 . Note that CAMQ is the inverse of CQMA (see CQMA Instruction, below) with respect to the 4 bits of Q with which A and M communicate. Therefore, the input and processing of Q must often be followed by an X (Exchange M with A) instruction before final output to Q in order to maintain the proper bitweights of the Q data. For example, the following instructions read Q to M, A, set Q_7 and perform the necessary exchange before execution of the CAMQ instruction:

CQMA ; Q TO M, A

SMB $_3$; SET Q_7 BIT LOCATED IN M_3

; EXCHANGE M WITH A

CAMQ ; A, M TO Q

CQMA (Copy Q to M, A) transfers the 8-bit contents of the Q latches to M and A. Q_7-Q_4 are placed in M_3-M_0 ; Q_3-Q_0 are placed in A_3-A_0 . CQMA can be employed after an LQID (Load Q InDirect) instruction to input or alter the value of lookup data. CQMA is also an essential instruction when the COP420 is employed as a MICROBUSTM peripheral component. In such applications, IN $_3$ is used by the control microprocessor to write bus data from the L ports to the Q latches. (See Section 2.4, MICROBUSTM option.) A CQMA will then input this data to M, A as explained above for processing by the COP420 program.

Memory Reference Instructions

LD (LoaD M into A) loads M (the 4-bit contents of RAM pointed to by the B register: M_3-M_0) into A_3-A_0 . After M is loaded into A, the 2-bit "r" operand field is EXCLUSIVE-ORed with the contents of Br (upper 2 bits of B — RAM register select) to point to a new RAM register for successive memory reference operations. Since the properties of the EXCLUSIVE-OR logic operation are such that a 1 \oplus X equals the complement of X, use of the "r" field allows the programmer to switch between any one of the 4 RAM registers by complementing the appropriate bit/bits of the current contents of the Br register. Of course, if "r" = 0, the contents of Br will remain unchanged after the execution of a LD instruction.

For example, if the assembly language instruction LD 3 ("r" = 11_2) is executed with Br = 2 (10_2) and Bd = 12 (1100_2), the contents of RAM register 2, digit 12 will be loaded to A and Br will be changed to ($11_2 + 10_2 = 01_2$), with B pointing to RAM register 1, digit 12. For assembly language programming use of an EXCLUSIVE-OR "r" operand field with memory reference instructions which use this field is optional — if not specified, an "0" operand is assumed. For further information on allocating RAM map locations for optimum use of the EXCLUSIVE-OR feature associated with this and other memory reference instructions and for sample routines utilizing this feature, refer to Sections 4.2 and 4.4.

SMB (Set Memory Bit) and RMB (Reset Memory Bit) set and reset, respectively, a bit in M as specified by the operand field of these instructions. (Remember: M is the 4-bit RAM digit pointed to by the B register.) The operand field is specified according to the bit number (0-3, left-most to right-most bit) of the particular bit to be set or reset, e.g., an SMB 3 would set the most significant bit of M. These instructions are useful in operating upon program status flags located in RAM.

STII (Store Memory Immediate and Increment Bd) loads the 4-bit contents specified by the "y"

operand field of the instruction into the RAM memory digit pointed to by the B register, M_3 – M_0 . It is important to note that the value of Bd (RAM digit-select) is *incremented* (as with the XIS instruction) after the "y" data is stored in M.

LDD (LoaD A with M Directly) loads the 4-bit contents of the RAM memory location pointed to directly by the "r" and "d" operand fields (register and digit select, respectively) of the instruction, M_3-M_0 , into A_3-A_0 . Note that this instruction and the XAD instruction differ from other memory reference instructions in that the operand of the instruction, not the B register, is used to point to the appropriate RAM digit location to be accessed - the B register is unaffected by these instructions. This instruction is useful in accessing RAM counters, status and flag digits, etc., within routines or loops without destroying the previous value of B, allowing the latter to be used for sequential memory access operations and for other reiterative purposes.

LQID (Load Q InDirect) is, in effect, a ROM data "lookup" instruction. It transfers the 8-bit contents of ROM, $I_7 - I_0$, pointed to by the 10-bit word P₉P₈AM to Q₇-Q₀, respectively. It does this by pushing the stack (P + 1 \rightarrow SA \rightarrow SB \rightarrow SC) and replacing the least significant 8 bits of P as follows: $A_3 - A_0 \rightarrow P_7 - P_4$; $M_3 - M_0 \rightarrow P_3 - P_0$, leaving the two most significant bits of P unchanged. The ROM data pointed to by the new P address is fetched and loaded into the Q latches, Q₇-Q₀. Next, the stack is popped (SC \rightarrow SB \rightarrow SA \rightarrow P), restoring the previous pushed value of P (P + 1) to continue sequential program execution. Since LQID pushes SB → SC, the previous contents of SC are lost. Also, when LQID pops the stack, the previously pushed contents of SB are left in SC as well as loaded back into SB. The net result, therefore, of an LQID instruction upon the subroutine-save stack is that the contents of SB are placed in SC (SB → SC). Since it pushes the stack, a LQID should not be executed when three levels of subroutine nesting are currently in effect. (The last return address in SC will be lost.)

Since, as with the JID instruction, LQID affects only the lower 8 bits of P (P_9 and P_8 are unchanged), it may only access ROM data located within the current 4-page ROM "block" (pages 0-3, 4-7, 8-11 or 12-15). For further information on the use of the LQID instruction, see Section 4.1.

X (eXchange M with A) exchanges the 4-bit contents of RAM pointed to by the B register, M_3-M_0 , with A_3-A_0 . The "r" operand field of the instruction is EXCLUSIVE-ORed with the contents of Br after the exchange to provide a new Br RAM register select value as explained in the LD instruction above.

XAD (eXchange A with M Directly) exchanges the 4-bit contents of the RAM memory location pointed

to directly by the "r" and "d" operand fields of the instruction, M_3 – M_0 , with A_3 – A_0 . It has the same characteristics and utility as the LDD instruction above, e.g., the B register is not affected.

XDS (eXchange M with A, Decrement Bd and Skip on borrow) performs the same operation as the X instruction above, and also decrements the value of the Bd register (RAM digit-select) after the exchange. Use of an "r" operand field will, therefore, result in both an altered RAM digit-select value and a new RAM register select value in B. XDS skips the next program instruction when Bd is decremented past 0 (after the contents of RAM digit 0 have been exchanged with A and XDS decrements Bd to 15). Repeated XDSs will "walk down" through the digits of a RAM register before skipping. XDS together with X instructions can be used to operate upon the corresponding digits of different RAM registers in successive fashion. (See Section 4.2.)

XIS (eXchange M with A, Increment Bd, and Skip on carry) performs the same operation as the XDS instruction except that it *increments* Bd *after* the exchange and skips the next program instruction after Bd increments *past* 15 (after the contents of RAM digit 15 have been exchanged with A and XIS increments Bd to 0). Consequently, successive XISs "walk up" through the digits of a RAM register before skipping.

Register Reference Instructions

CAB (Copy A to Bd) transfers the 4-bit contents of A, A_3 – A_0 , to Bd (the RAM digit-select register). This instruction allows the loading of a new RAM digit-select value via the accumulator, a useful operation in many memory-digit access loops.

CBA (Copy Bd to A) transfers the 4-bit contents of Bd (RAM digit select) to A_3-A_0 . It is the functional complement of the CAB instruction and finds similar use in memory-digit access loops.

LBI (Load B Immediate) loads the B register with the 6-bit value specified by the "r" (2-bit) and "d" (4-bit) fields of the instruction. Its purpose is to directly load a new RAM register and digit select value into B and, unlike CAB, CBA or XABR, does not require use of the accumulator. A further distinction with respect to CAB and CBA is its ability to alter the Br register (RAM register-select).

The LBI instruction is coded or assembled into machine language as *either* a single- or a double-byte instruction, depending on the value of the "d" field. If the "d" field value equals 0 or 9 through 15, the instruction is coded as a single-byte instruction with the lower 6 bits equal to the value of "d" *minus* 1. If the "d" field equals 1 through 8 (1–8), the instruction is coded as a double-byte instruction, with the lower 6 bits of the second byte equal to the value of "d." (See LBI Instruction, Table 3.1, and Note 6 of Table 3.1.)

To take advantage of the more efficient single-byte LBI format, frequently used program data (counters, flags, etc.) should be placed within RAM digit locations accessible by the LBI single-byte "d" field ($d=0,\,9-15$). (See Section 4.2 for further information.)

An important characteristic of the LBI instruction is that it will skip all subsequent LBI instructions until it encounters an instruction which is not an LBI. This feature accommodates it for use in multiple-entry subroutines. (For example, see Adjacent Memory Move Routine, Section 4.4.)

LEI (Load EN Immediate) loads the enable register with the value contained in the "y" operand field of this instruction (0–15, binary). Its function is to select or deselect a particular software selectable feature associated with each of the four bits of the enable register (EN₃-EN₀). These features and the corresponding bit-weights and values associated with each feature are as follows:

 The least significant bit of the enable register, EN₀, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter.

With EN₀ set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse ("1" to "0") occurring on the SI input. Each pulse must remain at each logic level at least two instruction cycles. SK outputs the value of the C upon the execution of an XAS and remains latched until the execution of another XAS instruction. The SO output is equal to the value of EN₃.

With EN $_0$ reset, SIO is a serial shift register, shifting continuously left each instruction cycle time. The data present at SI goes into the least significant bit of SIO; SO can be enabled to output the most significant bit of SIO each cycle time. SK output becomes a logic-controlled clock, providing a SYNC signal each instruction time. It will start outputting a SYNC pulse upon the execution of an XAS instruction with C = "1," stopping upon the execution of a subsequent XAS with C = "0."

If EN₀ is changed from "1" to "0" ("0" to "1"), the SK output will change from "1" to SYNC (SYNC to "1") without the execution of an XAS instruction.

With EN₁ set, the IN₁ input is enabled as an interrupt input. Upon the occurrence of a negative pulse on IN₁, program control is transferred to the last word of page 3 (address 0FF₁₆). Immediately following an interrupt, EN₁ is reset to disable further interrupts until later set by an LEI instruction (usually at the end of the interrupt service routine or later within the main program).

The following features are associated with the IN₁ interrupt procedure and protocol and must be considered by the programmer when utilizing this software-selectable feature of the COP420-series. (Interrupt is unavailable on the COP421-series since it does not have the IN₃-IN₀ inputs.)

- a. The interrupt, once acknowledged as explained below, pushes the next sequential program counter address (P + 1) onto the stack, pushing in turn the contents of the other subroutine-save registers to the next lower level (P + 1 → SA → SB → SC). Any previous contents of SC are lost. The program counter is set to address 0FF₁₆ (the last word of page 3) and EN₁ is reset.
- b. An interrupt will be acknowledged only after the following conditions are met:
 - 1) EN₁ has been set;
 - A low-going pulse ("1" to "0") at least two instruction cycles in width has occurred on the IN₁ input;
 - A currently executing instruction has been completed;
 - 4) All successive transfer of control instructions and successive LBIs have been completed (e.g., if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed).
 - c. Upon acknowledgement of an interrupt, the skip logic status is saved and implemented upon the execution of a subsequent RET instruction. For example, if an interrupt occurs during the execution of ASC (Add with carry, Skip on Carry) instruction which results in a carry, the next instruction (which would normally be skipped) is not skipped; instead, its address is pushed onto the stack, the skip logic status is saved and program control is transferred to the interrupt servicing routine at location 0FF₁₆. At the end of the interrupt routine, a RET instruction is executed to pop the stack and return program control to the instruction following the original ACS. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Since, as explained above, it is the RET instruction which enables the previously saved status of the skip logic, subroutines should not be nested within the interrupt service routine since their RET instruction will enable any previously saved main program skips, interfering with the orderly execution of the interrupt routine.
 - d. The first instruction of the interrupt routine at address 0FF₁₆ must be NOP.

- 3. With EN₂ set, the L drivers are enabled, loading data previously latched into Q to the L I/O ports. Resetting EN₂ disables the L drivers, placing the L I/O ports in a high-impedance state. When the L I/O ports are used as segment drivers to an LED display, the setting and resetting of EN₂ results in the outputting and blanking, respectively, of segment data to the display. When using the MICROBUSTM option EN₂ does not affect the L drivers.
- 4. EN₃, in conjunction with EN₀, affects the SO output. With EN₀ set (binary counter option selected) SO will output the value loaded into EN₃. With EN₀ reset (serial shift register feature selected), setting EN₃ enables SO as the output of the SIO shift register, outputting serial shifted data (the most significant bit of SIO) each instruction time as explained above. Resetting EN₃ with the serial shift register feature selected disables SO as the shift register output: data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to "0." Figure 3.2 below provides a summary of the features associated with EN₃ and EN₀.

EN ₃	EN ₀	SIO	Si	so	SK after XAS
0	0	Shift Register	Input to Shift Register	0	If SKL = 1, SK = SYNC If SKL = 0, SK = 0
1	0	Shift Register	Input to Shift Register	Serial Out	If SKL = 1, SK = SYNC If SKL = 0, SK = 0
0	1	Binary Counter	Negative Edge Sensitive Input to Binary Counter	0 -	If SKL = 1, SK = 1 If SKL = 0, SK = 0
1	1	Binary Counter	Negative Edge Sensitive Input to Binary Counter	1	If SKL = 1, SK = 1 If SKL = 0, SK = 0

Figure 3.2 Enable Register Features - Bits EN₃ and EN₀

XABR (eXchange A with Br) exchanges Br (upper 2 bits of B: RAM register-select) with A. Since Br contains only 2 bits, only the lower two bits of A, A_1 – A_0 , are placed in Br. Similarly, the 2 bits of Br are placed in A_1 – A_0 with "0s" being loaded into the upper 2 bits of A, A_3 – A_2 . XABR is an efficient means of loading the Br register via the accumulator — a direct load of the Br register must otherwise be accomplished by an LBI instruction which also affects the Bd portion of the B register.

Test Instructions

SKC (SKip on Carry) skips the next program instruction if the carry bit is equal to "1." When used in conjunction with the RC and SC instructions, it allows C to be used as a 1-bit testable flag.

SKE (SKip if A Equals M) compares all 4 bits of A with M, skipping the next instruction if the value of A is equal to the value of M. SKE can be used to compare A with a status or counter digit in M, skipping to an instruction which transfers program control to another routine if equality exists.

SKGBZ (SKip if G Bit is Zero) is a double-byte instruction. It tests the state of *one* of the four G lines (G_3-G_0) as specified by the "n" operand of the instruction, skipping the next program instruction if the specified G line is equal to "0."

SKGZ (SKip if G is Zero) is a double-byte instruction. It tests the state of all *four* of the G lines, skipping the next program instruction if G_3-G_0 are all equal to "0."

SKMBZ (SKip on Memory Bit Zero) skips the next program instruction if the RAM memory bit specified by the "n" field of the instruction (0-3, right-most to left-most M bit) is equal to "0." This instruction, together with the SMB and RMB instructions, allow for the testing and manipulation of single-bit flags contained within RAM digit locations.

SKT (SKip on Timer) instruction tests the state of an internal 10-bit time-base counter. This counter divides the instruction cycle clock frequency by 1024 and provides a latched indication of counter overflow. The SKT instruction tests this latch, executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction, therefore, allow the controller to generate its own time-base for real-time processing rather than relying on an external input signal.

For example, using a 2.097 MHz crystal as the timebase to the clock generator, the instruction cycle clock frequency will be 131 kHz (crystal frequency + 16) and the binary counter output pulse frequency will be 128 Hz. For time-of-day or similar real-time processing, the SKT instruction can call a routine which increments a "seconds" counter every 128 ticks.

3.3 COP421-Series Instruction Set Differences

The ININ instruction has been deleted. This is due to the lack of the IN inputs.

The **INIL** instruction has been substantially modified due to the lack of IN inputs and IL_3/IL_0 latches. If an INIL instruction is executed on a COP421-series device, it will input only the state of CKO, providing CKO has been programmed as a general-purpose input $(0 \rightarrow A_3, A_1, A_0; CKO \rightarrow A_2)$. If CKO has not been programmed as a general-purpose input, the INIL instruction is non-functional on the COP421-series.

3.4 COP410L/COP411L Instruction Set

The COP410L and COP411L instruction sets are subsets of the COP421-series instruction set.

Table 3.3 provides the mnemonic, operand, machine code, data flow, skip conditions and description associated with each instruction in the COP410L and COP411L instruction sets. An asterisk in the description column indicates the double-byte instruction. Notes are provided, following this

table, which include additional information relevant to particular instructions.

Table 3.4 provides a list of internal architecture, instruction operand and operational symbols used in the COP410L/COP411L Instruction Set Table. Table 3.7 provides an alphabetical mnemonic index of COP410L/COP411L instructions, indicating the hexadecimal opcode and description associated with each instruction. Table 3.8 is a list of COP410L/COP411L instructions arranged in order of their hexadecimal opcodes.

The following text discusses the differences which exist between the COP410L and COP411L instruction sets and that of the COP420-series. The COP410L is specifically discussed with differences between it and the COP411L noted. All other instructions perform the same machine operations and have the same typical usage as discussed in Section 3.2. For a treatment of the significance of those differences when writing programs for the COP410L and COP411L, see Section 3.5, COP410L/COP411L Instruction Set Differences, and Section 4.11, COP410L/COP411L Programming.

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
ARITHMET	ric instru	CTIONS				
ASC		30	[0 0 1 1]0 0 0 0]	A + C + RAM(B) → A Carry → C	Carry	Add with Carry, Skip on Carry
ADD		31	00110001	A + RAM(B) → A	None	Add RAM to A
AISC	у	5-	[0 1 0 1] y j	A + y → A	Carry	Add Immediate, Skip on Carry (y ≠ 0)
CLRA		00	0 0 0 0 0 0 0 0	0 → A	None	Clear A
СОМР		40	0 1 0 0 0 0 0 0 0	Ā→ A	None	Ones complement of A t
NOP		44	[0 1 0 0 0 0 1 0 0]	None	None	No Operation
RC		32	0 0 1 1 0 0 1 0	"0" → C	None	Reset C
sc		22	[0 0 1 0]0 0 1 0]	"1" → C	None	Set C
XOR ·		02	0 0 0 000 0 1 0	A ⊕ RAM(B) → A	None	Exclusive-OR RAM with

	COP411L Inst	

			Table 3.3 COF	P410L/COP411L Instruction	Set (continued)	and the state of t
Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
TRANSFE	R OF CONT	ROL INST	TRUCTIONS			
JID		FF	[1111]1111]	ROM (PC ₈ ,A,M) → PC _{7:0}	None	Jump Indirect (Note 2)
JMP	а	6- 	0110 000 a8 a7:0	a → PC	None	Jump
JP	a		[1] a _{6:0} (pages 2,3 only) or	a → PC _{6:0}	None	Jump within Page (Note 3)
		-	[1 1] a _{5:0} (all other pages)	a → PC _{5:0}		
JSRP	a		[10] a _{5:0}	PC + 1 \rightarrow SA \rightarrow SB 010 \rightarrow PC8:6 a \rightarrow PC5:0	None	Jump to Subroutine Page (Note 4)
JSR	a	6- 	0110 100 a8 a7:0	PC + 1 → SA → SB a → PC	None	Jump to Subroutine
RET		48	01001000	SB → SA → PC	None	Return from Subroutine
RETSK		49	0100 1001	SB → SA → PC	Always Skip on Return	Return from Subroutine then Skip
MEMORY	REFERENC	CE INSTRU	JCTIONS	I .		
CAMQ		33 3C	[0 0 1 1 0 0 1 1] [0 0 1 1 1 1 0 0]	A → Q _{7:4} RAM(B) → Q _{3:0}	None	Copy A, RAM to Q
LD	r	-5	[00 r 0101]	$\begin{array}{c} RAM(B) \to A \\ Br \oplus r \to Br \end{array}$	None	Load RAM into A, Exclusive-OR Br with r
LQID		BF	[1011[1111]	$ROM(PC_8, A, M) \rightarrow Q$ $SA \rightarrow SB$	None	Load Q Indirect (Note 2)
RMB	0 1 2 3	4C 45 42 43	0 1 0 0 1 1 0 0 0 1 0 1 0 1 0 1 0 1 0 1	$\begin{array}{c} 0 \rightarrow RAM(B)_0 \\ 0 \rightarrow RAM(B)_1 \\ 0 \rightarrow RAM(B)_2 \\ 0 \rightarrow RAM(B)_3 \end{array}$	None	Reset RAM Bit
SMB	0 1 2 3	4D 47 46 4B	0 1 0 0 1 1 0 1 0 1 0 0 0 1 1 1 0 1 0 0 0 1 1 0 0 1 0 0 0 1 1 0	1 → RAM(B) ₀ 1 → RAM(B) ₁ 1 → RAM(B) ₂ 1 → RAM(B) ₃	None	Set RAM Bit
STII	у	7-	[0 1 1 1] y	y → RAM(B) Bd + 1 → Bd	None	Store Memory Immediate and Increment Bd
X	r	-6	[00 r 0110	$\begin{array}{c} RAM(B) \longleftrightarrow A \\ Br \oplus r \to Br \end{array}$	None	Exchange RAM with A, Exclusive-OR Br with r
XAD	3,15	23 BF	00100011	RAM(3,15) → A	None	* Exchange A with RAM (3,15)
XDS	•	-7	[0 0 r 0 1 1 1]	RAM(B) → A Bd − 1 → Bd Br ⊕ r → Br	Bd decrements past 0	Exchange RAM with A and Decrement Bd, Exclusive-OR Br with r
XIS	r	-4	00 r 0100	RAM(B) ← A Bd + 1 ← Bd Br ⊕ r → Br	Bd increments past 15	Exchange RAM with A and Increment Bd, Exclusive-OR Br with r

Table 3.3 COP410L/COP411L Instruction Set (continued)

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
REGISTER	REFERENC	E INSTR	UCTIONS			
CAB		50	[0 1 0 1 0 0 0 0]	A → Bd	None	Copy A to Bd
СВА		4E	[0 1 0 0 1 1 1 0]	Bd → A	None	Copy Bd to A
LBI	r,d		$\frac{[0\ 0]\ r\ [(d-1)]}{(d=0,9:15)}$	r,d → B	None	Load B Immediate with r,d (Note 5)
LEI	у.	33 6-	[0 0 1 1]0 0 1 1] [0 1 1 0] y]	y → EN	None	* Load EN Immediate (Note 6)
TEST INS	TRUCTIONS					
SKC		20	00100000		C = "1"	Skip if C is True
SKE		21	[0 0 1 0 0 0 0 1]		A = RAM(B)	Skip if A Equals RAM
SKGZ		33 21	[0 0 1 1 0 0 1 1] [0 0 1 0 0 0 0 1]		$G_{3:0} = 0$	Skip if G is Zero (all 4 bits)
SKGBZ	0 1 2 3	33 01 11 03 13	0 0 1 1 0 0 1 1 1 0 0 0 0 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 0 0 0 0 1 1 0	1st byte 2nd byte	$G_0 = 0$ $G_1 = 0$ $G_2 = 0$ $G_3 = 0$	* Skip if G Bit is Zero
SKMBZ	0 1 2 3	01 11 03 13	0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 1 1 0 0 0 1 0 0 1 1		$RAM(B)_0 = 0$ $RAM(B)_1 = 0$ $RAM(B)_2 = 0$ $RAM(B)_3 = 0$	Skip if RAM Bit is Zero
INPUT/OU	TPUT INSTR	UCTIONS				
ING		33 2A	[0 0 1 1]0 0 1 1] [0 0 1 0]1 0 1 0]	G + A	None	• Input G Ports to A
INL		33 2E	00110011	L _{7:4} → RAM(B) L _{3:0} → A	None	* Input L Ports to RAM,
OBD		33 3E	[0 0 1 1 0 0 1 1] [0 0 1 1 1 1 1 0]	Bd → D	None	* Output Bd to D Output
OMG		33 3A	[0 0 1 1 0 0 1 1] [0 0 1 1 1 0 1 0	RAM(B) → G	None	* Output RAM to G Ports
XAS		4F	[0 1 0 0]1 1 1 1]	A ↔ SIO, C → SK	None	Exchange A with SIO (Note 2)

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant (low-order, right-most bit). For example, A3 indicates the most significant (left-most) bit of the 4-bit A register.

Note 2: For additional information on the operation of the XAS, JID, and LQID instructions, see Section 3.2.

Note 3: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64-word page. JP may not jump to the last word of a page.

Note 4: A JSRP transfers program control to subroutine page 2 (0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3. JSRP may not jump to the last word in page 2.

Note 5: LBI is a single-byte instruction if d = 0, 9, 10, 11, 12, 13, 14, or 15. The machine code for the lower 4 bits equals the binary value of the "d" data minus 1, e.g., to load the lower four bits of B (Bd) with the value 9 (1001₂), the lower 4 bits of the LBI instruction equal 8 (1000₂). To load 0, the lower 4 bits of the LBI instruction should equal 15 (1111₂).

Note 6: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a "1" or "0" in each bit of EN corre sponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)

Table 3.4 COP410L/411L Instruction Set Table Symbols

Symbol	Definition
INTERNA	AL ARCHITECTURE SYMBOLS
A	4-bit Accumulator
В	6-bit RAM Address Register
Br	Upper 2 bits of B (register address)
Bd	Lower 4 bits of B (digit address)
С	1-bit Carry Register
D	4-bit Data Output Port
EN	4-bit Enable Register
G	4-bit Register to latch data for G I/O Port
L	8-bit TRI-STATE I/O Port
M	4-bit contents of RAM Memory pointed to by B Register
PC	9-bit ROM Address Register (program counter)
Q	8-bit Register to latch data for L I/O Port
SA	9-bit Subroutine Save Register A
SB	9-bit Subroutine Save Register B
SIO	4-bit Shift Register and Counter
SK	Logic-Controlled Clock Output
	Definition
Symbol	
	CTION OPERAND SYMBOLS
d -	4-bit Operand Field, 0-15 binary (RAM Digit Select
r	2-bit Operand Field, 0-3 binary (RAM Register Select)
а	9-bit Operand Field, 0-511 binary (ROM Address)
y y	4-bit Operand Field, 0-15 binary (Immediate Data)
RAM(s)	Contents of RAM location addressed by s
ROM(t)	Contents of ROM location addressed by t
HOWI(I)	Coments of NOM location addressed by t
OPERATI	ONAL SYMBOLS
+	Plus
-	Minus
-•	Replaces
	Is exchanged with
=	is equal to
Α	The ones complement of A
ө	Exclusive-OR
	Range of values

3.5 COP410L/COP411L Instruction Set Differences

Arithmetic Instructions

ADT has been deleted. To perform a similar operation an AISC 10 followed by a NOP to defeat the skip condition (carry) may be used.

CASC has been deleted. A COMP instruction followed by an ASC will achieve the same result (subtraction of A from M).

Input/Output Instructions

ININ has been deleted due to the COP410L's lack of IN inputs.

OGI has been deleted. A loading of data to the G ports must be accomplished via M by first loading M and then outputting its contents to G via an OMG instruction.

Memory Reference Instructions

CQMA has been deleted. Since no MICROBUS™ option is provided for the COP410L, Q is used in the COP410L primarily for output operations. An input of the L I/O ports, therefore, will effectively function as the equivalent of a CQMA; this is accomplished by the execution of an INL instruction.

LDD has been deleted. To load the contents of a data memory digit location into A, the usual procedure of loading B via an LBI to point to a particular RAM location followed by an LD instruction must be used.

XAD has been altered to reference *one* data memory location only; specifically, M(3,15). "Scratch-pad" data to be exchanged with A without affecting the B register should be placed, therefore, in M(3,15) and accessed by the XAD 3,15 instruction.

Register Reference Instructions

LBI has been altered to correspond to the data memory configuration of the COP410L. Specifically, it may only be used to access valid RAM locations, namely digits 9 through 15 and 0 in registers 0-3. The LBI "d" field, therefore, is limited to "d" values of 9-15 and 0, resulting in all LBIs being coded as single-byte instructions. Remember, the machine code for the "d" operand field is the binary value of "d" minus 1.

XABR has been deleted. To load Br, the entire B register must be loaded via an LBI. Altering Br may also be accomplished by using the EXCLUSIVE-OR "r" field associated with the memory reference instructions LD, X, XDS, and XIS.

Test Instructions

SKT has been deleted since the COP410L does not contain an internal divide-by-1024 time-base counter.

															X		
														0			

	and the second second	ries Instructions
Instruction	Hexadecimal Opcode	Description
	4.9	
ADD ADT	31 4A	ADD RAM to A ADd Ten to A
AISC 1-15	51-5F	Add Immediate, Skip on Carry
ASC	30	Add with carry, Skip on Carry
CAB	50	Copy A to Bd
CAMQ*	33/3C 10	Copy A, RAM to Q Complement and Add with carry, Skip on Carry
CBA CLRA	4E 00	Copy Bd to A CLeaR A
COMP	40	COMPlement A
CQMA*	33/2C	Copy Q to RAM, A
ING*	33/2A	INput G ports to A
INIL*	33/29	INput IL latches to A**
ININ*	33/28	INput IN inputs to A**
INL*	33/2E	INput L ports to RAM, A
JID	FF	Jump InDirect
JMP*	60-63/00-FF	JuMP
JP ICD*	80-BE,C0-CE 68-6B/00-FF	Jump within Page Jump to SubRoutine
JSR* JSRP	80-BE	Jump to SubRoutine Page
LBI 0;9-15,0	08-0F \	vullip to outstoutine tage
LBI 1:9-15.0	18-1F	Load Bd Immediate
LBI 2;9-15,0	28-2F	(single-byte)
LBI 3;9-15,0	38-3F	
LBI* 0;1-8	33/81-88	
LBI* 1;1-8	33/91-98	Load Bd Immediate
LBI* 2;1-8	33/A1-A8	(double-byte)
LBI* 3;1-8	33/B1-B8	
LD 0,1,2,3	05,15,25,35	LoaD RAM Into A
LDD* 0-3,0-15	23/00-3F 33/60-6F	Load A with RAM, Directly Load EN Immediate
LEI* 0-15 LQID	33/00-0F BF	Load Q InDirect
NOP	44	No OPeration
OBD*	33/3E	Output Bd to D outputs
ogi*	33/50-5F	Output to G ports Immediate
OMG*	33/3A	Output RAM to G ports
RC	32	Reset Carry
RET	48	RETurn
RETSK	49	RETurn then SKip
RMB 0,1,2,3 SC	4C,45,42,43 22	Reset Memory Bit Set Carry
SMB 0,1,2,3	4D,47,46,4B	Set Memory Bit
SKC SKE	20 21	SKip if Carry is true SKip if A Equals RAM
SKGBZ* 0,1,2,3	33/01,11,03,13	SKip if G Bit is Zero
SKGZ*	33/21	SKip if G equals Zero (all 4 bits)
SKMBZ 0,1,2,3	01,11,03,13	SKip if Memory Bit is Zero
SKT	41	SKip on Timer
STII	70-7F	STore memory Immediate and Increment Bd

Table 3.5 Alphabetical Mnemonic Index of COP420/COP421-Series Instructions

Instruction	Hexadecimal Opcode	Description
X 0,1,2,3	6,16,26,36	eXchange RAM with A, exclusive-OR r with Br
XABR	12	eXchange A with Br
KAD* 0-3,0-15	23/80-BF	eXchange A with RAM Directly
XAS	4F	eXchange A with SIO (serial I/O)
XDS 0,1,2,3	07,17,27,37	eXchange RAM with A and Decrement Bd
XIS 0,1,2,3	04,14,24,34	eXchange RAM with A and Increment Bd
XOR	02	eXclusive-OR RAM with A

^{*}Double-Byte Instruction: first byte/second byte (or first byte range/second byte range).

Table 3.6 Table of COP420/COP421-Series Instructions Listed by Opcodes (Hexadecimal)

. Table 5.0	Listed by Opco	des (Hexad	ecimal)
00	CLRA	26	X 2
01	SKMBZ 0	27	XDS 2
02	XOR	28	LBI 2,9
03	SKMBZ 2	29	LBI 2,10
04	XIS 0	2A	LBI 2,11
05	LD 0	2B	LBI 2,12
06	X 0	2C	LBI 2,13
07	XDS 0	2D	LBI 2,14
08	LBI 0,9	2E	LBI 2,15
09	LBI 0,10	2F	LBI 2,0
0A	LBI 0,11	30	ASC
0B	LBI 0,12	31	ADD
0C	LBI 0,13	32	RC
0D	LBI 0,14	33	TWO WORD*
0E	LBI 0,15		(except LDD, XAD,
0F	LBI 0,0		JMP, JSR)
10	CASC	34	XIS 3
11	SKMBZ 1	35	LD 3
12	XABR	36	X 3
13	SKMBZ 3	37	XDS 3
14	XIS 0	38	LBI 3,9
15	LD 1	39	LBI 3,10
16	X 1	3A	LBI 3,11
17	XDS 1	3B	LBI 3,12
18	LBI 1,9	3C	LBI 3,13
19	LBI 1,10	3D	LBI 3,14
1A	LBI 1,11	3E	LBI 3,15
18	LBI 1,12	3F	LBI 3,0
10	LBI 1,13	40	COMP
1D	LBI 1,14	41	SKT
1E	LBI 1,15	42	RMB 2
. 1F	LBI 1,0	43	RMB 3
20	SKC	44	NOP
21	SKE	45	RMB 1
22	SC.	46	SMB 2
23	LDD/XAD**	47	SMB 1
24	XIS 2	48	RET
25	LD 2	49	RETSK

^{**}Instruction not available or has different features on COP421-series.

Table 3.6 Table of COP420/COP421-Series Instructions

Table 3.6 Table of COP420/COP421-Series Instructions Listed by Opcodes (Hexadecimal) (continued)

LIS	tea by Opcode	es (Hexadecimai) (continued)
8C	XAD 0,12	
8D	XAD 0,13	
8E	XAD 0,14	
8F	XAD 0,15	
90	XAD 1,0	
91	XAD 1,1	
92	XAD 1,2	
93	XAD 1,3	
94	XAD 1,4	
95	XAD 1,5	
96 97	XAD 1,6 XAD 1,7	
98	XAD 1,8	
99	XAD 1,9	
9A	XAD 1,10	
9B	XAD 1,11	
9C	XAD 1,12	
9D	XAD 1,13	
9E	XAD 1,14	
9F	XAD 1,15	
A0	XAD 2,0	
A1	XAD 2,1	Control of the second
A2	XAD 2,2	Description of the second
А3	XAD 2,3	
A4	XAD 2,4	
A5	XAD 2,5	
A6	XAD 2,6	
A7 A8	XAD 2,7 XAD 2,8	
A9	XAD 2,0	
AA	XAD 2,10	200
AB	XAD 2,11	The design of the second
AC	XAD 2,12	
AD.	XAD-2,13	
AE	XAD 2,14	The second of th
AF	XAD 2,15	
В0	XAD 3,0	
B1	XAD 3,1	
B2	XAD 3,2	
B3	XAD 3,3	
B4	XAD 3,4 XAD 3,5	
B5	XAD 3,5	
B6 B7	XAD 3,6 XAD 3,7	
B8	XAD 3,8	
B9	XAD 3,9	
BA	XAD 3,10	Albert Market and Albert State of the Control of th
ВВ	XAD 3,11	
BC	XAD 3,12	
BD	XAD 3,13	
BE	XAD 3,14	
BF	XAD 3,15	
***00 ± X	CUSB or JMP to	page 0. 4, 10, or 14, word XX (03F ₁₆): 0-3F

***00 + XX JSR or JMP to page 0, 4, 10, or 14, word XX (03F₁₆): 0·3F 40 + XX JSR or JMP to page 1, 5, 11, or 15, word XX (0·3F₁₆):40·7F 80 + XX JSR or JMP to page 2, 6, 12, or 16, word XX (0·3F₁₆):80·BF C0 + XX JSR or JMP to page 3, 7, 13, or 17, word XX (0·3F₁₆):C0·FF

Table 3.7 Alphabetical Mnemonic Index of COP410L/COP411L-Series Instructions

	Hexadecimal	series instructions
Instruction	Opcode	Description
ADD	31	ADD RAM to A
AISC 1-15	51-5F	Add Immediate, Skip on Carry
ASC	30	Add with carry, Skip on Carry
CAB	50	Copy A to Bd
CAMQ	33/3C	Copy A, RAM to Q
CBA	4E	Copy Bd to A
CLRA	00	CLeaR A
COMP	40	COMPlement A
ING*	33/2A	INput G ports to A
INL*	33/2E	INput L ports to RAM, A
JID	FF	Jump InDirect
JMP*	60-61/00-FF	JuMP
JP	80-BE,C0-CE	Jump within Page
JSR*	68-69/00-FF	Jump to SubRoutine
JSRP	80-BE	Jump to SubRoutine Page
LBI 0;9-15,0	08-0F	
LBI 1;9-15,0	18-1F	Load Bd Immediate
LBI 2;9-15,0	28-2F	(single-byte)
LBI 3;9-15,0	38-3F	
LD 0,1,2,3	05,15,25,35	LoaD RAM Into A
LEI* 0-15	33/60-6F	Load EN Immediate
LQID	BF	Load Q InDirect
NOP	44	No OPeration
OBD*	33/3E	Output Bd to D outputs
OMG*	33/3A	Output RAM to G ports
RC	32	Reset Carry
RET	48	RETurn
RETSK	49	RETurn then SKip
RMB 0,1,2,3	4C,45,42,43	Reset Memory Bit
sc	22	Set Carry
SMB 0,1,2,3	4D,47,46,4B	Set Memory Bit
SKC	20	SKip if Carry is true
SKE	21	SKip If A Equals RAM
SKGBZ* 0,1,2,3	33/01,11,03,13	SKip if G Bit is Zero
skgz*	33/21	SKip if G equals Zero (all 4 bits)
SKMBZ 0,1,2,3	01,11,03,13	SKip if Memory Bit is Zero
STII	70-7F	STore memory Immediate and Increment Bd
X 0,1,2,3	6,16,26,36	eXchange RAM with A
XAD* 3,15	23-BF	eXchange A with RAM Directly
XAS	4F	eXchange A with SIO (serial I/O)
XDS 0,1,2,3	07,17,27,37	eXchange RAM with A and Decrement Bd
XIS 0,1,2,3	04,14,24,34	eXchange RAM with A and Increment Bd
XOR	02	eXclusive-OR RAM with A

^{*}Double-Byte Instruction: first byte/second byte (or first byte range/second byte range).

^{**}Instruction not available or has different features on COP421-series.

Table 3.8 Table of COP410L/COP411L-Series Instructions Listed by Opcodes (Hexadecimal) (continued)

00	CLRA) 2E	LBI 2,15	[5A	AISC 10	BF	LQID
01	SKMBZ 0	2F	LBI 2,0	5B	AISC 11	C0-CE	JP to word XX
02	XOR	30	ASC	5C	AISC 12		(0-3F ₁₆):
03	SKMBZ 2	31	ADD	5D	AISC 13		opcode = C0 + XX
04	XIS 0	32	RC	5E	AISC 14	FF	JID
05	LD 0	33	TWO WORD*	5F	AISC 15	Two Wo	rd Instructions,
06	X 0		(except XAD,	60	JMP*** to Page	Se	cond Word:
07	XDS 0		JMP, JSR)		0, 1, 2, or 3	•00	invalid
08	LBI 0,9	34	XIS 3	61	JMP*** to Page	01	SKGBZ 0
09	LBI 0,10	35	LD 3		4, 5, 6, or 7	03	SKGBZ 2
0A	LBI 0,11	36	Х3	64	invalid	11	SKGBZ 1
0B	LBI 0,12	37	XDS 3	65	invalid	13	SKGBZ 3
0C	LBI 0,13	38	LBI 3,9	66	invalid	21	SKGZ
0D	LBI 0.14	39	LBI 3,10	67	invalid	28	Invalid
0E	LBI 0,15	3A	LBI 3,11	, 68	JSR*** to Page	2A	ING
0F	LBI 0,0	3B	LBI 3,12		0, 1, 2, or 3	2C	invalid
10	invalid	3C	LBI 3,13	69	JSR*** to Page	2E	INL
11	SKMBZ 1	3D	LBI 3,14	60	4, 5, 6, or 7	3A	OMG
12	invalid	3E	LBI 3,15	6C	invalid	3C	CAMQ
13	SKMBZ 3	3F	LBI 3,0	6D	invalid	3E	OBD
14	XIS 0	40	COMP	6E	invalid	50-5F	invalid
15	LD 1	41	invalid	6F	invalid	60	LEI 0
16	X 1	42	RMB 2	70	STII 0	61	LEI 1
17	XDS 1	43	RMB 3	71	STII 1	62	LEI 2
18	LBI 1.9	44	NOP	72	STII 2		LEI 3
19	LBI 1,10	45	RMB 1	73	STII 3	63	LEI 3
1A	LBI 1,11	46	SMB 2	74	STI 4	64	
1B	LBI 1,12	47	SMB 1	75	STII 5	65	LEI 5
1C	LBI 1,13	48	RET	76	STII 6	66	LEI 6
1D	LBI 1,14	49	RETSK	77	STII 7	67	LEI 7
1E		4A	invalid	78	STII 8	68	LEI 8
1F	LBI 1,15 LBI 1,0	4B	SMB 3	79	STII 9	69	LEI 9
20	SKC	4C	RMB 0	7A	STII 10	6A	LEI 10
21	SKE	4D	SMB 0	7B	STII 11	6B	LEI 11
22		4E	CBA	7C	STII 12	6C	LEI 12
	SC	4F	XAS	7D	STII 13	6D	LEI 13
23	XAD**	50	CAB	7E	STII 14	6E	LEI 14
24	XIS 2	51	AISC 1	7F	STII 15	6F	LEI 15
25	LD 2	52	AISC 2	80-BE	JP to word XX	81-88	invalid
26	X 2	53	AISC 3		(0-3F ₁₆) or	91-98	invalid
27	XDS 2	54	AISC 4		JSRP to page 2, word XX (0-3F ₁₆):	A1-A8	invalid
28	LBI 2,9	55	AISC 5		opcode = 80 + XX	B1-B8	invalid
29	LBI 2,10	56	AISC 6		,		
2A	LBI 2,11	57	AISC 7				
2B	LBI 2,12	58	AISC 8	12.0			
2C	LBI 2,13	59	AISC 9				
2D	LBI 2,14	1	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	1		1	

^{***00-}BE Invalid BF - XAD 3.15

^{***00 +} XX JSR or JMP to page 0 or 4 word XX (03F₁₆): 0-3F 40 + XX JSR or JMP to page 1 or 5 word XX (0-3F₁₆):40-7F 80 + XX JSR or JMP to page 2 or 6 word XX (0-3F₁₆):80-BF C0 + XX JSR or JMP to page 3 or 7 word XX (0-3F₁₆):C0-FF

COP400 Programming Techniques



This chapter provides several examples of programming techniques for COP400 devices. The COP420-series/COP444L instruction set is assumed since it falls between the smaller and larger instruction sets, respectively, of the COP410L and the COP440. For users of the COP410L/COP411L, Section 3.5 provides information on use of multiple COP410L instructions to simulate the function of COP420 instructions not provided for the COP410L. Users of the COP440 will find all examples relevant since this device contains all COP420 instructions as well as several additional instructions.

All examples are given in COPS™ Cross Assembler language, using COP400 assembler instruction mnemonics and operand statements. Although, in the following examples, instruction operands and ROM page numbers are written using decimal notation, the programmer may specify these expressions in hexadecimal notation - the assembler accepts either format (e.g., AISC 13 = AISC X'C, Page X'A = Page 10). On occasion, source code examples contain noninstruction statements, such as assembler directives which convey information to the assembler necessary for proper program address allocation and similar assembler related tasks. For further information on the COPS Cross Assembler and its use see PDS User's Manual, Chapter 8.

4.1 Program Memory Allocation

Generally, COP420-series program memory may be thought of as one area of 1024 bytes of ROM with an address range of 0 to 3FF (hexadecimal). However, while this concept is convenient in writing, assembling and debugging major portions of COP420-series programs, it is necessary, with respect to a few instructions, to conceptualize program memory on a 64-word "page" basis.

Specifically, because of the characteristics and restrictions associated with the JP, JSRP, JID, and LQID instructions, the programmer must conceive of program memory as 1024 bytes or words, organized as sixteen pages, numbered 0–15 respectively. The following discussion provides information and examples relating to the "page" characteristics of each of these unique instructions. For information on the machine code and operations performed by these instructions, see Section 3.2. Table 4.1 provides a conversion

chart indicating the hexadecimal address equivalents for each of the 16 "pages" of ROM. Note — each page consists of 0 through $3F_{16}$ words.

Table 4.1 Pa	ge to Hexadecimal Address Tab
Page	Hexadecimal Address Range
0	000-03F
1	040-07F
2	080-0BF
3	0C0-0FF
4	100-13F
5	140-17F
6	180-1BF
7	1C0-1FF
8	200-23F
9	240-27F
10	280-2BF
11	2G0-2FF
12	300-33F
13	340-37F
14	380-3BF
15	3C0-3FF

JP Instruction

The JP instruction is used to transfer program control to a ROM location within a page or within a two-page boundary consisting of "subroutine pages" 2 or 3.

The following page restrictions apply to the JP instruction:

- When used in any page other than page 2 or 3, it can only jump to a word within the current page.
- When used in page 2 or 3, it may jump to a word within page 2 or 3.
- In all cases, it cannot jump to the last word of a page (word 03F₁₆).

The JP instruction assembly operand normally consists of a program label or expression specifying the address of the word to be jumped to. To specify page boundaries and to ensure correct placement of the JP and other page-oriented

instructions, the assembler .PAGE directive is used to specify the beginning of new page boundaries for program code placement. (See *PDS User's Manual*, Chapter 8.) The following are examples of use of the JP instruction when used outside subroutine pages 2 and 3:

LABEL1:	.PAGE 0		; PLACE FOLLOWING CODE IN ; PAGE 0						
LABELT:	JP	LABEL2	; LEGAL JUMP WITHIN PAGE						
LABEL2:									
	JP LABEL		; ILLEGAL JUMP TO LAST ; WORD OF PAGE						
	JP	LABEL4	; ILLEGAL JUMP TO ANOTHER ; PAGE						
LABEL3:	; WORD	OF PAGE FOLLOWIN							
	PAGE 1								
LABEL4:									
	•								
	•								

Note: The .PAGE 1 directive is not necessary — the PDS Assembler automatically places code in successive memory locations. After a particular page is full, code is automatically placed in successive locations on the following page.

The following examples illustrate use of the JP instruction when in subroutine pages 2 and 3:

	LABEL1:	.PAGE 2		; START OF "SUBROUTINE"
		JP	LABEL3	; PAGE 2 CODE ; LEGAL JUMP TO PAGE 3 : LOCATION
		JP	LABEL2	,
	LABEL2:	PAGE 3		; LAST WORD OF PAGE 2 ; START OF PAGE 3 CODE
		JP	LABEL4	; ILLEGAL JUMP TO PAGE ; OUTSIDE PAGE 2 OR 3
	LABEL3:	JP	LABEL1	: LEGAL JUMP TO PAGE 2
			LABELI	; LOCATION
		JP	LABEL3	; LEGAL JUMP WITHIN PAGE
		.PAGE 4		; START OF PAGE 4 CODE
	LABEL4:	•		
		JP	LABEL1	; ILLEGAL JUMP TO PAGE 2 ; (MAY ONLY BE DONE WHEN ; IN PAGE 2 OR 3)

JSRP Instruction

The JSRP instruction is another page-oriented instruction which transfers program control to a word located within "subroutine" page 2 only. Its primary purpose is to allow a single-byte jump to a subroutine in page 2 from any program location other than from page 2 or 3. As explained in Section 3.2, JSRP pushes the subroutine-save stack to allow a return to the next program instruction following the subroutine call. The restrictions with the JSRP instruction are as follows:

- JSRP cannot be used to jump to a subroutine when in pages 2 or 3. (The double-byte JSR instruction can be used for this purpose.)
- JSRP cannot be used to jump to a subroutine located at the last word of page 2. (A JSR can also be used for this purpose.)

Examples of use of the JSRP instruction:

PAGE 0

LABEL1:			; PAGE 0 SUBROUTINE
	RET		; RETURN FROM SUBROUTINE
	JSRP	ADD	; LEGAL CALL TO PAGE 2
	JSRP	SUB	; ILLEGAL CALL TO PAGE 3
	:PAGE 2		; START OF PAGE 2 CODE
ADD:	RET		; START OF ADD SUBROUTINE
	JSRP	LABEL1	; ILLEGAL CALL FROM PAGE 2
	.PAGE 3		; START OF PAGE 3 CODE
SUB:			; SUBTRACT SUBROUTINE
	RET		

Subroutine Pages 2 and 3

The special characteristics of the JP and JSRP instructions facilitate the use of pages 2 and 3 as subroutine pages. Programmers should consider dedicating these pages to the recursive program subroutine for the following reasons:

- A single-byte JSRP can be used to transfer program control to a page 2 subroutine.
- When in pages 2 or 3, a single-byte JP can be used to jump to either of these pages.

The following code exemplifies the use of the JP and JSRP instructions to transfer program control to and within pages 2 and 3 as follows. Note that in this example the ADD subroutine jumps to MEMOVE (Memory Move) routine before returning.



Thus, subroutines may share a common "return" subroutine, jumped to from page 2 or 3 with a single-byte JP instruction.

	.PAGE 0		
	JSRP	ADD	; CALL ADD SUBROUTINE
	.PAGE 2		; START OF PAGE 2 CODE
ADD:	•		; ADD SUBROUTINE
	JP .PAGE 3	MEMOVE	; JUMP TO MEMOVE ; "RETURN" ROUTINE (NO ; "PUSH" OF STACK) ; START OF PAGE 3 CODE
MEMOVE:	•		; MEMORY MOVE ROUTINE
	RET		; RETURN TO MAIN PROGRAM ; (POP STACK)

JID Instruction

The JID (Jump Indirect) instruction is another pageoriented instruction. For a machine operation description, see Section 3.2. JID is an *indirect* ROM addressing instruction which transfers program control to a new ROM location based upon the contents of a ROM "pointer." The paging features and restrictions associated with the JID instruction are as follows:

- JID first jumps to a ROM pointer based upon the contents of A and RAM.
- JID then transfers program control to the ROM word specified by the contents of the ROM pointer.
- The ROM pointer and the indirect address jumped to must be within the same 4-page ROM "block" as the JID instruction. Specifically, for purposes of this instruction, the sixteen pages of ROM are divided into 4 blocks as follows:

Block	Pages
1	0-3
2 .	4-7
3	8-11
4	12-15

For example, if the JID instruction is located in page 5, the ROM pointer and the indirect address to which program control is transferred must be within block 2 (pages 4-7). For an example of the use of the JID instruction in a simple keyboard decode routine, see Section 5.3.

LQID Instruction

The LQID instruction is an *indirect* data output instruction. It loads the 8-bit Q register with the

8-bit contents of a particular ROM location pointed to by A and RAM. For an explanation of the machine operations associated with this instruction, see Section 3.2. The paging restrictions associated with this instruction are similar to those associated with the JID instruction, as follows:

- For purposes of the LQID instruction as with the JID instruction, ROM is divided into 4-page ROM "blocks" (pages 0-3, 4-7, 8-11 and 12-15).
- The ROM location containing the LQID "lookup" data must be within the same ROM block as the LQID instruction.

For example, a LQID instruction located in page 9 must access ROM data located in pages 8 through 11.

Additional Restrictions Associated with JP, JSRP, JID and LQID Instructions

As already mentioned, the ROM address register (P) increments its value when executing an instruction to point to the next memory instruction, automatically "rolling over" to the next page after executing an instruction located in the last word of a page. It is important to realize, however, that P is incremented prior to the execution of the current instruction. This characteristic has important consequences for JP, JSR, JID and LQID instructions which are located in the last word of a page. Specifically, these instructions will operate on the incremented value of P which, because of the increment-before-execution COP feature, will point to the first word of the next page. Consequently, if any of these instructions are placed in the last word of a page, the program will treat them as residing on the first word of the following page. Given the paging restrictions associated with these instructions, the following operations and restrictions are associated with the following placements of these instructions:

- A JP in the last word of a page will go to any location in the following page (except the last word). A JP in the last word of page 1 will be able to go to any location (except the last word) of page 2 or 3 since it is treated as a JP in page 2. Furthermore, a JP in the last word of page 3 will not go to a location within page 2 or 3, but, instead, will go to a location within page 4.
- A JSRP instruction is not allowed to reside in the last word of page 1, since it will be treated as an illegal use of JSRP in page 2. A JSRP in the last word of page 3, however, is allowed, since it will be treated as a JSRP outside of pages 2 or 3, namely in page 4.
- A LQID or JID instruction located in the last word of the last page of a particular ROM block (last word of page 3, 7, 11 or 15) will lookup data or transfer program control, respectively, to a location within the next 4 page ROM block.

As is evident from the above, these characteristics are not necessarily restrictions, provided the programmer intentionally uses these instructions to operate in the above manner. For example, a JP on the last word of page 1, unlike other page 1 JP instructions, will be able to transfer program control to the two-page subroutine pages 2 or 3, provided the operand specifies a location within page 2 or 3. Similarly, a LQID or JID located in the last word of the last page of a ROM block will allow data lookups on or indirect program control transfers to locations within the next ROM block, provided the lookup data or address pointers are placed in the appropriate locations within the *next* ROM block.

Use of Assembler .PAGE Directive


Because of the above paging restrictions. programmers are advised to place .PAGE assembler directives at the beginning of each page of code. Although portions of the program may not contain page-related instructions, this practice will facilitate placement of program "patches" or other modifications required during the program debug phase, these often involving page-related instructions. This practice is also a convenient, if not necessary, documentation tool, dividing the assembler output listing into a COPS™ page format. Finally, since the COPS Cross Assembler places program memory words into successive locations without regard to COPS pages, the use of a .PAGE directive is a simple means of reserving program memory space at the end of a page during initial program code generation, often used later for program additions. An alternative means of reserving program memory space anywhere within a page is by use of an assembler assignment statement which references the assembler location pointer - the pointer is referenced by a period ("."). For more information on the assignment statement, see PDS User's Manual, Section 8.4. An example and explanation of its use in referencing the assembler location counter (".") is contained in Section 4.5 of this manual

4.2 Data Memory Allocation and Manipulation

An important step which should occur prior to writing a COPSTM program is the allocation of program data (registers, flags, counters, etc.) to specific areas of program memory (RAM). This process is referred to as "creating a RAM map" and, although the map will undoubtedly change as programming continues, construction of an initial RAM map will make the ensuing programming process significantly easier.

As explained in Section 2.8, the COP420-series has 4 data memory registers, numbered 0 through 3, consisting of 16 4-bit digits. Frequently accessed data should be stored in locations which are able to be pointed to by loading the B register with a single-byte LBI instruction. These locations consist of digit numbers 0 and 9 through 15 in any data memory register. These areas are indicated by the diagonal-lined areas of Figure 4.1. It requires a double-byte LBI instruction to load the B register to access the other digits in data memory registers, thus requiring an extra program memory word. Single-bit flags and digit counters should be located in these diagonal-lined regions since they tend to be frequently accessed in most programs.

The memory reference instructions LD, X, XDS, and XIS allow the programmer to modify the data memory register address without using an LBI instruction. All of these instructions may modify the upper two bits of B (Br — RAM register-select) by specifying an "r" operand field which is exclusive-ORed with the current value of Br. This feature allows the programmer to toggle back and forth between any of the four COP420 data memory registers. For example, data located within the data memory locations marked with shaded boxes in Figure 4.1 can be easily swapped back and forth using the LD and X instructions. They can also be added to or subtracted from each other easily.



The automatic data memory digit address increment and decrement features associated with the XIS and XDS instructions and their skip condition features facilitate the shifting, adding, and subtracting of the contents of data memory. Data that needs to be shifted should be located in adjacent digit locations (for example, the dotted-box locations in Figure 4.1). Data that needs to be added, subtracted, or shifted should be located in areas adjacent to the XIS or XDS skip boundaries. The dotted locations in Figure 4.1 are against the XIS boundary at digit 15. This allows the programmer to take advantage of the skip feature of the XIS instruction.

The following examples illustrate several of the principles discussed above. The notation $M(N_1,N_2)$ indicates a particular data memory digit M, where N_1 = register number and N_2 = digit number.

; MOVE M(3,0) TO M(1,0)

LBI	3,0	; 3 TO BR; 0 TO BD (SINGLE-BYTE
		; LBI: D = 0)
LD	2	; M(3,0) TO A; 1 TO BR 3 ⊕ 2 = 1)
X		; A TO M(1,0)

; MOVE MEMORY REGISTER 1 TO MEMORY REGISTER 0 ; M(1,15) - M(1,0) TO M(0,15) - M(0,0)

	LBI	1,15	; 1 TO BR, 15 TO BD (SINGLE-BYTE
			; LBI)
MV1:	LD	1	; M(1,15) TO A; 0 TO BR
	XDS	1	; A TO M(0,15); 1 TO BR; BD - 1 TO
			; BD; CONTINUE TO MOVE NEXT
			; LOWER DIGIT UNTIL BD GOES
			; PAST 0 AND SKIPS
	JP	MV1	; HERE IF NO SKIP

; LEFT SHIFT DOTTED AREAS OF FIGURE 4.1 ; 0 TO M(0,12) \rightarrow M(0,12) \rightarrow M(0,13) \rightarrow M(0,14) \rightarrow M(0,15) TO A

	CLRA		; 0 10 A
	LBI	0,12	; 0 TO BR; 12 TO BD
LSHFT	XIS		; M(0,12) TO A; 0 TO M(0,12)
	JP	LSHFT	; EXCHANGE A INTO BD, LEFT
			; SHIFT NEXT HIGHER DIGIT UNTIL
			· "DO" COES DAST 15 AND SKIDS

4.3 Subroutine Techniques

Any section of program code used repeatedly within the main program should be coded as a subroutine, preferably on "subroutine pages" 2 or 3 for the reasons discussed above. Subroutines are jumped to or "called" by the JSRP or JSR (double-byte) instruction, both of which "push" the stack, saving the next memory location address after the subroutine call in the SA subroutine-save register. The other subroutine-save registers are correspondingly pushed. Subroutine nesting on the COP420-series is permitted to 3 levels, since this device contains 3 subroutine-save registers.

Subroutines should terminate with a RET or RETSK instruction, both of which "pop" the subroutine stack, with the program return address in SA being placed in the program counter register. The other subroutine-save registers are also popped. The contents of SC, which is the bottom-most subroutine-save register, are retained in SC in addition to being placed in SB.

It is convenient to think of a subroutine as a program module. The programmer should make its interface to the calling program as clearly defined and as simple as possible. *The interface* (including data memory registers, entry points, etc., used by the subroutine) should be documented fully by comments to the code.

Subroutine examples presented in this chapter often use the double-byte JSR instruction to call subroutines since no restrictions are associated directly with its use. When writing an actual program, programmers should use the more efficient single-byte JSRP instruction as well as use the double-page boundaries of subroutine pages 2 and 3 for placement of subroutine code (as discussed above) for efficient single-byte jumps while in these pages using the JP instruction.

It is often useful to define multiple-entry points for a single subroutine. The successive-skip feature of the LBI instruction often facilitates this technique. For example, see Register Move Routines, Section 4.4.

The RETSK instruction allows the programmer to use an alternate return to the main program (skipping the first program instruction encountered upon return) based upon tests or computations made within the subroutine itself. Example:

PAGEO

	.PAGE U	
	•	
	JSRP ADD	; CALL ADD SUBROUTINE
		; RETURN HERE IF RESULT ≤ 9
		; RETURN HERE IF RESULT > 9
	.PAGE 2	; START PAGE 2 CODE
		·
	•	
ADD:	ADD	; ADD SUBROUTINE — ADDS TWO
		; BCD DIGITS; RESULT TO A
	•	
	AISC 7	; OVERFLOW AND SKIP IF RESULT
		; > 9
	RET	; RETÜRN WITHOUT SKIP (RESULT
		; ≤ 9)
	RETSK	; RETURN THEN SKIP (RESULT > 9)

4.4 Utility Routines

Programmers often build a library of basic routines which are useful in numerous applications. This and the following sections provide examples of several such "utility" routines.

Register Move Routine

It is often necessary to move data from one memory register to another. The following are examples of this type of routine. Note that the routines may be easily modified to perform moves in the opposite direction (e.g., from register 1 to 0) or to include a move of register 1 to 2.

ADJACENT MEMORY MOVE ROUTINE

- ; ADJACENT MEMORY REGISTER MOVE, MULTIPLE ENTRY POINT SUBROUTINE
- ; MOV0T1: MOVE MEMORY REGISTER 0 TO REGISTER 1 ENTRY POINT
- ; MOV2T3: MOVE MEMORY REGISTER 2 TO REGISTER 3 ENTRY POINT
- ; ROUTINE MOVES DIGITS 15 THROUGH 0
- ; PREVIOUS CONTENTS OF A AND B ARE LOST

MO	V0T1:	LBI	0,15	; POINT TO M(0,15)
MO	V2T3:	LBI	2,15	; NOTE LBI SUCCESSIVE SKIP FEATURE
MO	V:	LD	1	; TRANSFER M TO A; EXCLUSIVE OR 1 WITH BR
		XDS	1	; EXCHANGE A WITH M; EXCLUSIVE OR 1 WITH BR; DECREMENT BD
		JP	MOV	; JUMP TO "MOV" IF MORE DIGITS TO MOVE
		RET		; RETURN WHEN XDS SKIPS (LAST DIGIT MOVED)

DATA MEMORY SHIFT AND ROTATE ROUTINES

- ; MULTIPLE ENTRY POINT SUBROUTINE TO RIGHT SHIFT MEMORY REGISTER 0, 1, 2, OR 3 ONE DIGIT POSITION
- : ZEROS ARE SHIFTED INTO DIGIT 15
- : PREVIOUS CONTENTS OF A AND B ARE LOST
- ; RSHO: RIGHT SHIFT REGISTER 0 ENTRY POINT
- ; RSH1: RIGHT SHIFT REGISTER 1 ENTRY POINT
- ; RSH2: RIGHT SHIFT REGISTER 2 ENTRY POINT
- ; RSH3: RIGHT SHIFT REGISTER 3 ENTRY POINT

RSH0:	LBI	0,15	; POINT TO DIGIT 15 IN APPROPRIATE REGISTER
RSH1:	LBI	1,15	; NOTE LBI SUCCESSIVE SKIP FEATURE
RSH2:	LBI	2,15	
RSH3:	LBI	3,15	
	CLRA		; ZEROS IN FIRST DIGIT (DIGIT 15)
SHFTR:	XDS		; SHIFT RIGHT*
	JP	SHFTR	; CONTINUE UNTIL ENTIRE REGISTER SHIFTED
	RET		; RETURN WHEN FINISHED ("XDS" SKIPS)

*NOTE THAT THE ABOVE ROUTINE CAN SHIFT THE REGISTERS ONE DIGIT TO THE LEFT USING THE "XIS" INSTRUCTION IN PLACE OF "XDS" AND STARTING AT DIGIT 0.

- ; MULTIPLE ENTRY POINT SUBROUTINE TO LEFT SHIFT THE BITS OF A MEMORY DIGIT
- ; UPON ENTRY, B MUST POINT TO THE DIGIT TO BE SHIFTED
- ; ZEROS ARE SHIFTED IN FROM THE RIGHT
- ; PREVIOUS CONTENTS OF A ARE LOST
- : LEF1: SHIFT DIGIT LEFT 1 BIT ENTRY POINT
- ; LEF2: SHIFT DIGIT LEFT 2 BITS ENTRY POINT
- ; LEF3: SHIFT DIGIT LEFT 3 BITS ENTRY POINT

LEF3:	LD ADD	; DIGIT TO A ; ADD DIGIT TO ITSELF
	X	; SHIFTED DIGIT TO MEMO
LEF2:	LD ·	
	ADD	
	X	
LEF1:	LD	
	ADD	
	X	
	RET.	

```
: MULTIPLE ENTRY POINT SUBROUTINE TO LEFT ROTATE THE BITS OF A MEMORY DIGIT
```

; UPON ENTRY, B MUST POINT TO THE DIGIT TO BE ROTATED

; PREVIOUS CONTENTS OF A ARE LOST

; LR01: ROTATE DIGIT LEFT 1 BIT ENTRY POINT ; LR02: ROTATE DIGIT LEFT 2 BITS ENTRY POINT

: LR03: ROTATE DIGIT LEFT 3 BITS ENTRY POINT (SAME AS RIGHT ROTATE 1)

L0R3:	JSR	LR01	; ROTATE 1, THEN 2 MORE
L0R2:	JSR	LR01	
L0R1:	LD		; DIGIT TO A
	ADD		; ADD DIGIT TO ITSELF
	Х		; EXCHANGE M WITH A
	AISC	8	; WAS MEMORY BIT3 ON?
	RET		; NO, RETURN
	SMB	0	; YES, WRAP AROUND BITO

ACCUMULATOR SHIFT BOUTINE

RET

: SUBROUTINE TO LEFT SHIFT BITS OF A BY USING THE SIO REGISTER (SIO MUST BE ENABLED AS A SERIAL SHIFT REGISTER)

; SI MUST BE CONNECTED TO LOGIC "0" (GROUND)

: ZEROS ARE SHIFTED IN FROM THE RIGHT

; LFTA1: LEFT SHIFT A 1 BIT ENTRY POINT

; LFTA2: LEFT SHIFT A 2 BITS ENTRY POINT

; LFTA3: LEFT SHIFT A 3 BITS ENTRY POINT

LFTA1: YAS

: A TO SIO

LFT2: XAS

RET

; SIO TO A (SIO SHIFT RIGHT 1 BIT)

I FTA2 XAS

JР

LFT2

: A TO SIO : DELAY 1 INSTRUCTION CYCLE TIME - SIO SHIFT RIGHT 1 MORE BIT

LFT3: LFTA3:

XAS

: A TO SIO

JP.

LET3

: DELAY 1 INSTRUCTION CYCLE TIME - SI SHIFT RIGHT 2 MORE BITS

CLEAR DATA MEMORY ROUTINE:

; SUBROUTINE TO CLEAR ALL RAM

LBI

; CLEAR REGISTERS 3 THROUGH 0 IN SUCCESSION, THEN RETURN

15

CLR

CLR: CLRA XDS

CLRAM:

3,15 : START BY CLEARING REGISTER 3 : 0 TO A

: EXCHANGE WITH DIGIT 15, DECREMENT DIGIT

JP CLR ; CONTINUE UNTIL DIGIT 0 CLEARED

XARR

: BR TO A

AISC

: REGISTER 0 CLEARED?

; CLEAR NEXT REGISTER

RET .IP

; YES, RETURN

XABR

: NO. REPLACE BR - 1 INTO BR

4.5 Timing Considerations

Programmers must often synchronize programs with external events ("real-time" programming). Such programs must be balanced with respect to the execution times of the various branches taken by the program. To ensure equal execution times, program timing delays are added. There are numerous ways of introducing timing delays, the simplest but least efficient involving the use of NOPs. Obviously these are appropriate for only the shortest delays.

A counting loop, such as:

CLRA

AISC

JΡ

: ADD 1 TO A UNTIL A

CONTINUE:

; OVERFLOWS*

is more efficient for longer delays, but destroys the previous contents of A. Another method is to use a "scratch-pad" counter in data memory using the XAD instruction. For example, assuming the use of a counter in M(3,15):

XAD 3,15 AISC 1

; COUNTER TO A; A TO M(3,15) ; ADD 1 TO COUNTER UNTIL IT

JP : OVERFLOWS* : XAD

; RESTORE A THEN CONTINUE

*Note: The above timing code example shows the use of a special assembler symbol in the operand of the JP instruction. Namely, the operand of the JP instruction, rather than using a program label, references the

assembler location counter (which equals the address of the current program address). The "." signifies the assembler location counter and the value of the operand equals the location counter minus the number of memory bytes to the right of the "." sign. Use of the "." location pointer symbol for transfer of control instructions facilitates coding in avoiding the need to create unique program labels to reference memory addresses.

Larger delays may be implemented by using multidigit RAM counters. Another technique is calling unrelated subroutines which change registers or memory locations not currently in use or whose net effect on memory is null. An example of the latter technique is illustrated below.

JSR LR03 ; LEFT ROTATE 3 BITS
JSR LR01 ; LEFT ROTATE 1 MORE BIT

This combination of subroutines only affects A, while maintaining the integrity of data in the rotated memory digit.

4.6 BCD Arithmetic Routines

BCD data manipulation routines are essential in applications which interface with human operators of a microcomputer system. They are easily

translated to and from codes used by decimal displays and keyboards. The COP400 series instruction set and internal architecture has been designed to perform BCD routines efficiently. The following routines are examples of simple BCD data manipulation routines.

Unsigned BCD Integer Add and Subtract Routines

The following programs present unsigned BCD integer add and subtract subroutines. Data is stored in data memory registers 0 and 1 and is 13 digits long, occupying memory digits 0 through 12, respectively. The most significant BCD digit is in memory digit 12. The techniques used to manipulate the contents of memory address register B are common to many arithmetic routines. The LD and XIS instructions transfer data between memory and A. After the transfer they modify B. LD 1 causes a "1" to be exclusive-ORed with Br. Since, in these routines, Br is always equal to 1 when the LD 1 instruction operates upon it, Br is always changed to 0. (LD 1 causes Br to point to memory register 0.) Similarly, XIS 1 also changes Br to point to memory register 0, as well as incrementing the value of Bd to point to the next higher memory digit. Thus, Br "flip-flops" between registers 1 and 0 while Bd "walks-up" the digits of the registers.

- ; SUBROUTINE TO DO UNSIGNED BCD INTEGER ADD OF R1 AND R0, RESULT TO R0
- ; EACH INTEGER OCCUPIES MEMORY DIGITS 0 (LOW ORDER) THROUGH 12 (HIGH ORDER)
- ; ON RETURN, C = 1 INDICATES OVERFLOW
- ; PREVIOUS CONTENTS OF A AND B ARE LOST
- ; ENTRY POINT: BCDADD


BCDADD:	LBI .	1,0	; POINT TO LOW ORDER DIGIT, REGISTER 1
	RC		; INITIALIZE C TO "0" (NO CARRY)
ADDL:	LD	1	; MOVE R1 DIGIT TO A, POINT TO SAME DIGIT IN R0
	AISC	6	; ADD BCD CORRECTION FACTOR OF 6 TO A
	ASC		; ADD R0 DIGIT TO R1 DIGIT
	ADT		; RESTORE BCD VALUE IF BCD CORRECTION NOT NECESSARY
	XIS	1	; MOVE SUM DIGIT TO R0: POINT TO R1, NEXT HIGHER DIGIT
	CBA		; BD TO A
	AISC	3	; LAST DIGITS ADDED?
	JP	ADDL	; NO, ADD NEXT HIGHER DIGITS
	RET		; YES, RETURN

- : SUBROUTINE TO DO UNSIGNED BCD INTEGER SUBTRACT
- ; MINUEND IS IN RO, SUBTRAHEND IS IN R1
- ; DIFFERENCE IS PLACED IN R0
- ; MINUEND, SUBTRAHEND AND DIFFERENCE DIGITS EACH OCCUPY MEMORY DIGITS 0 (LOW ORDER) THROUGH 12 (HIGH ORDER)
- ; ON RETURN: C = 1 INDICATES NO BORROW, C = 0 INDICATES BORROW
- ; PREVIOUS CONTENTS OF A AND B ARE LOST
- ; ENTRY POINT: BCDSUB

BCDSUB:	LBI	1,0	; POINT TO LOW ORDER DIGIT IN R1
	sc		; INITIALIZE C TO "1" (NO BORROW)
SUB:	LD	1	; LOAD R1 DIGIT TO A, POINT TO SAME DIGIT IN R0
	CASC		; SUBTRACT R1 DIGIT FROM R0 DIGIT
	ADT		; BCD ADJUST IF BORROW (C = 0)
	XIS	1	; PLACE DIFFERENCE DIGIT IN R0, POINT TO NEXT HIGHER DIGIT IN R1
	CBA		; BD TO A
	AISC	3	; HIGH ORDER DIGITS (12) SUBTRACTED?
	JP	SUB	; NO, SUBTRACT NEXT HIGHER DIGITS
	RET		; YES, RETURN

BCD Integer Multiply Routine

This routine will multiply the contents of data memory register 2 with register 1, placing the result in register 2 (digits 0–12). It also calls the BCD add routine ("BCDADD") given above. Note that a loop-counter is contained in M(0,13) which causes the program to return after all 12 digits have been multiplied. Also note the alternate-return feature of page 3 subroutine TMZERO (Test Memory Digit = 0). A flowchart for the routine is given in Figure 4.2.



- : TWO LEVEL BCD INTEGER MULTIPLY SUBROUTINE
- ; 12 DIGIT BCD INTEGER CONTAINED IN REGISTER 1, DIGITS 0 12 (LOW ORDER TO HIGH ORDER) MULTIPLIED BY 12 DIGIT BCD
- ; INTEGER CONTAINED IN REGISTER 2, DIGITS 0 12 (LOW ORDER TO HIGH ORDER), RESULT TO REGISTER 2
- ; MULTIPLICATION OF DIGITS PERFORMED BY MULTIPLE ADDITIONS OF REGISTER 1 ACCORDING TO VALUE OF REGISTER 2
- ; DIGIT ADDITION RESULTS TEMPORARILY STORED IN RO AND CONSECUTIVELY RIGHT SHIFTED INTO RESULT REGISTER 2, HIGH : ORDER DIGIT
- ; ENTRY POINT: MULT
- ; SUBROUTINES CALLED: RSHR0, RSHR2, CLR, DEC 1, INC 1, TMZERO, BCDADD

MULT:	LBI	0,13	; POINT TO M(0,13)
	JSR	CLR	; CLEAR REGISTER 0, DIGITS 13 - 0
MULT1:	LBI	2,0	; POINT TO M(2,0)
	JSR	TMZERO	; IS $M(2,0) = 0$?
	JP	NOTZ	; NO, JUMP TO NOTZ
	JSR .	RSHR0	; YES, RIGHT SHIFT REGISTER 0, DIGITS 12 - 0
	JSR	RSHR2	; RIGHT SHIFT REGISTER 2, DIGITS 12 - 0
	LBI	0,13	; POINT TO LOOP COUNTER
	LD		; LOOP COUNTER TO A
	AISC	3	; IS COUNTER > 12
	JP	. + 2	; NO, CONTINUE
,	RET		; YES, ALL DIGITS MULTIPLIED, RETURN
	JSR	INC1	; CONTINUE, INCREMENT LOOP COUNTER DIGIT
	JP	MULT1	; MULTIPLY NEXT HIGHER ORDER DIGITS
NOTZ:	JSR	DEC1	; DECREMENT M(2,0)
	JSR	BCDADD	; ADD R0, DIGITS 0 - 12, TO R1, DIGITS 0 - 12, RESULT TO R0
	JP	MULT1	; JUMP BACK TO MULT 1

- ; MULTIPLE ENTRY POINT SUBROUTINE TO RIGHT SHIFT DIGITS 12 0 OF REGISTER 0 OR 2
- ON RETURN A CONTAINS LOW ORDER REGISTER DIGIT
- ; RSHR0: RIGHT SHIFT DIGITS OF REGISTER 0 ENTRY POINT
- ; RSHR2: RIGHT SHIFT DIGITS OF REGISTER 2 ENTRY POINT

RSHR0:	LBI	0,12	; POINT TO HIGH ORDER DIGIT, REGISTER 0
RSHR2:	LBI	2,12	; POINT TO HIGH ORDER DIGIT, REGISTER 2
RSH:	XDS		; SHIFT RIGHT DIGITS 12 - 0 IN REGISTER
	JP ·	RSH	
	RET		

: SUBROUTINE TO CLEAR ALL DIGITS TO THE RIGHT AND INCLUSIVE OF A HIGH-ORDER DIGIT OF A REGISTER ; ON ENTRY, B MUST POINT TO THE REGISTER AND HIGH ORDER DIGIT NUMBER

CLR: CLRA

XDS

: CLEAR REGISTER, STARTING WITH HIGH ORDER DIGIT

JP. RET CLR

: RETURN WHEN DIGIT 0 CLEARED

; MULTIPLE ENTRY SUBROUTINE TO EITHER DECREMENT OR INCREMENT BY 1 THE VALUE OF A MEMORY DIGIT

; ON ENTRY, B MUST POINT TO THE DIGIT TO BE OPERATED UPON

; DEC1: ENTRY POINT TO DECREMENT A DIGIT

; INC1: ENTRY POINT TO INCREMENT A DIGIT

DEC1:

CLRA

; 15 TO A

ADEX:

COMP ADD

; ADD MEMORY DIGIT TO A

: EXCHANGE BACK TO MEMORY

RET

: RETURN

INC1

CLBA

: 1 TO A

AISC JΡ

ADEX

: ADD AND EXCHANGE WITH MEMORY DIGIT

; SUBROUTINE TO TEST MEMORY DIGIT EQUAL TO ZERO

; ON ENTRY, B MUST POINT TO MEMORY DIGIT TO BE TESTED

; ON RETURN, SKIP FIRST INSTRUCTION IF MEMORY DIGIT EQUAL TO ZERO

; NORMAL RETURN IF MEMORY DIGIT NOT EQUAL TO ZERO

TMZERO:

CLRA

; 0 TO A

SKE

: DIGIT = 7FRQ?

RET RETSK ; NO, NORMAL RETURN ; YES, RETURN THEN SKIP

4.7 Simple Display Loop Routine

The following routine is a simple LED display loop routine. It illustrates the use of LEI and LQID instructions, both designed to facilitate the outputting of segment data to a multiplexed display. As explained in Section 3.2, LEI Instruction description, setting bit 2 of the EN register enables Q latch (segment) data to the L I/O ports; resetting EN2 disables the L I/O ports, providing segment blanking for the LED display. EN2 is set and reset, respectively, by the LEI 4 and LEI 0 instructions.

As explained in Sections 3.2 and 4.1, LQID loads the 8-bit Q register with the contents of a ROM location pointed to by A and M (ROM "lookup" data must be within the same 4-page ROM block as the LQID instruction). In this example, since A is always equal to 0 at the time of the LQID instruction, the ROM data accessed by this instruction must be within the first 16 words of the first page of the ROM block in which the LQID instruction is located as pointed to by the 4-bit contents of M (P₉ and P₈ remain the same, P₇-P₄ equal "0"). For example, if, as is the case for the following routine, LQID is in page 5, it will lookup data within one of the first 16 locations of page 4. The value of the contents of the memory digit pointed to by the B register at the time of the LQID instruction determines which one of the 16 words is accessed (e.g., if M = 2, word 2 is loaded into Q).

Due to these considerations, page 4, words 0-9 should equal the 8-bit, seven-segment decode lookup data for the BCD digits 0-9 respectively. (In this example the low-order bit - decimal point of each lookup data word is reset, signifying that the decimal point is off.) ROM seven-segment decode lookup data is placed in ROM memory locations by the Assembler .WORD directive. (See PDS User's Manual, Section 8.4.)

Another feature of this routine is the dual function of Bd. Its value may be output directly to the D outputs to select one of 16 digits of the multiplexed display (assuming the D outputs are connected to a 1-of-16 decoder/driver device). Also, its value is used to select one of 16 RAM digits whose contents are used by the LQID instruction to access the segment data to be output to the selected digit. To facilitate coding (by avoiding the need to change the value of Bd after its contents are output to D to select or display digit), RAM digit locations should correspond to the digit of the display. In other words, RAM digits 0-15 should contain, respectively, the LQID pointers to segment data for display digits 0-15. This technique, used below, allows Bd to first enable the appropriate display digit and then, without its value being changed, to point to the RAM digit used to access the segment data for the same display digit.

; SEVEN-SEGMENT DECODE DATA TABLE:

; ROM BITS I7 - I0 = SA - SG, D.P. (DECIMAL POINT) BITS, RESPECTIVELY

	.PAGE	4	; PLACE LOOKUP DATA IN WORDS 0 - 9, PAGE 4
LOOKUP:	.WORD	X'FC	; = 0 (SEVEN-SEGMENT DECODE HEX VALUES)
	.WORD	X'60	;=1
	.WORD	X'DA	;=2
	.WORD	X'F2	; = 3
	.WORD	X'66	;=4
	.WORD	X'B6	;=5
	WORD	X'BE	;=6
	WORD	X'E0	;=7
	.WORD	X'F4	;=8
	.WORD	X'F6	;=9
	•		; NEXT FIVE LOCATIONS CAN BE USED FOR SPECIAL ALPHABETICAL DISPLAY
	•		; CHARACTER DATA

; BEGIN CODE FOR DISPLAY LOOP

	.PAGE	5	; PLACE FOLLOWING CODE ON PAGE 5
DSPLY:	LBI	0,15	; POINT TO HIGH ORDER RAM DIGIT, BD = 15
LOOP:	CLRA		; A = 0 FOR LOOKUP
	LEI	0	; BLANK SEGMENTS (EN2 = 0)
	OBD		; OUTPUT DIGIT VALUE
	LQID		; LOOKUP DATA TO Q
	LEI	4	; OUTPUT SEGMENT DATA (EN2 = 1)
	CBA		; BD TO A
	AISC	15 .	; DECREMENT A
	JP	. + 3	; JUMP 3 WORDS WHEN FINISHED
	CAB		; A(BD – 1) TO BD
	JP	LOOP	; DISPLAY NEXT LOWER DIGIT
			; CONTINUE WHEN FINISHED

4.8 Interrupt Service Routine

As explained in Section 3.2, LEI Instruction description, setting bit 1 of the EN register enables. the COP420-series and COP444L IN1 input as an interrupt input, responding to low going pulses. Upon the occurrence of an interrupt signal, the subroutine stack is pushed and program control is transferred to the last word of page 3 (address 0FF₁₆). The following routine contains code which may be placed at the beginning and end of the interrupt service routine to save the contents of A, C and B, freeing them for use by the interrupt routine. At the end of the routine the previous contents of A, C and B are restored for use by the main program. It should be noted that the main program need only enable IN1 as an interrupt input once; thereafter, the interrupt service routine, itself, re-enables interrupt servicing (LEI 1 instruction before return).

- ; INTERRUPT SERVICE ROUTINE TO SAVE AND RESTORE THE CONTENTS OF A, C AND B (BR AND BD) IN MEMORY REGISTER 0,
- ; DIGITS 0 2.
- ; AUTOMATIC ENTRY TO LAST WORD OF PAGE 3
- ; ON RETURN, IN1 INPUT RE-ENABLED AS INTERRUPT INPUT

INTSER:	NOP		; FIRST INTERRUPT ROUTINE INSTRUCTION MUST BE A NOP (LOCATION X'FF)
	XAD	0,0	; SAVE A IN M(0,0)
	CBA		; BD TO A
	XAD	0,1	; SAVE BD IN M(0,1)
	XABR		; BR TO A
	SKC		; CARRY = 1?
	AISC	8	; NO, SET A3
	XAD	0,2	; SAVE C AND BR IN M(0,2)
			; PERFORM INTERRUPT ROUTINE
	•		
	LDD	0,2	; M(0,2) (C AND BR) TO A
	RC		; RESET CARRY
	AISC	8	; A3 SET (SAVED CARRY = 0)?
	SC		; NO, RESTORE CARRY = 1
	XABR		; RESTORE BR
	LDD	0,1	; M(0,1) (BD) TO A
	CAB		; RESTORE BD
	LDD	0,0	; M(0,0) TO A, RESTORE A
	LEI	1	; ENABLE INTERRUPT (SET IN1)
	RET `		; RETURN FROM INTERRUPT SERVICE ROUTINE

4.9 Timekeeping Routine

The following multilevel subroutine counts time in a 12-hour format. It relies on the COP420 system oscillator, itself (controlled by an inexpensive 3.58 MHz color TV crystal), and the COP420 internal time-base counter for a real-time base, rather than on a 60 Hz external input. The subroutine is entered each time the SKT instruction skips, indicating time-base counter overflow. As explained in Section 3.2, SKT Instruction description, overflow frequency is dependent upon the frequency of the COPSTMsystem oscillator. This frequency equals the oscillator frequency, first divided by 16 by the instruction cycle divider, then by 1024 by the internal 10-bit time-base counter. In this case the SKT overflow frequency will equal a fractional

number: 218.478 Hz (3.58 MHz divided by 16, divided by 1024). Consequently, the timekeeping *calling* routine must execute a SKT instruction at least once approximately each 218 Hz to ensure that each SKT overflow is detected.

As indicated above, using an inexpensive TV crystal results in a fractional SKT frequency. Program compensation techniques, therefore, must be employed to derive an integer which may be used by the program in counting seconds, the basic timekeeping units.


This routine derives this integer and utilizes it to keep accurate time in the following manner:

- A 2-digit binary "SKT" counter in RAM is initialized to different values at different times during the course of an hour so that the total counts for the hour equal an integer which corresponds to the 218.478 Hz SKT frequency.
- Every odd second in the range of 0-59 seconds, the SKT counter is set to 218, decremented by 1 each time the SKT instruction skips. When decremented to 0, a 2-digit BCD "seconds" counter in RAM is incremented by 1. (The seconds counter overflows every 60 counts to a 2-digit BCD "minute" counter. The minutes counter overflows every 60 counts to a 1-digit "hours" counter.)
- Every even second in the range of 0-59 seconds, the SKT counter is set to 219 and decremented by 1, as above, each time the SKT pulse occurs.
- Every minute in the range of 0-59 minutes, the SKT counter is set to 218 and decremented as above.
- Every hour, the SKT counter is set to 199 and decremented as above.

The above compensation techniques result in a timekeeping routine which is accurate at the end of each hour. (During the hour, inaccuracy is extremely small.) The basis for the above compensation scheme is as follows:

- Using a 3.58 MHz crystal resulting in a 218.478 Hz SKT frequency, an SKT integer count of 786,521 is obtained each hour (218.478 x 3600 seconds/hour).
- Using the above compensation scheme, the same number of "SKT" counts (786,521) is required to increment the time by 1 hour. This follows since 392,400 counts are required by the "odd" seconds compensation (30 × 60 × 218 counts); 381,060 by the "even" seconds compensation (29 × 60 × 219 counts); 12,862 by the "minutes" compensation (59 × 218 counts) and 199 by the "hours" compensation resulting in a total hours count of 786,521.

A flowchart and a RAM map for this routine are provided in Figure 4.3. Note that an assembler assignment statement is used in the assembler source code to equate the address of low order digits of the RAM SKT counter and seconds counter with the symbols "COUNT" and "SECS," respectively. This provides clearer documentation of the program since an instruction referencing the seconds counter, for instance, can use the word "SECS" instead of a numerical value in the operand field (i.e., LBI SECS). For further information on the assignment statement, see PDS User's Manual, Section 8.4. Also note that the program initializes the SKT counter to 218, 219 and 199, respectively, by loading its two digits with the following binary equivalent pairs (high-order value, low-order value): 13, 10; 13, 11; and 12, 7.



This subroutine is coded to reside on subroutine page 2. The source code provided below also illustrates the use of the PDS Assembler .LOCAL directive and local symbol labels. Specifically, the program begins and ends with a .LOCAL directive, making the memory addresses between them a local region. Within this local region, local symbols (labels whose first character is a "\$") will be defined only within the local region — they will not conflict with labels appearing in other portions of program source code. This relieves the programmer from worry about duplicate label definitions, allowing the subroutine or other utility program to be included or added to different programs, regardless of the labels used by these other programs.

In effect, therefore, utility programs or commonly used subroutines may be coded in this manner and

placed in separate "utility" files on a disk. They can then be added or included, when needed, to main programs at a later date. For an example of a program which includes this "TIMEKP" subroutine (using the assembler .INCLD directive), see Figure 5.18.

Local symbols must begin with a "\$" and be unique within the particular local region in the first 4 characters following the "\$." The programmer may, as is done in this example, use local labels with more than four characters for convenience and, although not "recognized" by the assembler, these extra characters will be printed out on the assembler output listing. Note: The label of the starting address of a local utility routine must be a long (regular) label, since it will be referenced by a portion of the program outside of the local region (e.g., "TIMEKP" is not a local label).

- ; PAGE 2 SUBROUTINE TO KEEP TIME IN A 12-HOUR FORMAT USING A 3.58 MHZ TV CRYSTAL
- ; 2-DIGIT "SKT" COUNTER CONTAINED IN M(2,15) M(2,14): HIGH- TO LOW-ORDER
- : 1-DIGIT BINARY HOURS COUNTER IN M(2.13)
- ; 2-DIGIT BCD MINUTES COUNTER IN M(2,12) M(2,11): HIGH- TO LOW-ORDER
- ; 2-DIGIT BCD SECONDS COUNTER IN M(2,10) M(2,9): HIGH- TO LOW-ORDER
- ; ENTRY POINT: TIMEKP; ENTRY UPON SKT INSTRUCTION OVERFLOW
- ; SUBROUTINES CALLED: INC2

	.PAGE	2	; PAGE 2 SUBROUTINE
	.LOCAL		; CREATE LOCAL REGION FOR LOCAL SYMBOLS
	\$COUNT	= 2,14	; ASSIGN "COUNT" = ADDRESS OF LOW-ORDER SKT COUNTER DIGIT
	\$SECS	= 2.9	: ASSIGN "SECS" = ADDRESS OF LOW-ORDER SECONDS COUNTER DIGIT
TIMEKP:			
	LBI	\$COUNT	; POINT TO LOW-ORDER DIGIT OF SKT COUNTER
	LD .		; LOAD DIGIT TO A
	AISC	15	; DIGIT = 0? (A = DIGIT - 1)
	JP	\$HIGHST	; YES, TEST HIGH-ORDER DIGIT
	X		: NO. EXCHANGE DIGIT – 1 INTO M
	RET		: RETURN UNTIL NEXT SKT OVERFLOW
\$HIGHTST:	XIS		; REPLACE DIGIT IN COUNTER, INCREMENT BD
***************************************	JP	TIMEKP + 1	: JUMP BACK AND TEST HIGH-ORDER DIGIT — IF ALREADY TESTED AND = 0.
			: SKIP AND CONTINUE
	LBI	\$SECS	: POINT TO LOW-ORDER SECS DIGIT
	JSR	\$INC2	: INCREMENT SECS COUNTER
	JP	\$TSEC	: SECS < 60. TEST SECS FOR ODD OR EVEN
	STII	0	; SECS = 60, 0 TO HIGH-ORDER DIGIT, POINT TO LOW-ORDER MINS DIGIT
	JSR	\$INC2	: INCREMENT MINS COUNTER
	JP	\$C218	: MINS < 60. SET COUNTER = 218
	STII	0	; MINS = 60, 0 TO HIGH-ORDER DIGIT, POINT TO HOURS DIGIT
	LD	-	; LOAD HOURS DIGIT TO A
	AISC	1	; INCREMENT HOURS
	X		; PLACE IN M, PREVIOUS HRS TO A
	AISC	4	; HOURS > 12?
	JP	\$C199	: NO. SET COUNTER = 199
	STII	1	; YES, SET HOURS = 1
\$C199:	LBI	\$COUNT	; POINT TO LOW-ORDER COUNTER DIGIT
	STII	7	; SET COUNTER = 199 (BINARY 12,7)
	STII	12	, ((((((
	RET		: RETURN UNTIL NEXT SKT OVERFLOW
\$TSEC:	LBI	\$SECS	: POINT TO LOW-ORDER SECS DIGIT
*	SKMBZ	0	: SECS ODD?
	JP '	\$C218	; YES, SET COUNTER = 218 (BINARY 13,10)
\$C219:	LBI	\$COUNT	; NO. POINT TO LOW-ORDER COUNTER DIGIT
	STII	11	; SET COUNTER = 219 (BINARY 13,11)
\$C21X	STII13		, ((((((
. ==	RET		•
\$C218:	LBI	COUNT	; POINT TO LOW-ORDER COUNTER DIGIT
	STII	10	: SET COUNTER = 218
	JP	\$C21X	; JUMP TO "C21X" THEN RETURN
			,

- ; SUBROUTINE TO INCREMENT A 2-DIGIT BCD RAM COUNTER
- ON ENTRY, B MUST POINT TO LOW-ORDER DIGIT OF COUNTER
- ; ENTRY POINT: INC2
- ; NORMAL RETURN IF 2-DIGIT VALUE LESS THAN 60
- ; RETURN THEN SKIP IF 2-DIGIT VALUE EQUAL TO 60
- : BOTH RETURNS EXIT WITH B POINTING TO HIGH-ORDER DIGIT

\$INC2

SC		; INITIALIZE C TO 1 TO ADD TO LOW-ORDER DIGIT
CLRA		; ZERO TO A
AISC	6	; BCD ADJUST RESULT IF NECESSARY
ASC		; IF RESULT > 9, LOW ORDER DIGIT = 0
ADT		
XIS		; PLACE INCREMENTED DIGIT IN M, POINT TO HIGH-ORDER DIGIT
CLRA		; ZERO TO A
AISC	6	; ADD CARRY, IF PROPAGATED FROM LOW-ORDER DIGIT TO HIGH-ORDER DIGIT
ASC		
ADT		; BCD RESULT IF NECESSARY
X		; REPLACE DIGIT IN M
LD		; LOAD HIGH-ORDER DIGIT INTO A
AISC	10	; HIGH-ORDER DIGIT = 6 (COUNT = 60)?
RET		, NO, NORMAL RETURN
RETSK		; YES, RETURN THEN SKIP
.LOCAL		; END LOCAL REGION

4.10 String Search Routine

It is often necessary to search data memory for a string of characters. The following routine searches register 0 for a match with three contiguous 4-bit characters, "X," "Y," and "Z." Note that a match with more than three characters is easily accommodated by providing for additional

character tests, using the simple character test instructions provided below containing modified LDD instructions whose operands specify the additional characters to be matched. Also, the code may be easily modified to search through more than one RAM register for a match.

- ; SUBROUTINE TO SEARCH STRING OF DATA MEMORY CHARACTERS FOR A MATCH WITH "X," "Y," AND "Z" CONTIGUOUS
- ; CHARACTERS
- ; 16 4-BIT CHARACTERS ASSUMED STORED IN M(0,15) THROUGH M(0,0)
- ; "X," "Y," AND "Z" CHARACTERS ASSUMED STORED IN AND ASSIGNED VALUES OF M(1,15) THROUGH M(1,13), RESPECTIVELY
- ; NORMAL RETURN IF NO MATCH
- ; RETURN THEN SKIP IF MATCH OCCURS WITH THE ACCUMULATOR CONTAINING THE DIGIT NUMBER OF "X"

X = 1,15 Y = 1,14Z = 1.13

F	Δ	R	C	н	

	LBI	0,15	; POINT TO M(0,15)
LOOKX:			
	LDD	X	; X TO A
	SKE.		; X FOUND?
	JP	NOX	; NO, JUMP TO X
	XDS		; YES, POINT TO NEXT LOWER DIGIT
	JP	LOOKY	; LOOK FOR Y MATCH, IF AT M(0,0) SKIP AND NORMAL RETURN - NO MATCH
NOX:			
	LD		
,	XDS		; DECREMENT DIGIT POINTER
	JP -	LOOKX	; LOOK AGAIN FOR X MATCH, IF AT M(0,0), SKIP AND NORMAL RETURN — NO
	RET		; MATCH
LOOKY:			
	LDD .	, Y	; Y TO A
	SKE		; Y FOUND?
	JP	LOOKX	; NO, TRY AGAIN
	XDS		; YES, POINT TO NEXT LOWER DIGIT
	JP	LOOKX	; LOOK FOR Z MATCH, IF AT M(0,0), SKIP AND NORMAL RETURN — NO MATCH
	RET		
LOOKZ:			
	LDD	. Z	; Z TO A
	SKE		; Z FOUND?
	JP	LOOKX	; NO, TRY AGAIN
	OBA		; YES, MATCH COMPLETE, COPY Z DIGIT ADDRESS TO A
	AISC	2	; ADD 2 TO A TO EQUAL X DIGIT ADDRESS
	RETSK		; RETURN THEN SKIP — MATCH FOUND

4.11 Programming Techniques for the COP421-Series, COP410L and COP411L

COP421-Series Programming

Since the COP421-series differs from the COP420-series only in not having the $\mbox{IN}_3-\mbox{IN}_0$ inputs, the foregoing programming considerations and examples for the COP420-series are, for the most part, relevant to COP421-series programming. However, due to its lack of IN inputs, the COP421-series does not include the ININ instruction, and its INIL instruction inputs only CKO into A (when CKO is programmed as a general-purpose input). The following are the results of these COP421 differences:

- MICROBUS™ interface programming is not available since IN₃-IN₀ cannot be maskprogrammed as WR, CS, and RD, respectively. Also, G₀ cannot be mask-programmed as a "ready" output to facilitate "handshaking" with a host CPU over the MICROBUS™ bus. The COP421 may still, however, function as a CPU peripheral component, relying on more general, programmed I/O techniques.
- Due to the lack of IN inputs, other bidirectional I/O pins must be used as general purpose input pins when implementing a programmed input operation.
- A hardware interrupt utilizing IN₁ is not possible. (Setting EN₁ has no effect on the operation of any COP421.) Any interrupt servicing must be accomplished using software interrupt techniques. (The routine provided in Section 4.8 is inapplicable to the COP421-series.)
- 4. A software interrupt cannot rely on the inputting and testing of the IL₃ or IL₀ latches associated with IN₃ and IN₀ inputs. Software interrupts, therefore, require that the interrupt signal be tied to one of the non-latched input pins. As a result, the input interrupt signal must be input and tested at least once during each "low" and "high" pulse occurring during each period of the signal. For example, if the interrupt signal is a 50% duty cycle, 60 Hz square wave, it must be tested at least twice every 1/60 second.

COP410L/COP411L Programming

Since the COP410L/COP411L, as with the COP421-series, does not have IN inputs, the above programming considerations relating to the COP421 apply as well as to COP410L/COP411L programming. Also, since, as discussed below, other hardware logic elements are not included in the architecture of the COP410L, the following additional considerations apply to COP410L programming:

 The COP410L/COP411L has one-half the ROM and RAM of the COP420-series and COP421series. ROM, therefore, consists of 512 x 8-bit words, limiting program code to eight pages (pages 0-7). RAM consists of a 32 × 4-bit RAM, organized as four RAM registers (0-3) consisting of 8 4-bit digits (9-15,0). The LBI register reference instruction should, therefore, contain a "d" field equal to 9-15 or 0. Since all LBIs will reference RAM digits 9-15 or 0, all LBIs are single-byte instructions, occupying one word in program memory. A field restriction occurs with respect to the memory reference XAD instruction: only an XAD 3,15 instruction is valid, limiting its use to reference a RAM "scratch-pad" digit contained in M(3,15) only.

- 2. The COP410L/COP411L has 2 subroutine save registers, SA and SB. Only two levels of subroutine nesting, therefore, are allowed. The programmer should also realize that since LQID pushes and pops the stack in performing the operation associated with this instruction, only 1 level of subroutine nesting should be in effect at the time of the execution of this instruction. (Otherwise the second level of previous subroutine nesting will be disrupted the previous contents of SB will be lost.)
- Since the COP410L/COP411L does not have an internal divide-by-1024 time-base counter, the SKT instruction is not available. "Real-time" routines, such as 12-hour timekeeping and the like, must rely on external time-base inputs in order to derive a time-base for such routines (e.g., external 50/60 Hz input for time-of-day routines).
- 4. Certain deleted or altered instructions have already been mentioned: INIL, ININ, and SKT are not available; LBIs must have a "d" field equal to 9-15 or 0, and XAD's operand must equal 3,15. The following instructions have also been deleted from the COP410L/COP411L instruction set. To the right of each of the following deleted instructions, where appropriate, alternative COP410L/COP411L instructions are shown which, when executed in succession, will perform the same or similar operation as the deleted instruction:

Deleted Instructions	Alternative COP410L/COP411L Instructions
LDD	LBI, LD
CASC	COMP, ASC
ADT	AISC 10, NOP
CQMA	INL
OGI	OMG
XABR	
SKT	
ININ	
INIL	

For further information on deleted or altered COP410L/COP411L instructions and the operations performed by the alternative instructions given above, see Section 3.4.

COP400 I/O Techniques



This chapter provides information and examples pertaining to hardware and software interfacing techniques for the COP400 Microcontrollers. The information contained in this chapter is derived, in large part, from material already provided in previous chapters, particularly Chapter 2. The reader should refer to this chapter when reading the following material to obtain a complete picture of the COP400 series I/O characteristics and capability.

The following text provides I/O examples for the COP420 specifically. The I/O capability of the other members of the COP420-series (e.g., COP420L and COP420C), the COP444L and other, less inclusive devices, the COP410L and COP411L, are summarized in Table 5.1.

5.1 Hardware Interfacing Techniques COP420 I/O

Figure 5.1 depicts the I/O lines associated with the COP420. As indicated, there are 24 I/O lines. The following discussion provides information on the capabilities of the mask-programmable I/O options associated with the COP420. These optional configurations are shown in Figure 5.2.

COP420 Inputs

COP420 inputs may be programmed either with a depletion-load device to V_{CC} or floating (Hi-Z input). All inputs are TTL/CMOS compatible. Hi-Z inputs should not be left floating; they should be connected to the output of a "high" and "low" driving device if active or to V_{CC} or ground if unused. Inputs may also be optionally programmed for higher trip levels for interfacing to non-TTL sources (e.g., keyboards, switches).


	Table 5.1 COP400 Comparison Chart					
I/O Pins	Bits	COP420	COP420C	COP420L	COP410L	
D _{OUT}	4	πι	LSTTL	20 mA Sink	20 mA Sink	
G _{OUT}	4	TTL	LSTTL	20 mA Sink	LS TTL	
L _{OUT}	8	TTL or LED	LSTTL or LED	LS or LED -	LS or LED	
SO, SK	2	TTL	LSTTL	LS	LS	
IN	1	4 Inputs	4 Inputs	4 Inputs	No	
SI	1	Shift Register or Counter Input	Shift Register	Shift Register or Counter Input	Shift Register or Counter Inpu	
СКІ	1	Oscillator Input	Oscillator Input	Oscillator Input	Oscillator Input	
ско	1	Oscillator Out or SYNC In or General In or RAM Supply	Oscillator Out or General In	Oscillator Out or SYNC In or General In or RAM Supply	Oscillator Out or SYNC in or RAM Supply	
RESET	1	RESET Input	RESET Input	RESET Input	RESET Input	
V _{CC} , GND	2	Power Supply	Power Supply	Power Supply	Power Supply	
Oscillator Frequenc	y Range	0.4 to 4 MHz	32kHz to 2MHz	0.2 to 2MHz	200 to 500 kHz	
Cycle Time	200	4 to 10 µs	15 to 250 µs	15 to 40 µs	15 to 40 µs	
V _{CC} Supply		4.5 to 6.3 V	2.4 to 6.3 V	4.5 to 9.5V	4.5 to 9.5V	
V _{CC} Current (n	nax)	25mA	1 mA (25 μA)	8mA	5mA	


COP420 Outputs


Standard Output: The N-channel device to ground is good at sinking current and is compatible with the sinking requirements of 1 TTL load (1.6mA at 0.4V); it will meet the "low" voltage requirements of CMOS logic. All output options use this device (device #1), as illustrated in Figure 5.2, for current sinking. The depletion-load device to $V_{\rm CC}$ provides low sourcing capability (100 μ A at 2.4V). While this device meets the sourcing requirements of TTL logic and will go to $V_{\rm CC}$ to meet the "high" voltage requirements of CMOS logic, an external resistor to $V_{\rm CC}$ may be required to interface to other external devices requiring higher sourcing capability. A standard output may be connected directly to the

base of an external transistor for current sourcing since the depletion-load device's current capability is limited to a safe operating area. Figure 5.3 provides a summary of the characteristics of the COP420 Standard Output.

Open-Drain Output: The COP420 open-drain output uses the same enhancement mode device to ground as the standard output with the same current sinking capability. As its name implies, this output configuration does not contain a load device to V_{CC} , allowing various external pullup techniques as required by the user's application.







Push-Pull Output: The COP420 push-pull output differs from the standard output configuration in having an enhancement mode device in parallel with the depletion-load device to V_{CC}, providing greater current sourcing capability and faster rise and fall times when driving capacitive loads. This option is available for the COP420 SO and SK outputs, often tied to the highly capacitive clock lines of external shift registers to provide additional external I/O for the COP420. (For an example, see Figure 5.20.) If a push-pull output is interfaced to an external transistor, a limiting resistor must be placed in series with the base of the transistor to avoid excessive source current flow out of the push-pull output.

Figure 5.4 summarizes, in interconnect form, the information provided above relevant to the capabilities of the push-pull, open drain and standard outputs, as well as the Hi-Z and load device input configurations.

For an example of use of the SK output, configured as a push-pull output to drive the clock lines of an external shift register, see Figure 5.10.

LED Direct Drive Output: The COP420 LED direct drive output differs from the standard output configuration in two basic ways:

- Its depletion-load device to V_{CC} is paralleled by an enhancement mode device to V_{CC} to allow for the greater current sourcing capacity required by the segments of an LED display. Source current is clamped to prevent excessive source current flow.
- 2. This configuration can be disabled under program control by resetting bit 2 (EN₂) of the enable register to provide simplified display segment blanking. However, while both enhancement mode devices are turned off in the disabled mode, the depletion-load device to V_{CC} will still source up to 0.125mA when this output is turned off. (This is not a worst case pull-up for keyboard input loads).

For an example of use of the L I/O ports, using this option, to directly drive the segments of a LED and VF display, respectively, see Figures 5.11 and 5.12.

TRI-STATE® Push-Pull Output


This COP420 output was designed to meet the specifications of National's MICROBUS™, outputting data over the data bus to a host CPU. It has TRI-STATE® logic to disable both enhancement mode devices to free the MICROBUS™ data lines for COP420 input operation. Figure 5.13 shows an interconnect between a host CPU and the COP420 over the MICROBUS™ using this L output option.


COP420 I/O Summary

Figures 5.5 through 5.9 provide diagrams of the internal logic and a summary of the hardware and software features associated with the COP420 I/O ports.

Interconnect Examples

Figures 5.10 through 5.14 provide interconnect diagrams illustrating several schemes for interconnecting the COP420 to external devices. Several of these interconnect diagrams, with minor variations, are used in providing software I/O techniques in the final sections of this chapter.






- Four general purpose inputs read directly into A (ININ instruction):
- 2. IN_1 can be enabled as an interrupt input (by setting EN $_1$); 3. IN_0 and IN_3 can "catch" low-going pulses, read into A_0
- and A₃ (INIL instruction);
 4. All inputs have optional pull-up load device to V_{CC} (shown

 All inputs have optional pull-up load device to V_{CC} (showr in diagram), or Hi-Z (floating) inputs.

Figure 5.5 COP420 IN Port Characteristics




D Outputs

- 1. Four general purpose outputs loaded from B (QBD) instruction):
- 2. Standard (as shown) or open-drain outputs.

G Inputs

- Four general purpose I/O lines loaded from memory (M) by
 OMG instruction or loaded with immediate data (Y) by OGI
 i n s t r u c t i o n :
- Read inputs into accumulator (ING instruction), test individually (SKGBZ instruction), collectively (SKGZ instruction) for zero seg G latch to "1" when using as input;
- 3. Standard (as shown) or open-drain outputs.


Figure 5.6 COP420 D and G Port Characteristics



L TRI-STATE* Inputs/Outputs

- Eight TRI-STATE inputs/outputs, loaded with Q latch data by setting EN₂ or direct input of L port data to M and A (INL instruction), Q latch loaded from A and M by CAMQ instruction and read into M and A by CQMA instruction;
- 2. L ports TRI-STATED with EN $_2$ = 0 (if output contains depletion-load device to V $_{CC}$, I $_{OL}\approx$ 0.2 mA @ 0 V in);
- 3. All output options available:
 - a. Standard
 - b. Open-Drain
 - c. Push-Pull
 - d. LED Direct Drive (as shown)
 - e. TRI-STATE Push-Pull


Figure 5.7 COP420 L I/O Port Characteristics



SI Input, SO, SK Outputs

- SI is a single-pin input to the SIO register. SIO can be enabled as a 4-bit serial shift register or a 4-bit binary counter, selected by EN₀.
- If SIO is selected as a counter, SO outputs the value of EN₃, SK outputs the value of C upon the execution of an XAS instruction.
- If SIO is selected as a shift register, SO may be used as a serial data output and SK may be a logic controlled clock selected by EN₃.
- 4. The contents of SIO may be exchanged with A using an XAS instruction.
- SI, SO and SK are also used for "In-house" standardized testing of the COP420.
- SI may be configured with a load device to V_{CC} (as shown) or as a Hi-Z input.
- 7. SO and SK may be configured as:
 - a. Standard
 - b. Open-Drain, or
 - c. Push-Pull (as shown) outputs.


Figure 5.8 SI, SO, SK Characteristics





CKO, CKI and RESET Pins


- 1. The COP420 CKO pin has the following options:
 - a. output to crystal oscillator;
 - b. general purpose input (read into ${\sf A}_2$ by an INIL instruction);
 - c. synchronization (SYNC) input;
 - d. RAM power supply pin.
- 2. CKI has the following options:
 - a. crystal oscillator input;
 - b. external oscillator input;
 - c. RC controlled oscillator input.
- RESET may be used as an external reset pin or, if the power supply rise time is greater than 1 ma, as a power-on clear input.


Figure 5.9 COP420 CKO, CKI, RESET Characteristics











COP400 I/O Comparison Table

Table 5.1 provides a comparison table of the I/O capabilities of COP400 series devices. It should be understood that this is a partial listing of COP400 devices, since more inclusive parts (the COP440 and its related devices) as well as other devices will be available in the near future. For complete information on the listed devices, as well as other members of the COP400 Microcontroller family, consult the appropriate data sheets.

5.2 Software I/O Techniques

The following sections of this chapter provide several software I/O examples and techniques for interfacing the COP420 to external I/O, including program code necessary to service these peripherals.

5.3 Keyboard/Display Interface

One of the primary considerations in the design of the internal architecture of the COP400 family was to allow for easy interface to keyboards and numeric displays, the input and output peripherals commonly associated with small system applications, using a minimum amount of external circuitry. To further aid in the implementation of such systems, the instruction set was carefully designed to service these peripherals and handle BCD data manipulation with a minimum amount of external circuitry and program code. The following sections describe a typical keyboard/display interface system to output BCD data stored in data memory (RAM) to a 14-digit LED display, and input keyswitch closure data entered from a 4×4 keyboard matrix. In addition, the sample program also makes provision for a timekeeping routine, another typical user application.


Figures 5.15 through 5.18, respectively, provide the hardware interconnect diagram, program flowchart, display timing diagram and assembly source code for the basic interface scheme. The general approach of the interface is common to most keyboard/display interfaces. It takes advantage of the fact that an image persists in the eye for a fraction of a second after the source is removed. It is not necessary, therefore, to have all display digits on simultaneously: the digits are sequentially enabled (multiplexed) at a rate fast enough to avoid noticeable flicker. Multiplexing greatly reduces the amount of interconnect and buffer hardware required.

The most common type of display consists of several seven-segment digits (see lower right section of Figure 5.15). Each light emitting diode segment has two terminals and conducts current in only one direction. Various combinations of segments are turned on to represent numbers and a few alphabetical characters. In our example, the cathodes of all segments (Sa-Sg, D.P.) in a given digit are connected together and the anodes of corresponding segments of the different digits are also connected together (common cathode display).

The cathode or digit lines are driven by a decoder/driver device, the DS8664, which provides a 4-to-14 buffered decode of the COP420 *D* outputs.

The anode or segment lines are driven directly by the COP420 *L* I/O ports, utilizing the L output *LED Direct Drive* output option. A given segment is turned on only if both its digit and segment lines are driven.

Each digit of the display is multiplexed, with each digit scanned in sequence by changing the binary output code at the D outputs. The DS8664 decoder/driver will set a corresponding D line to a low level to drive each cathode. At the same time the L outputs are set at a high level to correspond to the values necessary to turn on the segments associated with the numeric or alphabetical character to be displayed for the present digit. (To display a "3" at digit 5, segments Sa, Sb, Sc, Sd and Sg would be driven high when D_5 is driven low.)



Since people operate keyboards at a rate which is very slow compared to the COP420 instruction cycle time, it is possible to scan the keyboard as well as service the display and execute the timekeeping routine without missing a key closure. As with the display, the keys are connected in a matrix to minimize interconnect. Further economy is gained by sharing the D lines with the display. In fact, the program loop used to scan the display is

also used to scan the keyboard. When the program addresses a display digit, it also addresses a column in the keyboard matrix. The program senses the closure of a particular key in that column by testing the *G* I/O ports which are tied to the rows of the keyboard matrix: each key is associated with the conjunction of one D line and one G I/O line.





Figure 5.16 Flowchart for Display/Keyboard Debounce Routine

The following is a list of design criteria and considerations relevant to the sample keyboard/display interface:

- With this design, if two keys on different G I/O lines are pressed simultaneously, key identity may be lost. After sensing a key closure, the program requires that the keyboard be clear (no keys pressed) for a short duration before it will input another key. "Rollover" and "shift-key" schemes may be implemented with more sophisticated designs.
- 2. Multiple key closures on the same G I/O line will allow segment current to flow through the keyboard causing display digits to be ANDed. Key closure is still detected, however, because the "on" driver presents a small resistance to GND compared to the resistance that the "off" driver and G port present to V_{CC}. The ANDing of display digits may be prevented by placing diodes on each digit line. If key identity must be maintained when more than two keys are closed, a diode must be placed in series with each keyswitch.
- 3. For this design, the G ports are configured as standard outputs (options 21-24=0). The program itself sets them each to "1" at the beginning and on each pass through the main program loop. When all keys in the associated matrix row are up, the port will read as a "1." When a key is closed, its corresponding D line will pull the associated G port low, with a "0," therefore signifying key closure.
- 4. The L ports are configured as LED Direct Drive outputs (options 5-8 and 12-15 = 2) to directly

- drive the segments of the LED display. An average L output source current capability of 8 mA is assumed, being midway between the minimum (2.5 mA) and maximum (14 mA) current sourcing specifications for this output configuration at $V_{CC} = 6V$.
- To prevent flickering of the display, the display should be refreshed at a rate of at least 100 Hz (1/P in Figure 5.17).
- 6. The duty cycle (S/P in Figure 5.17) must be maintained to ensure adequate brightness. The L port segment current capability is assumed, as mentioned above, to be 8mA and the NSA5140 requires 0.5mA average current. Average current is determined by the segment duty cycle and should be the average display current requirement divided by the peak output current or 0.5 ÷ 8 = 1/16. Therefore, the program must be written to ensure a duty cycle of at least 1/16 for proper LED display brightness.
- Each segment on time (S in Figure 5.17) must be the same width to ensure that all digits are uniformly bright.
- 8. Since keyswitches bounce, the program must debounce or filter the signals on the G lines. This is achieved by requiring that a key be held down for at least four display cycles before being accepted. A key must also be lifted for at least four display cycles before a new key can be accepted.
- To prevent crosstalk or ghosting between display digits, a LED display requires segment blanking (Sb in Figure 5.17).



10. The system clock oscillator is configured as a crystal controlled oscillator with the instruction cycle frequency derived by driving the crystal oscillator frequency by 16 (options 2 and 3 = 0). This interface scheme uses an inexpensive 3.58 MHz TV crystal to provide the clock oscillator frequency, divided by 16 to derive a 4.5 μs instruction cycle time. This also allows use of the "TIMEKP" (timekeeping) routine given in Section 4.9, which uses the internal COP420 Time-Base Counter and the SKT instruction, together with program compensation techniques, to provide a "real time base" for keeping time — eliminating the need for an external 60 Hz real-time input and associated external circuitry.

Sample Display/Keyboard Debounce-Decode Program

Figure 5.16 depicts the flowchart for the sample display/keyboard debounce routine. The actual assembly source code written to perform the flowchart operations is given in Figure 5.18.

Following the flowchart from top to bottom, and referring to the source code where appropriate, the following sequence of operations is performed:

- The G port is set to 15 (each G line set to "1").
 This allows them to be driven low when scanned by their associated D lines. If a keyswitch is closed, the associated G line will therefore become a "0," to be input and tested by the keyboard servicing routine.
- 2. The program initializes the KBC (Keyboard Debounce Counter) to 15 (11112). This counter name, as well as two other RAM status digit names, "DIGIT" and "STORE," are assigned the values of their RAM register and digit numbers by assembler assignment statements at the beginning of the source code. This allows these names to be substituted in the operand field of instructions which reference these RAM digits, providing more effective documentation of the source code program. For example, since the KBC is located in RAM register 3, digit 15 and since this value (3,15) must be contained in the operand field of an instruction referencing the KBC, an assignment statement of KBC = 3,15 is written at the beginning of the program. Thereafter, an instruction referencing the KBC may use its name, rather than its RAM value, in the operand field of the instruction (e.g., an LBI KBC will be interpreted by the assembler as an LBI 3,15).

The contents of the KBC are depicted in the upper right hand corner of the flowchart. From left to right, the bits of the counter indicate the following status conditions: the "up" bit, set to "1" if all keys are up; the "not ready" bit (NRB), set to "1" if keyswitch data has not been debounced; two binary counter bits, both set to "1" at the beginning of the debounce sequence.

- As will be seen, the two leftmost bits of the KBC ("up" and "NRB") are tested during the debounce routine to determine which branch of the routine will be executed. The rightmost bits, the binary counter bits, provide a binary count of the number of times the program falls through the debounce routine.
- 3. The internal time-base counter is tested for overflow by an SKT instruction, calling the "TIMEKP" subroutine given in Section 4.9 to keep time if the SKT instruction tests "true."
- 4. The digit position is set to 14, the most significant digit of the display. As indicated by the source code, the digit position is set by loading Bd (the RAM digit-select register) with the digit position value with an LBI instruction. Bd is later output to the D ports using an OBD instruction, decoded by the DS8664 to enable the appropriate display digit line (D₁₄-D₁). Since, as mentioned, Bd also functions as a pointer to a particular RAM digit as well as being the source of a direct output of data to the D ports, loading Bd also is used to access the contents of a particular RAM digit, used later by an LQID instruction to obtain seven-segment decode data contained in a lookup table. Because of this dual function of Bd, the segment data for a particular display digit should be located in a numerically corresponding RAM digit of the RAM display register (register 0). For example, when Bd is set to 14 by an LBI 0,14 to later enable display digit 14, it will also be used to obtain the segment lookup data for that display digit located in RAM register 0, digit 14. Consequently the segment data pointers for display digits 14 through 1 are located in RAM register 0, digits 14 through 1, respectively.

As will be seen below, the segment data contained in a particular RAM digit, although used by LQID to obtain the actual seven-segment data output to the display, will equal the binary equivalent of the numeral to be displayed (e.g., if a RAM register 0 digit contents = 0010₂, the LQID instruction will access the seven-segment diode data for the numeral "2." RAM digit contents equal to 10–15 will be used to access special seven-segment alphabetical characters.

- 5. The value of the digit position loaded into Bd is saved in M(1,15), equated by an assembler statement, as explained in 1. above, to the symbol name "DIGIT." The digit value is saved for later manipulation by the display program (testing, decrementing).
- 6. The segments of the display are blanked, a requirement for LED multiplexed displays. This is accomplished by disabling the drivers from the Q latches (which contain the seven-segment decode display data) to the L ports by resetting bit 2 of the EN register with an LEI 0 instruction.



- With the L drivers thus disabled, the L I/O ports are disabled, turning off the segments of the display.
- 7. Next, the program utilizes an LQID instruction to access and load seven-segment decode data contained in a lookup table into the Q latches. This is accomplished in the following manner: as explained in Section 3.2, LQID loads Q7-Q0 with the 8-bit contents of ROM (I₇-I₀) pointed to by P9, P8, A and M. In this example, LQID is located in page 0, with the result that, at the time of execution, P_0 , $P_8 = 0.0$. The program sets A = 0100 with an AISC 4 instruction before execution of the LQID instruction so that $P_7, P_6 = 0, 1$ and $P_5, P_4 = 0, 0$. Since the upper 4 bits of P may be thought of a ROM "page-select" bits, selecting 1 of 16 pages (0-15) and, since these 4 bits will equal 0001 at the time of the execution of the LQID instruction, it will always "look to" page 1. The lowest 6 bits of P (P5-P0) may be thought of a ROM "word-select" bits, selecting 1 of 64 (0-63) words on a "looked-to" page. Moreover, P5 and P4, the upper 2 bits of these 6 word-select bits, may be thought of as ROM "sub-page-select" bits, selecting 1 of 4 (0-3) successive groups of 16 words on a 64-word ROM page. Since P5 and P₄ will always equal 0,0 upon the execution of the LQID instruction, it will always look to one of the first 16 words located in page 1. Since the contents of M (the RAM digit pointed to by the B register), are loaded into the lowest 4 bits of P (P3-P0), it is the binary contents of M directly (0-15) which determine which of the first 16 words (0-15) on page 1 are "looked up" and placed in Q.

In effect, M is the only variable involved in the LQID operation with its contents directly determining which one of the 16 words in page 1 (words 0-15) are loaded into Q. Of course, the seven-segment decode values have been placed in these locations. Also, as indicated above, the first 10 words (locations 0-9) have been loaded with the seven-segment decode values for the numerals 0-9, respectively. Consequently if M = 3 binary (00112), a LQID will place the sevensegment lookup data for a display numeral 3 into Q. If M = 10-15 binary, LQID will place the seven-segment decode values for the special alphabetical characters P, A, U, C, F and E, respectively, into Q, since page 1, locations 10-15, contain the decode values to display these characters on the display.

The hexadecimal value of the seven-segment lookup data is placed in page 1, locations 0–15 with the assembler .WORD directive. Although operands of the .WORD may be concatenated (i.e., .WORD X'FD, X'1F, ...), each 8-bit segment decode value has been placed in successive memory locations with a separate .WORD directive. It should be noted, as indicated by the

comments to the program, that ROM word bits I_7-I_0 (rightmost to leftmost) represent and are tied via the L ports to the Sa-Sg, D.P. segments of the display. A "1" bit for a particular segment means that that segment will be turned on. In all cases, each seven-segment decode word has the D.P. bit (I_0) seg; if not later reset by the program the decimal point segment of a particular digit will be turned on when that digit is serviced. See Table 5.2 for a representation of the interconnection of the seven-segments of a display digit and a list of binary and hex values associated with setting the segments of a digit to display the numerals 0-9.

Se Sd	Sc ● D.P.		Binar	y Valu	ies			11100	Hex \	/alues
Display	Sa	Sb	Sc	Sd	Se	Sf	Sg	Sdp	Sa-Sdp →I ₇ -I ₀	Sdp-Sa →I ₇ -I ₀
0	1	1	1	1	1	1	0	0	FC	3F
0.	1	1	1	1	1	1	0	1	FD	BF
1	0	1	1	0	0	0	0	0	60	06
1.	0	1	1	0	0	0	0	1	61	86
2	1	1	0	1	1	0	1	0	DA	5B
2.	1	1	0	1	1	0	1	1	DB	DB
3	1	1	1	1	0	0	1	0	F2	4F
3.	1	1	1	1	0	0	1	1	F3	CF
4	0	1	1	0	0	1	1	0	66	66
4.	0	1	1	0	0	1	1	1	67	E6
5	1	0	1	1	0	1	1	0	B6	6D
5.	1	0	1	1	0	1	1	1	B7	ED
6	1	0	1	1	1	1	1	0	BE	7D
6.	1	0	1	1	1	1	1	1	BF	FD
7	1	1	1	0	0	0	0	0	E0	07
7.	1	1	1	0	0	0	0	1	E1	.87
8	1	1	1	1	1	1	1	0	FE	7F
8.	1	1	1	1	1	1	1	1	FF	FF
9	1	1	1	0	0	1	1	0	E6	67
9.	1	1	1	0	0	1	1	1	E7	E 7

- 8. A comparison is made to see whether the decimal point position stored in RAM is equal to the digit position of the digit to be displayed during the present pass through the display loop. If the comparison result is "false," the program jumps to "NODP," which resets the least significant bit of Q to keep the decimal point segment of the current digit off when Q latch data is later output to the display via the L ports. Note that an X instruction must follow the CQMA and precede the CAMQ instruction to maintain the integrity (bit-weights) of the Q data, since these instructions perform opposite exchanges with respect to A and M. (See Section 3.2.)
- If the comparison tests "true," the least significant bit of Q is left set to turn on the decimal point of the current digit and a delay is added to ensure that the program will require

the same amount of execution time whether or not the comparison tests "false" (goes to "NODP") or "true." This and other delays contained in the program ensure that the servicing of a particular display digit will always require the same number of instruction cycle times regardless of which branch of the program is executed during a pass through the program; this is necessary for equal segment on time for each digit and uniform brightness among the various digits of the display.

- 10. Digit position data is output from Bd to the D outputs, decoded by the DS8664, enabling the appropriate digit of the display and scanning the corresponding D line (if connected) to the keyboard matrix column or strap switch line.
- 11. Segment data is output to the current digit by enabling the L drivers with an LEI 4 instruction, setting bit 2 of the EN register and outputting the 8-bit Q latch data to the L I/O ports, the latter connected directly to the segments of the display.
- 12. Having output data to one digit of the display, the program now begins to service the keyboard. A test is made to see whether any key closure has occurred. If so, the program jumps to "KEYDWN," first testing to see if the key closure occurred on a strap digit line. If this test result is true, the strap data is read into RAM and the program goes to "NRDY." If the key closure was associated with the keyboard matrix, the "up" bit of the KBC is reset and the KBC is tested for all 4 bits equal to 0. If the KBC equals 0, indicating a debounced keyswitch closure, the program blanks the display, inputs the G port (keyswitch row data) into A, and jumps to the keyboard decode routine. If the KBC did not equal 0, the program also goes to "NRDY" (with the KBC "up" bit reset to indicate a key closure).

It should be noted that the "up" bit is not reset if the key closure was a strap data switch. As will be seen, this means the program will not treat this switch closure as a key depression (since the "up" bit remains set) and does not debounce this closure nor jump to decode a strap switch closure. Strap switches are of the on/off type not requiring debouncing as do the momentary on/off keyswitches. Also, a strap switch decode routine, in this example, is not necessary. The strap data bits read into RAM may be tested at any time for execution of a routine implementing the "mode" associated with a particular strap switch closure.

13. If the program jumps to "NRDY," a test is made to determine whether the digit position equals 1, indicating that all 14 digits have been displayed. If the last digit has not been displayed, the digit position is decremented by one and the program goes to "DSP2" to service the next digit. If the

- last digit has been displayed, the program falls through to "DEBOUN," the keyswitch debouncing portion of the program.
- 14. Debouncing begins at "DEBOUN" by testing to see whether the up bit has been reset, indicating a keyswitch closure. If not, the program takes the right branch to "ALLUP" and tests the not ready bit (NRB) of the KBC. If NRB is equal to 1, the KBC is decremented, the up bit remains set and the program goes back to "DSP1" to output data to all 14 digits again. If, on the first pass through the program, no key closure has occurred, the KBC will enter the debounce routine equal to 1111, exiting with a decremented value of 1110. Provided all keys remain up, it will take four passes through the right debounce branch before the KBC has been decremented to 1011, thereby resetting the not ready bit. If all keys remain up after four passes, the program will continue to fall through the NRB not equal to 1 (right) branch, keeping the KBC at 1011. The foregoing operations ensure that all keys remain up for at least four debounce passes before the not ready bit is reset to 0 (and a key closure will be accepted for keydown-debouncing).
- 15. If, upon entering the debounce routine, the up bit has been reset indicating a key closure, the program will take the left debounce branch. If the not ready bit has been reset to 0, indicating. as explained above that all keys have previously remained up for at least four passes, the program will continue to decrement the KBC, exiting by setting the up bit and going back to "DSP2." Assuming that the right debounce branch has previously decremented the KBC to 1011, "DEBOUN" will be entered with the KBC equal to 0011. (A key closure resets the up bit.) If the key remains down for four passes, the left branch will decrement the KBC to 0000 and go back to "DSP1" with the KBC equal to 1000 (up bit reset). On the next pass, with the keyswitch still down, "KBCTST" will reset the up bit, the KBC will equal 0000 and the program will jump to the keyboard decode routine with the value of the current D line stored in RAM and the G port data in A

If the left branch of the debounce routine is entered without the keys having been up for at least four passes (NRB equal to 1), the program will set the KBC to 1111, continuing to do so until the key is lifted and remains up for four passes through the right branch of the debounce loop. Consequently, the program requires that a key be down, as well as up, for at least four debounce periods before keyboard data will be accepted and decoded. Since it takes 16 milliseconds to execute four program passes, ample time is provided to debounce even the most inexpensive keyboards.

Once a keyswitch closure has been debounced. the program exits to "KEYDEC" (keyboard decode routine). Upon entry to "KEYDEC," G port data is in the accumulator and represents the particular row of the keyboard matrix upon which a key closure has occurred. Data memory M(1,15) contains the value of the D line and represents the particular keyboard matrix column upon which a key closure has occurred. The conjunction of a particular D line value and the state of a particular G port bit, therefore, define one of sixteen key closures. Only two instructions are necessary to jump to the particular decode routine associated with each key closure based upon the contents of A and M(1,15): a COMP and a JID instruction.

The COMP instruction is necessary to invert the contents of A since a particular key closure will result in one bit of G being driven to "0," with the remaining bits of G set to "1." Complementing A results in a "1" representing a key closure with the value of A equal to 0001, 0010, 0100, or 1000 (binary) if the key closure occurred on the G₀-G₃ row lines, respectively. D will equal 0001, 0010, 0011, or 0100 (binary) if the key closure occurred on the $D_1 - D_4$ lines, respectively. The JID instruction can then use A and M without further manipulation to access key routine pointers, provided these pointers have been placed in appropriate ROM locations (those which the JID will access based upon the values of A and M associated with each key).

The operation of the JID instruction is similar to that of the LQID instruction in that it accesses a ROM location based upon the current value of P_9 , P_8 , A_3 , A_2 , A_1 , A_0 , M_3 , M_2 , M_1 , M_0 . JID, however, then uses the contents of this ROM location as a pointer and transfers program control to this "pointed-to" address. The exact location of this address (first instruction of each decode routine) need not be of concern to the programmer provided it resides within the same ROM block as the JID instruction (see Section 4.1); in this example within ROM block 2 (pages 4–7).

The location of each JID key decode routine pointer must correspond with the current value of P_9 and P_8 , and with the value of A (G port data) and M (D line data) associated with each particular key closure. Table 5.3 depicts the various address values of P_9 , P_8 , A and M for each keyswitch closure. The programmer must place, within these address locations, the lower 8 bits of the address of the first instruction of each keydecode routine, to allow the JID instruction to automatically transfer program control to one of these instructions. This loading of ROM address pointers with the proper 8-bit data is easily accomplished using the assembler assignment statement and the ADDR directive.

the first instruction of each keyswitch decode routine - in this example labels "KEY1"-"KEY16" are given for the starting address of keyswitch number 1-16 decode routines, respectively. (No decode servicing code is given.) As already mentioned, these decode labels and the code for each decode routine must reside within the same ROM block as the JID instruction (ROM block 2, pages 4-7). Second, at each pointer address for each key closure as indicated in Table 5.3, an .ADDR directive must be used to place the lower 8 bits of the address of the beginning of each keyswitch decode routine within each pointer location. This is easily accomplished by moving the assembler location counter to the appropriate pointer address using an assignment statement which assigns the location counter (":.") to the hexadecimal address of the appropriate JID pointer location. In this example, for instance, the "KEY1" pointer should be located at address X'111. The assignment statement, . = X'111, moves the assembler location counter to this address. The assembler will then generate code into

First, the programmer must specify a label for

After moving the assembler location counter to the proper JID pointer address, the 8-bit value of the address of each appropriate keyswitch decode label location is loaded into the pointer address by using an .ADDR directive with an operand specifying the *label* associated with the first instruction of each key decode routine. For example, to load the keyswitch number 1 decode routine starting address into its pointer location, an .ADDR KEY1 directive will place the lower 8 bits of the address of the KEY1 label into the ROM pointer location.

successive memory locations starting at this

again moved.

location until the assembler location counter is

As can be seen, once labels have been given to the beginning of each decode routine and the assembler location pointer has been moved to the proper JID pointer location, a simple .ADDR (label) statement for each label will automatically allow the JID instruction to transfer program control to the appropriate decode routine for each keyswitch immediately after exiting from the DISPLAY/KEYBOARD DEBOUNCE routine (after complementing G data as explained above). In this example, the assembler location pointer need only be moved four times, since each group of 4 JID pointers resides in successive memory locations. (See Table 5.3.)

Of course, the gaps which exist between the JID pointer locations on pages 4-6 are available for use by other portions of program code. To aid the user in understanding the operations of the assignment statements and .ADDR directives in

this sample program, an assembler output listing of the program is provided in Figure 5.19, indicating in the leftmost columns the line numbers, memory addresses and 8-bit memory contents associated with the use of these assembler control statements.

For convenience, the "KEY1"-"KEY16" labels are placed in successive double-byte memory locations, jumping back to "DSP1." In a "real" program, each of these labels would be

; COP420 DISPLAY/KEYBOARD DEBOUNCE/DECODE ROUTINE

followed, respectively, by the code required to perform the program operations associated with each key closure. Alternatively, they might still be placed in successive double-byte memory locations if they used a JMP instruction to jump to any location within the 1K ROM area to a routine which serviced the appropriate keyswitch. For further information on the use of the PDS assembler, see Chapter 8, *PDS User's Manual*.

		NED IN M(1,15)	MENT DATA IN M(1,14)
\$10, \$196, \$100, \$100.00			MENT DATA IN M(1,14) ONTAINED IN M(3,15)
			DATA CONTAINED IN PAGE 4, WORDS 0 - F
			FIED TO DIGIT LINES 12, 13 AND 14 INTO M(1,12) THROUGH M(1,14) RESPECTIVELY
			BOUNCING KEYSWITCH CLOSURES WITH DIGIT VALUE IN M(1,15) AND G PORT DAT
IN A			
	.PAGE	0	
	DIGIT	= 1,15	; ASSIGN VALUE 1,15 TO "DIGIT"
	STORE	= 1,14	; ASSIGN VALUE 1,14 TO "STORE"
	KBC	= 3,15	; ASSIGN VALUE 1,13 TO "KBC"
	CLRA		; FIRST INSTRUCTION MUST BE A "CLRA"
DSPLY:	OGI	15	; SET ALL G PORTS HIGH
	LBI	KBC	; POINT TO M(3,15)
	STII	15	; 15 TO KBC
DSP1:	SKT		; TIME-BASE COUNTER OVERFLOW?
	JP	NOCNT	; NO COUNTER OVERFLOW
	JSR	TIMEKP	; YES, CALL TIMEKEEPING SUBROUTINE
NOCNT:	LBI	0,14	; START DISPLAY AT DIGIT 14
DSP2:	CBA		; DIGIT POSITION TO A
	XAD	DIGIT	; STORE IN M(1,15)
	CLRA		
	AISC	4	; SET A2 TO FLIP TO PAGE 1 FOR LOOKUP
	LEI LQID	U	; BLANK SEGMENTS (RESET EN2)
	LBI	DIGIT	; LOOKUP TABLE SEGMENT DATA TO Q ; POINT TO DIGIT POSITION
	LD	1	; DIGIT POSITION TO A, POINT TO DECIMAL POINT POSITION DIGIT
	SKE		; DECIMAL POINT = DIGIT POSITION?
	JMP	NODP	; NO, RESET DECIMAL POINT BIT IN Q
	CLRA		
	AISC	4	
DIGGUE	JP	1	; DELAY 9 INSTR. CYCLE TIMES
DIGOUT:	LBI LD	DIGIT	; POINT TO DIGIT POSITION
	CAB .		; DIGIT POSITION TO A ; DIGIT POSITION TO BD
	OBD		OUTPUT DIGIT VALUE
	LEI	4	; OUTPUT SEGMENT DATA (SET EN2)
	LBI	KBC	; POINT TO KBC
	ING		; G PORTS TO A
	AISC	1	; ALL G PORTS STILL HIGH (= 15)?
	JMP	KEYDWN	; NO, JUMP TO "KEYDOWN" ROUTINE
	CLRA		
	AISC	3	; YES, DELAY 13 INSTR. CYCLE TIMES
	JP	1	; BACK TO PREVIOUS INSTR. UNTIL SKIP
	LBI	KBC	; POINT TO KBC
NRDY:	LDD	DIGIT	; DIGIT POSITION TO A
	AISC	14	; LAST DIGIT DONE (A = 1)?
	JMP	DEBOUN	; YES, JUMP TO DEBOUNCE ROUTINE (A = 15)
	AISC	1	; NO, DECREMENT DIGIT POSITION VALUE
	LBI	0,0	; POINT TO DISPLAY REGISTER 0
	CAB		; DIGIT POSITION VALUE TO BD

```
CLRA
            AISC
                                          ; DELAY 9 INSTR. TIMES
                           4
            JP
                                          ; REPEAT PREVIOUS INSTR. UNTIL SKIP
            JP
                           DSP2
                                          : DISPLAY NEXT DIGIT
            .PAGE
        : WORDS 0 - F EQUAL SEVEN-SEGMENT DECODE LOOKUP DATA TABLE
       ; I(7) - I(0) = SA - SG, D.P. SENT UPON LOOKUP TO Q(7) - Q(0), RESPECTIVELY
        ; HEX VALUE FOR CHARACTERS 0 - 9, P, A, U, C, F, E PLACED IN SUCCESSIVE LOCATIONS BY ".WORD" DIRECTIVE
                                                 ; LEAVE 5 BLANK LINES ON LISTING
                   SPACE
                          X'FD
            .WORD
                                          ;=0 (SEVEN-SEGMENT DECODE HEX VALUES)
            .WORD
                           X'61
                                         ; = 1
            .WORD
                           X'DB
                                         :=2
            .WORD
                           X'F3
                                         ;=3
            .WORD
                           X'67
                                         ;=4
            .WORD
                           X'B7
                                         ;=5
            .WORD
                          X'BF
                                         ;=6
            .WORD
                          X'E1
                                          ;=7
            .WORD
                          X'FF
                                         :=8
            .WORD
                           X'E7
                                         ;=9
            .WORD
                          X'CF
                                         ;=P
            .WORD
                          X'EF
                                         ; = A
            .WORD
                          X'7F
                          X'90
            .WORD
                                          ; = C
            .WORD
                          X'8F
                                         ; = F
            .WORD
                           X'9F
                                         ; = E
DEBOUN:
            SKMBZ
                          3
                                         ; UP BIT = 1?
            JP
                          ALLUP
                                         ; YES
            SKMBZ
                                         ; NO, NRB = 1?
                                          ; YES, A = 15 SO STORE IT IN KBC
            JР
                          STR
DECKBC:
            ADD
                                         : DECREMENT KBC
            Х
                                         ; PLACE A IN KBC
            SMB
                                          SET UP BIT OF KBC
            JMP
                          DSP1
                                          ; DO DISPLAY LOOP OVER AGAIN
ALLUP:
            SKMBZ
                          DECKBC
            JP.
                                         ; YES, DECREMENT KBC (A = 15)
            AISC
                                         : NO, SET KBC = 11
            NOP
                                         ; DEFEAT "AISC" SKIP
            .IP
                          STR
KEYDWN:
            LDD
                          DIGIT
                                          DIGIT POSITION TO A
            AISC
                                         ; DIGIT POSITION > 11 (STRAP DATA)?
            JP.
                          KBCTST
                                         : NO, TEST KBC
            AISC
                                         : YES, RESTORE STRAP DIGIT VALUE
            CAB
                                         ; STRAP DIGIT POSITION TO BD
            CLRA
            AISC
            XABR
                                         ; 1 TO BR (POINT TO STRAP DATA REG. 1)
            ING
                                         STRAP DATATO A
                                         ; PLACE IN APPROPRIATE DIGIT, REG. 1
            JMP
                          NRDY
KBCTST:
            RMB
                                         ; RESET UP BIT OF KBC
                          3
            CLRA
            AISC
                                         ; DELAY 5 INSTR. CYCLE TIMES
            JΡ
                                         ; REPEAT PREVIOUS INSTR. UNTIL SKIP
            CLRA
                                         : 0 TO A
            SKE
                                         ; KBC = 0?
                          NRDY
            JMP
                                         : NO
            LEI
                                         ; YES, BLANK SEGMENTS
            ING
                                         ; G PORTS TO A
            LBI
                          DIGIT
                                         : POINT TO DIGIT NUMBER
                                         ; JUMP TO KEY DECODE ROUTINE
           JMP
                          KEYDEC
            .FORM
                                          FORM FEED
           .PAGE
                                         ; SUBROUTINE PAGE 2 CODE
                          2
           .LIST
                          X'31
                                         ; FULL MASTER LIST AND LIST OF INCLUDED "TIMEKP" CODE
                                         ; INCLUDE "TIMEKP" SUBROUTINE CODE
           INCLUD
                          TIMEKP
            .PAGE
; FOLLOWING CODE USES CONTENTS OF A AND M, KEYSWITCH COLUMN AND ROW CLOSURE DATA, RESPECTIVELY, ON EXIT
; FROM DISPLAY ROUTINE, TO ACCESS ROM POINTERS TO JUMP TO KEY1 - KEY16 DECODE ROUTINES
; LABELS "KEY1" THROUGH "KEY16" MUST BE LOCATED WITHIN PAGES 4 THROUGH 7
            SPACE.
                                         ; FIVE BLANK LINES ON LISTING
           COMP
KEYDEC:
                                         ; COMPLEMENT A SO THAT BIT = 1 INDICATES KEY CLOSURE
```

Figure 5.18 Display/Keyboard Interface Source Code (continued)

	JID .=	X'111	; JUMP TO KEY DECODE ROUTINE FOR PARTICULAR KEY CLOSURE ; MOVE ASSEMBLER LOCATION COUNTER TO KEY1 ROM POINTER ADDRESS
	ADDR	KEY1	: PLACE KEY1 POINTER IN ADDRESS X'111
	.ADDR	KEY2	; PLACE KEY2 - KEY4 POINTERS IN NEXT ROM LOCATIONS
	.ADDR	KEY3	
	.ADDR	KEY4	
	4.5 (1.585)	X'121	; MOVE TO KEY5 POINTER LOCATION
	.ADDR	KEY5	
	.ADDR	KEY6	
	.ADDR	KEY7	
	.ADDR	KEY8	
	.=	X'141	; MOVE TO KEY9 POINTER LOCATION (PAGE 5)
	.ADDR	KEY9	
	.ADDR	KEY10	
	.ADDR	KEY11	
	.ADDR	KEY12	
	. =	X'181	; MOVE TO KEY13 POINTER LOCATION (PAGE 6)
	.ADDR	KEY13	
	.ADDR	KEY14	
	.ADDR	KEY15	
	.ADDR	KEY16	
NODP:	LBI	STORE	; POINT TO M(2,15)
	CQMA		; SE - SG, D.P. TO A
	X		; EXCHANGE INTO M(2,15)
	RMB	0	; RESET D.P. BIT (DECIMAL POINT OFF)
	CAMQ		; SEGMENT DATA BACK TO Q
	JMP	DIGOUT	
		Fi E 19 F	Display/Keyboard Interface Source Code (continued)

	Va	lue						Keyt			tip.	
		at Time		Rows				Columns			JID Pointer	JID Pointer
Key	of JID		G3	G2	G1	G0	D3	D2	D1	D0 M0	Hex (X') Address	Hex Contents
No.	P9	P8	АЗ	A2	A1	A0	M3	M2 M1				
1	0	1	0	0	0	1	0	0	0	1	X'111	85
2	0	1	0	0	0	1	0	0	1.	0	X'112	87
3	0	1	0	0	0	1	0	0	1	1	X'113	89
4	0	1	0	0	0	1	0	1	0	0	X'114	8B
5	0	1	0	0	1	0	0	0	0	1	X'121	8D
6	0	1	0	0	1	0	0	0	1	0	X'122	8F
7	0	1	0	0	1	0	0	0	1	1	X'123	91
8	0	1	. 0	0	1	0	0	1	0	0	X'124	93
9	0	1	0	1	0	0	0	0	0	1	X'131	95
10	0	1	0	1	0	0	0	0	1	0	X'132	97
11	0	1	0	1	0	0	0	0	1	1	X'133	99
12	0	1	0	1	0	0	0	1	0	0	X'134	9B
13	0	1	1	0	0	0	0	0	0	1	X'141	9D
14	0	1	1	0	0	0	0	- 0	1	0	X'142	9F
15	0	1	. 1	0	0	0	0	0	1	1	X'143	A1
16	0	1	1	0	0	0	0	1	0	0	X'144	A3

COP CR	OSS AS	SEMBLER				
COP420	DISP	LAY				是是特别的"特别"。
127				.FORM		; FORM FEED
125		0100	entra de	.PAGE	4	
126						; FOLLOWING CODE USES CONTENTS OF A AND M, KEYSWITCH
127						; COLUMN AND ROW CLOSURE DATA, RESPECTIVELY, ON EXIT FROM
128 129						; DISPLAY ROUTINE, TO ACCESS ROM POINTERS TO JUMP TO
130						; KEY1 - KEY16 DECODE ROUTINES. LABELS "KEY1" THROUGH ; "KEY16" MUST BE LOCATED WITHIN PAGES 4 THROUGH 7.
131		0005		.SPACE	5	; FIVE BLANK LINES ON LISTING
132	100	40	KEYDEC:	СОМР		; COMPLEMENT A SO THAT BIT = 1 INDICATES KEY
133						; CLOSURE
134	101	FF		JID		; JUMP TO KEY DECODE ROUTINE FOR PARTICULAR
135 136		0111		=	X'111	; CLOSURE
137		0,1,1		_	A 111	; MOVE ASSEMBLER LOCATION COUNTER TO KEY1 ROM ; POINTER ADDRESS
138	111	85		.ADDR	KEY1	; PLACE KEY1 POINTER IN ADDRESS
139	112	87		.ADDR	KEY2	; PLACE KEY2 - KEY4 POINTERS IN ROM LOCATIONS
140 141	113 114	89 8B		.ADDR .ADDR	KEY3 KEY4	
142	114	0121		. =	X'121	; MOVE TO KEY5 POINTER LOCATION
143	121	8D		.ADDR	KEY5	,
144	122	8F		.ADDR	KEY6	
145 146	123 124	91 93		.ADDR	KEY7	
147	124	0141		.ADDR	KEY8 X'141	; MOVE TO KEY9 POINTER LOCATION (PAGE 5)
148	141	95		ADDR	KEY9	, MOVE TO RETUTIONATED EDUCATION (FAGE 3)
149	142	97		ADDR	KEY10	
150 151	143 144	99 9B		ADDR.	KEY11	
152	144	0181		.ADDR	KEY12 X'181	; MOVE TO KEY13 POINTER LOCATION (PAGE 6)
153	181	9D		.ADDR	KEY13	, more to ker to rotately economical (FAGE 0)
154	182	9F		.ADDR	KEY14	
155 156	183 184	A1 A3		.ADDR	KEY15	The state of the s
157	185	6002	KEY1:	.ADDR JMP	KEY16 DSPLY	; G0, D1 KEY
158	187	6002	KEY2:	JMP	DSPLY	; GO, D2 KEY
159	189	6002	KEY3:	JMP	DSPLY	; GO, D3 KEY
160	18B	6002	KEY4:	JMP	DSPLY	; G0, D4 KEY
161 162	18D 18F	6002 6002	KEY5: KEY6:	JMP JMP	DSPLY	; G1, D1 KEY ; G1, D2 KEY
163	191	6002	KEY7:	JMP	DSPLY	; G1, D3 KEY
164	193	6002	KEY8:	JMP	DSPLY	; G1, D4 KEY
165	195	6002	KEY9:	JMP	DSPLY	; G2, D1 KEY
166 167	197 199	6002 6002	KEY10: KEY11:	JMP JMP	DSPLY	; G2, D2 KEY
168	19B	6002	KEY12:	JMP	DSPLY	; G2, D3 KEY ; G2, D4 KEY
169	19D	6002	KEY13:	JMP	DSPLY	; G3, D1 KEY
170	19F	6002	KEY14:	JMP	DSPLY	; G3, D2 KEY
171 172	1A1 1A3	6002 6002	KEY15: KEY16:	JMP JMP	DSPLY DSPLY	; G3, D3 KEY
173	1A5	1D	NODP:	LBI	STORE	; G3, D4 KEY ; POINT TO M(2,15)
174	1A6	332C		CQMA		; SE - SG, D.P. TO A
175	1A8	06		X		; EXCHANGE INTO M(2,15)
176 177	1A9 1AA	4C 333C		RMB	0	; RESET D.P. BIT (DECIMAL POINT)
178	1AC	6019		CAMQ JMP	DIGOUT	; SEGMENT DATA BACK TO Q
179				END	3,0001	

Figure 5.19 Key Decode Routine — Output Listing

5.4 SIO Input/Output

SI and SO can be used to provide additional I/O capability for the COP400 family by connecting, for example, external 8-bit parallel-to-serial (MM74C165) and serial-to-parallel (MM74C164) shift registers, as shown in Figure 5.20. The following routine will output 8 bits of data serially using the SIO registers, at the same time inputting 8 bits serially. Data is output from and input to A and M. This program must be entered with the SIO register enabled as a serial shift register. The execution of an XAS instruction with C = "1" and "0" respectively will enable and disable SK as a SYNC output. (See Section 3.2, LEI instruction description.) With SK enabled as a SYNC output it will provide a clock pulse to the shift registers each instruction cycle time. Note that SI is simultaneously shifting 1 bit of serial data into SIO while SO is shifting 1 bit of serial data out. Since the 4-bit contents of SIO are continuously shifted each instruction cycle time, the routine is written to insure that SIO is exchanged with A every 4 instruction cycle times.

; ROUTINE TO OUTPUT 8 BITS OF DATA SERIALLY FROM M
; AND A WHILE INPUTTING 8 BITS OF SERIAL DATA INTO M
; AND A USING THE SIO REGISTER

; UPON ENTRY, SIO MUST BE ENABLED AS A SERIAL SHIFT ; REGISTER (EN0 = 0)

SERIO:

SC ; SET CARRY TO ENABLE SK AS A SYNC : OUTPUT

XAS ; START SYNC, A TO SIO, START SHIFTING

; A OUT, SI DATA IN

NOP ; WAIT 4 INSTR. CYCLE TIMES

NOP

LD ; M TO A

XAS ; FIRST 4 SI BITS TO A, A TO SIO, ; CONTINUE SHIFTING SI IN, SO OUT

X ; STORE FIRS, 4 SI BITS IN M

CLRA ; CLEAR A (WAIT 4 INSTR. CYCLE TIMES)
RC ; RESET C TO DISABLE SK AS A SYNC

; OUTPUT

XAS ; STOP SYNC, LAST 4 SI BITS TO A

Figure 5.21 shows an example of a multi-COP420 system. As is indicated, data transfers between the two devices are done in a serial fashion, with one COP providing a SYNC pulse via the SK output to the CKO pin of the second COP. To ensure the validity of the data being transferred, both COPs must contain a routine which will synchronize the inputting and outputting of data between the two devices using the SIO register. The following code accomplishes this by providing that each COP receive and send a string of four "1s" (SIO = 1111₂) before an SIO data transfer is effected.

; ROUTINE TO SYNCHRONIZE SERIAL DATA TRANSFERS ; BETWEEN TWO COP DEVICES (COPA AND COPB) USING : THE SIO REGISTER

; SIO MUST HAVE BEEN PREVIOUSLY ENABLED AS A SERIAL : SHIFT REGISTER

: COPA CODE:

COPA CODE:

BACK:

NOP ; ADD 1 INSTR. CYCLE TIME FOR ; RE-SYNC

CLRA ; ZERO TO A

XAS ; OUTPUT ZEROS, WAIT 4 INSTR.

NOP ; CYCLE TIMES

CLRA COMP ; 15 TO A

XAS ; OUTPUT 15 VIA SK, SI BITS TO A

AISC 1 ; ARE INPUT BITS = 15?

JP BACK ; NO, TRY AGAIN

. : YES, DEVICES SYNCHRONIZED

; COPB CODE:

BACK:

CLRA ; OUTPUT ZEROS IN 4-CYCLE

; LOOP

XAS
AISC 1 : 15 FROM COPA?

JP BACK ; NO, KEEP SENDING OUT ZEROS


COMP ; YES, OUTPUT 15 TO COPA XAS


NOP.

P ; DEVICES SYNCHRONIZED

NOP

NOP ; WAIT FOR COPA TO START





5.5 Add-On RAM

The following routine will interface the COP420 to an additional 2K bits (512×4) of RAM. The interconnect diagram (see Figure 5.22) shows the COP420 interfaced to two additional MM2112 (256×4) RAM devices, although CMOS equivalents (MM74C921s) may also be used where lower power consumption or RAM battery backup is desired. Up to four devices may be used by decoding the D_0 and D_1 lines (2-to-4 binary decoder). If all 4 bits of D are used, up to 16 additional RAM devices can be interfaced utilizing a 4-to-16 binary decoder (an additional 2K bytes of RAM).

The following routine treats the 1024 bits of external RAM as organized as 16 registers of 16 4-bit digits. It sequentially addresses digits 0 through 15 in a particular external RAM register (as determined by the 4-bit contents of *COP* RAM


; WRITE: ENTRY POINT TO WRITE RAM

memory digit M(3,15). It then reads from or write I/O data into COP RAM memory, register 0, digits 0-15, respectively.

Note that two different operands for the LEI instruction are used to select or de-select specific operations associated with three of the four bits of the EN register. The LEI 13 instruction sets $\rm EN_3-EN_0$ equal to 1101 with the result that $\rm EN_3$ and $\rm EN_0$ are equal to "1" and, therefore, SO will output a "1" to the WE pins of external RAM to perform a read operation. $\rm EN_2$ is also set to "1" to enable the L drivers so that Q latch data will be output to the L I/O ports and, via the interconnect, to the RAM address lines. The LEI 5 instruction alters EN_3 to "0," resulting in SO being driven low, enabling a write operation into the external RAM device.

; SUBROUTINE TO READ FROM/WRITE TO ONE OF TWO EXTERNAL RAM DEVICES (256 × 4 BITS EACH)
; 16 4-BIT DIGITS OF I/O DATA READ FROM OR WRITTEN INTO COP RAM, REGISTER 0, DIGITS 0 - 15
; C=0 INDICATES A READ OPERATION, C = 1 INDICATES A WRITE OPERATION
; 8-BIT RAM ADDRESS SPECIFIED BY A 4-BIT REGISTER NUMBER CONTAINED IN M(3,15), ASSIGNED TO SYMBOL "DIGIT"
; CHIP-SELECT NUMBER (1110 OR 1101 BINARY) CONTAINED IN M(2,15), ASSIGNED TO SYMBOL "CSEL"
: READ: ENTRY POINT TO READ RAM

	DIGIT	= 1,15	
	CSEL	= 2,15	
	REG	= 3,15	
READ:			
	RC		; RESET CARRY FOR READ OPERATION
	JP ·	RW	
WRITE:			
	SC		; SET CARRY FOR WRITE OPERATION
RW:			; READ/WRITE CODE
	OGI	15	; SET G3 - G0 HIGH
	LEI	13	; SO = 1, ENABLE L DRIVERS
	LBI	CSEL	
	OBD		; OUTPUT CHIP SELECT VALUE
	LBI .	DIGIT	; POINT TO DIGIT NUMBER
	CLRA .		; START WITH DIGIT 0
RWL:			
	X		; EXCHANGE A INTO DIGIT NUMBER IN M
	LDD	REG	; REGISTER NUMBER TO A
	CAMQ		; OUTPUT REGISTER AND DIGIT NUMBER FOR RAM ADDRESS
	LD	1	; DIGIT NUMBER TO A, POINT TO REGISTER 0
	CAB		; DIGIT NUMBER TO BD TO POINT TO I/O DATA IN M
	SKC		; IS CARRY EQUAL TO 1?
	JP	RR	; NO, JUMP TO READ RAM
	LEI	5	; YES, PERFORM WRITE OPERATION, DRIVE WRITE ENABLE LOW
	OMG		; OUTPUT DATA TO RAM
	LEI	13	; SET WRITE ENABLE HIGH
	OGI	15	; SET G3 - G0 HIGH
RWCONT:			
	LBI	DIGIT	; POINT TO DIGIT NUMBER
	LD		; DIGIT NUMBER TO A
	AISC	1	; INCREMENT DIGIT NUMBER, IS DIGIT = 15?
	JP	RWL	; NO, CONTINUE READ/WRITE
	OBD		; YES, DISABLE RAMS (CHIP SELECTS HIGH)
	RET		; RETURN
RR:	-		
	ING		; READ RAM DATA
	Χ .		; STORE IN I/O DIGIT IN M
	JP	RWCONT	; CONTINUE



5.6 IN₃/IN₀ Inputs

Section 4.8 has already provided an example of an interrupt service routine utilizing the "hardware" interrupt capability of the IN_1 COP420 pin. It is also possible to implement a "software" interrupt, using either the COP420 IN_3 or IN_0 inputs, since they

have testable input latches associated with them. These latches, IL $_3$ and IL $_0$, will be set if a low going pulse, at least two instruction cycles wide, has occurred on the IN $_3$ or IN $_0$ inputs, respectively. The INIL instruction inputs these latches to A, as explained in Section 3.2, to allow them to be tested as software interrupt flags (A $_3$ and A $_0$).

To accomplish a software interrupt, an INIL instruction must be executed often enough to respond to the requirements of the interrupt signal tied to $\rm IN_3$ or $\rm IN_0$. For example, in timekeeping applications, $\rm IN_3$ or $\rm IN_0$ may be connected to a 60 Hz square wave. The program must, in this case, execute an INIL instruction at least every 1/60 second.

If an interrupt input occurs irregularly, it will be more efficient to connect it to the hardware interrupt pin, $\rm IN_1$, to insure that no interrupt is missed due to infrequent testing. Conversely, if an interrupt input occurs regularly and predictably (such as a 60 Hz signal) a software interrupt may be efficiently utilized by simply building into the program a sufficient test rate to insure that no inputs are missed.

Technical Assistance

National Semiconductor will be pleased to provide technical assistance to aid a user in design and development. Inquiries may be directed to any of our Field Applications Engineers (FAEs) — located in every National sales office — or to our in-plant COPSTM Applications Group at (408) 737-5582.

Analog to Digital Conversion Techniques With COPS™ Family Microcontrollers

National Semiconductor Leonard A. Distaso February 1980 COP Note 1



Table of Contents

I. Introduction

A variety of techniques for performing analog to digital conversion are presented. The COP420 microcontroller is used as the control element in all cases. However, any of the COPS™ family of microcontrollers could be used with only minor changes in some component values to allow for different instruction cycle times.

All indirect analog to digital converters are composed of three basic building blocks:

- D/A Converter
- Comparator
- Control logic

In a software driven system the D/A converter and comparator are present but the control logic is replaced by instruction sequences. There are a variety of software/hardware techniques for implementing A/D converters. They differ primarily in their approach to the included D/A. There are two primary approaches to the digital to analog conversion which can in turn be divided into a number of subcategories:

- D/A as a function of weighted closures
 - R/2R ladder
 - Binary weighted ladder
- D/A as a function of time
 - RC exponential charge
 - Linear charge/discharge (dual slope)
 - Pulse width modulation

These techniques should be generally familiar to persons skilled in the electronic art. The objective here is to illustrate the application of these established methods to a low cost system with a COPS microcontroller as the intelligent control element. Circuit configurations are provided as well as the appropriate flow charts and code to implement the function.

Some mathematical and theoretical analysis is presented as an aid to understanding the various techniques and their limits. However, it is not the purpose here to provide a definitive theoretical analysis of the analog to digital conversion process or of the various techniques described.

II. Simple Capacitor Charge Time Measurement

A. BASIC APPROACH

A.1 General

Perhaps the simplest means to perform an analog to digital conversion is to charge a capacitor until the capacitor voltage is equal to the unknown voltage. The capacitor voltage and the unknown are compared by means of a standard analog comparator. The unknown is determined simply by counting, in the microcontroller, the amount of time it takes for the charge on the capacitor to reach a value equal to the unknown voltage. The capacitor voltage is given by the standard capacitor charge equation:

$$V_C = V0 + [V1 - V0][1 - e^{**}(-t/RC)]$$

where: V_C = capacitor voltage V0 = "discharge voltage" — low level voltage V1 = high level voltage

The most obvious problem with this method, from the standpoint of software implementation, is the nonlinearity of the relationship. This can be circumvented in

several ways. First of all, a routine to calculate the exponential can be implemented. This, however, usually requires too much code if the exponential routine is not otherwise required in the program. Alternatively, the range of input voltages can be restricted so that only a portion of the capacitor charge curve — which can be approximated with a linear relationship or with some minor straight line curve fitting — is used. Finally, a look up table can be used which will effectively convert the measured time to the appropriate voltage. The look up table has the advantage that all the math can be built into the table, thereby simplifying matters significantly. If arithmetic routines are going to be used, it is clear that the relationship is simplified if V0 is 0 volts because it then drops out the equation.

A.2. Basic Circuit Implementation


The circuit in Figure 1 is the basic implementation of the capacitor charge method of A/D conversion. The selection of input and output used is arbitrary and is dictated by general system considerations. V0 is the "0" level of the G output and V1 is the "1" level of the output. The technique is basically to discharge the capacitor to V0 (which is ideally ground) and then to apply V1 and increment an internal counter until the comparator changes state. The flow chart and code for this implementation are shown in Figure 2.

A.3 Accuracy Considerations

The levels reached by the microcontroller output constitute one of the more significant problems with

this basic implementation. The levels of V1 and V0 are not V_{CC} and ground as would be desired. The level is defined by the load on the output, the value of V_{CC}, and the device itself. Furthermore, these levels are likely to change from device to device and over temperature. To be sure, the output values will be at least those given in the data sheet, but it must be remembered that those values are minimum high voltages and maximum low voltages. Typically, the high value will be greater than the spec minimum and the low value will be lower than the spec maximum. In fact, with a light load the values will be close to V_{CC} and ground. Therefore, in order to obtain any accurate result for a voltage measurement the exact values of V1 and V0 need to be measured and somehow stored in the microcontroller. Typical values of these voltages can be measured experimentally and an average could be used for a final implementation.

The other problem associated with the levels is that the capacitive load on the output line is substantial and far in excess of the values used when specifying the characteristics of the various COP420 outputs. The significant effect of this is that it will take longer than "normal" for the output to reach its maximum value. In addition, it is likely that there will be dips in the output as it rises to its maximum value since the capacitor will start to draw charging current from the output. All of this will be fast relative to the other system times. Still, it will affect the result since the level to which the capacitor is attempting to charge is not being applied uniformly and "instantaneously". It can be viewed as though the voltage V1 is bouncing before it stabilizes.



CRYSTAL OSCILLATOR VALUES CHOSEN TO GIVE $4\,\mu S$ CYCLE TIME WITH DIVIDE BY 16 OPTION SELECTED ON COP 420 CKO/CKI PINS

 $V_{CC} = +5V$

Figure 1. Basic Capacitor Charge Technique

```
TURN OFF G TO DISCHARGE CAPACITOR
          OGI
          I INSERT SOME DELAY TO MAKE SURE CAPACITOR DISCHARGED; USING 12 BIT COUNTER, BUT ONLY UPPER 8 USED IN TABLE; LOOK UP DUE TO ACCURACY OF RC CHARGE METHOD. THE OTHER BITS COULD BE USED BUT THE COMPLICATIONS ARE NOT WORTH; THE EFFORT FOR THIS PARTICULAR TECHNIQUE. ALSO, HERE THE
          ; INPUT RANGE IS RESTRICTED SO THAT THE TOP 3 BITS ARE ZERO
RCAD:
          OGI
                               TURN ON THE G LINE
                              ; BINARY INCREMENT OF 12 BIT COUNTER
; LOWER FOUR BITS WILL BE DISCARDED
INCR:
          LB I
                     2,13
B) NPLS: SC
                               ONLY TOP BITS USED IN TABLE LOOK UP
          CLRA
B) NPL 1:
                               ; SPEED WOULD BE IMPROVED IF THE ADD WERE
          ASC
                               STRAIGHT LINE CODED-BUT COSTS MORE CODE
          NOP
          XIS
          ai.
                     BINPL 1
                               READ ING TO SEE IF COMPARATOR CHANGED
          ININ
          AISC
                     В
          , jp
                     END
          CLRA
          JP
          OGI O ; TURN OFF THE G LINE AND DISCHARGE C
;DD ARITHMETIC HERE OR LOOK UP TABLE OR WHATEVER IS
;REGUIRED--SAMPLE LOOK UP TABLE CONTROL INDICATED BELOW
END:
          SAMPLE TABLE WRITTEN CORRECTING FOR THE EXPONENTIAL
          RELATIONSHIP.
                              THE TABLE ALSO INCORPORATES A CONVERSION
                       THE VALUE IN THE TABLE IS THE RATIO OF
          ; TO BCD.
          THE CAPACITOR VOLTAGE V TO THE MAXIMUM VOLTAGE VMAX
          THE NUMBER IS A TWO DIGIT BCD FRACTION.
                                                                WE ARE USING
                                                    ADDRESSING ARBITRARILY
          ; A 5 BIT COUNT IN THIS EXAMPLE.
          SET UP ASSUMING THAT CONTROL CODE IS IN PAGE O (OTHER STHAN AT ADDRESS O) AND THAT THE TABLE THEREFORE IS IN PAGE 1 (STARTING AT HEX ADDRESS 040).
          LBI
                               POINT TO TOP 4 BITS
                               TOP 4 IN A POINTING TO LOWER 4 IN 2, 14
          XDS
          AISC
                               ; THIS MERELY ADJUSTING FOR ADDRESS--NO
                               : OTHER FUNCTION
          LGID
                               DO THE LOOK UP
          COMA
                               FETCH THE ADJUSTED VALUE FROM Q
              THE ADJUSTED VALUE IS NOW IN A AND M.
                                                                FROM THIS POINT MAY
           ; USE THE VALUE IN OTHER CALCULATIONS OR DUTPUT THE INFORMATION,
           OR WHATEVER MAY BE REQUIRED BY THE APPLICATION.
                              CLEAR THE COUNTER
          LBI
                    2, 13
          STII
                    0
          STII
                    0
          STII
                    RCAD:
                              JUMP BACK AND REPEAT
          . =X '040
                              SET UP TABLE ADDRESS
           WORD 000,003,006,008 ; SET UP THE TABLE VALUES
                                       HERE, COMPENSATED FOR EXPONENTIAL
           WORD 011, 014, 016, 019
                                       ; AND CONVERTED TO BCD FRACTION
           WORD 021,023,026,028
          . WORD 030, 032, 034, 036
                                       ; TABLE VALUE IS RATIO V/VMAX
          WORD 038,039,041,043
           WORD 045, 046, 048, 049
           WORD 051,052,053,055
           WORD 056, 057, 059, 060
```

Figure 2A. Typical RC Charge A/D Code




Figure 2B. RC Charge Flow Chart

A more general problem is that of the tolerance of RC time constant. The value of the voltage with respect to time is obviously related to the RC value. Therefore, a change in that value will result in a change in the voltage for a given time period t. The graph in Figure 3 illustrates the effect of a $\pm 10\%$ variation in the RC value upon the voltage measured for a given time t. If one cares to work out the math, it comes out that the error is an exponential relationship in much the same manner as the capacitor voltage itself. The maximum error induced for $\pm 10\%$ RC variation is $\pm 3.9\%$.

Remember also that we are measuring time. Therefore variation in the RC value will have a direct, linear effect on the time required to measure a given voltage. It is also necessary that the time base for the COP420 be accurate. A variation in the accuracy in the operating frequency of the COP420 will have a direct impact on the accuracy of the result.

Given the errors mentioned so far and assuming that no changes are made in the hardware, the accuracy of the technique then is determined by the resolution of the time measurement. This is improved in two ways: increase the RC time constant so that there is a smaller change in capacitor voltage for a given time period or try to minimize the loop time required to increment the counter. Lengthening the RC time constant is easier but the cost is increased conversion time. The minimum time to increment a 5 to 8 bit binary counter and test an

input is 13 cycle times. For a 9 to 12 bit binary counter this minimum time is 17 cycle times. Note also that the minimum time to perform the function does not necessarily correspond to the minimum number of code words required to implement the function. At a cycle time of 4 microseconds, the 13 cycle times correspond to 52 microseconds.

B. ACCURACY IMPROVEMENTS

Several options are available if it is desired to improve the accuracy of this method. Three such improvements are shown in Figure 4. Figure 4A is the smallest change. Here a pullup resistor has been added to the G output line and the G line is run open drain internally, i.e., the internal pullup is removed. This improves the "bounce" problem mentioned earlier. The G line will go to the high state and remain there with this setup. However, the addition of the resistor does little more than eliminate the bounce. The degree of improvement is not great, but it is an easy way to eliminate a minor source of error.

Figure 4B is the next step. A 74C04 is used as a buffer. The 74C04 was chosen because of its symmetric output characteristics. Any CMOS gate with such characteristics could be used. The software can easily be adjusted to provide the proper polarity. The COP420 output drives a CMOS gate which in turn drives the RC network. This change does make significant improvements in accuracy. With a light load the CMOS gate will typically




Figure 3

swing from ground to V_{CC} and its output level is not as likely to be affected by the capacitor discharge.

Figure 4C is the best approach, but it involves the greatest component cost. Here two G outputs are controlling analog switches. Ground is connected to the RC network to discharge the capacitor, and a positive reference is used to charge the capacitor. This reference can be any suitable voltage source: zener diodes, $V_{\rm CC}$, etc. The controlling voltage tolerance is now clearly the tolerance of the reference. Precise voltage references are readily obtainable. Figure 4C also shows an analog switch connected directly across the capacitor to speed up the capacitor discharge time. When using this version of the basic scheme, remember to include the 'on' resistance of the analog switch connected to $V_{\rm REF}$ in the RC calculation. Failure to do so will introduce error into the result.


Note that the LM339 is a quad comparator. If these comparators are not otherwise needed in the system, they can be used in much the same manner as the CMOS gate mentioned above. They can be used to buffer the output of the COPSTM device and to reset the capacitor, or whatever other function is required. This has the advantage of fully utilizing the components in

the system and eliminates the need to add another package to the system.

C. CONCLUSIONS

This approach is an inexpensive way to perform an A/D conversion. However, it is not that accurate. With a 10% $V_{\rm CC}$ supply and a 10% tolerance in the RC value and 10% variation in the oscillator frequency the best that can be hoped for is about 25% accuracy. If a 1% reference voltage is used, this accuracy becomes about 15%.

Under laboratory conditions — holding all variables constant and using precise measured values in the calculations — the configuration of Figure 2 yielded 5 bit accuracy over an input range of 0 to 3.5 volts. Over the same range and under the same conditions, the circuit of Figure 4B yield 7 to 8 bit accuracy. It must be emphasized that these accuracies were obtained under controlled conditions. All variables were held constant and actual measured values were used in all calculations. It is unlikely that the general situation will yield these accuracies unless adjustments are provided and a calibration procedure is used. This could defeat the low cost objective.



III. Pulse Width Modulation (Duty Cycle) Technique

A. MATHEMATICAL ANALYSIS

The pulse width modulation, or duty cycle, conversion technique is based on the fact that if a repetitive pulse waveform is applied to an RC network, the capacitor will charge to the average voltage of the waveform provided that the RC time constant is sufficiently large relative to the pulse period. See Figure 5.

In this technique, the capacitor voltage V_C is compared to the voltage to be measured by means of an analog comparator. The duty cycle is then adjusted to cause V_C to approach the input voltage. The COPSTM device reads the comparator output and then drives one of its outputs high or low depending on the result, i.e., if V_C is lower than the input voltage, a positive voltage (V1) is applied to charge the capacitor; if V_C is higher than the input voltage, a lower voltage (V0) is applied to discharge the capacitor. Thus the capacitor voltage will seek a point where it varies above and below the input voltage by a small amount. Figure 6 illustrates the capacitor voltage and the comparator output.

Some mathematical analysis here will be useful to help clarify the technique and to point out its restrictions. Referring to Figure 6, we have the following:

$$\begin{split} &V_A = V0 + [V_B - V0][e^{++}(-t1/RC)] \\ &V_B = V_A + [V1 - V_A][1 - e^{++}(-t2/RC)] \\ &= V1 + [V_A - V1][e^{++}(-t2/RC)] \end{split}$$

solving for t1 and t2 we have:

$$t1 = -RC \ln[(V_A - V0)/(V_B - V0)]$$

 $t2 = -RC \ln[(V_B - V1)/(V_A - V1)]$

let:

$$V_A = V_{IN} - d1$$
$$V_B = V_{IN} + d2$$

substituting the above, the equations for t1 and t2 become:

$$t1 = -RC \ln\{[1 - (d1/(V_{IN} - V0))]/[1 + (d2/(V_{IN} - V0))]\}$$

$$t2 = -RC \ln\{[1 - (d2/(V_{IN} - V1))]/[1 - (d1/(V_{IN} - V1))]\}$$

the equations reduce by means of the following assumptions:

1.
$$d1 = d2 = d$$

2.
$$|V_{1N} - V0| >> d$$

$$|V_{1N} - V1| >> d$$


applying these assumptions, we get the following:

$$t1 = -RC ln[(1 + x)/(1 - x)] where x = -d/(V_{IN} - V0)$$

$$t2 = -RC \ln[(1 + x)/(1 - y)]$$
 where $y = d/(V_{IN} - V1)$

because of the assumptions above, the x and y terms in the preceding equations are less than 1, therefore the following expansion can be used:

$$\ln[(1+z)/(1-z)] = 2[z + (z^*3)/3 + (z^*5)/5 + \dots]$$







Figure 5






Figure 6

9

substituting we have:

$$t1 = -2RC[x + (x^*3)/3 + ...]$$

 $t2 = -2RC[y + (y^*3)/3 + ...]$

under assumption 2 above, the linear term completely swamps the exponential terms yielding the following result (after substituting back into the equation):

$$t1 = 2dRC/(V_{IN} - V0)$$
 $t2 = -2dRC/(V_{IN} - V1)$

therefore:

$$t1/(t1 + t2) = (V1 - V_{IN})/(V1 - V0)$$

 $t2/(t1 + t2) = (V_{IN} - V0)/(V1 - V0)$

solving for VIN:

$$V_{IN} = [t2/(t1+t2)][V1-V0] + V0$$

or $V_{IN} = V1 - [t1/(t1+t2)][V1-V0]$

It follows from the above results that by measuring the times t1 and t2, the input voltage can be accurately determined. As will be seen, the restrictions based upon the assumptions above do not cause any serious difficulty.

A.2 General Accuracy Considerations

In the preceding calculations it was assumed that the differential output above and below the input voltage was the same. If the comparator output is checked at absolutely regular intervals, and if the intervals are kept as small as possible this assumption can be fairly easily guaranteed — at least to within the comparator offset which is only a few millivolts. As we shall see, this aspect of the technique presents few, if any, difficulties. In addition, there is an RC network at the input of the comparator. The time constant of this network must be long relative to the time between checks of the comparator output. This will insure that the capacitor voltage does not change very much between checks and thereby help to insure that the differences above and below the input voltage are the same.

The next major approximation has to do with the difference between the input voltage and either V1 or V0. We have relied on this difference being much greater than the amount the capacitor voltage changes above and below the input voltage. This approximation allows the nonlinear terms in the logarithmic expansion to be discarded. In practicality, the approximation means that the input voltage must not be "close" to either V1 or V0. Therefore, it becomes necessary to determine how closely the input voltage can approach V1 or V0. It is obvious that the smaller the difference d can be made, the closer the input voltage can approach either reference. The following calculations illustrate the method for determining that difference d. Note, using either V1 or V0 produces the same result. Thus V = V1 = V0.

For at least 1% accuracy

x + (x**3)/3 < 1.01x

therefore x < 0.173

since $x = d/|(V_{IN} - V)|$ we have $d < 0.173 |(V_{IN} - V)|$.

Using the same analysis for 0.1% accuracy in the approximation we get d < 0.0548|($V_{\rm IN}-V$)|. By applying this relationship, the RC time constant can be adjusted so that, within the time interval, the capacitor voltage does not change by more than d volts. The user may

then select, within reason, how close to the references he can allow the input voltage to go.

The next consideration is really just one of simplification. It is clear that if V0 is zero, it drops out of the first equation and the relationship is simplified. Therefore, it is desireable to use zero volts as the V0 value. The equation then becomes:

$$V_{1N} = V1t2/(t1 + t2).$$

It is obvious by now that the heart of the technique lies in accurately measuring the times t1 and t2. Clearly this requires that the time base of the COP420 be accurate. Short term variations in the COP420 time base will clearly impact the accuracy of the result. In addition to that there is a serious problem in being able to check the comparator output often enough to get any accuracy and resolution out of simply measuring the times t1 and t2. This problem is circumvented by measuring many periods of the waveform. Doing this gives a large average, which improves the accuracy and tends to eliminate any spurious changes. Of course, the trade off is increased time to do the conversion. However if the time is available, the technique becomes restricted only by the accuracy of the external components. Those of the comparator and the reference voltage are most critical.

It is clear from the equation above that the accuracy of the result is directly dependent upon the accuracy of the reference voltage V1. In other words, it is not possible to be more accurate than the reference voltage. If, however, all that is required is a ratio between the input voltage and the reference voltage, the accuracy of the reference will not be a controlling factor provided that the input voltage tracks the reference. This requires that the input voltage be generated from the reference voltage in some form, e.g., a voltage divider with V_{IN} coming off a variable resistance.

Finally, we have noted that the difference d must be small. If the capacitor had to charge or discharge a long way toward $V_{\rm IN}$, the nonlinearity of the capacitor charge curve would be significant. This therefore requires that the conversion begin with the capacitor voltage close to the input voltage.

Note that the RC value is not part of the equation. Therefore the accuracy of the time constant has no effect on the result as long as the time constant is long relative to the time between checks of the comparator output.

The final point is that the reference voltages, whatever they may be, must be hard sources. Should these voltages vary or drift at all, they will directly affect the result. In those configurations where the references are being switched in and out, the voltage should not change when it is switched into the circuit.

B. BASIC IMPLEMENTATION

B.1. General

The objective, then, is to measure the times t1 and t2. This is accomplished in the software by means of two counters. One of the two counters counts the t2 time; the other counter counts the total time t1 + t2.

It is necessary to check the comparator output at regular intervals. Thus the software must insure that path lengths through the test and increment loops are equal in time. Further it is desirable to keep the time required to increment the counters as short as possible. A trade off usually comes into play here. The shortest loop in terms of code required to implement the function is rarely the shortest loop in terms of time required to execute the function. The user has to decide which implementation is best for him. The choice will frequently be governed by factors other than the A/D conversion limits.

It must be remembered that we are now dealing with analog signals. If significant accuracy is required, we are handling very small analog signals. This requires the user to take precautions that are normally required when working with linear circuits, e.g., power supply decoupling and bypassing, lead length restrictions, crosstalk, op amp and comparator stabilization and compensation, desired and undesired feedback, etc. As greater accuracy is sought these factors are more and more significant. It is suggested that the reader refer to the National Semiconductor Linear Applications Handbook and to the data sheets for the various components involved to see what specific precautions should be taken both in general and for a specific device.

B.2 The Basic Circuit

Figure 7 shows the diagram for the basic circuit required to implement the duty cycle conversion scheme. The flow chart and code required to implement the function are shown in Figure 8. Note that the flow chart and code do not change — except for possible polarity change on output to allow for an inverting buffer — for any of the improvements in accuracy discussed later. The only exception to this is the technique illustrated in Figure 10 and the variations there are minor.

The code and flow chart in Figure 8 implement the technique as described above. The large averaging technique is used as it would be too difficult to measure the times t1 and t2 in a single period. The total time, t1+t2, is the viewing window under complete control of the software. This window is a time equal to the total number of counts, determined by desired accuracy, multiplied by the loop time for a single count. A second counter is counting the t2 time. Special care is taken to insure that all paths through the code take the same length of time since the integrity of the time count is the essence of the technique. The full conversion scheme would use the subroutine in Figure 8. Normally the subroutine would be called first just to get the capacitor charged close to the input voltage. The result obtained here would be discarded. Then the routine would be called a second time and the result used as required.

In the configuration in Figure 7, there is an RC network in both input legs of the comparator. This is to balance the inputs of the device. For this reason, R1 = R2. C1 is the capacitor whose voltage is being varied by the pulse waveform. C2 is in the circuit only for stabilization and symmetry and is not significant in the result. The comparator tends to oscillate when the + and - inputs are nearly equal without capacitor C2 in the circuit.

As would be expected, the basic circuit has some difficulties. By far the most serious of these difficulties is the output level of the G line. To be sure of the high and low level of this output the levels should be measured. The "1" level will be between the spec minimum of 2.4V and $V_{\rm CC}$ (here assumed to be 5 volts). The "0" level will be between the 0.4V spec maximum and ground. With light loads, these levels are likely to vary from device to device. Furthermore, we have the same "1" level problem that was mentioned in the simplest technique: the capacitive load is large and the capacitor is




Figure 7. Basic Duty Cycle A/D

charging while the output is trying to go to the high level.

There is also a problem with the low level. When the output goes low, the capacitor begins to discharge through the output device of the COP420. This discharge current has the effect of raising the "0" level and thereby introducing error. Note that we are not talking about large changes in the voltages, especially the low level. Typically, the change will only be a few millivolts but that can translate into a loss of accuracy of several bits.

RET

Under laboratory conditions — holding all variables constant and using precise measured values in the calculations — the circuit of Figure 7 yielded 5 bit $\pm~1$ bit accuracy over the range of V0 (here measured to be 0.028 volts) to 3.5 volts (the maximum specified input voltage for the comparator with $\rm V_S=5$ volts). Increasing the number of total counts had very little effect on the result. In the general case, the basic scheme should not be relied upon for more than 4 bits of accuracy, especially if one assumes that V1 = $\rm V_{CC}$ and V0 = 0. As shall be seen, it is not difficult to improve this accuracy considerably.

```
;ATOD IS THE FULL CONVERSION SCHEME WRITTEN AS A SUBROUTINE
                          ; MAKE SURE COUNTERS CLEARED
ATOD:
        LBI
                 1, 10
        JSRP
                 CLEAR
        LBI
                 2,10
        JSRP
                 CLEAR
                          PRELOAD FOR TOTAL COUNT = 2048
        IRI
                 1,13
                 0
        STII
        STII
                 0
        STII
                 8
ATOD1:
                          READ COMPARATOR--INPUT TO 420 = IN3
        ININ
        AISC
                 R
                 SND01
        JP
SNDIA:
        LBI
                          ; USING OMG BELOW TO SAVE STATE OF OTHER G
                 3.0
                         IF IT WAS NECESSARY TO DO SO, ELSE USE OGI
                 ; VALUES
        SMB
                          VIN > Vc. DRIVE Vc HIGHER
        OMG
                          THIS CODE STRAIGHT LINED FOR SPEED
        SC
                          ; APPLY POSITIVE REFERENCE
        CLRA
                          ; INCREMENT THE SUB COUNTER
        IRT
                 2, 13
        ASC
        NOP
        XIS
        CLRA
        ASC
        NOP
                          BINARY INCREMENT
                          ; WOULD ELIMINATE THESE 4 WORDS IF 8 BIT
        XIS
         CLRA
                          COUNTER OR LESS-HERE SET UP FOR UP TO 12 BIT
        ASC
                          ; COUNTER
        NOP
         JP
                 TOTAL
SNIMAL
        LBI
                 3,0
        RMB
                 2
        OMG
        CLRA
         AISC
                 10
                          ; THIS PART OF THE CODE MERELY INSURES THAT
                          ; ALL PATHS THROUGH THE ROUTINE ARE EQUAL IN TI
        NOP
DIY:
        AISC
                 1
         JP
                 DLY
TOTAL:
         CLRA
        LBI
                 1,13
         SC
         ASC
                          ; INCREMENT THE TOTAL LOOP COUNTER
        NOP
                          WHEN OVERFLOW, DONE SO EXIT
         XIS
         CL.RA
         ASC
         NOP
         XIS
         CLRA
         ASC
         JP
                 ATOD2
         RET
ATODE:
         X
         JP
                  ATOD1
        PAGE
CLEAR:
         CLRA
         XIS
         JP
                  CLEAR
```

Figure 8A. Duty Cycle A/D Code




Figure 8B. Duty Cycle A/D Flow Chart


C. ACCURACY IMPROVEMENTS

C.1 General Improvements


Figure 9 illustrates circuit changes that will make significant improvements in the accuracy of the technique. In Figure 9A a CMOS buffer is used to drive the RC network. The output of the COP420 drives the CMOS gate, which here is a 74C04 because of its output characteristics. The main thing that this technique does is to reduce the difficulties with the output levels. Typically, V0 is 0 volts and V1 is $\rm V_{CC}$. We also have a "harder" source for the voltages — the levels don't change while the capacitor is charging or discharging. Now, even more clearly than before, the accuracy of $\rm V_{CC}$ is the controlling voltage tolerance. The accuracy of the result will be no better than the accuracy of $\rm V_{CC}$ (for a system requiring absolute accuracy).

Under laboratory conditions, the circuit of Figure 9A yielded the accuracies as indicated below for various total counts. The accuracy increased with the total count until the count exceeded 2048. There was no significant increase in accuracy with this circuit for counts in excess of 2048. (Remember that these results were obtained under controlled conditions). We may then view the results obtained with 2048 counts as the upper limit of accuracy with the circuit of Figure 9A. The results were as follows:

Total Count	Resultant Accuracy
512	$8 \pm 1/2$ bits
1024	9 ± 1 bits
2048	$9 \pm 1/2$ bits
4096	$9 \pm 1/2$ bits



P






Figure 9. Improvements to Duty Cycle A/D


The circuit of Figure 9B makes a significant change to improve accuracy. Now the COP420 is controlling analog switches and switching in positive and negative references. Therefore the accuracy of the reference voltages is the controlling factor. Generally this will improve the accuracy over that obtained with Figure 9A. With the circuit of Figure 9B, with V0 = 1 volt (negative reference), and V1 = 3 volts (positive reference), 9 bit accuracy was achieved with a total count of 1024. V0 and V1 were arbitrarily chosen to place the input voltage approximately in the center of the allowable comparator input range with $V_S = 5$ volts. Remember, the accuracy of the references is controlling. The result can be no more accurate than the references. Furthermore, these references must be hard sources; i.e., they must not change when they are switched into the circuit as that contributes error into the result.

In Figure 9C, capacitive feedback was added to the comparator circuit and the series resistance to V_{IN} was decreased. The feedback added hysteresis and forced the comparator to slew at its maximum rate (significant errors are introduced if the comparator does not change state in a time shorter than the cycle time of the controller). Both of these changes resulted in increased accuracy of the result. With V0=0, V1=5 volts (V_{CC}) and V_{CC} held steady at 5.000 volts, an accuracy of 10 bits \pm 1 bit was achieved over the input range of 0 to 3.5 volts.

It is obviously possible to use any combination of the configurations in Figure 9 for a given application. What is used will depend on the user and his specific requirements.

Figure 10 illustrates a further refinement of the basic approach. This configuration can be used if greater accuracies are needed. The major change is the addition of a summing amplifier to the circuit for the purpose of adding a fixed offset voltage to the input voltage. This has the effect of moving the input voltage away from the negative reference (which is 0 volts here). This offset voltage should be stable as the changes in it will directly affect the result. The offset voltage should be chosen so as to place the effective input voltage (the voltage at the comparator input) approximately in the center of the range between the two references. The precise value of the offset in not critical nor is its source. The forward voltage drop across a germanium diode is used as the offset in Figure 10, but this offset can be generated in any convenient manner. The forward voltage drop of the germanium diode is aproximately 0.3 volts. Given this and the negative reference of 0 volts and a positive reference of 2.5 volts, the input voltage is restricted to a range of 0 to 2 volts. Therefore, the effective input voltage (at the comparator input) is approximately 0.3 volts to 2.3 volts — well within the limits of the two references. The circuit also includes provision for an autozero self calibration procedure.

Note that the resistors in the summing amplifier should be matched. The absolute accuracy of these resistors is not significant, but their accuracy relative to one another can have a significant bearing on the result. The restriction is imposed so that the output of the summing amplifier is exactly the sum of the input voltage and the offset voltage. This requires unity gain



*RESISTORS SHOULD BE MATCHED

Figure 10. Improved Duty Cycle A/D with Autozero

through the amplifier and that the impedance in each summing leg be the same. These effects can become very serious if one is trying for significant accuracy e.g., if 12 bit accuracy is being sought 1% matching of those resistors can introduce an error of 1% maximum. While 1% accurate is fairly good, it is significantly less than 12 bit accuracy. Related to this effect is a possible problem with the source impedance of the input voltage. If that impedance is significant in terms of its ratio to the summing resistor, errors are introduced just as if the resistors are mismatched. "Significant" is determined in terms of the desired system accuracy and the relative impedance values. The comparator section is using some feedback to provide hysteresis for stability and a low series resistance is used for the input to the comparator.

Most significantly, this configuration allows a true zeroing of the system. Through the additional analog switches shown, the COP420 can easily perform an autozero function by tying the input to ground and measuring the result. Thus the system offsets can be calculated, stored and subtracted from the result. This improves the accuracy and is also more forgiving on the choice of the comparator and op amp selected. Furthermore, the offset can be periodically recomputed by the COP420 thereby compensating for drift in system offsets. Nonetheless, the accuracy of the reference is the controlling factor. It is NOT possible to obtain an absolute (as opposed to ratiometric) accuracy of 12 bits without a reference that is accurate to 12 bits. The LM136 used in Figure 10 is a 1% reference. Although not inherently accurate to 12 bits, the voltage of the LM136 may be trimmed to an exact value by means of a variable resistor. The data sheet of the LM136 illustrates this connection. Under laboratory conditions, the circuit of Figure 1 yielded 11 bit ±1 bit accuracy with a total count of 4096 over the input range of 0 to 2 volts. Figure 11 indicates the flow chart and the code required to implement the technique of Figure 10.

```
CODE FOR IMPROVED A TO D PULSE WIDTH METHOD
        ; SEE FIGURE BA FOR CODE FOR ROUTINE ATOD
AUTZER:
        LBI
                 3,0
                         ; DO AUTO ZERO, 3, 0 CONTAINS G STATUS
                         SET UP TO GRND INPUT & MEASURE OFFSET
        PMR
                 3
                 ATOD
        JSR
                          FIRST TIME IS TO GET CLOSE
        JSR
                 ATOD
                         ; MEASURE THE OFFSET
                         NOW SAVE THE OFFSET VOLTAGE
        LRI
                 2,13
XI-I-R:
                                  ; SAVE THE OFFSET VALUE IN M3
        LD
        XIS
        JP
                 XFER
        IRI
                 0,0
                 INPUT
MEASUR:
                    ; NOW DO REAL MEASUR(1ST TIME IS OFFSET)
        JSR
                 ATOD
                         FIRST TIME TO GET CLOSE
        JSR
                 ATOD
                         NOW REAL MEASUREMENT
                         SUBTRACT THE OFFSET
        JSRP
                 BINSUB
        ; HAVE THE VALUE AT THIS POINT(IN BINARY)-NOW DO WHAT
        THE APPLICATION REQUIRES.
                                     VALUE MUST BE MULTIPLIED
        ; BY (VREF+/TOTAL COUNT) TO GET FINAL VALUE IF SUCH IS
        ; DESIRED
        LBI
                 1.0
                          ; INCREMENT COUNTER FOR NEW OFFSET MEASURE
        LD
        AISC
                 SAVE
        JP)
        Х
                          ; IS 16TH TIME, MEASURE OFFSET AGAIN
                 AUTZER
        JP
SAVE:
        Х
        IRI
                 3.0
                          ; SET BIT SO CAN MEASURE VIN
        SMB
                 3
        JP
                 MEASUR
         PAGE
BINSUB:
        LBI
                 3, 13
        SC
BNSUB2:
                 1
        1 D
        CASC
        NOP
        XIS
                 BNSUB2
        JP.
        RET
```

Figure 11A. Duty Cycle A to D, Improved Method





Figure 11B. Flow Chart for Improved Duty Cycle A/D

IV. Dual Slope Integration Techniques

A. MATHEMATICAL BACKGROUND

(Some of this background information is taken from National Semiconductor Linear Applications Note AN-155. The reader is referred to that document for other related general information.)

The basic approach of dual slope integration conversion techniques is to integrate a voltage across a capacitor for a fixed time, and then to integrate in the other direction with a known voltage until the starting point is reached. The ratio of the two times then represents the unknown voltage. Some of the math below in conjunction with Figure 12 will illustrate the approach.






Figure 12. Dual Slope Integration - Basic Concept

$$\begin{split} I_X &= C \frac{dV}{dt} \ = \ V_X/R \\ V_X &= RC \frac{dv}{dt} \\ & \int_0^{T1} V_X dt \ = \int_0^V RC dV \\ V_X T1 &= RCV \\ V &= V_X T1/RC = I_X T1/C \\ Similarly: \end{split}$$

$$I_{REF} = C \frac{dV}{dt} = V_{REF}/R$$

$$V_{REF} = RC \frac{dV}{dt}$$

$$V_{REF}T_X = -RCV$$

$$V = -V_{RFF}T_X/RC$$

$$-V_{REF}T_X/RC = V_XT1/RC$$

$$V_X = -V_{REF}T_X/T1$$

Two important facts arise from the preceding mathematics. First of all, there is a linear relationship involved in determining the unknown voltage. Secondly, the negative sign in the final equation indicates that the reference and the unknown, relative to some point (which may be 0 volts or some bias voltage), have opposite polarity. Thus, if it is desired to measure 0 to ± 5 volts, the reference voltage must be ± 5 volts. If the input is restricted to 2.5 to 5 volts, the reference can be 0 volts as the integrator and comparator are biased at ± 2.5 volts (then the 0 volts is in fact ± 2.5 volts relative to the biasing voltage, and the input range is 0 to 2.5 volts relative to the same bias voltage).

There are some difficulties with dual polarity conversion using the dual slope method. It is clear from the math above that if the input voltage will be dual polarity, it is necessary to have two references — one of each polarity. The midrange biasing arrangement briefly

described above eliminates the need for two different polarities but does not help very much since two references are still required — one at the positive value and one at the bias value. Ground is the other reference. Further, the need to select one of two references further complicates the circuitry involved to implement the approach. Also, the dual requirement brings up a difficulty with the bias currents of the integrator and comparator. They could add to the slope in one polarity and subtract in the other.

The only real operational difficulty in dual slope systems is establishing the initial conditions on the integrating capacitor. If this capacitor is not at the proper initial conditions, accuracy will be severely impaired. Figure 12 indicates a switch across the capacitor as a means of initializing it. In a software driven system, the initilization can be accomplished by doing two successive conversions. The result of the first conversion is discarded. It is performed only to initialize the capacitor. The second conversion produces the valid result. One need only insure that there is not significant time lapse between the two conversions. They should take place immediately after one another.

This approach obviously lengthens conversion time but it eliminates many problems. The alternative to this approach of two successive conversions is to take a great deal of care in insuring the initial state of the integrating capacitor and in selecting op amps and comparators with low offsets.

B. THE BASIC DUAL SLOPE TECHNIQUE

Figure 13 indicates an implementation of the basic dual slope technique. This is a single polarity system and thus requires only the single reference voltage. The circuit of Figure 13 is perhaps not the cheapest way to implement such a scheme but it is representative and illustrates the factors that must be considered.

Consider first the means of initializing the integrating capacitor C1. The routine here connects the input to ground and does a conversion on zero volts as a means of initialization. Subsequently — and this is typical of the more usual technique — two conversions are performed. The first conversion is to initialize the capacitor. The second conversion yields the result. Some form of initialization or calibration prodeedure is required to achieve optimum accuracy from dual slope conversion schemes.

The comparator in this circuit is used in the inverting mode and has positive feedback as recommended in the LM111 data sheet. The voltage reference is the LH0070, which is a 0.01% reference. A resistive voltage divider on the LH0070 creates the 5 volt value. The use of the voltage divider brings up two difficulties (which can be overcome if the LH0070 is used at its full value, thus eliminating the divider, and the result properly scaled in the microcontroller or series integrating resistor increased). First, the impedance of the reference must be small relative to the series resistance used in the integrator. If this were not the case, the




Figure 13. Basic Dual Slope Integration A/D Scheme

slopes would show an effect due to the difference in the R value between the applied reference voltage and the unknown input. (By the same token, the output impedance of the source supplying the unknown must also be small relative to that series integrating resistor). Secondly, the bias currents of the integrator may be such as to affect the reference voltage when it is coming from a simple resistor divider. Both problems are reduced if small resistor values are used in the divider. Note also that current mode switching would reduce the problem as well. It should be pointed out that the errors introduced by these problems are not gross deviations from the expected value. They are small errors that will not make much difference in the majority of applications. They are, however the kind of errors that can make the difference between a system accurate to 10 bits and one accurate to 12 bits (assuming all other factors the same).

Figure 14 shows the flow chart and code required to implement the basic dual slope technique as shown in Figure 13. Under laboratory conditions an accuracy of 12 bits ±1 bit was achieved. The method is slow, with the maximum conversion time equal to 2 × T_{REE}. Notice that the accuracy of V_{CC} and that of the integrating resistor and capacitor are not involved in the accuracy of the result. The accuracy of V_{REF} is, of course, controlling if absolute accuracy - rather than ratiometric accuracy - is desired. The absolute accuracy of the circuit can be no better than the accuracy of the reference. If ratiometric accuracy is all that is required, there is no particular problem. The accuracy is merely relative to the reference. The R and C values do not impact the accuracy because the integration in both directions is being done through the same R and C. Results would be quite different is a different value of R or C was used for one of the slopes.

```
DULGER: OCI
                         ; HOLD THE INPUT TO GROUND TO RESET THE
                         ; INTEGRATING CAPACITOR
        LBI
                 2, 11
                 CLEAR
                         CLEAR THE COUNTER
        JSRP
                         TO GET US CLOSE, NEXT READING IS REAL
                 INCRA
         JSR
                         NOW CLEAR THE COUNTER
CLEARS: LBI
                 2, 11
                         ; MAKE SURE COUNTER CLEARED TO ZERO
         JSRP
                 CLEAR
  11.15 = 0 AND START AT 1.13 FOR COUNT = 4096
  ; J, J5 = 14 AND START AT 1, 12 FOR COUNT = 8192
  ; J, 15 = 12 AND START AT 1, 12 FOR COUNT = 16384
  / LOLLOW SAME PATTERN FOR OTHER COUNTS
                         RUN THRU THE INCREMENTS
MEAGUR: USR
                 INCRA
        ; NOW HAVE THE BINARY VALUE, USE IT AS IS OR
           MULTIPLY BY (Viref/TOTAL COUNT) TO CREATE THE VOLTAGE
        ; RESULT--THEN CONTINUE WITH THE OPERATION
                 2,11
        LBI
        JSRP
                 CLEAR
                         CLEAR THE COUNTER
        JSR
                 INCRA
                         ; TO GET CAP CLOSE TO O AGAIN
        JP
                 CLEAR2
 HOLLOWING SUBROUTINE INCRA IS THE REAL PART OF THE ROUTINE
 CONCERNED WITH THE COUNTING FOR THE CONVERSION.
                         ;R1 IS CLEARED PRIOR TO START
INCRA:
        LBI
                 1,15
        STII
                 15
                         PRESET THE COUNTER FOR 4096
        OG T
                 4
                         ; APPLY VIN
INCR:
        LBI
                 1,12
        SC
BINADI: CLRA
        ASC
        NOP
        XIS
         JP
                 BINAD1
                         ; 2 NOPS TO EQUALIZE TIMES
        NOP
        NOP
        SKC
        JP
                 INCR
        OGI
                         ; DONE, NOW APPLY VREF
INCRE:
        LBI
                         COUNT UNTIL COMPARATOR CHANGES
                 2, 12
        SC
BINADE:
        CLRA
        ASC
        NOP
        X15
        JP
                 BINAD2
                         ; STRAIGHT LINE THE ADD FOR SPEED
        ININ
                         ; SAVE WORDS BY USING G
        AISC
                         ; SEE IF IN3=1
                         ; IN3 IS O, KEEP COUNTING
                 INCR2
        JP
OUTPUT:
        OGI
                         KEEP INPUT AT O
        RET
```

Figure 14A. Dual Slope A/D Code




Figure 14B. Basic Dual Slope A/D Flow Chart

C. MODIFIED DUAL SLOPE TECHNIQUE

C.1 General

The basic idea of the modified dual slope technique is the same as that of the basic approach. The modified approach eliminates the need for dual polarity references and is also more forgiving in the selection of the op amp and comparator required. Figure 15 illustrates the basic idea.




Figure 15. Modified Dual Slope - Basic Concept

The math analysis is much the same:

$$I_X = C \frac{dV}{dt} = (V_X - V_{MAX})/R$$

$$V_X - V_{MAX} = RC \frac{dV}{dt}$$

$$(V_X - V_{MAX})T1 = RC$$

$$V = (V_X - V_{MAX})T1/RC$$

Similarly:

$$I_{REF} = C \frac{dV}{dt} = (V_{REF} - V_{MAX})/R$$

$$(V_{RFF} - V_{M\Delta X})T_X = -VRC$$

$$V = -(V_{REF} - V_{MAX})T_X/RC$$

$$(V_{MAX} - V_{REF})T_X = (V_X - V_{MAX})T1$$

$$V_X = V_{MAX} + (V_{MAX} - V_{REF})T_X/T1$$

The main difference between this and the basic approach is the offset voltage $V_{MAX}.$ The main restriction is that all input voltage values (V_χ) are less than $V_{MAX}.$ It is also apparent that the total count is proportional to the difference between V_{MAX} and $V_\chi.$ The only significant effect of this is, however, to slightly complicate the arithmetic required to arrive at a value for V_χ .

Given that the input voltage V_{χ} is always less than V_{MAX}, the modified dual slope technique is automatic polarity. This fact comes straight out of the equation above. Thus dual polarity references are not required. However, two precise voltages are required: V_{MAX} and V_{REF}. However, the V_{MAX} value can be used for a zero adjust as indicated in Figure 16. This means that the V_{MAX} value need not be so precise as it will be adjusted in a calibration procedure to produce a zero output. This adjustment amounts to a compensation for the bias currents and offsets. Thus the COP420 can use the supposed value of V_{MAX} with V_{MAX} later being "tweaked" to give the proper result at zero input. In addition, the initialization loop for the integrating capacitor includes the comparator. Thus the initial condition on the capacitor becomes not zero but the sum of the offset voltages of the comparator and op amp. Thus the choice of these components is not critical in a modified dual slope approach.

C.2 An Example of the Modified Dual Slope Approach

Figure 16 illustrates an implementation of the modified dual slope technique. The system is calibrated by holding VIN to ground and then adjusting VMAX for a "0" result. Capacitor C1 is the integrating capacitor. Capacitor C2 is used only to cause a rapid transition on the comparator output. C2 is especially useful if an op amp is being used as the comparator stage. Resistor R1 is just part of the capacitor initializing loop. An LH0070 is being used to generate the reference voltage and the V_{MAX} value. The discussion previously about these being hard sources is equally relevant here. In fact, this problem was much more significant in this particular implementation and made the difference between a 10 and 12 bit system. As shown, the technique was accurate to 10 bits. Another bit was obtained when the V_{MAX} and V_{REF} values were buffered. It must be remembered that when trying to achieve accuracies of this magnitude board layout, parts placement, lead length, etc. become significant factors that must be specifically addressed by the user.

There are some other considerations in using this technique. The amount of time required to count the specified number of counts starts to become a significant factor. If it takes "too long" to do the counting, the

capacitor can charge to either supply voltage depending on which direction it is integrating. This causes the wave shape shown in Figure 15 to flatten out. This effectively limits the input range for all accuracy is lost once that waveform flattens out. In fact, this was the limiting factor on the accuracy in Figure 16 as shown. Given the amount of time required for an increment of the counter for T_{RFF} (or T_X), it was not possible to reach the 4096 counts required for 12 bit accuracy before the waveform flattened out. Decreasing the total count solves the problem at the expense of accuracy. It is therefore desirable to keep the loop time required for an increment as fast as possible. The code to implement Figure 16 is shown in Figure 17 and reflects that concern. The other way to solve the problem is to use a large value for R and C. This is the easiest solution and preserves accuracy. Its cost is increased conversion time.

Both the basic and modified dual slope schemes can be very accurate and are commonly used. They tend to be relatively slow. In many applications, however, speed is not a factor and these approaches can serve very well. There are various approaches to dual slope analog to digital conversion which try to improve speed and/or accuracy. These are usually multiple ramping schemes of one form or another. The heart of the approach is the basic scheme described above. It is not the purpose here to delve into all the possible ways that dual slope conversion may be accomplished. The control software is not significantly different regardless of which particular variation is used. The basic ramping control is the same as that indicated here.




Figure 16. Modified Dual Slope Integration

The number of components required to implement a dual slope scheme is not related to the desired accuracy. The approach is generally tolerant as to the op amps and comparators used as long as proper care is given to the initialization of the integrating capacitor.

Precise references are not required if a ratiometric system is all that is required. Cheaper switches can be safely used. The dual slope scheme controlled by a COPSTM microcontroller can be a very cost effective solution to an analog to digital conversion problem.

```
; APPLY VREF AND ENABLE RESET PATH
CIRCAP: DGI
CLEARS: LBI
                 2, 11
                         NOW CLEAR THE COUNTER
        JSRP
                 CLEAR
  ; J, 15=15, 1, 14=4 AND START AT 1, 12 FOR COUNT = 3072
  ; 1, 15 = 15 AND START AT 1, 12 FOR COUNT = 4096
  ;1,15 = 14 AND START AT 1,12 FOR COUNT = 8192
  ; 1, 15 = 12 AND START AT 1, 12 FOR COUNT = 16384
  FIGLLOW SAME PATTERN FOR OTHER COUNTS
MEAGUR: USR
                 INCRA
                         ; RUN THRU THE INCREMENTS
        ; HAVE THE VALUE AT THIS POINT, DO WHAT THE APPLICATION
        REQUIRES--REMEMBER, TO CREATE REAL VALUE MUST MULTIPLY
        RESULT BY (VREF-VMAX)/TOTAL COUNT AND THEN SUBTRACT
        THAT RESULT FROM VMAX--DO IT IN DECIMAL OR BINARY, WHICHEVER
        IS BEST FOR THE APPLICATION
        LBI
                 1,11
                         ; MAKE SURE SPACE IS CLEARED
        JSRP
                 CLEAR
        IRI
                 2.11
        JSRP
                 CLEAR
                          FOR TEST-KEEP IT CLOSE
        JSR
                 INCRB
                          ; MAKE SURE COUNTER IS CLEARED
        LBI
                 1.11
        JSRP
                 CLEAR
        JP.
                 CLEAR2
INCRA:
        LBI
                 1, 14
        STII
                 4
                          PRESET HERE FOR SMALLER COUNT
        STII
                 15
                         PRESET THE COUNTER FOR 4096
INCRA1:
       OGI
                 2
                         ; APPLY VIN AND ENABLE FEEDBACK
INCR:
        LBI
                 1,12
        SC
BINAD1:
        CLRA
        ASC
        NOP
        XIS
        JP
                 BINAD1
        NOP
                         ; 2 NOPS TO EQUALIZE TIMES
        NOP
        SKC
        JP
                 INCR
                         ; DONE, NOW APPLY VREF
        OGI
                 O
INCRA:
        LBI
                         COUNT UNTIL COMPARATOR CHANGES
                 2, 12
        SC
        CLRA
BINAD2:
        ASC
        NOP
        XIS
        JP
                 BINAD2
                         STRAIGHT LINE THE ADD FOR SPEED
        ININ
                         ; SAVE WORDS BY USING G
        AISC
                         ; SEE IF IN3=1
        JP
                 INCR2
                         ; IN1 IS O, KEEP COUNTING
DUTPUT:
       OGI
                         ; CLEAR THE CAPACITOR, APPLY VREF
        RET
INCRB:
        LBI
                 1,14
                         MAKE THE PASS FOR CAP INIT SHORT
        STII
                 7
        STII
                 15
                 INCRA1
        JP.
```

Figure 17A. Modified Dual Slope Code

CLRCAP INITIALIZE INTEGRAT ING CAPACITOR (APPLY V_{REF} AND ENABLE RESET PATH) **CLEAR THE** COUNTERS INCRA PRESET TOTAL COUNTER FOR OVER-FLOW AT MAX VALUE APPLY V_{IN} AND ENABLE COMPARATOR FEEDBACK INCR INCREMENT TOTAL COUNTER **OVERFLOW** YES APPLY VREF INCR2 INCREMENT COUNTER COMP. YES CONVERSION DONE APPLICATION DIC-TATES REMAINING CODE VIN = VMAX -VREF - VMAX TOTAL INITIALIZE THE CAPACITOR (DUMMY CONVERSION

Figure 17B. Modified Dual Slope Flow Chart

V. Voltage to Frequency Converters, VCO's

A. BASIC APPROACH

The basic idea of this scheme is simply to use the COP420 to measure the frequency output of a voltage to frequency converter or VCO. This frequency is in direct relation to the input voltage by the very nature of such devices. There are really only two limiting factors involved. First of all, the maximum frequency that can be measured is defined in the microcontroller by the amount of time required to test an input and increment a counter of the proper length. With the COP420 this upper limit is typically 10 to 15kHz. The other limiting factor is simply the accuracy of the voltage to frequency converter or VCO. This accuracy will obviously affect the accuracy of the result.

Two basic implementations are possible and their code implementation is not significantly different. First, the number of pulses that occur within a given time period may be counted. This is straightforward and fairly simple to implement. The crucial factor is how long that given time period should be. To get the maximum accuracy from this implementation the time period should be one second. Such a time period would allow the distinction between the frequencies of 5000 Hz and 5001 Hz for example (assuming the V to F converter was that accurate or precise). Decreasing the amount of time will decrease the precision of the result. The alternate approach is to measure (by means of a counter) the amount of time between two successive pulses. This period measurement is only slightly more complicated than the pulse counting approach. The approach also makes it possible to do averaging of the measurement during conversion. This will smooth out any changes and add stability to the result. The time measurement technique is also faster than the pulse counting approach. Its accuracy is governed by how finely the time periods can be measured. The greater the count that can be achieved at the fastest input frequency - shortest period - the more accurate the result.

Figure 18 illustrates the basic concept. Figure 19 shows the flow charts and code implementation for both of the approaches discussed above. Note that whatever type of V to F converter is used, the code illustrated in Figure 19 is not significantly changed. In the code of Figure 19, the interrrupt is being used to test an input and thereby decreases the total time loop.




Figure 18. V to F Converter - Basic Concept




Figure 19A. V to F By Counting Pulses

Figure 19B. V to F By Counting Pulses

```
; USE INTERRUPT FOR CATCHING THE PULSE EDGE
OF DEEP
            IRI
                         0, 12
                                      CLEAR COUNTER SPACE AND FLAG
            STII
             STII
                         ō
             STII
            LBI
                         0, 12
                                     ; NOW ENABLE THE INTERRUPT ; DUMMY WAIT LOOP, WAITING FOR SIGNAL TO
            IFI
                         2
WATT:
            SC
            LBI
                         0, 12
                                      INTERRUPT THE CONTROLLER
            JP
              =X'OFF
                                      SET ADDRESS TO OFF--INTERRUPT ENTRY POINT
                                     REQUIRED FOR INTERRUPT ENTRY
NOW CHECKING TO SEE IF SECOND INTERRUPT
INTENT:
            NOP
CERUNT :
            IBI
                         0,12
            SKMBZ
                                      I.E., ARE WE DONE?
                         DONE
            SMR
                         0
                                      SET BIT FOR NEXT INTERRUPT
            IFT
                                      ENABLE INTERRUPT AGAIN
PLUSI:
                         0,13
            LBI
                                      NOW START COUNTING
             SC
             CLRA
                                      STRAIGHT LINE THE CODE FOR SPEED
             ASC
            NOP
             XIS
             CLRA
             ASC
             NOP
             XIS
            CLRA
             ASC
             NOP
DUNE:
             FINISHED WHEN GET HERE--THE COUNT REPRESENTS THE PERIOD
            FINISHED WHEN GET HERE-THE COUNT REPRESENTS THE PERIOD IS THE GOUNT MULTIPLIED BY 15/THE NUMBER OF WORDS TO INCREMENT BY 1) PLUS AN OVERHEAD OF 9 CYCLE TIMES = 24 CYCLE TIMES. AT 4 US THIS IS 96 US OR A FREQUENCY OF JUST OVER 10KHZ. MAX COUNT HERE IS 4095.
            ;OR A FREQUENCY OF JUST OVER 10KHz. MAX COUNT HERE IS 4095.
;THIS GIVES A MAXIMUM PERIOD = 61434 CYCLE TIMES(=245.736ms AT
;4us). THIS CORRESPONDS TO A FREQUENCY OF JUST OVER 4Hz
            , NOTE, THIS IS 12 BIT RESOLUTION
```

Figure 19C. A to D with VF Converter/VCO By Measuring Period

Figure 19D. V to F — Measure Period

B. THE LM131/LM231/LM331

The LM131 is a standard product voltage to frequency converter with a linear relationship between the input voltage and the resultant frequency. The reader should refer to the data sheet for the LM131 for further information on the device itself and precautions that should be taken when using the device. Figure 20 is the basic circuit for using the LM131. Figure 21 represents improvements that increase the accuracy (by increasing the linearity) of the result. Note that these circuits have been taken from the data sheet of the LM131 and the user is referred there for a further discussion of their individual characteristics. With the LM131 the frequency output is given by the relationship:

$$F_{OUT} = (V_{IN}/2.09)(1/R_TC_T)(R_S/RL)$$

It is clear from the expression above that the accuracy of the result depends upon the accuracy of the external components. The circuit may be calibrated by means of a variable resistance in the $R_{\rm S}$ term (a gain adjust) and an offset adjust. The offset adjust is optional but its inclusion in the circuit will allow maximum accuracy to be obtained. The standard calibration procedure is to trim the gain adjust $(R_{\rm S})$ until the output frequency is correct near full scale. Then set the input of 0.01 or 0.001 of full scale and trim the offset adjust to get $F_{\rm OUT}$ to be correct at 0.01 or 0.001 of full scale. With that calibration, the circuit of Figure 20 is accurate to within \pm 0.03% typical and \pm 0.14% maximum. The circuit of Figure 21 attains the spec limit accuracy of \pm 0.01%.

C. VOLTAGE CONTROLLED OSCILLATORS (VCO's)

A VCO is simply another form of voltage to frequency converter. It is an oscillator whose oscillation frequency is dependant upon the input voltage. Numerous designs for VCO's exist and the reader should refer to the data sheets and application notes for various op-amps and VCO devices. The code in Figure 19 is still applicable if a VCO is used. The only possible difficulty that might be encountered is if the relationship between frequency and input voltage is non-linear. This does not affect the basic code but would affect the processing to create the final result. A sample circuit, taken from the data sheet of the LM358, is shown in Figure 22. The accuracy of the VCO is the controlling factor.

D. A COMBINED APPROACH

Elements of the period measurement and pulse counting techniques can be combined to produce a system with the advantages of both schemes and with few problems. Such a system is only slightly more complicated in terms of its software implementation than the approaches mentioned above. Note that in a microcontroller driven system, no additional hardware beyond the voltage to frequency converter is required to implement this approach. Basically, the microcontroller establishes a viewing window during which time the microcontroller is both measuring time and counting pulses. The result can be very precise if two conditions are met. First, when the microcontroller determines that it needs the conversion information, the microcontroller does not begin counting time or pulses until the first pulse is received from the VFC (first pulse after the microcontroller "ready"). Note, the COPS™ microcontroller could provide a "start conversion" pulse to enable the VFC if such an arrangement were desirable. The time would be counted for a fixed period and the number of pulses would be counted. After the fixed period of time the controller would wait for the next pulse from the VFC and continue to count time until that pulse is received. The ratio of the total time to the number of pulse is a very precise result provided that all the system times are slow enough that the microcontroller can do its job. The speed limits mentioned previously apply here. It is clear that the total time is not fixed. It is some basic time period plus some variable time. This is a little more complicated than simply using a fixed time, but it allows greater accuracies to be achieved. Also, the approach takes approximately the same amount of time for all conversions. It is also faster than the simple pulse counting scheme.




Figure 20. Basic LM331 Connection




Figure 21. A to D with Precision Voltage to Frequency Converter




Figure 22. A to D with VCO


VI. Successive Approximation

A. BASIC APPROACH

The successive approximation technique is one of the more standard approaches in analog to digital conversion. It requires a counter or register (here provided by the COP420), a digital to analog converter, and a comparator. Figure 23 illustrates the basic idea with the COP420. In the most basic scheme, the counter is reset to zero and then incremented until the voltage from the digital to analog converter is equal to the input voltage. The equality is determined by means of the comparator. Figure 24 illustrates the flow chart and code for this most basic approach. The preferred approach is illustrated in Figure 25. This is the standard binary search method. The counter or register is set at the midpoint and the "delta" value set at one half the midpoint. The "delta" value is added or subtracted from the initial guess depending on the output of the comparator. The "delta" value is divided by 2 before the next increment or decrement. The method repeats until the desired resolution is achieved. While this approach is somewhat more complicated than the basic approach it has the advantage of always taking the same amount of time for the conversion regardless of the value of the

input voltage. The conversion time for the basic approach increases with the input voltage. The preferred approach is almost always faster than the basic approach. The basic approach is faster only for those voltages near zero where it has only a few increments to perform.

The accuracy of the approach is governed by the accuracy of the digital to analog converter and the comparator. Thus, the result can be as accurate as one desires depending on the choice of those components. Digital to analog converters of various accuracies are readily available as standard parts. Their cost is usually in direct relation to their accuracy. The reader should refer to the National Semiconductor Data Acquisition Handbook for some possible candidates for digital to analog converters. It is not the purpose here to compare those parts. The COPSTM interface to these parts is generally straightforward and follows the basic schematics shown in Figure 23. The user should take note and make sure the input and output ports of the converter are compatible - in terms of voltages and currents - with the COPS device. This is generally not a problem as most of the parts are TTL compatible on input and output. The precautions and restrictions as to the use of any given device are governed by that device and are indicated in the respective data sheets.






Figure 23A. Basic Parallel Implementation

Figure 23B. Basic Serial Implementation

```
COMPARATOR INPUT TO COP = IN3
         DUTPUTS TO D TO A ARE L7 THRU LO WITH L7 = MSB, L0 = LSB
CUNVRT: LBI
                            SET THE RESULT VALUE TO ZERO
                  2, 14
         STII
         STII
         LEI
                            ENABLE THE L PORT AS OUTPUTS
                  DUTPUT
INCR:
         SC
                            ROUTINE FOR INCREMENTING THE RESULT VALUE
PLUSI:
         CLRA
         LBI
                  2, 14
         ASC
         NOP
         XIS
         JP.
                  PLUS1
DUTPUT:
        LBI
                            ; SEND THE RESULT VALUE, STORED IN 2, 15-2, 14 TO
                  2,15
         LD
                            G AND THEREBY OUT THROUGH I
         XDS
         CAMQ
         JSR
                  DELAY
                            THIS IS ANY CONVENIENT ROUTINE TO MAKE SURE
                            THAT THE COP DOES NOT TEST THE COMPARATOR UNTIL
THE D TO A CONVERTER HAS HAD ENOUGH TIME TO DO
THE CONVERSION--THE AMOUNT OF TIME REQUIRED
                            ; IS CLEARLY DEPENDANT UPON THE D TO A CONVERTER
                            USED
         ININ
                            NOW READ THE COMPARATOR INPUT TO COP
                            COULD SAVE A WORD IF USE G LINE AS INPUT
         AISC
                            ; INPUT VOLTAGE STILL > CONVERTED ANALOG VOLTAGE
         ; CONVERSION DONE AT THIS POINT--THE COMPARATOR HAS CHANGED STATE
```

:8 BIT SUCCESSIVE APPROXIMATION -- BASIC SCHEME

; HENCE, CONVERTED ANALOG VOLTAGE > INPUT VOLTAGE--SO STOP
Figure 24A. Code for Basic Approach of Successive Approximation

١




Figure 24B. Basic Approach, Successive Approximation

; B BIT BINARY SEARCH SUCCESSIVE APPROXIMATION

```
; INPUT TO COP IS IN3, L BUS IS OUTPUT TO D TO A, L7=MSB, L0=LSB
         COMPARATOR=O WHEN D TO A VOLTAGE > VIN, OTHERWISE = 1
                             ; SET INCREMENT = MAX VALUE/2(WILL BECOME
B) NSRH: LBI
                   3.14
         STII
                             ; MAX VALUE/4 BEFORE FIRST USE)
                   0
         STII
                   8
                                                                                                     BINSRH
         LBI
                   2,14
                             SET INITIAL VALUE OF RESULT TO MAX VALUE/2
         STII
                   n
         STIL
                   В
                                                                                                 0 → COUNT
(#OF BITS OF RESULT)
         LEI
                             ; ENABLE THE L BUS AS OUTPUTS
         LBI
                   1,15
                             NOW SET UP THE BIT COUNTER-OVERFLOW WHEN 8 BITS
         CLRA
          AISC
                             ; DO IT THIS WAY FOR COMPATIBILITY WITH INCREMENT
                                                                                                   MAX VALUE/2
→ INCR
OUTPUT:
                             ; SAVE THE BIT COUNTER VALUE AND POINT TO RESULT
         1 D
         XDS
                             SEND THE RESULT TO Q AND HENCE TO L
          CAMO
DIVIDE:
         LBI
                   3,15
                             DIVIDE THE INCREMENT VALUE BY 2, CAN BE DONE
                                                                                                   MAX VALUE/2
→ RESULT
                             ; IN SEVERAL WAYS SINCE THIS IS A VERY SPECIAL
DIVA-
         I D
         AISC
                             ; PURPOSE DIVIDE FUNCTION
; ALSO, DO THE DIVIDE HERE TO GIVE THE D TO A TIME
         JP
                   DIVI
         STII
                             ; TO DO THE DIGITAL TO ANALOG CONVERSION
                                                                                                   OUTPUT RESULT
TO D TO A
          JP
                   TEST
DIVI:
         AISC
                   פעות
          JP
                                                                                                      INCR/2
→ INCR
         STII
                   TEST
D1V2:
          AISC
          . IP
                   DIVE
         STII
          JP
                   TEST
                                                                                                      V<sub>DA</sub>
> V<sub>IN</sub>
D1V3:
         LBI
                   3,14
         AISC
          JP
                   DIVA
                                                                                                         YES
                                                                                                                           RESULT + INCR
→ RESULT
         STII
                   R
         STII
                                                                                                   RESULT -- INCR
          DEPENDING ON THE D TO A USED, MAY NEED MORE DELAY HERE
                                                                                                     → RESULT
          MUST BE SURE THE RESULT IS STEADY BEFORE TEST THE COMPARATOR
TESS) -
         IRI
                   3, 14
          TNIN
          AISC
                             COULD SAVE A WORD IF USED G LINE AS INPUT
                                                                                                     COUNT ± 1
                   INCR
DECR:
          SC
                             INPUT LESS THAN D TO A CONVERTED VOLTAGE
SUB:
          LD
                   1
                             SUBTRACT THE INCREMENT VALUE FROM RESULT
          CASC
                                                                                                     COUNT
= MAX BITS
DESIRED
          NOP
          XIS
                   SUB
          . IP
                   BITPL1
                             ; INPUT > D TO A CONVERTED VOLTAGE ; ADD THE INCREMENT VALUE TO RESULT VALUE
INCR:
          RC
                                                                                                         YES
         LD
ADD:
                   1
          ASC
                                                                                                  CONVERSION
          NÓP
          XIS
          JP.
                   ADD
BIIDE 1:
         IRI
                   1.15
                             ; NOW INCREMENT BIT COUNTER TO SEE IF DONE
          LD
          AISC
                    OUTPUT
          CONVERSION DONE AT THIS POINT
                                                                                               Figure 25B. Binary Search Successive
```

Approximation Flow Chart

Figure 25A. Binary Search Successive Approximation Code

B. SOME COMMENTS ON RESISTOR LADDERS

If the user does not wish to use one of the standard digital to analog converters, he can always build one of his own. One of the most standard methods of doing so is to use a resistor ladder network of some form. Figure 26 illustrates the basic forms of binary ladders for digital to analog converters. The figures also show the transition from the basic binary weighted ladder in Figure 26A to the standard R-2R ladder Figure 26C.

Consider Figure 26A. The choice of the terminating resistor is made by hypothesizing that the ladder were to go on ad infinitum. It can then be shown that the equivalent resistance at point X in that figure would be equal to 128R, the same value as the resistor to the least significant bit output. This fact is used to create the intermediate ladder of Figure 26B. This step is done because it is usually undesirable to have to find the multitude of resistor values required in the basic binary ladder. Thus, the modification in Figure 26B significantly reduces the number of resistor values required. As stated earlier, the resistance looking down the ladder at point X in Figure 2 is equal to the resistor connected to the binary output at that point; here the value is 2R. Remembering the objective is to minimize the number of different values required, if we simply use the same R-2R arrangement as before with a termination of 2R we get an effective resistance at point Y of Figure 26B or 0.5R. This means that a serial resistance of 1.5R is required to maintain the integrity of the ladder. If we carry this on through 8 bits, the circuit of Figure 26B results. From this it is only a small step to create the standard R-2R network. The analysis is the same as done previously.

There is absolutely no restriction that the ladders must be binary. A ladder for any type of code can be constructed with the same techniques. Ladders comparable to Figures 26A and 26B are shown in Figure 27 for a standard 8421 BCD code. With the BCD code, the input must be considered in groups of digits with four bits creating one digit. This is the direct analog of 1 binary digit per input. We need four inputs to create one decimal digit. Thus the resistor values in each decimal digit are 10 times the values in the previous decimal digit just as the resistor value for each successive binary digit was twice the value for the preceding binary digit. Note that this analysis can be easily extended to any code. The termination resistance is calculated in the same manner - assume the decimal digit groupings extend out to infinity. It can be shown that the resistance of the ladder at point X in Figure 27A is 480R. Thus Figure 27A represents the basic 8421 BCD ladder for three digit BCD number. This termination resistance will vary with where it is placed. Basically this resistance is equal to nine times (for a decimal ladder) the parallel resistance of the last digit implemented. (This relation can be shown mathematically if one desires, the multiplier is a function of the type of ladder used - multiplier = 1 for binary systems, 9 for decimal systems, etc.) Thus the termination resistance would be 48R if the network were terminated after the 2nd digit and 4.8R if the network were terminated after the 1st digit implemented. In Figure 27B




Figure 26. Binary Ladders
9-103

we are attempting to use only the resistor values for one decimal digit. This means that the last terminating resistor must be a 4.8R by the analysis above. Thus at point X in Figure 27B we must have an equivalent of resistance of 4.8R. The equivalent resistance at point Y of Figure 27B, looking down from the ladder, is 0.48R. Thus the other series resistance must be 4.32 R (4.8R – 0.48R). Thus the network of Figure 27B results.

Generally, ladders can be very effective tools when understood and used properly. They can be significantly more involved than indicated here. There are a number of texts and articles that cover the subject very nicely and the reader is referred to them if more information on ladder design, the use of ladders, and advanced techniques with ladders is desired.

One final note is of some interest. The ladders may be readily constructed for any type of code to create the analog voltage. Note that there is no restriction that the code, or the ladder network, be linear. Thus, effective use of ladder networks may significantly reduce system difficulties and complexities caused by the fact that the

analog to digital conversion is being performed on a voltage source that changes nonlinearly, for example a thermistor temperature probe. By using the properly designed ladder network, the nonlinearity can effectively be eliminated from consideration in the code implementation of the analog to digital conversion.

The accuracy of ladders is a direct function of the accuracy of the resistors and the accuracy of the voltage source inputs. This is obvious since the analog voltage is in fact created by means of equivalent voltage dividers created when the various inputs are on or off. It is also essential that the ladder sources be the precise same value at all inputs to the ladder network. If this is not the case, errors will be introduced. In addition, the output impedance of the voltage source should be as small as possible. The success of the ladder scheme depends on the ratios of the resistance values. Inaccuracies are introduced if those ratios are disturbed. Some possible implementations of the successive approximation approach with a ladder network used for the digital to analog conversion are





Figure 27. 8421 BCD Ladders

В

indicated in Figure 28. Note that these are functional diagrams. Feedback or hysteresis for comparator stabilization are not shown. The reader should be aware that his particular application may require that these factors be considered. Figure 28A is the simplest scheme and also the least accurate. With little or no load, the high output level of the L buffer should be very close to $V_{\rm CC}$ and the low level close to ground. Also the output impedance of the buffers must be considered. Therefore, rather large resistor values are used — both to keep the load very small and to dwarf the effect of the

output impedance. With the configuration in Figure 28A, four bit accuracy is about the best that can be achieved. By being extremely careful and using measured values, an additional bit of accuracy may be obtained but care must be used. However, the schematic of Figure 28A is very simple. Figure 28B represents the next step of improvement. Here we have placed CMOS buffers in the network. This eliminates the output impedance and reduces the level problems of the circuit of Figure 28A. The CMOS buffer will swing rail to rail, or nearly so. The accuracy of V_{CC} and the



resistor network is then controlling. Using 1% resistors and holding V_{CC} constant, the user should be able to achieve 7 to 8 bit accuracy without much difficulty. Remember, however, that V_{CC} is one of the controlling factors. If V_{CC} is $\pm 5\%$, there is no point in using 1% resistors since the V_{CC} tolerance swamps their effect. Figure 28C is the final and most accurate approach. Naturally enough, it is the most expensive. However, one can get as accurate as one desires. Here, an accurate reference is required. That reference is switched into the network by means of the analog switch. Alternately, ground may be connected to the input. Now the user need only consider the accuracy of the reference and the accuracy of the resistors. However, the on impedance of the switches must be considered. It is necessary to make this on impedance as low as possible so as not to alter the effective resistor values.

VII. "Offboard" Techniques

A. GENERAL COMMENTS

This section is devoted to a few illustrations of interfacing the COP420 to standard, stand alone analog to digital converters. These standard converters are used as peripherals to the COPS™ device. Whenever the microcontroller requires a new reading of some analog voltage, it simply initiates a read of the peripheral analog to digital converter. As a result, the accuracies and restrictions in using the converters are governed by those devices and not by the COPS device. These tech-

niques are generally applicable to other A to D converters not mentioned here and the user should not have difficulty in applying these principles to other devices. It should be pointed out that in almost every instance, the choice of COP420 inputs and outputs is arbitrary. Obviously, when there is an 8-bit bus it is natural, and most efficient, to use the L port to interface to the bus. Generally, the G lines have been used as outputs rather than the D lines simply because the G lines are, in many instances, somewhat easier to control. The choice of input line is also free. If the interrupt is not otherwise being used, it may be possible to utilize this feature of IN1 for reading a return signal from the converter. However, this is by no means required. If there is a serial interface it is clearly more efficient to use the serial port of the COP420 as the interface. If a clock is required, SK is the natural choice.

B. ADC0800 INTERFACE

The ADC0800 is an 8-bit analog to digital converter with an 8-bit parallel output port with complementary outputs. The ADC0800 requires a clock and a start convert pulse. It generates an end of conversion signal. There is an output enable which turns the outputs on in order to read the 8-bit result.

The reader is referred to the data sheet for the ADC0800 for more information on the device. The circuit of Figure 29 illustrates the basic implementation of a system with the ADC0800. The interface to the COP420 is straightforward. The appropriate timing restrictions on the control signals are easily met by the microcontroller.




Figure 29. Simple A/D with ADC0800

interface and is generally a very useful offboard converter. The interface is not significantly different from that of the ADC0800, but the Naked-8 is a much better device. The four control signals are somewhat different, although there are still four control lines. Here we have a chip select, a read, a write, and an interrupt signal. All are negative going signals. Start conversion is the anding of chip select and write. Output enable is the anding of chip select and read. The interrupt output is an end convert signal of sorts. The device may be

clocked externally or an RC may be connected to it and it will generate its own clock for the conversion. In

addition the device has differential inputs which allow

Figure 30 is the flow chart and code required to do the interfacing. As can be seen, the overhead in the COP420 device is very small. The choice of inputs and outputs is arbitrary. The only pin that is more or less restricted is the use of SK as the clock for the converter. SK is clearly the output to use for that function as, when properly enabled, it provides pulses at the instruction cycle rate.

C. NAKED-8™ INTERFACE

The Naked-8 family of analog to digital converters (ADC0801, ADC0802, ADC0803, ADC0804) is very easy to

```
MFASUR: LEI
                         FLOAT THE L LINES
        SC
STARTE: CLRA
                         ; MAKE SURE SO STAYS ZERO
                         ; MAKE SURE SK STAYS CLOCK
        XAS
        OGI
                         SEND START PULSE
                 2
        OGI
        LBI
                 2, 13
READ)1: ININ
                 14
        AISC
                         WAIT FOR EDC SIGNAL
                 READI1
        JP.
        OGI
                         HAVE ECC, ENABLE OUTPUTS
        INL
                         FREAD THE L LINES
        COMP
                         CREATE PROPER POLARITY
        XDS
        COMP
        OGI
                         ; DISABLE ADCORDO DUTPUT
        HAVE THE RESULT AT THIS POINT--USE IT IN WHATEVER
        ; MANNER IS REQUIRED BY THE APPLICATION
        LBI
                 2,10
        JSRP
                 CLRR
        JP
                 MEASUR
```

Figure 30A. A to D with ADC0800




Figure 30B. ADC0800 Interface Flow

9

the 8-bit conversion to be performed over a given window or range of input voltages. The reader should refer to the Naked-8™ data sheet for more information. Figure 31 indicates a basic interface of the Naked-8 to

the COP420. Again, the interface is simple and straightforward. The code required to interface to the device is minimal. Figure 32 illustrates the flow chart and code required to do the interface.




Figure 31. COP420 - Naked-8 Interface

; INTERFACE TO NAKED B(TM)

NAKI-DB:	OGI	15	SET ALL G LINES HIGH(USUALLY DONE AT
			; POWER UP
	LEI	0	TRI STATE THE L LINES FOR READING
LOOP:	OGI	14 -	SEND CHIP SELECT LOW(CS BRACKETS OTHER SIGNAL)
4.5	OGI	10	CS LOW AND WR LOW = START CONVERSION
	OGI	14	RAISE WR
	OGI	15	; RAISE CS, NAKED 8 IS NOW CONVERTING
LOOP2:	ININ		; WAIT FOR THE INTR SIGNALCOULD SAVE THIS TES
	AISC	8	; IF USED IN1 AND THE INTERRUPT FEATURE OF COP4
	JP	READ	; INTR IS LOW, DATA IS READY
	JP	LOOP2	
READ:	LBI	0,0	SET UP RAM LOCATION FOR READ
	OGI	14	SEND CS
	OGI	12	; SEND CS AND READ = OUTPUT ENABLE
	NOP		; WAIT-NEED WAIT ONLY 125NS, BUT 1 CYCLE IS MIN
			;TIME WE CAN WAIT
	INL		READ THE L LINES
	OGI	15	; TURN OFF THE NAKED 8CS AND RD HIGH
•	j		
	; DONE A	THIS P	OINT, DO WHATEVER IS REQUIRED WITH THE RESULT

Figure 32A. COP420/Naked-8 Sample Interface Code




Figure 32B. COP420/Naked-8 Interface Flow

Figure 33. MM5407 Interface

D. THE MM5407 AS AN A/D CONVERTER

The MM5407 is a digital thermometer usually used in conjunction with the MM5406 digital clock. However, the MM5407 can make a very effective analog to digital converter. The heart of the MM5407 is, in fact, an analog to digital converter. The device is designed to interface directly with the LM134 temperature transducer which produces an output voltage related to temperature. The relationship is 10mV per degree Kelvin. The MM5407 is specified to operate from -40°C to +88°C (233°K to 361°K). The device provides a serial output with the result in either centigrade or fahrenheit. The accuracy is ±2°F.

Now, translating all of this into the pertinent information that we need we get the following: The MM5407 will perform an analog to digital conversion for input voltages in the range of 2.33 volts to 3.61 volts. The result is accurate to about ± 10 millivolts. This translates to an accuracy of 7 bits ± 1 bit. The interface,

as shown in Figure 33 is not complex. Note that here SK is not being used for the clock because SK is too fast. The clock input on the MM5407 has an upper limit of 10kHz. Also because of the speed, we are using IN3 rather than serial in as the input from the MM5407. Note also that the MM5407 is a nine volt device although the interface signals are TTL compatible. The COP420 is a 5 volt device. However, the COP420L will run at 9 volts and thereby remove a requirement for two power supplies. If the user system has dual supplies, the dual supply requirement is not serious.

Once the data is read into the COPSTM device, the processing required is simple. One need only add 273 to the number received (if the MM5407 is operated in the Centigrade mode) to create the proper voltage value. Obviously, if a different range is desired, it would be possible to do some scaling at the input of the MM5407 to create the proper voltage. The COPS device would then have to account for this scaling — generally a straightforward task.

```
CODE FOR MM5407/COP420 AS A TO D CONVERTER
        GO AND GI ARE HIGH ON ENTRY TO THE ROUTINE
MM5407: CLRA
                         RUN A FEW CLOCKS TO DO THE CONVERSION
        AISC
                 8
        LBI
                 2,12
LOOP:
        JSRP
                 CLOCK2
        NOP
        LD
        AISC
                 LOOP
        . IP
        STII
                         ; NOW CLEAR OUT THE MEMORY FOR READING
                 0
        STII
                 O
        STII
                 0
                         ; 0 TO 2, 12 THRU 2, 15
        STII
                 0
START:
        LBI
                 2,12
                         NOW SEND START TRANSMIT SIGNAL AND MAINTAIN
        JSRP
                 CLOCK1
                         ; TIMING
        NOP
        JSRP
                 CLOCK2
        NOP
        JSRP
                 CLOCK2
        NOP
        JSRP
                 CLOCK2
        NOP
RI-AD:
         JSRP
                 CLOCK2
                          NOW READY TO READ THE DATA(16 BITS)
        SMB
                          ; ALLOW FOR THE COMPLEMENT DATA ON THE READ
         JSRP
                 CLOCK2
                         ; I. E., COMPLEMENT THE INFO. WHEN READING IT
        SMB
                 2
         JSRP
                 CLOCK2
        SMR
                 1
         JSRP
                 CLOCK2
        SMR
                 O
        LD
                          ; NOW TEST TO SEE IF DONE
         XIS
         JP
                 READ
                          ; NOT YET FINISHED
                          ; NOW JUGGLE THE DATA TO PUT IT IN MORE DESIRAB
        LBI
                 2,13
        CLRA
                          ; FORM--MINUS/BLANK, TENS, UNIT
                          ; IGNORE 2, 12 BECAUSE WE KNOW IS CENTIGRADE MODE
        Х
        LBI
                 2,15
                          REFER TO MM5407 DATA SHEET
         X
                          ; INFO WAS IN FORM: UNITS, TENS, MINUS/BLANK
        LBI
                 2,13
        х
        LBI
                          NOW TEST TO SEE IF IS MINUS
                 2,15
                          ; ACCUMULATOR IS ZERO PRIOR TO THIS EXCHANGE
        х
        AISC
                          ; TEST FOR THE MINUS CODE
                 ADD273
         JP
                          ; IS MINUS, TAKE TENS COMPLEMENT OF NUMBER
CUMPL:
        SC
        LBI
                 2,13
                          ; ALSO, ZERO IS IN MINUS POSITION
COMP2:
        CLRA
        CASC
        ADT
        XIS
         JP
                 COMP2
ADD273: LBI
                 1, 13
                          NOW SET UP TO ADD 273 TO THE RESULT
         STII
                 3
                 7
        STII
        STII
                 2
```

Figure 34A. MM5407/COP420 A/D Interface Code

```
RC
         LBI
                  1.13
ADDLP:
         LD
                  3
         ATSC
                  6
         ASC
         ADT
         XIS
         JP
                  ADDL.P
(FIN)SHED AT THIS POINT, DO ANY REQUIRED SCALING, ETC. HERE
         RET
         . PAGE
                            THE REQUIRED SUBROUTINES HERE
                  2
CLOCKI: CLRA
                  0
         OGI
                            ; SEND CLOCK AND START SIGNAL LOW
         JP
                  CLK
CL OCK2:
         OGI
                  2
                            ; SEND CLOCK ONLY LOW
         CLRA
CLK:
         AISC
                  3
                            ; MAKING SIMPLE TIMING LOOP-HERE ADJUSTING FOR
                            ; TOTAL PERIOD = 1000s(25 CYCLE TIMES AT 40s; INSTRUCTION CYCLE TIME) -- HERE USING 13 CYCLE
                  . -1
         JР
                  4
         AISC
         JP
                            ; TIMES ON, 12 CYCLE TIMES OFF
         OGI
                            SET CLOCK BACK HIGH
         NOP
                            ; THESE NOP'S FOR TIMING ONLY
         NOP
         NOP
         NOP
         ININ
                            READ THE INPUT LINE(13)
         AISC
                  8
         RET
         RETSK
```

Figure 34A. MM5407/COP420 A/D Interface Code, cont'd




Figure 34B. MM5407 as A/D Converter Flow Chart

9

VIII. Conclusion

Several analog to digital techniques using the COPS™ family have been presented. These are by no means the only techniques possible. The user is limited only by his imagination and whatever parts he can find. The COPS family of parts is externely versatile and can readily be used to perform the analog to digital conversion in almost any method. Generally, those techniques where the COPS device is doing the counting or timekeeping are slow. However, those techniques are generally slow inherently. The fastest methods are those where the conversion is being done offboard and the COPS device is merely reading the result of the conversion when required. Also, an attempt has been made to illustrate the lower cost techniques of analog to digital conversion. This, by itself, restricts most of the techniques described to about 8-bits accuracy. As was mentioned several times, the greater the accuracy that is desired the more accurate the external circuits must be. Ten and twelve-bit accuracies, and more, require references that are accurate. These get very expensive very rapidly. There is nothing inherent in the COPS devices that prevents them from being used in accurate systems. The precautions are to be taken in the system regardless of the microcontroller. The only problem is that, in those accurate systems where the COPS device is doing the timekeeping and counting, this increased accuracy is paid for by increased time to perform the conversion.

Several devices have been used in conjunction with the COPS device in the previous sections. It is again recommended that the user refer to the specific data sheets of those devices when using any of those circuits. It must again be mentioned that the standard precautions when dealing with analog signals and

circuits must be taken. These are described in the National Semiconductor Linear Applications Handbook and in the data sheets for the various linear devices. These precautions are especially significant when greater accuracy is desired.

The COPS family of microcontrollers has shown itself to be very versatile and powerful when used to perform analog to digital conversions. Most techniques are code efficient and the microcontroller itself is almost never the limiting factor. It is hoped that this document will provide some guidance when it is necessary to perform analog to digital conversion in a COPS system.

IX. References

- 1. "Digital Voltmeters and the MM5330", National Semiconductor Application Note AN-155.
- Walker, Monty, "Exploit Ladder Network Design Potential." Part One of two part article on ladder networks. Magazine and date unknown.
- 3. Wyland, David C., "VFC's give your ADC design high resolution and wide range." *EDN*, Feb. 5, 1978.
- Redfern, Thomas P., "Pulse Modulation A/D Converter" Society of Automotive Engineers Congress and Exposition Technical paper #780435, March 1978.
- National Semiconductor Linear Applications Handbook, 1978.
- 6. National Semiconductor Linear Databook, 1980.
- National Semiconductor Data Acquisition Handbook, 1978.

COPS[™] Television Controller

National Semiconductor COP Note 2 Brett K. Nelson May 1980



Introduction

As part of National Semiconductor's continuing effort to define and implement a full spectrum of COPS Television Controllers (CTCs), this document will describe progress made in programming a COP420 to serve as a prototype 'low-end' CTC. Used in conjunction with an MM5439 Phase Locked Loop (PLL) and an MM5450 display driver, this processor allows a television receiver to have the following functions:

- 1. Frequency Synthesis Tuning
- 2. Keyboard Scan and Decode
- 3. MM53126 Format Serial Decode
- 4. 64 Level Analog Outputs
- 5. Direct Channel Entry
- 6. Channel and Fine Tune Slewing
- 7. Analog Output Slewing
- 8. LED Channel Display
- 9. Last Channel Memory

System Overview

Shown in Figure 1, the heart of the CTC prototype hardware is the COP420 itself. This particular member of National's COPS family of 4-bit microcontrollers has 1024 bytes of program memory, 64 digits of scratch-pad RAM, 24 input and output pins, and an efficient 49-member instruction set. It is the workhorse of the television tuning

system and provides the processing power to scan the keyboard, decode the serial input, run the channel display, and control the PLL. System capabilities may be enhanced or scaled-down for different markets simply by changing the processor's algorithms. This flexibility combined with low-cost makes the COPS family, and in particular the COP420, a standout in the field of high-volume, low-to-medium range television controllers.

The MM5439 PLL is of next importance in the prototype system. Originally designed for the European Microprocessor Television Controller (MTC) market, the 5439 offers capabilities found in traditional PLL circuits as well as general purpose input and output pins and 6 pulsewidth modulation D/A converters. This allows the COP420 to use it to band-switch the UHF and VHF tuners in addition to providing analog outputs for controlling television parameters such as volume, brightness, and color. The MM5439 operates with a 14-bit code and is capable of resolving the RF spectrum into 64 kHz steps; more than adequate for U.S. Television receivers.

The serial input of Figure 1 is generated by using an MM53126 infrared remote control circuit. The MM53126 scans and decodes a key closure and provides serial data to drive infrared transmitter diodes. At the receiving end, the infrared signal must be detected and amplified to provide a digital signal for the COP420. The COPS device provides the intelligence to receive the serial data




Figure 1. CTC Block Diagram

and to route program control just as if the key entry originated from the main keyboard.

The third circuit shown in Figure 1 is the MM5450 display driver. The 5450 is a direct drive, serial input, 35-segment LED driver. Due to its serial nature, it is best interfaced to the COPS' serial output port. The 5450 is gaining popularity because of its low-cost, adjustable high-current outputs, and low-noise non-multiplexed display format. Its sole duty in the system is to display the current channel number.

Hardware Description

Utilizing the MM5439 as the system PLL dictated the basic structure of much of the prototype circuitry. The MTC series of components were designed to be MICROBUSTM compatible. That is, they were designed to connect to an 8-bit bi-directional data bus, address lines, and control strobes. The COPSTM family of processors does not possess a traditional bus structure, and to interface to a parallel bus device such as an MM5439 requires that COPS inputs and outputs emulate the data, address, and control bus functions. Figure 2 illustrates the use of the COPS L pins as the data bus, the G port for addressing, SK as a read strobe, SO as a write strobe, and DO as chip select.

Figure 2 also details the 5439 D/A, band-switching, and oscillator circuitry. The D/A interface is a simple capaci-

tor integrator that requires a current source from within the receiver chassis. UHF/VHF band-switching is accomplished by using 3 general purpose open-collector outputs to drive dual transistor 24 volt buffers. The one transistor 4.0 MHz crystal oscillator also shown provides the stable reference needed by the PLL. In addition, it is used to generate a 4-microsecond instruction cycle within the COP420. This speed is necessary to insure that pulse-position-modulated (PPM) signals coming from the MM53126 are properly decoded.

The MM5439 and UHF/VHF tuner interface shown in Figure 2 is somewhat more complicated. By comparing the UHF/VHF local oscillator to the 4 MHz system clock, the 5439 generates two negative-going signals that are designed to raise or lower the varactor tuning voltage, and thus close the frequency synthesis loop. To accomplish this an LF351 is configured as a differential integrator to generate the tuning voltage. The single-pole filter on the output is to minimize transients. The PLL NMOS circuitry in the 5439 is not fast enough to handle the tuner local oscillator directly, so two counters are used to divide this frequency down. The SDA2001 ECL prescaler divides the frequency first by 64, and then the 74LS169 alternately divides by 15 or 16 under 5439 control.




Figure 2. Low-End CTC Schematic

Software Description

The major features of the software written for this lowend CTC implementation are described in the flowchart of Figure 3. Readily observable items of interest are the initialization, serial-input, delay, and instruction decode portions of the program. The function blocks comprising the PLL code calculations, serial processing, and display routines are less noticeable, but worthy of additional mention. They will now be summarized.

To successfully tune the television receiver a 14-bit code must be presented to the MM5439 PLL. This 14-bit

binary code is calculated from current BCD channel number using the following equation:

PLL CODE = CHANNEL NUMBER * 6 MHz + BIAS

The variable marked BIAS is necessary because there are gaps between channel groups in the American television RF spectrum. BIAS will have different values for the channel ranges 2-4, 5-6, 7-13, and 14-83.




Figure 3. CTC Major Program Flow




Figure 3. CTC Major Program Flow (cont'd)

The most time critical software operation encountered was processing the remote serial input stream. Speed considerations necessitated that this routine be broken into two portions, reading and decoding. Reading the stream required that the time between each pulse in the 14-bit code (counting start and stop bits) be saved in a unique memory location. Figures 4 and 5 illustrate the pulse timing and serial format. Only after all 14 bits were received could the timing be analyzed for validity and converted into a parallel code. Because the MM53126 generates a continuous stream of pulse packages during key depression, a form of debouncing was also needed on the input so only the first packet was decoded as an instruction.




Figure 4. Pulse-Position-Modulation (PPM) Timing




Figure 5. Format of Remote Control Signal 0111001110

The keyboard routine scans the key contacts by sweeping a logic low through the column outputs and checking for a resulting low on the row inputs. Once a key closure is sensed, it is converted into a unique 1 of 16 code and acted upon. It must then be released 64 milliseconds before a new key may be processed.

The last major routine shown only as a function block in the flowchart is the MM5450 display interface routine. In preparation to passing segment data to the 5450, the COP420 must first convert each digit of the channel number into its seven-segment display equivalent and place that information in a buffer. The final part of the display routine is simply serializing that buffer along with a start bit to the MM5450.

As previously stated, the COP420 has 64 digits of scratchpad RAM. Well designed data structures within this RAM will optimize overall program efficiency. With this in mind, the CTC structures were defined and assigned to particular positions in memory. Table 1 breaks down the program data structures and lists the number of 4-bit digits needed for each. RAM efficiency for this program was 39/64 or approximately 60 percent.

Table 1. CTC RAM Allocation

Data Description	Digits Used
PLL Code and band data	5
Display and PLL word area	5
Remote input buffer	13
Remote command buffer	3
D/A mirror values	6
Current channel	2
Channel storage	2
Flags	2
Key decoding	2
Misc.	2
Total	39

Listed in Table 2 are the major routines in the low-end CTC program and their respective ROM usage. ROM efficiency in this case would be 780/1024 or 76 percent.

Table 2. CTC ROW Allocation

	50
Initialization	00
PLL code calculation	80
Increment, decrement, PLL I/O	130
Remote input	80
Remote input decoder	20
Keyboard	100
MM5450 display	50
7-segment look-up table	10
Channel check	20
Slew control	40
PLL fine tune	20
Instruction decoding and main loop	180
Total	780

Conclusions

A COP420 has been shown to be ideal in performing the functions of a low-end television controller. Manufacturers integrating COPS devices into their television receiver designs would benefit from cost and capability advantages. Due to the fact that ROM and RAM are under utilized in the software described, it would be logical and cost-effective from a product viewpoint to expand the low-end concept and take full advantage of the COP420 by incorporating mid-range features into the controller software. Conversely, a lesser member of the COPS family could perform a subset of the functions presented in more cost-driven applications.

Design Considerations for a COP420C-Based Telephone-Line Chris Stacey **Powered Repertory Dialer**

National Semiconductor COP Note 3 August 1980



Introduction

The COP420C is a CMOS member of the COPS™ lowcost microcontroller family. Its port flexibility and low power consumption make it an ideal controller for various functions which are attractive for a "smart" telephone set, capable of being powered from the telephone line.


Figure 1 illustrates a repertory dialer phone with a library of fifteen frequently used numbers, (plus the last number dialed) stored in a standard CMOS RAM. A push-button keyboard, scanned directly by the COP420C. enables telephone numbers to be keyed in and dialed out directly or a telephone number to be stored in the RAM and dialed automatically. An abbreviated code can be used for store access or separate keys provided for individual stored numbers. Either series or shunt mode loop-disconnect signalling can be generated with software routines under control of the internal timer. Alternatively, the system can control a dual tone multifrequency generator. An expandable LCD display is also provided, using drivers interfaced via the COPS serial port. Features such as a real time clock, call timing. alarm and calculator can readily be added, either in software or with low-cost peripheral devices.

The circuitry shown can operate on a single supply rail as low as 3V, consuming only 1 mA of current in the offhook fully operational state. If necessary, this can be reduced as low as 200 µA during loop signalling. In the onhook condition a bias current of typically only 10nA is required by the CMOS RAM to retain data.

To optimise the design, both hardware and software should be considered together.

The first task is to define the desired sequence of events, construct a flow chart and plan the store and COP420C RAM maps. A protocol similar to the following could be used:

- 1. A CMOS RAM is mapped into blocks each storing a 16-digit number. There are 16 such blocks in this example (numbered O-15). Digits are stored in BCD format.
- 2. A code is defined to be keyed in so that numbers to be written to or read from the store can be differentiated from numbers for direct dialing. For example, using a 3×4 keyboard:






Figure 2. 256 × 4 CMOS RAM Map

- a) to direct dial a number and enter it into store block
 O (last number dialed): nnn...n
- b) to automatically dial a number stored in block number 'b': *b
- c) to dial a number and write it into store block 'b': nn...n#b
- d) to enter a number into store block 'b' without dialing out: #nn...n#b

Note that, if there are less than 16 digits in a telephone number, it is necessary to identify the last digit, so that dialing stops at the correct stage. This is conveniently done by using the #b to add a unique code (e.g., 1111) in the memory location after the last digit. Then a test is made for this "stop" code prior to dialing out each digit.

- 3. One 16 × 4 bit register in COP420C RAM(B) is allocated to temporary storage of the telephone number to be processed (say register 0), and two pointers are also set up in one of the other registers. One pointer stores the "nibble" location in register 0 where the next digit (entered from keyboard or store) is to be written into RAM(B); the other stores the "nibble" location in register 0 of the digit currently being dialed out. After dialing out each digit, these write and read pointers are compared to determine if there are further digits to be dialed.
- 4. For block lengths of 16 digits, the storage block number 'b' (expressed in four bit binary e.g., b₄b₃b₂b₁) conveniently becomes the four most significant bits of the store address of each digit of a telephone number, as shown in Figure 2.

For storage of telephone numbers in block lengths other than 16 digits this method does not allow the maximum packing density of the memory to be achieved. For better efficiency a look-up table should be created in COP420C ROM. This lists the memory addresses of the first digit of each telephone number. The block number b' can then be used as the four least significant bits of the ROM table location containing the address of the first digit of block b' in the store. This block start address is then fetched from ROM using the LQID instruction, followed by CQMA. The addresses of subsequent digits in a number are easily computed by incrementing the start address.

CMOS Ram Interface

A 256 × 4 bit CMOS RAM is well suited to the COP420C architecture; and provides conveniently organized storage for 16 telephone numbers of 16 digits each, or similar multiples. The 8 bit bi-directional, TRI-STATE® L-port on the COP420C directly drives the RAM address inputs. Several options are available for interfacing to the RAM data input and output ports. A particularly economic solution is available using the 18 pin MM74C921 CMOS RAM, which has common data I/O and three control lines rather than the usual two. This enables the RAM DATA-OUT drivers to be tri-stated during both read and write operations. Thus the DATA-IN/OUT port can be multiplexed on the COP420C L-port without bus contention when the L-port drivers are driving the bus. The RAM data port is connected to L4-L7, which is more convenient than L0-L3 when using the INL instruction to read data from the store. The data is read directly into the RAM(B) location pointed to by Bd.

Outputs G0, G1 and G2 are used here to drive the MM74C921 store control lines, although any of the G or D outputs could be used.

To address the store, DATA-OUT is tri-stated by taking $\overline{\text{CEL}}$ high, so that the L-port output drivers control the bus. The address is strobbed into the RAM under $\overline{\text{ST}}$ control, then the address is removed enabling the bus to be used for data transfer. Option 00 should be chosen for all L outputs so that the L-port can be tri-stated during a store read operation — the RAM data outputs will drive the bus.

An example routine to write a digit into the store, with correct timing, is shown in List 1. To read a number from store into the COP420C internal RAM(B) takes, typically 30 instruction cycles per digit, or 480 cycles for a 16-digit number. This takes approximately 32 ms with a 480 kHz clock, divided by 32 option (using a 455 kHz low-cost ce ramic resonator in anti-resonant mode). Thus, for abbreviated dialing, a complete number can be read from store without significant delay to the start of loop signalling.

For on-hook data retention it is necessary to power the store RAM from a back-up battery or via a $10\,M\Omega$ resistor from the telephone line side of the hookswitch. The transistor inverters on the MM74C921 control inputs ensure that stored data is not corrupted as the COP420C powers up or down under hookswitch control.

Pull-down resistors on the address inputs are also recommended to ensure that these inputs do not "float" between the guaranteed input logic levels and cause increased current consumption. 100 kohms minimum must be used for circuit operation down to 3V. Contact your National Semiconductor representative for further assistance on operating the MM74C921 at reduced supply voltages (3 to 5 V).

Memory Expansion

Larger memories, for example a 1K × 4 CMOS RAM, can be used by adding latches which are loaded with the additional address line information via the L, D or G ports. Alternatively, the COP451 RAM Interface Chip generates address capability for 1-bit wide RAMS up to 8 K bits. Store data is organized in 64 bit blocks accessed via the COP420C SIO port, leaving the L port free for peripheral chip selects or other functions.

COP499 CMOS RAM Solution

An alternate scheme, particularly attractive for smaller stores, is to use the COP499 256 bit CMOS RAM with power-down control switch. The RAM is organized as four registers, each of 16 4-bit "nibbles," enabling one 16 digit (or two 8 digit) telephone numbers to be stored per register.

Data transfer between COP420C RAM registers and the store is via the SIO port, at a rate of one bit per instruction cycle. Thus a typical search and read of a 16 digit telephone number takes only a few milliseconds in this system.

Keyboard Interface

The keyboard interface depends on whether separate keys are to be provided for each stored telephone number or an abbreviated code is used to address a number within a block in the store. The latter method is illustrated here, using a 3×4 single-contact keyboard. COP420C outputs D1-D3 are used to scan the columns, and the rows are read by inputs IN0-IN3.

Keyboards as large as 8×4 can be directly interfaced by multiplexing the scan on the 8-bit L-port. In this case, each scan line must be diode isolated from other peripheral devices on the L-port to ensure that multiple key closures cannot corrupt data intended for the peripheral. Separating the keyboard from the store interface, as shown here, simplifies keyboard monitoring during loop signalling routines.

Methods of keyboard scanning, debounce and decoding are well documented with software listings, in the COPSTM Family User's Guide, Section 5.3. As keyboard routines are usually the most frequently used of all repertory dialer functions, every effort should be made to maximize their efficiency. For minimum COP420C clock frequency, hence minimum supply current, keyboard scan intervals and debounce times must be as long as possible. Keypads with adequate hysteresis can accept scan intervals as long as 15 or even 20 milliseconds, with only two consecutive scans of a key required for validation.

Loop-Disconnect Signalling

The design thus far has left pins D0 and G3 still available for use as outputs dedicated to driving interface circuits to make and break the loop current at 10 (or 20) pulsesper-second, and to mute the receiver during outpulsing. These outputs are controlled by software timing routines which generate 60 and 40 millisecond delay loops for a 1.5:1 break/make ratio, or 67 and 33 millisecond delays for a 2:1 break/make ratio. An inter-digit pause interval of, typically, 800 milliseconds is also required.

The easy method of writing these delay routines is to set up loop count constants which are incremented after a fixed number of instruction cycles. These instruction cycles are, of course, put to good use by including keyboard, display or other routines (taking care that no conditional jumps are included which might vary the loop length or, worse still, cause an exit from the loop). NOP (No Operation) instructions may be necessary to achieve the desired loop length, although they do waste valuable ROM space. The oscillator frequency, loop constant and loop length should be calculated together to obtain the desired delays with maximum programming efficiency.

Several other timing methods are described in the $\mathsf{COPS^{TM}}$ Family User's Guide, Section 4.5.

These timing schemes are generally implemented with the COP420C running at normal speed and current consumption. As such they are particularly suitable for series mode pulse dialers, where the pulsing loop includes the resistance of the speech network. Some specifications, however, impose additional constraints, such as requiring the pulsing element to shunt the speech network. This results in virtually no voltage available at the telephone terminals to supply the dialer during loop make periods. In addition, the loop current during a loop break period may be specified to not exceed a certain value, sometimes as low as 200 microamps.

Solutions to both of these problems involve careful power supply design, using a capacitor to maintain power to the circuit during dialing interruptions. The current consumption must therefore be reduced to a minimum by using the slowest possible instruction cycle time consistent with the execution of the real-time routines, such as keyboard scanning and signalling.

A method of further reducing COP420C current consumption during dialing is to use the idle mode and onchip timer to generate loop make and break timing routines. For example, for a 2:1 break/make ratio at 10 pps a timing loop is set up consisting of 8192 clock cycles, which is the period of the COP420C timer. With an oscillator frequency of 480 kHz, divided by 32 as before, the timing loop length turns out to be 17.07 milliseconds. This is an adequate interval between keyboard scans, and four such loops can provide a 68.24 millisecond loop break period. The oscillator frequency can be changed to provide other loop break periods.

Figure 3 illustrates this method.

A digit train is started by setting the MUTE output and timing a pre-pulsing pause if required. Before starting the first break period, an IT, (Idle till Timer) instruction is executed in order to synchronize the break period with




Figure 3. Loop Break Period Timing Using Idle Mode

the start of the 8192 cycle timer. When the timer overflows, the COP420C wakes up and starts the break period timing routine, which will count four 17.07 millisecond timed loops. Then a loop count of Hex C (12) is set in RAM (B) and the D0 or (G3) output set to the loop break state. After another scan of the keyboard the IT instruction puts the COP420C into the low power mode for the remainder of the 8192 clock cycles.

When the timer next overflows, the COP420C wakes up, scans the keyboard and then interrogates the loop count to see if the end of the break period has arrived. If not, the loop count is incremented by one and another IT instruction puts the COP420C into the low power mode for the remainder of the Timer period.

After four of these loops, i.e. 68.24 milliseconds, the loop count is Hex F, and therefore overflows and sets the carry when incremented. A Skip on Carry (SKC) instruction then exits the break period timing routine and enters a loop make period routine of two 17 millisecond timed periods.

Timing routines such as this, using the idle mode, reduce the COP420C mean I_{DD} current by typically 50%. As no code is executed during idle mode timing, operations such as memory access and display updating are inserted during inter-digital pauses. For larger systems, which may require too many real time routines to enable idle mode timing to be used, a dual clock option is available. The DO output becomes a fast RC controlled oscillator for executing most routines, then for accurate timing at reduced power consumption the CKO oscillator is used with a low frequency crystal, e.g., a 32 kHz watch crystal.

The several timing methods available on the COP420C enable a wide variety of system configurations to be designed which can satisfy all the constraints of a telephone line-powered pulse dialer.

Dual-Tone Multi-Frequency Signalling

The standard form of fast 2-of-8 tone signalling is easily implemented by adding a device such as the National Semiconductor MM53130 Touch ToneTM generator to the L port. This device, which normally directly scans the keyboard itself, has a pin selectable option to accept binary coded data on the four row inputs. It is shown in Figure 1 connected to outputs $L_0\text{-}L_3$. Timing loops, generated in the same way as those for pulse dialing, control the duration of output tone generation by connecting the Tone Disable pin to the COP420C D0 output.

The MUTE function is generated by the MM53130 itself, so that G3 becomes available for use as a general purpose bidirectional I/O pin. Possible uses include reading a strap to logic "1" or "0" to determine whether particular facility routines are required; raising a status indication (following on-hook dialing, for example); or chip-enable for some additional peripheral device.

Display

Recent improvements in liquid crystal display technology, together with new integrated driver circuits, make LCD a suitable choice for a reliable low-power display. This enables not only the dialed number to be displayed, but also the addition of facilities such as clock, timer and calculator if desired.

Low cost drivers for both multiplexed and direct displays are easily added to COPSTM systems using the MICRO-WIRETM interface. This uses the SIO register and SK output to serially clock data into various peripheral devices. The COP472 display driver, for example, decodes serial display and control data and provides multiplexed drive for 12 segments on each of 3 back-planes e.g. $4\frac{1}{2}$ digits.

While multiplexed LCD's work well in 5 to 12 V systems, reduced contrast at lower voltages tends to make direct drive preferable. For operation down to 3 V in this system the MM5452 32 segment driver is used. Like all MICRO-WIRETM compatible peripherals, multiple devices can be cascaded by providing each with a separate CHIP ENABLE line for unique addressing. The desired CHIP ENABLE is taken low prior to clocking in 32 bits of data (one per segment) plus four additional clock pulses for internal control. No further action is required until it is desired to change display data, as display refreshing is independently controlled by the on-chip oscillator. Furthermore, because clock and data are internally gated together in the MM5452 the CHIP ENABLE inputs can be multiplexed on the COP420C L-port provided the SK clock is kept at static logic '0' when not updating the display. Thus, up to 8 display drivers or other peripherals can be driven via the MICROWIRETM interface without the need for additional decoders.

Conclusion

Many other variations are possible on the repertory dialer scheme presented here. Call timing routines can be added; so can a real time clock if an on-hook power source is available; strapping fields for option selection can be read via the serial input SI, or can be multiplexed on the L-port. The L-port, in particular, is seen to be extremely flexible both in hardware and software capability, enabling a minimum device count system to be built without the need for I/O expanders. Use of the on-chip timer enables all the specifications for a telephone line powered repertory dialer to be met. If local power is available, the NMOS versions of the COPS™ family can also be considered.

Where mounting space is a problem, National Semiconductor can offer a low-cost custom module solution, whereby the devices are attached in die form to a circuit board, along with the display. Consult your local National Semiconductor Sales office for details.

COP CROSS ASSEMBLER PAGE: 1 REPEX

1						
1 2 3 4 5 6 7 8 9				; INTO THE F ; TELEPHONE ; DEMONSTR ; THE START ; HEX 15, WH ; BEGINNING	OUTINE TO WI IRST ADDRESS E NUMBERS OF ATE THE USE ADDRESS. TH ICH WILL BE S	RITE THE DIGIT IN REGISTER 0, 0 S SPACE IN STORE BLOCK 1. F 20 DIGITS ARE CHOSEN TO DF A LOOK-UP TABLE TO GENERATE US, BLOCK 1 START ADDRESS IS STORED IN A LOOK-UP TABLE TION OF1 (MUST BE IN SAME 4
10						
11 12	000	00	WDITE.	OLDA:		
13	000	00	WRITE:	CLRA	•	
		3350		OGI	0	DOWNER TO BLOOK NO. IN DAMES
14	003	2E		LBI	2, 15	; POINT TO BLOCK NO. IN RAM (B)
15	004	5F		AISC	15	; LOAD F INTO ACCUMULATOR
16	005	BF		LQID		; CONTENTS OF F1 PUT IN Q
17	006	2D		LBI	2, 14	; WANT ADDRESS COPIED IN RAM (B)
18	007	332C		CQMA		; ADDRESS UPPER NIBBLE IN 2, 14
19	009	2C		LBI	2, 13	
20	00A	06		X		; ADDRESS LOWER NIBBLE IN 2, 13
21	00B	3364		LEI	4	; ADDRESS OUT TO 74C921
22	00D	3357		OGI	7	; ST, WE, CEL GO LO
23	00F	2320		LDD	2, 0	; PUTS FIRST DIGIT IN ACC
24	011	333C		CAMQ		; DIGIT OUT TO 74C921 DATA PORT
25	013	3350		OGI	0	; DATA STROBED IN
26	015	3360		LEI	0	; TRI STATE L
27		00F1		. = X'F1		
28	0F1	15		.WORD X'15		
29				END		

The COP444L Evaluation Device 444L-EVAL

National Semiconductor COP Note 4 Leonard A. Distaso February 1981



The 444L-EVAL is a preprogrammed COP444L intended to demonstrate operating characteristics and facilitate user familiarization and evaluation of the COP444L and the COP5TM family in general.

The 444L-EVAL has two mutually exclusive operating modes: an up/down counter/timer or a simple music synthesizer. The state of pin L7 at power up determines the operating mode.

1. The 444L-EVAL as a Simple Music Synthesizer

Figure 1 indicates the connection of the 444L-EVAL as a simple music synthesizer. As the diagram indicates, the

connections required for operation are minimal. The oscillator may be a crystal circuit using CKI and CKO; an external oscillator to CKI; or an RC network using CKI and CKO. As should be expected, the crystal circuit provides the greatest frequency stability and precision. The RC network will provide an acceptable oscillation frequency but that frequency will be neither precise nor stable over temperature and voltage. The external oscillator, of course, is as good as its source. The frequencies for the various notes and delay times are set up assuming that the oscillator frequency is 2 MHz. Three modes of operation are available in the music synthesizer mode: play a note; play one of four stored tunes; or record a tune for subsequent replay.




Figure 1. 444L-EVAL as simple Music Synthesizer

1.A. Play a Note

Twelve keys, representing the twelve notes in one octave, are labeled "C" through "B". Depressing a key causes a square wave of the corresponding frequency to output at GO. The user may drive a piezo-ceramic transducer directly with this signal. With the appropriate buffering, the user may use this signal to drive anything he wishes. A simple transistor driver is sufficient to drive a small speaker. The user can be as simple or as complex as he desires at this point — e.g. he can do some wave shaping, add an audio amplifier, and drive a high quality speaker.

The 444L-EVAL has a range of two and one-half octaves: the basic octave on the keyboard (which is middle C and the 11 notes above it in the chromatic scale), one full octave above the basic octave and one-half octave below the basic octave. The notes in the basic octave are played by depressing the appropriate key (one key at a time - the keyboard has no rollover provisions). A note in the upper octave is played by first depressing and releasing the U SHIFT key and then depressing the note key. Similarly, a note in the lower one-half octave is played by first depressing and releasing the L SHIFT key and then depressing the note key. Two other shift keys are present; UPPER and LOWER, All notes played while the UPPER key is held down will be in the upper octave. Similarly, notes F# through B when played while the LOWER key is held down will be in the lower onehalf octave. The lower octave notes C through F are not present and depressing any of these 6 keys while the LOWER key is held down or after depressing the L SHIFT key will play the note in the basic octave.

1.B. Play Stored Tune

The 444L-EVAL can play four preprogrammed tunes. Depressing PLAY followed by "\",", "14", "12", or "1" will cause one of these tunes to be played. The tunes are:

PLAY 1 — Music Box Dancer
PLAY ½ — Santa Lucia
PLAY ¼ — Godfather Theme
PLAY ⅓ — Theme from Tchaikowsky
Piano Concerto #1

1.C. Record A Tune

Any combination of notes and rests up to a total of 48 may be stored in RAM for later replay. A note is stored by depressing the appropriate key(s), followed by the duration of the note ($\frac{1}{16}$ note, $\frac{1}$

Only one tune may be stored, regardless of length. Attempts to store a new or second tune will erase the previously stored tune. There are no editing features in this mode. (In a "real system" of this type some form of

editing would be desirable. It would not be difficult to add editing features.)

NOTE: The accuracy of the tones produced is a function of the oscillator accuracy and stability. The crystal oscillator, or an accurate, stable external oscillator is recommended.

2. The 444L-EVAL as an Up/Down Counter/Timer

By connecting pin L7 to V_{CC} and providing power and oscillator the 444L-EVAL functions as an 8 digit binary/BCD up/down counter. In addition, an approximate 1Hz signal is produced by the device. The 444L-EVAL can drive a single digit LED display directly. With the appropriate driver (COP472, COP470, MM5450/5451) the device can drive a 4 digit LCD, VF, or LED display. Any combination of these displays can be connected at any given time.

The binary/BCD and up/down modes are controlled by the states of input pins IN0 and IN2 as indicated below:

IN0 = 1 (Default state) — BCD counter
IN0 = 0 — Binary Counter
IN2 = 1 (Default state) — Count Up
IN2 = 0 — Count Down

The up/down control may be changed at any time. Changing the binary-BCD control during operation clears the counter before counting begins in the new mode.

Pins G2 and G3 provide display control to the user. He can choose to view either the most significant 4 digits of the counter or the least significant 4 digits of the counter. Further, the user can disable the update of the 4 digit displays. The controls are as follows:

displays
G2 = 0 Disable update of 4 digit displays
G3 = 1 (Default state) Display least significant 4 digits of counter

G2 = 1 (Default state) - Enable update of 4 digit

Display most significant 4
digits of counter

The single digit LED display displays the least significant digit of the counter. (Note, the direct drive capability for the single digit LED display refers to a small LED digit — NSA1541A, NSA1166, or equivalent.)

2.A. I/O Mode

G3 = 0

The 444L-EVAL has the capability to allow the user to read or write the 8 digit counter through the L port. In the I/O mode, the single digit LED display is disabled. The 4 digit displays are not affected. In this mode pins D0 and IN3 are used for the handshaking sequence. D0 is a Ready/Write signal from the 444L-EVAL to the outside; IN3 is a Write/Acknowledge from the outside to the 444L-EVAL. Data I/O is via L0-L3 with L0 being the least significant bit. Data is standard BCD for the BCD counter mode or standard hex for the binary counter mode. The digit address is on pins L4-L6 with L4 being




Figure 2. 444L-EVAL in Counter Mode

the least significant bit. Digit address 0 is the least significant digit of the counter; digit address 7 is the most significant digit of the counter. The I/O modes are controlled by pins G0 and G1 as follows:

- G0 G1
- 0 Output data with handshake, single digit LED off
- 0 1 Input data with handshake, single digit LED off
- 1 0 Auto output, no handshake, single digit LED on
- 1 Default condition, No I/O, single digit LED displays least significant digit of counter

2.A.1. Output Data with Handshake

With this mode selected the 444L-EVAL will output data with a handshake sequence. Note that the outputting of data is relatively slow as the device is counting and updating displays between successive digit outputs.

Before data is output, or the next digit of the counter is output, the 444L-EVAL must see IN3 (Acknowledge or ready from the external world high). The Ready/Write pin (D0) is assumed to be high at this point. With D0 high and IN3 high, the device will output the data and digit address. After the data and address are output, the D0 line — functioning as a write strobe here — goes low. The 444L-EVAL then expects the signal at IN3 to go low indicating that the external world has read the data. When the device sees IN3 go low, D0 will be brought high indicating that the sequence is ready to repeat as soon as IN3 goes high again. The counter digits are out-

put sequentially from least significant digit (digit address 0) through most significant digit (digit address 7). The sequence will continuously repeat as long as this mode is selected.

2.A.2. Input Data with Handshake

The 444L-EVAL will take data supplied to it and load the counter. The sequence is similar to that described above for the output mode. The external device(s) supplies both the data and the digit address where that data is to be loaded.

When sending data to the 444L-EVAL, the external circuitry must test that the device is ready to receive data (D0 high). Then the data and address should be presented at the L port. Then the Write signal (IN3) should be driven low. The 444L-EVAL will read the data and then drive D0 low. When D0 goes low, the external circuitry should bring IN3 high. After IN3 returns high, the 444L-EVAL will signal it is ready to receive data by sending D0 high. Note that this sequence is relatively slow. The 444L-EVAL is performing several operations between successive read operations.

2.A.3. Automatic Output Mode

In the automatic output mode, the single digit LED is on. It is not displaying the least significant digit of the counter in this mode. The display is on so that the user can connect this LED digit, select the automatic output mode, and observe the states of the L lines without having to put more sophisticated equipment or circuitry external to the 444L-EVAL. Segments a through d are

pins L0 through L3; segments e, f, g are pins L4, L5, and L6. Thus the user can observe the digit address changing and observe the corresponding data.

In this mode, the state of pin IN3 is irrelevant. The 444L-EVAL sequentially outputs the digits of the coun-

ter. D0 goes high when the data and address is being changed. D0 goes low when the data is valid. As in the other I/O modes, the process is slow. There is about 4 to 5 milliseconds between the successive digit outputs.




Figure 3A. Relative Timing — Output Handshake




Figure 3B. Relative Timing — Input Handshake




Figure 3C. Relative Timing — Automatic Output

3. Selected Options

The 444L-EVAL has the following options selected:						
GND	Option $1 = 0$					
СКО	Option $2 = 0$	CKO is clock generator				
	Op	output to crystal				
CKI	Option $3 = 0$	CKI oscillator input divide by				
0	Option 0 = 0	32				
RESET	Option $4 = 0$	Load device to V _{CC} on RESET				
L7	Option $5 = 0$	Standard output on L7				
 L6	Option $6 = 2$	High current LED direct				
		segment drive on L6				
L5	Option $7 = 2$	High current LED direct				
	-	segment drive on L5				
L4	Option $8 = 2$	High current LED direct				
		segment drive on L4				
IN1	Option $9 = 0$	Load device to V _{CC} on IN1				
IN2	Option $10 = 0$	Load device to V _{CC} on IN2				
V _{CC}	Option 11 = 1	4.5 V to 9.5 V operation				
L3	Option 12 = 2	High current LED direct				
	•	segment drive on L3				
L2	Option $13 = 2$	High current LED direct				
	•	segment drive on L2				
L1	Option $14 = 2$	High current LED direct				
		segment drive on L1				
L0	Option $15=2$	High current LED direct				
		segment drive on L0				
SI	Option $16 = 0$	Load device to V _{CC} on SI				
so	Option $17 = 2$	Push-pull output on SO				
SK	Option $18 = 2$	Push-pull output on SK				
IN0	Option $19 = 0$	Load device to V _{CC} on IN0				
IN3	Option $20 = 0$	Load device to V _{CC} on IN3				
G0	Option $21 = 0$	Very high current standard				
		output on G0				
G1	Option $22 = 2$	High current standard output				
		on G1				
G2	Option $23 = 4$	Standard LSTTL output on G2				
G3	Option $24 = 4$	Standard LSTTL output on G3				
D3	Option $25 = 0$	Very high current standard				
		output on D3				
D2	Option $26 = 0$	Very high current standard				
		output on D2				
D1	Option $27 = 0$	Very high current standard				
		output on D1				

D0	Option 28 = 0	Very high current standard output on D0
	Option 29 = 0	Standard TTL input levels on L
	Option $30 = 0$	Standard TTL input levels on IN
	Option $31 = 0$	Standard TTL input levels on G
	Option $32 = 0$	Standard TTL input levels on SI
	Option $33 = 1$	Schmitt trigger inputs on RESET
	Option $34 = 0$	CKO input levels, not used here
	Option $35 = 0$	COP444L
	Option $36 = 0$	Normal RESET operation

4. Conclusion

The 444L-EVAL demonstrates much of the capability of the COP444L. It does not indicate the limits of the device by any means. The I/O features were included to demonstrate that capability. The fact that they are slow is due strictly to the program. If such I/O capability were a necessary part of an application it could be accomplished much much faster than was done here. The counter modes are quite versatile and are generally self explanatory. It was fairly easy to provide a counter with the versatility of that included here. The music synthesis mode demonstrates clearly the program efficiency of the device.

The 444L-EVAL is intended for demonstration. There is no question that aspects of its operation could be improved and tailored to a specific application. It is unlikely that this particular combination of features would be found in any one application. It is also interesting to note that the program memory in the device is not full. There is still a significant amount of room left in the ROM. This should serve to make it clear that the capabilities of the device have not been stretched at all in order to include these demonstration functions.

Oscillator Characteristics of COPS™ Microcontrollers

National Semiconductor COP Note 5 February 1981



Table of Contents

l.	Introduction9-12	8
II.	RC Oscillator Option 9-12	8
III.	Crystal or Inverter Option 9-12	9
	A. COP420/COP402 9-12	9
	1. RC Networks 9-12	9
	2. L, LC, and RLC Networks 9-12	9
	B. COP420L 9-13	0
	C. COP420C 9-13	0
	D. COP410L 9-13	0
	E. General Notes 9-13	0
IV.	Conclusion	0

COPS is a trademark of National Semiconductor Corp.

I. Introduction

COPSTM microcontrollers will operate with a wide variety of oscillator circuits. This paper focuses on two of the oscillator options available on COPS microcontrollers: the internal RC oscillator, and the crystal or inverter oscillator. The typical behavior of the RC oscillator with temperature and voltage (and typical values of R and C) is documented. For the crystal or inverter option, circuit configurations (RC, RL, RLC, R, LC, L) are presented which will allow the microcontroller to operate properly without the use of ceramic resonator or crystal.

The data contained here was obtained from a number of devices picked at random from production runs. The passive components used were inexpensive, uncompensated devices: standard carbon resistors, ceramic or foil capacitors, and air core or iron core inductors. To provide reasonably clear data on the characteristics of the microcontroller itself, no attempt at compensation for the external components was made.

II. RC Oscillator Option

With the RC oscillator option selected, the graphs in Figures 1 through 6 indicate the variation of the instruction cycle time of the microcontroller with temperature and voltage. Typical R and C values, as recommended in the respective device data sheets, were used. The graphs are composite graphs reflecting the worst case variations of the devices tested. Therefore, the graphs show a percentage change of the instruction cycle time from a base or reference value. Where the results are plotted against voltage the reference is the value at $V_{CC} = 5$ volts. Where the results are plotted against temperature, the reference is the value at T = 20 °C. A positive percent variation indicates a longer instruction cycle time and therefore a slower oscillator frequency. Similarly, a negative percent variation indicates a shorter instruction cycle time and therefore a faster oscillator frequency.

The measurements were taken by holding the RESET pin of the device low and measuring the period of the waveform at pin SK. In this mode the SK period is the instruction cycle time. The oscillator frequency is given by the following:

frequency =
$$\frac{4}{SK \text{ period}}$$

Measurements were taken at temperatures between $-40\,^{\circ}\text{C}$ and $+85\,^{\circ}\text{C}$ and at V_{CC} values between 4.5 volts and 9.5 volts. However, the reader must remember that the COP400 series is specified only between $0\,^{\circ}\text{C}$ and $+70\,^{\circ}\text{C}$. The reader must also remember that the COP420 is specified at V_{CC} levels between 4.5 volts and 6.3 volts only. The data here is usable for the COP300 series, which is specified at the extended temperature range of $-40\,^{\circ}\text{C}$ to $+85\,^{\circ}\text{C}$. However, the reader must keep in mind the generally more restricted V_{CC} range for some of the various COP300 series microcontrollers.

The graphs in Figures 1 through 6 reflect the variation of the microcontroller only. The resistor and capacitor were not in the temperature chamber with the COPSTM device. Obviously, the results will be affected by the variation of the R and C with temperature. However, this can vary dramatically with the type of components used. The user will have to combine the data here with the characteristics of the external components used to determine what type of variation may be expected in his system.

III. Crystal or Inverter Option

With the crystal or inverter option selected on the COPSTM microcontroller there is, effectively, an inverter between the CKI and CKO pins. CKI is the input to the inverter and CKO is the output. Various passive circuits were connected between CKI and CKO and the results documented. Of the operational circuits, a subset was tested over temperature with the microcontroller only in the temperature chamber. A smaller subset was tested over temperature with both the microcontroller and the oscillator network in the temperature chamber.

The data with the oscillator network in the temperature chamber is obviously highly dependent on the particular components used. This data was taken with standard, inexpensive, uncompensated components. Neither high precision nor high stability components were used. This data is included only to provide the user with some very general indication of how the oscillator frequency may vary with temperature in a real system.

III.A. COP420/COP402

Except for the ROM, the COP420 and COP402 are equivalent devices. The internal circuitry of each device is identical. Therefore, data taken for one of the devices is equally applicable to the other. The following discussion will refer to the COP420 but all such references apply equally well to the COP402. Similarly, the graphs for the COP420 apply to the COP402 and vice versa.

With the crystal option selected, the COP420 oscillator circuitry will readily oscillate with almost any circuit configuration between CKI and CKO. What difficulty there is lies in finding the network of the device. With the appropriate divide option selected, oscillator frequencies between 800 kHz and 4 MHz are valid for the COP420. No data was taken for any network that produced an oscillation frequency outside the valid range.

III.A.1. RC Networks

No single R or single C was found that produced a valid oscillation frequency. The RC network of Figure III.1 was the simplest RC network that produced a valid frequency. With R between $1\,k\Omega$ and $3\,k\Omega$ and C between $0.001\,\mu\text{F}$ and $0.005\,\mu\text{F}$ oscillation frequencies, at room temperature, of between $3.4\,\text{MHz}$ and $4\,\text{MHz}$ were observed. Smaller values of C produced higher oscillation frequencies.

With the network of Figure III.1, the oscillation frequency was approximately monotonically decreasing with increasing temperature. Since the oscillation frequencies produced by this network are near the upper end of the valid range, some care should be exercised when using this configuration, especially in an environment where the temperature will go below room temperature.

The addition of capacitor C2, as shown in Figure III.2, both slows down the oscillation frequency and gives greater control over that frequency. With $R=1.5\,\mathrm{k}\Omega$ and $C1=0.005\,\mu\text{F}$, varying C2 from 10 pF to 400 pF produced oscillation frequencies between about 1 MHz and 3.1 MHz. The larger C2 is, the slower the oscillation frequency. The oscillation frequency was monotonically decreasing with increasing temperature.

Figure III.3 adds resistor R2 to the network. Acceptable results were obtained but the network, at least with the values used, did not appear to present any advantage over the network in Figure III.2. With R1 = R2 = 1k Ω and C1 = C2 = 100 pF, the frequency was about 3.4 MHz. With R1 = R2 = 2k Ω , C1 = 0.001 μ F, and C2 = 27 pF, the frequency was about 2.9 MHz.

The RC networks provide a reasonably easy and inexpensive means to provide an oscillator for the COP420. As is evident from the graphs, however, the oscillation frequency can vary widely over temperature. The application will determine if that wide variation is acceptable. The configuration of Figure III.2 is the recommended RC network for use in this manner.

III.A.2. L, LC, and RLC Networks

Various L, LC, and RLC networks were connected with varying results. Certain networks produced results much more stable than the RC networks; others were no better than the RC networks. With a single inductor connected between CKI and CKO, frequencies between about 1 MHz and 4 MHz were easily obtained. However, the input gate capacitance at CKI (typically 5 pF to 10 pF) and the series resistance of the inductance become factors that impact the oscillation frequency and its stability over temperature.

The addition of a capacitor between CKI and ground tends to reduce the effects of the internal gate capacitance. For the single L, single C network of this type, the capacitor value should be greater than about 50 pF to begin to effectively swamp out the effects of the input gate capacitance. As might be expected, LC combinations which had their resonant frequencies within the valid COP420 frequency range produced the best results

The addition of another capacitor(s) to the basic two-component LC network, as shown in Figure III.4, produced very good results. Varying the capacitor values in these networks — especially those capacitors between CKI and ground and CKO and ground — provided a great deal of control over the oscillation frequency. In Figure III.4.a, varying C1 from 25 pF to 0.01 μF produced oscillation frequencies between about 3 MHz and 1.6 MHz (C2 = 25 pF, L = 56 μH). In Figure III.4.b, with C1 = 330 pF, L = 56 μH , and C2 = 27 pF, varying C3 between 10 pF and 0.003 μF produced oscillation frequencies between about 2 MHz and 1.1 MHz. Varying C2 in Figure III.4.c produced a similar kind of control.

As the graphs indicate, various types of RLC networks were also tried. The range of possible usable circuits here is limited only by the user's imagination and his favorite type of RLC oscillator circuit. When their resonant frequency is within the valid frequency range of the COP420, LC and RLC networks can be a very effective substitute for a crystal. The only potential problem is that a good RLC, or even LC, oscillator circuit may not be a cost-effective substitute for a crystal in a COP420 system. The user will have to make that determination.

COPS is a trademark of National Semiconductor Corp.

III.B. COP420L

The valid input frequency range for the COP420L, with the appropriate divide option selected, is between 200 kHz and 2.097 MHz. With the crystal option selected the COP420L oscillated much less readily than the COP420. No RC circuit of the configuration of Figure III.1 was found that worked acceptably. The circuit of Figure III.2 should be viewed as the minimum RC network that can be used to provide the oscillator to the COP420L when the crystal option is selected. With C1=39 pF and C2=200 pF, varying R from 2.4 k Ω to $4.3 k\Omega$ gave oscillation frequencies between 2 MHz and 1.3 MHz.

The LC networks gave outstanding results with the COP420L. With the simple two-component LC network shown in the graphs, holding C at 50 pF and varying L from $200\,\mu\text{H}$ to $700\,\mu\text{H}$ gave oscillation frequencies from about 2 MHz to 1 MHz. Holding L at $390\,\mu\text{H}$ and varying C from $10\,\text{pF}$ to $700\,\text{pF}$ gave oscillation frequencies of about 2 MHz to $1.6\,\text{MHz}$. Similar results were obtained when a capacitor was placed in parallel with the inductance.

III.C. COP420C

With the appropriate divide option selected and under the appropriate V_{CC} values, the COP420C has a valid input frequency range of 32 kHz to 2.097 MHz. With the crystal option selected, the COP420C does not oscillate readily when a crystal is not used. No simple RC network was sufficient to make the device oscillate. However, outstanding results were achieved with the LC networks. The graphs are self-explanatory. The networks indicated there produced oscillation frequencies between about 1.8 MHz and 800 kHz.

III.D. COP410L

The COP410L has a valid input frequency range of 200 kHz to 530 kHz. No circuit of the configuration of Figure III.1 produced acceptable results. Figure III.2 is the minimum RC network that should be used with the COP410L in place of the resonator. With C1 = 0.001 μF and C2 = 0.002 μF , varying R from 3 k Ω to 12 k Ω gave oscillation frequencies of about 460 kHz to 290 kHz.

The LC networks also gave very good results. With the simple LC network shown in the graphs, holding L at $4700\,\mu\text{H}$ and varying C from $25\,\text{pF}$ to $0.003\,\mu\text{F}$ gave oscillation frequencies of about $460\,\text{kHz}$ to $225\,\text{kHz}$.

III.E. GENERAL NOTES

With the crystal or inverter option selected on COPSTM microcontrollers, a wide variety of networks may be used in place of the ceramic resonator or crystal. The simple RC network of Figure III.1 will work for the COP420 and COP402. Figure III.2 is the minimum RC network that will work for the COP420L and COP410L (and is also the recommended network for the COP420 and COP402). No RC network is usable in the COP420C in place of the crystal. The RC networks can be expected to have significant variation over temperature and, to a generally somewhat lesser extent, over voltage. If this variation is not acceptable, alternate networks are required.

LC and RLC networks can be used in any of the devices. Appropriately designed, these networks will provide a stable oscillation frequency for the microcontroller. The user will have to allow for the variation of the external components with temperature when using these networks. The problem with networks such as these is that they may not be cost-effective alternatives to the crystal or resonator, especially if high stability, temperature compensated components are used. The user will have to make the determination of cost-effectiveness.


A final note is that all of these networks place a load on the CKO output. If the signal from CKO is needed elsewhere in the system and a circuit similar to one of those discussed in this document is used, it will probably be necessary to buffer the CKO output.

IV. Conclusion


The data contained here does not necessarily indicate the worst case characteristics of any of the microcontrollers involved; and, although the information may be reasonably viewed as representative, National Semiconductor does *not* guarantee that all COPS™ microcontrollers will exhibit the characteristics described in this document. This data should not be used as the basis of a system design. In the case of the crystal or inverter option data, the networks described are not necessarily the only ones usable or even the best ones usable. The networks described are generally simple and inexpensive and have all been observed to be functional.

The data contained here is not device characterization data, but is intended solely as a guide for the designer. It provides him with greater flexibility in the oscillator selection in a COPS™ system and gives some general indication as to what may be expected with the various circuits described.

COPS is a trademark of National Semiconductor Corp.




COP Microcontroller Pinouts



NOTE 1: BASE PERIOD AT $V_{\rm CC}=5.0$ V. NOTE 2: DEVICE VARIATION ONLY. GRAPH DOES NOT INCLUDE RC VARIATION WITH TEMPERATURE. NOTE 3: SK PERIOD = INSTRUCTION CYCLE TIME.

Figure 1. COP310L/COP410L RC Oscillator Variation with $\mbox{V}_{\mbox{CC}}$




NOTE 1: 20°C = BASE PERIOD.


NOTE 2: DEVICE VARIATION ONLY. GRAPH DOES NOT INCLUDE RC VARIATION WITH TEMPERATURE.

NOTE 3: SK PERIOD = INSTRUCTION CYCLE TIME.

Figure 2. COP310L/COP410L RC Oscillator Variation with Temperature



NOTE 1: BASE PERIOD AT $V_{CC} = 5.0$ V. NOTE 2: DEVICE VARIATION ONLY. GRAPH DOES NOT INCLUDE RC VARIATION WITH TEMPERATURE. NOTE 3: SK PERIOD \equiv INSTRUCTION CYCLE TIME.








Figure 4. COP320/COP420 RC Oscillator Variation with Temperature



NOTE 1: BASE PERIOD AT $V_{\rm CC}=5.0V$. Note 2: Device variation only, graph does not include RC variation with temperature note 3: Sk Period = instruction cycle time.

Figure 5. COP320L/COP420L RC Oscillator Variation with $\mbox{V}_{\mbox{CC}}$



NOTE 1: 20°C = BASE PERIOD.

NOTE 2: DEVICE VARIATION ONLY. GRAPH DOES NOT INCLUDE RC VARIATION WITH TEMPERATURE.
NOTE 3: SK PERIOD = INSTRUCTION CYCLE TIME.

Figure 6. COP320L/COP420L RC Oscillator Variation with Temperature






Figure III.4.a Figure III.4.b Figure III.4.c



NOTE 1: 25°C = BASE PERIOD.


NOTE 2: DEVICE VARIATION ONLY. GRAPH DOES NOT INCLUDE RC VARIATION WITH TEMPERATURE.

Figure 7



NOTE 1: 25°C = BASE PERIOD.

NOTE 2: DEVICE VARIATION ONLY. GRAPH DOES NOT INCLUDE RC VARIATION WITH TEMPERATURE.




NOTE 1: $25\,^{\circ}\text{C}$ = base period.


Note 2: Device variation only. Graph does not include RC variation with temperature.


Figure 8

Figure 9

9-135







NOTE 1: 25 °C = BASE PERIOD.

NOTE 2: DEVICE VARIATION ONLY. GRAPH DOES NOT INCLUDE LC VARIATION WITH TEMPERATURE.

NOTE 1: 25°C = BASE PERIOD.

NOTE 2: DEVICE VARIATION ONLY. GRAPH DOES NOT INCLUDE LC VARIATION WITH TEMPERATURE.

*NO MEASURABLE VARIATION OVER TEMPERATURE.

Figure 14

Figure 15




Figure 16

Figure 17








Figure 18

Figure 19















NOTE 1: 25°C = BASE PERIOD.

NOTE 2: DEVICE VARIATION ONLY. GRAPH DOES NOT INCLUDE RC VARIATION WITH TEMPERATURE.

Figure 28

NET, GRAPH DOES NOT INCLUDE BY TARRATION WITH TEMPLIFICATIONS.



NOTE 1: 25°C = BASE PERIOD.

NOTE 2: DEVICE VARIATION ONLY. GRAPH DOES NOT INCLUDE RC VARIATION WITH TEMPERATURE.

Figure 29




Figure 30

Figure 31




Figure 33






Figure 35



NOTE 1: 25°C = BASE PERIOD.

NOTE 2: DEVICE VARIATION ONLY. GRAPH DOES NOT INCLUDE RC VARIATION WITH TEMPERATURE.




NOTE 1: 25°C = BASE PERIOD.

NOTE 2: DEVICE VARIATION ONLY. GRAPH DOES NOT INCLUDE RC VARIATION WITH TEMPERATURE.


Figure 36

Figure 37

9-149





NOTE 1: 25°C = BASE PERIOD.
NOTE 2: DEVICE VARIATION ONLY. GRAPH DOES NOT INCLUDE LC VARIATION WITH TEMPERATURE.



NOTE 2: DEVICE VARIATION ONLY. GRAPH DOES NOT INCLUDE LC VARIATION WITH TEMPERATURE

Figure 38





NOTE 1: 25°C = BASE PERIOD. NOTE 2: LC IN OVEN WITH COP410L.

Figure 40

Figure 41

Triac Control Using the COP400 Microcontroller Family

National Semiconductor COP Note 6 February 1981



Table of Contents

١.	Triac Control	9-152
	A. Basic Triac Operation	9-152
	B. Triggering	9-153
	C. Zero Voltage Detection	9-153
	D. Direct Couple	9-153
	E. Pulse Transformer Interface	9-154
	F. False Turn-on	9-154
II.	Software Techniques	9-154
	A. Zero Voltage Detection	9-154
	B. Processing Time Allocations	9-155
	1. Half Cycle Approach	9-155
	2. Full Cycle Approach	9-155
	C. Steady State Triggering	9-156
III.	Triac Light Intensity Control Code	9-157
	A. Triac Light Intensify Routine	9-157

Triac Control

The COP400 single-chip controller family members provide computational ability and speed which is more than adequate to intelligently manage power control. These controllers provide digital control while low cost and short turnaround enhance COPS™ desirability. The COPS controllers are capable of 4μs cycle times which can provide more than adequate computational ability when controlling 60 Hz line voltage. Input and output options available on the COPS devices can contour the device to apply in many electrical situations. A more detailed description of COPS qualifications is available in the COP400 data sheets.

The COPS controller family may be utilized to manage power in many ways. This paper is devoted to the investigation of low cost triac interfaces with the COP400 family microcontroller and software techniques for power control applications.

BASIC TRIAC OPERATION

A triac is basically a bidirectional switch which can be used to control AC power. In the high-impedance state, the triac blocks the principal voltage across the main terminals. By pulsing the gate or applying a steady state gate signal, the triac may be triggered into a low impedance state where conduction across the main terminals will occur. The gate signal polarity need not follow the main terminal polarity; however, this does affect the gate current requirements. Gate current requirements vary depending on the direction of the main terminal current and the gate current. The four trigger modes are illustrated in Figure 1.




Figure 1. Gate Trigger Modes. Polarities Referenced to Main Terminal 1.

The breakover voltage (V_{BO}) is specified with the gate current (I_{GT}) equal to zero. By increasing the gate current supplied to the triac, V_{BO} can be reduced to cause the triac to go into the conduction or on state. Once the triac has entered the on state the gate signal need not be present to sustain conduction. The triac will turn itself off when the main terminal current falls below the minimum holding current required to sustain conduction (I_H) .

A typical current and voltage characteristic curve is given in Figure 2. As can be seen, when the gate voltage and the main terminal 2 (MT2) voltages are positive with respect to MT1 the triac will operate in quadrant 1. In this case the trigger circuit sources current to the triac (I+ MODE).




Figure 2. Voltage-Current Characteristics

After conduction occurs the main terminal current is independent of the gate current; however, due to the structure of the triac the gate trigger current is dependent on the direction of the main terminal current. The gate current requirements vary from mode to mode. In general, a triac is more easily triggered when the gate current is in the same direction as the main terminal current. This can be illustrated in the situation where there is not sufficient gate drive to cause conduction when MT2 is both positive and negative. In this case the triac may act as a single direction SCR and conduction occurs in only one direction. The trigger circuit must be designed to provide trigger currents for the worst case trigger situation. Another reason ample trigger current must be supplied is to prevent localized heating within the pellet and speed up turn-on time. If the triac is barely triggered only a small portion of the junction will begin to conduct, thus causing localized heating and slower turn-on. If an insufficient gate pulse is applied damage to the triac may result.

TRIGGERING

Gate triggering signals should exceed the minimum rated trigger requirements as specified by the manufacturer. This is essential to guarantee rapid turn-on time and consistent operation from device to device.

Triac turn-on time is primarily dependent on the magnitude of the applied gate signal. To obtain decreased turn-on times a sufficiently large gate signal should be applied. Faster turn-on time eliminates localized heat spots within the pellet structure and increases triac dependability.

Digital logic circuits, without large buffers, may not have the drive capabilities to efficiently turn on a triac. To insure proper operation in all firing situations, external trigger circuitry might become necessary. Also, to prevent noise from disturbing the logic levels, AC/DC isolation or coupling techniques must be utilized. Sensitive gate triacs which require minimal gate input signal and provide a limited amount of main terminal current may be driven directly. This paper will focus on 120 V_{AC} applications of power control.

ZERO VOLTAGE DETECTION

In many applications it is advantageous to switch power at the AC line zero voltage crossing. In doing this, the device being controlled is not subjected to inherent AC transients. By utilizing this technique, greater dependability can be obtained from the switching device and the device being switched. It is also sometimes desirable to reference an event on a cyclic basis corresponding to the AC line frequency. Depending on the load characteristics, switching times need to be chosen carefully to insure optimal performance. Triac controlled AC switching referenced to the AC 60 Hz line frequency enables precise control over the conduction angle at which the triac is fired. This enables the COPS device to control the power output by increasing or decreasing the conduction angle in each half cycle.

A wide variety of zero voltage detection circuits are available in various levels of sophistication. COPS devices, in most cases, can compensate for noisy or semi-accurate ZVD circuits. This compensation is utilized in the form of debounce and delay routines. If a noisy transition occurs near zero volts the COPS device can wait for a valid transition period specified by the maximum amount of noise present. Some software considerations are presented in the software section and are commented upon. The minimal detection circuit is shown in Figure 9.

DIRECT COUPLE

Isolation associated problems can be overcome by means of direct AC coupling. One such method is illustrated in Figure 3. This circuit incorporates a half-wave rectifier in conjunction with a filter capacitor to provide the logic power supply. The positive half-cycle is allowed to drop across the zener diode and be filtered by the capacitor. This creates a low cost line interface; however, only a limited supply current is available. In order to control the current capabilities of this circuit the series resistor must be modified. However, as more current is required, the power that must be dissipated in the series resistor increases. This increases the power dissipation requirements of the series resistor and the system cost. For applications which require large current sources an alternative method is advisable. In order to assure consistent operation, power supply

9

ripple must be minimized. COPS devices can be operated over a relatively wide power supply range. However, excessive ripple may cause an inadvertent reset operation of the device.




Figure 3. AC Direct Couple

PULSE TRANSFORMER INTERFACE

Digital logic control of triacs is easily accomplished by triggering through pulse transformers or optical coupling. The energy step-up gained by using a pulse transformer should provide a more than adequate gate trigger signal. This complies with manufacturers' suggested gate signal requirements. Pulse transformers also provide AC/DC isolation necessary in control logic interfaces. Minimal circuit interface to the pulse transformer is required as shown in Figure 4. Optical coupling circuits provide isolation, and in some cases adequate gate drive capabilities.




Figure 4. Pulse Transformer Interface

A logic controlled pulse is applied to the base of the transistor to switch current through the primary of the pulse transformer. The transformer then transfers the signal to the secondary and causes the triac to fire. The energy transfer that is now available on the secondary is more than adequate to turn on the triac in any of its operating modes. When the pulse transformer is switched off a reverse EMF is generated in the primary coil which may cause damage to the transistor. The diode across the primary serves to protect the collector junction of the switching transistor. Another major advantage is AC isolation; the gate of the triac is now completely isolated from the logic portion of the circuit.

FALSE TURN-ON

When switching an inductive load, voltage spikes may be generated across the main terminals of the triac which have the potential of a non-gated turn-on of the triac. This creates the undesirable situation of limited control of the system. In a system with an inductive load the voltage leads the current by a phase shift corresponding to the amount of inductance in the motor. As the current passes near zero, the voltage is at a nonzero value, offset due to the phase shift. When the principal current through the triac pellet decreases to a value not capable of sustaining conduction the triac will turn off. At this point in time the voltage across the terminals will instantaneously attain a value corresponding to the phase shift caused by the inductive load. The rapid decay of current in the inductor causes an L dl/dT voltage applied across the terminals of the triac. Should this voltage exceed the blocking voltage specified for the triac, a false turn-on will occur.

In order to avoid false turn-on, a snubber network must be added across the terminals to absorb the excess energy generated by this situation. A common form of this network is a simple RC in series across the terminals. In order to select the values of the network it is necessary to determine the peak voltage allowable in the system and the maximum dV/dT stress the triac can withstand. One approach to obtaining the optimal values for R_S and C_S is to model the effective circuit and solve for the triac voltage. The snubber in conjunction with the load can now be modeled as an RLC network. Due to the two storage elements (L motor, C snubber) a second order differential equation is generated. Rather than approach this problem from a computer standpoint it becomes much easier to obtain design curves generated for rapid solution of this problem. These design curves are available in many triac publications. (For instance, see RCA application note AN 4745.)

Software Techniques ZERO VOLTAGE DETECTION

In order to intelligently control triacs on a cyclic basis, an accurate time base must be defined. This may be in the form of an AC, 60 Hz sync pulse generated by a zero voltage detection circuit or a simple real time clock. The COP400 series microcontrollers are suited to accommodate either of these time base schemes while accomplishing auxiliary tasks.

Zero voltage detection is the most useful scheme in AC power control because it affords a real time clock base as well as a reference point in the AC waveform. With this information it is possible to minimize RFI by initiating power-on operations near the AC line voltage zero crossing. It is also possible to fire the triac for only a portion of the cycle, thus utilizing conduction angle manipulation. This is useful in both motor control and light intensity control.

Sophisticated zero voltage detection circuits which are capable of discriminating against noise and switch precisely at zero crossing are not necessary when used in conjunction with a COPS device. COPS software is capable of compensating for noisy or semi-accurate zero voltage detection circuits. This can be accomplished by introducing delays and debounce techniques in the software routines. With a given reference point in the AC

waveform it now becomes easy to divide the waveform to efficiently allocate processing time. These techniques are illustrated in the code listing at the end of this paper.




Figure 5. Current Lag Caused by Inductive Load, Snubber Circuit

PROCESSING TIME ALLOCATIONS

Half Cycle Approach

In order to accomplish more than triac timing, dead delay time must be turned into computation time. It appears that the controller is occupied totally by time delays, which leaves a very limited amount of additional control capability. There are, however, many ways to accomplish auxiliary tasks simultaneously.

On each half cycle an initial delay is incorporated to space into the cycle. This dead time may be put to use and very little voltage to the load is sacrificed. For example, if the load is switched on at $\pi/4$ RAD, the maximum applied RMS voltage to the load is 114 V_{RMS} (assuming V_{SUPPLY} = 120 V_{RMS}). This is illustrated in the figure below.




Figure 6. Full Cycle Approach

If a delay of $\pi/4$ RAD (45 degrees) is inserted after each zero crossing detection the RMS voltage to the load can be determined in the following manner:

$$V_{LOAD} = \sqrt{\frac{(120\sqrt{2})^2}{(2)\pi}} (2) \int_{\pi/4}^{\pi} \sin^2(a) da$$

$$V_{LOAD} = \sqrt{\frac{(120\sqrt{2})^2}{(2)\pi}} (2) (1.428)$$

$$V_{LOAD} = 114.4 V_{RMS}$$

 $\pi/4 \text{ RAD} = 45 \text{ degrees}$ @ 60 Hz t = 2.08 ms

As can be seen the dead time on each half cycle can be 2.08 ms and the load will still see 114.4 V_{RMS} of a V_{SUPPLY} of 120 V_{RMS} . If this approach is implemented the initial delay of 2.08 ms can be used as computation time. The number of instructions which can be executed when operating at 4 μs instruction cycle time is:

 $2.08 \,\text{ms/4}\,\mu\text{s} = 520 \,\text{instructions}$ (130 instructions at $16 \,\mu\text{s}$ cycle time)

Full Cycle Approach

The methods of half cycle and full cycle triggering are very similar in procedure. The main difference is that all timing is referenced from only one (of the two) zero voltage detection transition in each full AC cycle. For most all applications, when varying the conduction angle it is desirable to fire at the same conduction angle each half cycle to maintain a symmetric applied voltage. In order to accomplish this the triac may be fired twice from one reference point. When applying this technique an 8.33 ms delay must be executed to maintain the symmetric applied voltage. This approach provides the most auxiliary computation time in that the 8.33 ms delay may be turned into computational time. The basic flow for this technique is illustrated below.




Figure 7. Full Cycle Approach

In the above example the zero crossing pulse is debounced on the one-to-zero transition, thus marking the beginning of a full cycle. Once this transition has been




Figure 8. Steady State Triggering

detected an initial delay of $\pi/4$ RAD is incorporated and the triac is fired. At this time exactly 8.33 ms is available until the triac need be triggered again. This will provide a symmetric voltage to the load only if the delay is 8.33 ms. During this period the number of instructions which can be executed when operating at $4\mu s$ is:

 $8.33 \,\text{ms}/4 \,\mu\text{s} = 2082$ (520 instructions at $16 \,\mu\text{s}$)

An alternative approach may be to take the burden from the COPS device by using peripheral devices such as static display controllers, external latches, etc.

STEADY STATE TRIGGERING

It is possible to trigger a triac with a steady state logic level. This is accomplished by allowing the triac gate to sink or source current during the desired on-time. When utilizing this method it becomes easier to trigger the triac and leave it on for many cycles without having to execute code to retrigger. This approach is advantageous when the triac must be fired for relatively long periods and conduction angle firing is not desired, thus more time is available to accomplish auxiliary tasks. A steady state on or off signal and external circuitry can accomplish triac firing and free the processor for other

tasks. If it is desired to use a pulse transformer, an external oscillator must be gated to the triac to provide the trigger signal. A pulse train of 10 to 15kHz is adequate to fire the triac each half cycle. This calls for external components and is relatively costly. If isolation associated problems can be tolerated or overcome (dual power supply transformers, direct AC coupling. etc.), a simple buffer may be utilized in triggering the triac. This method is illustrated in Figure 8. The National Semiconductor DS8863 display driver is capable of steady state firing of the triac. National offers many buffers capable of driving several hundred milliamps, which are suitable for driving triacs. On the market today there are many suppliers of sensitive gate triacs which may be triggered directly from a COPS device or in conjunction with a smaller external buffer.

The DS8863 display driver is capable of sinking up to 500 mA, which is adequate to drive a standard triac. In the off state the driver will not sink current. When a logic "1" is applied to the input the device will turn on. Keeping the device off (output "1") will prevent the triac from turning on because the buffer does not have the capability of sourcing current. A series resistor limits the current from the triac gate and the diode isolates the negative spikes from the gate. Since the drive circuit will only sink current in this configuration, the triac will be operating in the I- and III- modes.

Triac Light Intensity Control Code

The following code is not intended to be a final functional program. In order to utilize this program, modifications must be made to specialize the routines. This is intended to illustrate the method and is void of control code to command a response such as intensify or deintensify. The control is up to the user and full understanding of the program must be attained before modifications can be implemented.

This program is a general purpose light intensifying routine which may be modified to suit light dimmer applications. The delay routines require a 4.469 μs cycle time which can be attained with a 3.578 MHz crystal (CKI/16 option). This program divides the half cycle of a 60 Hz power line into 16 levels. Intensity is varied by increasing or decreasing the conduction angle by firing the triac at various levels. The program will increase the conduction angle to a maximum specified intensity in a fixed amount of time. The time required to intensify to the maximum level is dependent on the number of firetimes per level that is specified (FINO). This code illustrates a half cycle approach and relies on the parameters specified by the programmer in the control selection.

Zero crossings of the 60 Hz line are detected and software debounced to initiate each half cycle; thus the triac is serviced on every half cycle of the power line. A level/sublevel approach is utilized to vary the conduction angle and provide a prolonged intensifying period. The maximum intensity is specified by the "LEVEL" RAM location and the time required to get to that level is specified by the "FINO" RAM location.

Once a level has been specified, the remaining time in the half cycle is then divided into sublevels. The sublevels are increased in steps to the maximum level. The "FINO" RAM location contains the number of times that the triac will be fired per sublevel, thus creating the intensity time base. There are 15 valid sublevels and up to 15 fire-times per sublevel. Both these parameters may be increased to provide better resolution and longer intensify periods. To make the triac de-intensify (dim) the sublevels need only to be decremented rather than incremented. If this is done, the conduction angle will start out at the maximum level and dim by means of stepping down the sublevels. When modifying this routine to incorporate more resolution or increased versatility, care must be taken to account for transfer of control instructions to and from the delay routines.

The following is a schematic diagram of the COPS interface to $120\,V_{AC}$ lamps. The program will intensify or de-intensify the lamps under program control.

TRIAC LIGHT INTENSIFY ROUTINE

This program intensifies a light source by varying the conduction angle applied to the load. The maximum level of intensity is stored in "LEVEL," and the time to get to that level is specified by "FIND." Both these parameters may be altered to suit specific applications. To cause the program to de-intensify the light source, the sublevels must be decreased at the rather than incremented.




Figure 9. Triac Interface for COPS Program

CONDUC	TION ANG	ILE APPLIE	A LIGHT SOURCE BY VARYING THE D TO THE LOAD. THE MAX LEVEL	INT:	CLRA ADT		; DELAY INTO WAVEFORM
THAT LEY	VEL IS SPE	CIFIED BY	'LEVEL' AND THE TIME TO GET TO ' 'FIND'. BOTH THESE PARAMETERS ECIFIC APPLICATIONS. TO CAUSE	:	LBI X JSRP	TEMP PORT	; USE TEMP REG : DO DELAY
THE PRO	GRAM TO	DE-INTENS	SIFY THE LIGHT SOURCE, THE MENTED RATHER THAN	POINT:	LDD	LEVEL	; POINT TO LEVEL TO INITIATE ; DELAY
INCREME		**	•	TAMP:	XAD LBI	TEMP TEMP	; DELAY TO MAX LEVEL ; USE TEMP DIGIT TO DELAY
	TEMP1 FIND LEVEL	= 1,0 = 0,9 = 0,0	; TEMPORARY DELAY COUNTER ; NUMBER OF FIRE TIMES ; MAX LEVEL		LD AISC JP	15 ATLEV	; ARE WE AT THE LEVEL ? ; MADE IT TO THE LEVEL
· ;	SUBLEV TEMP	= 1,10 = 1,11	; SUBLEVEL COUNT ; TEMPORARY DELAY COUNTER		X JSRP	DE5	; NO ; DO SERIES OF .5MS TO GET ; THERE
	IE OPERAT ON IS SPE		METERS ARE DEFINED AND LEVEL	ATLEV:	JP LDD XAD	TAMP SUBLEV TEMP	; KEEP DOING IT ; AT MAX FIRE LEVEL
	.FORM .PAGE	0		JK:	LBI LD	TEMP	; INIT FOR SUBLEVEL DELAY
CLRAM: CLR:	CLRA LBI CLRA	3,15	; REQUIRED ; ROUTINE TO CLEAR ALL RAM		AISC JP JP	1 TRE SBLEV	; AT SUB LEVEL ? ; NO DO DELAY ; YES
	XDS JP	CLR		TRE:	X JSRP	SPDL	; VARIABLE DELAY
	XABR AISC JP	15 BEGG		SBLEV:	JP LBI JSRP	JK FIND DEC	; DEC FIRE NUMBER
:	JP	CLR		MAXLEV:	AISC	1 FIRE SUBLEV	; TEST IF FIND AT 15 ; NO KEEP FIRING AT THAT LEV ; YES INC SUBLEVEL
			NTROL ON POWER UP OR RESET OPS DEVICE TO THE 60 HZ AC LINE		CLRA AISC	14	; IS MAX SUBLEV REACHED
BEGG:	OGI LBI	15 I EVEI	; OUTPUT 15 TO G PORTS TO PULL ; UP ZERO CROSSER INPUT ; SPECIFY MAX LEVEL	TUEDE	SKE JP JP JSRP	THERE MAXLEV INC	; NO INC SUBLEV ; YES FIRE IT
BEG:	STII JSR SKGBZ	7 OUT 0	; COPY TO TEMP1 : SYNC UP TO 60 HZ	THERE:	LBI STII JP	FIND 14 MAXLEV	; GO TO NEXT SUBLEVEL ; SET FIRE TIME ; GO FIRE
DEG.	JP JP	HI BEG	; READY NOW ; WAIT TILL G IS 1	•	JP .	WALLEY	, GO FINE
			E DEBOUNCE FOR THE ZERO AND COMPENSATES FOR THE		.FORM .PAGE	2	
;		ETECTION		. ; SUBROL	ITINE PAG	E	
HI:	SKGBZ JP	O HI	; TEST GO FOR ZERO CROSS ; HIGH LEVEL	INC:	CLRA AISC	1	· · · · · · · · · · · · · · · · · · ·
, GE IS HE	CLRA AISC	RST TRANS	; START OF DEBOUNCE DELAY	DEC:	JP CLRA COMP	ADEX	; GO ADD ONE TO DIGIT ; 0 TO A ; CREATE A 15
; DID A LIT	JP ITLE DELA	. – 1 N, IS IT STI		ADEX:	ADD		; ADD A TO RAM ; PUT BACK (D – 1 IN A NOW)
			; TEST FOR 0 ; FALSE ALARM E GO BACK AND WAIT FOR TRUE ZC	DE5:	RET LBI CLRA	0,10	; DELAY ROUTINE ; WILL BE REPLACED LATER
DOIT: LO:	JMP SKGBZ	INT 0	; VALID TRANSITION, SERVICE ; TRIAC ; DEBOUNCE IN 0 TO 1		AISC JP LD	3 . – 1	
	JP JP	DDD LO	; MAY HAVE SOMETHING THERE ; NO WAIT HERE FOR A BIT		XIS JP	-5	
DDD:	CLRA AISC JP	1 . – 1	; GOING TO WAIT AND SEE	FIRE:	RET LBI	0,15	; DONE DELAY ; PULSE D OUTPUT
	SKGBZ	0	; WELL, DO WE HAVE A CLEAN ; TRANSITION		OBD NOP NOP		
DELL:	JP JP CLRA	DELL LO	; YES, GO TO MAIN ROUTINE ; FALSE ALARM, TRY AGAIN ; DO A DELAY TO COMPENSATE	•	NOP NOP LBI OBD	0,0	
DEL:	NOP NOP NOP		FOR NON SYMMETRIC ZC		SKGBZ	· 0	; TEST WHICH DEBOUNCE IS ; NEEDED
	AISC JP JP	1 DEL DOIT	; KEEP DELAY GOING ; GO TO MAIN ROUTINE	SPDL: PORT:	JMP JMP LBI LD	HI LO TEMP1	; DEBOUNCE ONE TO ZERO ; DEBOUNCE ZERO TO ONE ; TEMP1 IS A TEMP REG ; VALUE IN TEMP1 DICTATES
	.FORM .PAGE	1		OUT:	AISC JP LBI LD	1 FOY LEVEL 1	; THE AMOUNT OF DELAY ; ALSO USED TO COPY LEVEL ; RESTORE LEVEL
		POLITINE S	FOR THE INTENSIFY/DE-INTENSIFY		X RET	•	, HEOTORIC LEVEL
			CONTROL TO THIS SECTION	FOY:	X		

Testing of COPS™ Chips

National Semiconductor COP Note 7 May 1981



Table of Contents

I.	Introduction9-159
II.	Philosophy9-159
HI.	Built-in Test Features9-159
	A. Sync between DUT and Tester9-160
	B. Internal Logic Test9-160
	C. RAM Test9-161
	D. ROM Dump

Testing of COPS™ Chips

This note will provide some insight into the test mode, the mechanics of testing, and the philosophy of how to implement a test of the COP-400 microcontrollers. Other than the obvious, (verifying that the part meets the specifications), the reason for the test must be considered. Somewhat different criteria may hold, depending on the objective. The manufacturer wafer sort or final test can differ from an incoming inspection at the user's plant, or a field reject test. The first two tests have limited interest as this is not a justification of the testing done on the part during manufacture. Rather, this is a guide for those doing user functional testing.

I. Introduction

Since the introduction of the very first semiconductor devices, testing has been a major problem and expense in their production and use. As the complexity has risen, testing has become a more significant factor. With today's single chip microcontrollers like the COPSTM devices this is particularly true as one has a complete computer system in a chip. In order to reduce the testing burden, the facilities to ease the testing have been built into the COPSTM devices. With the test ability built into the device for production test, the user need only follow set procedures to verify the chip at incoming inspection or field test.

COPS and MICROWIRE are trademarks of National Semiconductor Corp.

II. Philosophy

The basic test philosophy requires that four major areas be exercised. These areas are:

- 1) Synchronize the device and tester.
- 2) Test the internal logic and I/O.
- 3) Test the RAM
- 4) Verify the ROM program.

If the devices perform all of these four properly, the device is good. This is a reasonable assumption with a standard device that has a debugged test routine and is ROM programmed. A custom circuit just going into production might not have the accumulated test background. By attacking the problem on a "sum of the parts" approach, one need not do any exhaustive functional test on routine production parts. This will be a major gain where lengthy time consuming or time dependent routines are involved. If one attempts to do a functional test of the chip, a sequence that is unique to the application is needed. Thus, a test program must be written and debugged for each ROM pattern. Further, a test box/board must be designed, built, debugged, documented, and maintained for each one, If testing has been considered from the beginning, the chip will have built-in capabilities to exercise the various parts of it. The different functional parts and instructions are tested to verify proper operation at the voltage and frequency limits.

III. Built-in Test Features

The first step in testing the COP400 devices is to understand the built-in test control features. This will involve the SI/O and the L lines. The SO pin has been designed to be the control node for testing. The pin will normally be in an active low state and when forced high externally, places the chip in the test mode. It should be noted that this output can sink considerable current and one should not force the pin to the V_{CC} rail. By limiting the voltage to the 2.0/3.0V range one can not damage the device where the application of a higher voltage could. When forced into the test mode the SI pin controls the sub mode of the chip. With SI high the data placed on the L port is used as an instruction. When SI is low (and the L output is enabled) the contents of the ROM will be dumped out through the L port. Certain other internal functions have been implemented to allow these modes but these are not part of the basic operation. Included in this category is the activation of the skip signal to prevent the program counter from jumping out of sequence by executing a program control instruction.

A. Sync between Tester and DUT

In order to be able to test a COPSTM chip, the tester must be in sync with the device under test (DUT). By using an external oscillator the two may be run at the same frequency. This is true regardless of the option or type of oscillator chosen for the chip. Even the RC configuration may be overridden with an external signal that meets the level requirements. In addition to running at the same frequency, the chip and tester must be in sync on a bit basis. See Figure 1. The supportive features mentioned above include the condition of the SK signal being a bit (instruction) clock until stopped by software in the program. Hence, one can start the tests based on an edge change of SK. It is important that this be accurate because all data I/O changes will be relative to the SK timing (see the appropriate device data sheet).

It should also be noted that the oscillator frequency is programmed to a rate of 4-32 higher than SK. If one is building a test fixture for more than one device, some method must be available to enter this number. If one is testing a COP420 or COP421 near its upper limit it would be wise to do the SK sync operation at a lower rate and then increase the input frequency. This is desirable because the phase relationship is close to TTL propagation delays at the upper limit. Implementation of the area could be a preset counter that is gated on after a zero to one transition is seen on SK. Continual comparison could be made but once in sync, there should not be any need for the comparison as they should remain in sync.

The basic use of this "sync counter" is to derive the proper timing for loading data and instructions into the chip and verify the outputs. The COP402 data sheet should be used as a guide for these times, modified properly for the L and C parts. For those designing testers, it is suggested that one not attempt to test worse case timing changes as these could be very difficult to implement. Like other parametric tests these should in general be left to the professional test equipment.

B. Internal Logic Test

With the device and the tester in sync, actual testing may begin. See the sequence control circuit of Figure 2. To place the chip into the test mode the SO output is pulled to a one level (between 2.0 and 3.0 volts). It should be pulled with a circuit that will limit the upper voltage to 3V as this output can have a significant current sink capability. On power up (or after reset) the SO line is set to a zero by the internal logic. An internal sense line will detect the forced condition and provide test control. A delay of 10 miliseconds should be taken after power-up to allow the power on reset circuit to time out before instructions can be executed. If the reset pin is activated in mid-program for some reason, several instructions cycle times should be ignored to insure complete operation.

The tester should at this point force instructions into the L port. These instructions will be executed as if they were from the ROM. The sequence of the instructions is not particularly critical. Table 1 gives an example sequence. The main steps are to be able to detect an output change (OGI) early to verify connection/operation. It is much better to find a problem before going through the steps of loading RAM and then finding that the chip doesn't work. All instructions should be exercised although certain ones should be postponed. Enabling the Q register to the L port is an example. This would interfere with the insertion of instructions on the L port. Another problem is the SO test which could be set up with an XAS and then released from the test mode to check proper data output.

Certain commands will require more effort than others. To check the program counter during JMP's and subroutine operation will require that known info at the new address be available. One should execute a JSRP at some known address and release the test mode to see that the operation in the subroutine (eg, sc) is done and that a return is made to N+1. At this point test mode can be re-established to continue the test. The main point to remember is to provide a positive indication of the success of that specific test.




Figure 1. Tester Clock Generation and Synchronization Circuit




Figure 2. Tester Mode Sequencer

C. RAM Test

The verification of RAM is a part of the internal logic test, but is treated separately here. One must check both the RAM and its address register to find all faults. An example of this testing would be to load RAM with a string of STII commands. By then going back and reading this data to the outside (through an OMG instruction in a loop) the tester could verify both RAM and address were functional. One could then load RAM with all 6's and 9's (or 5's and 10's) sequentially to insure that all bits were functional and adjacent bits not shorted. Other similar tests could be run at the discretion of the user to do further testing. All of these tests would utilize the output of data via the G ports to validate the data. See the comparator circuit Figure 3.

D. ROM Dump

Successful operation of the internal logic tests and RAM will lead to the final test phase, ROM comparison. In order to check the ROM contents, the ROM dump

mode must be entered. One should force a JMP to an address near the end of the ROM space (3FF for a 420 chip, 1FF for a 410). A desirable point might be 3FA. The program counter will step ahead on each instruction cycle unless a program control is executed. The next step is to load the Q register with a non-conflicting value so that the enabling of the L outputs will not destroy the second byte of the LEI instruction as control is passed into the ROM dump mode. After going to this address, one should execute an enable of the L lines to the output port (LEI 4). Having done this the external buffers should be disabled and the SI pin taken low. This will allow data out and remove potential level conflicts. By letting the PC step ahead to address zero one can then begin the byte by byte comparison of data. In this mode the controller is not executing the code because the skip line is enabled throughout the sequence. By halting a counter on a failure, one could determine the questionable address.




Figure 3. Functional Logic and RAM Comparison Circuit

Table	1.	Typical	Test	Sequence
-------	----	---------	------	----------

		Table 1. Typical	1031 Sequence		
INSTRUCTION	RESULT	COMMENTS	INSTRUCTION	RESULT	COMMENTS
NOP	NO CHANGE	CHECK NOP & ALLOW TRANSIENT CYCLE FOR MODE	OMG LD 3	G(9 > 1)	1 > A; Bd > 2,0
OGI 9	G(0 > 9)	NOT ON 410L/411L	OMG	G(1 > 2)	
OGI 6 STII 8	G(9 > 6)	REVERSE ALL G STATES SET UP 0,0 FOR FUTURE	ADD X		ADD WITHOUT CARRY STORE 3 IN 2,0
LBI 3,13	D/0 > 40\	B TO NEW POSITION (3,13)	SC		310NE 3 N4 2,0
OBD CLRA	D(0 > 13)	CHECK D MAKE SURE A = 0	LDD 0,0 CASC		7 > A CHECK CASC
XABR CAB		3 > A; 0 > Br	SKC		CHECK CASE
OBD	D(13 > 3)	MOVE 3 to Bd CHECK XABR CAB & D CHANGE	X OMG	G(2 > 12)	STORE 12
CLRA -AISC 2		! !FORCE A > 2	CLRA	G(2 / 12)	:
CAB		2 > Bd	AISC 3 X		
OBD STII 7	D(3 > 2)	VERIFY 2 FROM A > Bd 7 > 0.2 & Bd > 3	SC		: CHECK
OBD	D(2 > 3)	STII INCREMENTS Bd	SKC X		: SKC/SC
CAB OMG	G(6 > 7)	SEE THAT A STILL THE SAME OMG & RAM CHECK	OMG	G(12 > 3)	·
CLRA CAB		B(0,0)	RC SKC		: : CHECK
OMG	G(7 > 8)	TIE IN RAM, A & G OPERATION	X	010 - 401	: RC
SMB 0 OMG	G(8 > 9)	SMB INST. CHECK	OMG LBI 0,0	G)3 > 12)	: : CHECK
SMB 1		•	LBI 1,15		: SEQUENTIAL LBI'S
OMG RMB 0	G(9 > 11)		LBI 2,7 OMG	G(2 > 7)	ALSO SKIPPED (LBI 2,7 NOT IN 410)
ямв з		:	CQMA		LOAD CONSTANTS FROM Q
X CAB		:0 > 0,0;2 > A A = 2 > B	OMG X	G(7 > 9)	CHECK :
OMG LD 1	G(11 > 7)	OUTPUT M(0,2) M(0,2) > A; B > 1,2	OMG	G(9 > 10)	:
XAD 0,0		A(7) < -> M(0,0) 2	LEI 1 XAS		STORE A - > S (9)
AISC 15 LDD 0,0		AISC CHECK; A = 1 CHECK SKIP OF 2 BYTE INST.	CLRA		
X	0.77 . 41	STORE 1	AISC 7 SKGBZ 0		:
OMG LD 0	G(7 > 1)	VERIFY COPY1,2 BACK TO A	X OMG		: CHECK
ADT XDS		ADD TEN	SKGBZ 1	-	:
XDS		LEAVE 11 IN 1,2;GO 1,1 WITH 1 LEAVE 1 IN 1,1;GO 1,0 W ?	X OMG	G(10 > 7)	: G BIT
OBD STII 5	D(2 > 0)	CHECK Bd MOVEMENT 5 > 1,0;Bd to 1,1	SKGBZ 2	G(10 > 1)	:
CBA		CHECK B > A	X OMG	G(7 > 10)	: : TESTS
AISC 3		AISC CHECK 4 > A	SKGBZ 3	G(1-> 10)	: 12010
INSTRUCTION	RESULT	COMMENTS	X OMG	G(10 > 7)	: :
xbs		1 > A; 4 > 1,1	X OMG		COMMENTS
XDS OMG XDS	RESULT G (1 > 5)	1 > A; 4 > 1,1 FROM 1,0 5 > A; 1 > 1,0; Bd < 15 SKIP	X OMG INSTRUCTION	G(10 > 7) RESULT	COMMENTS
XDS OMG	G(1 > 5)	1 > A; 4 > 1,1 FROM 1,0	X OMG INSTRUCTION SKGZ X	RESULT	COMMENTS: CHECK
XDS OMG XDS LDD 0,0 OBD AISC 4		1 > A; 4 > 1,1 FROM 1,0 5 > A; 1 > 1,0; Bd < 15 SKIP SKIPPED!	X OMG INSTRUCTION SKGZ X OMG	RESULT G (7 > 10)	: CHECK
XDS OMG XDS LDD 0,0 OBD AISC 4 X OMG	G(1 > 5)	1 > A; 4 > 1,1 FROM 1,0 5 > A; 1 > 1,0; Bd < 15 SKIP SKIPPED!	X OMG INSTRUCTION SKGZ X OMG OGI 0 SKGZ	RESULT	
XDS OMG XDS LDD 0,0 OBD AISC 4 X OMG CLRA	G(1 > 5) D(0 > 15)	1 > A; 4 > 1,1 FROM 1,0 5 > A; 1 > 1,0; Bd < 15 SKIP SKIPPED! 9 > A 9 > 15	X OMG INSTRUCTION SKGZ X OMG OGI 0	RESULT G (7 > 10)	: CHECK
XDS OMG XDS LDD 0,0 OBD AISC 4 X OMG CLRA COMP XOR	G(1 > 5) D(0 > 15)	1 > A; 4 > 1,1 FROM 1,0 5 > A; 1 > 1,0; Bd < 15 SKIP SKIPPED! 9 > A 9 > 15 ONES TO A FLIP MEMORY	X OMG INSTRUCTION SKGZ X OMG OGI 0 SKGZ X OMG SKMBZ 0	G(7 > 10) G(10 > 0)	: CHECK : G TEST
XDS OMG XDS LDD 0,0 OBD AISC 4 X OMG CLRA COMP XOR	G(1 > 5) D(0 > 15)	1 > A; 4 > 1,1 FROM 1,0 5 > A; 1 > 1,0; Bd < 15 SKIP SKIPPED! 9 > A 9 > 15 ONES TO A FLIP MEMORY 6 > 1,15; 9 > A; Bd > 1,0	X OMG INSTRUCTION SKGZ X OMG OGI 0 SKGZ X OMG SKMBZ 0 X OMG	G(7 > 10) G(10 > 0)	: CHECK
XDS OMG XDS LDD 0,0 OBD AISC 4 X OMG CLRA COMP XOR XIS LDD 0,0 SKE	G(1 > 5) D(0 > 15)	1 > A; 4 > 1,1 FROM 1,0 5 > A; 1 > 1,0; Bd < 15 SKIP SKIPPED ! 9 > A 9 > 15 ONES TO A FLIP MEMORY 6 > 1,15; 9 > A; Bd > 1,0 SKIP	X OMG INSTRUCTION SKGZ X OMG OGI 0 SKGZ X OMG SKMBZ 0 X OMG SKMBZ 1	G(7 > 10) G(10 > 0)	: CHECK : G TEST : CHECK MEMORY BIT TESTS
XDS OMG CLRA COMP XOR XOR XOR XOR XIS LDD 0,0 SKE LB 1,2 OBD	G(1 > 5) D(0 > 15)	1 > A; 4 > 1,1 FROM 1,0 5 > A; 1 > 1,0; Bd < 15 SKIP SKIPPED! 9 > A 9 > 15 ONES TO A FLIP MEMORY 6 > 1,15; 9 > A; Bd > 1,0 SKIP SKIP 2 WORD LBI (NOT IN 410) VERIFY WORD	X OMG INSTRUCTION SKGZ X OMG OGI 0 SKGZ X OMG SKMBZ 0 X OMG SKMBZ 1 X	G(7 > 10) G(10 > 0)	: CHECK : G TEST : CHECK MEMORY BIT TESTS
XDS OMG XDS LDD 0,0 OBD AISC 4 X OMG CLRA COMP XOR XIS LDD 0,0 SKE LB 1,2 OBD SKE	G(1 > 5) D(0 > 15) G(5 > 9)	1 > A; 4 > 1,1 FROM 1,0 5 > A; 1 > 1,0; Bd < 15 SKIP SKIPPED! 9 > A 9 > 15 ONES TO A FLIP MEMORY 6 > 1,15; 9 > A; Bd > 1,0 SKIP SKIP 2 WORD LBI (NOT IN 410) VERIFY WORD 11 NOT = 9	X OMG INSTRUCTION SKGZ X OMG OGI 0 SKGZ X OMG SKMBZ 0 X OMG SKMBZ 1 X	G(7 > 10) G(10 > 0) G(0 > 10)	: CHECK : G TEST : CHECK MEMORY BIT TESTS NO CHANGE
XDS OMG XDS LDD 0,0 OBD AISC 4 X OMG CLRA COMP XOR XIS LDD 0,0 SKE LB 1,2 OBD SKE LB 1,2 SKE LB 1,2 SKE	G(1 > 5) D(0 > 15) G(5 > 9)	1 > A; 4 > 1,1 FROM 1,0 5 > A; 1 > 1,0; Bd < 15 SKIP SKIPPED! 9 > A 9 > 15 ONES TO A FLIP MEMORY 6 > 1,15; 9 > A; Bd > 1,0 SKIP SKIP 2 WORD LBI (NOT IN 410) VERIFY WORD	X OMG INSTRUCTION SKGZ X OMG OGI 0 SKGZ X OMG SKMBZ 0 X OMG SKMBZ 1 X OMG SKMBZ 1 X OMG SKMBZ 2 X OMG SKMBZ 2 X	G(7 > 10) G(10 > 0) G(0 > 10)	: CHECK : G TEST : : CHECK MEMORY BIT TESTS NO CHANGE NO SKIP WON'T SKIP
XDS OMG XDS LDD 0,0 OBD AISC 4 X OMG CLRA COMP XOR XIS LDD 0,0 SKE LB 1,2 OBD SKE LB 1,0	G(1 > 5) D(0 > 15) G(5 > 9)	1 > A; 4 > 1,1 FROM 1,0 5 > A; 1 > 1,0; Bd < 15 SKIP SKIPPED! 9 > A 9 > 15 ONES TO A FLIP MEMORY 6 > 1,15; 9 > A; Bd > 1,0 SKIP SKIP 2 WORD LBI (NOT IN 410) VERIFY WORD 11 NOT = 9	X OMG INSTRUCTION SKGZ X OMG OGI 0 SKGZ X OMG SKMBZ 0 X OMG SKMBZ 1 X OMG SKMBZ 1 X OMG SKMBZ 2 X OMG SKMBZ 2 X OMG INIL	G(7 > 10) G(10 > 0) G(0 > 10)	: CHECK : G TEST : : CHECK MEMORY BIT TESTS NO CHANGE
XDS OMG XDS LDD 0,0 OBD AISC 4 X OMG CLRA COMP XOR XIS LDD 0,0 SKE LB 1,2 OBD SKE LB 1,2 SKE LB 1,2 SKE LB 1,2 SKE SKE RMB 2 SKE RMB 2 SKE	G(1 > 5) D(0 > 15) G(5 > 9)	1 > A; 4 > 1,1 FROM 1,0 5 > A; 1 > 1,0; Bd < 15 SKIP SKIPPED! 9 > A 9 > 15 ONES TO A FLIP MEMORY 6 > 1,15; 9 > A; Bd > 1,0 SKIP SKIP 2 WORD LBI (NOT IN 410) VERIFY WORD 11 NOT = 9 BACK TO 1,0 :: : CHECK BIT	X OMG INSTRUCTION SKGZ X OMG OGI 0 SKGZ X OMG SKMBZ 0 X OMG SKMBZ 1 X OMG SKMBZ 1 X OMG SKMBZ 2 X	G(7 > 10) G(10 > 0) G(0 > 10)	: CHECK : G TEST : CHECK MEMORY BIT TESTS NO CHANGE NO SKIP WON'T SKIP SEE THAT L LATCHES RESET
XDS OMG XDS LDD 0,0 OBD AISC 4 X OMG CLRA COMP XOR XIS LDD 0,0 SKE LB 1,2 OBD SKE LB 1,2 SKE LB 1,2 SKE SKE SMB 2 SKE SKE SKE SKE SKE SKE SKE SKE SKE SKE	G(1 > 5) D(0 > 15) G(5 > 9)	1 > A; 4 > 1,1 FROM 1,0 5 > A; 1 > 1,0; Bd < 15 SKIP SKIPPED! 9 > A 9 > 15 ONES TO A FLIP MEMORY 6 > 1,15; 9 > A; Bd > 1,0 SKIP SKIP 2 WORD LBI (NOT IN 410) VERIFY WORD 11 NOT = 9 BACK TO 1,0 : :	X OMG INSTRUCTION SKGZ X OMG OGI 0 SKGZ X OMG SKMBZ 0 X OMG SKMBZ 1 X OMG SKMBZ 1 X OMG SKMBZ 2 X OMG INIL ININ SKE X 1 OMG	G(7 > 10) G(10 > 0) G(0 > 10)	: CHECK : G TEST : : CHECK MEMORY BIT TESTS NO CHANGE NO SKIP WON'T SKIP SEE THAT L LATCHES RESET ASSUME G - > 1
XDS OMG CLRA COMP XOR XIS LDD 0,0 OBD AISC 4 X OMG CLRA COMP XOR XIS LDD 0,0 SKE LB 1,2 OBD SKE LB 1,2 SKE RMB 2 SKE RMB 2 SKE SMB 3 SKE LDD 0,0	G(1 > 5) D(0 > 15) G(5 > 9)	1 > A; 4 > 1,1 FROM 1,0 5 > A; 1 > 1,0; Bd < 15 SKIP SKIPPED! 9 > A 9 > 15 ONES TO A FLIP MEMORY 6 > 1,15; 9 > A; Bd > 1,0 SKIP SKIP 2 WORD LBI (NOT IN 410) VERIFY WORD 11 NOT = 9 BACK TO 1,0 : : CHECK BIT : MANIPULATIONS	X OMG INSTRUCTION SKGZ X OMG OGI 0 SKGZ X OMG SKMBZ 0 X OMG SKMBZ 1 X OMG SKMBZ 1 X OMG SKMBZ 2 X OMG INIL ININ SKE X 1 OMG INIL X	G(7 > 10) G(10 > 0) G(0 > 10)	: CHECK : G TEST : : CHECK MEMORY BIT TESTS NO CHANGE NO SKIP WON'T SKIP SEE THAT L LATCHES RESET ASSUME G - > I Br > 1
XDS OMG XDS LDD 0,0 OBD AISC 4 X OMG CLRA COMP XOR XIS LDD 0,0 SKE LB 1,2 OBD SKE LB 1,2 SKE LB 1,2 SKE LB 1,0 SKE LB 1,0 SKE LB 1,0 SKE LB 1,0 SKE LB 1,0 SKE LB 1,0 SKE LB 1,0 SKE RMB 2 SKE SKE SKE SKE SKE SKE SKE SKE SKE SKE	G(1 > 5) D(0 > 15) G(5 > 9)	1 > A; 4 > 1,1 FROM 1,0 5 > A; 1 > 1,0; Bd < 15 SKIP SKIPPED! 9 > A 9 > 15 ONES TO A FLIP MEMORY 6 > 1,15; 9 > A; Bd > 1,0 SKIP SKIP 2 WORD LBI (NOT IN 410) VERIFY WORD 11 NOT = 9 BACK TO 1,0 :: : CHECK BIT : MANIPULATIONS :: Bd > 2,0 9 > 1,1; 4 > A	X OMG INSTRUCTION SKGZ X OMG OGI 0 SKGZ X OMG SKMBZ 0 X OMG SKMBZ 1 X OMG SKMBZ 1 X OMG INIL ININ SKE X 1 OMG INIL X SKMBZ 3	G(7 > 10) G(10 > 0) G(0 > 10) G(10 > 7) G(7 > 10)	: CHECK : G TEST : : CHECK MEMORY BIT TESTS NO CHANGE NO SKIP WON'T SKIP SEE THAT L LATCHES RESET ASSUME G - > 1 Br > 1 SHOULD BE EQUAL
XDS OMG CLRA COMP XOR XOR LDD 0,0 OBD AISC 4 X OMG CLRA COMP XOR XIS LDD 0,0 SKE LB 1,2 OBD SKE LB 1,2 SMB 2 SKE LB 1,0 SMB 2 SKE LB 1,0 SMB 2 SKE LDD 0,0 SMB 3 SKE LDD 0,0 X 3 XAD 1,1 XIS 1	G(1 > 5) D(0 > 15) G(5 > 9)	1 > A; 4 > 1,1 FROM 1,0 5 > A; 1 > 1,0; Bd < 15 SKIP SKIPPED! 9 > A 9 > 15 ONES TO A FLIP MEMORY 6 > 1,15; 9 > A; Bd > 1,0 SKIP SKIP 2 WORD LBI (NOT IN 410) VERIFY WORD 11 NOT = 9 BACK TO 1,0 : : : CHECK BIT : MANIPULATIONS : Bd > 2,0 9 > 1,1; 4 > A 4 > 2,0; Bd > 3,1	X OMG INSTRUCTION SKGZ X OMG OGI 0 SKGZ X OMG SKMBZ 0 X OMG SKMBZ 1 X OMG SKMBZ 1 INI INI INI SKE X 1 OMG INIL X SKMBZ 3 OBD OGI 1	G(7 > 10) G(10 > 0) G(0 > 10)	: CHECK : G TEST : : CHECK MEMORY BIT TESTS NO CHANGE NO SKIP WON'T SKIP SEE THAT L LATCHES RESET ASSUME G - > I Br > 1
XDS OMG CDD 0,0 OBD AISC 4 X OMG CLRA COMP XOR XIS LDD 0,0 SKE LDD 0,0 SKE LB 1,2 OBD SKE LB 1,2 SKE LB 1,2 SKE LB 1,3 SKE LB 1,2 SKE LB 1,3 SKE LB 1,3 SKE LB 1,5 SK	G(1 > 5) D(0 > 15) G(5 > 9)	1 > A; 4 > 1,1 FROM 1,0 5 > A; 1 > 1,0; Bd < 15 SKIP SKIPPED! 9 > A 9 > 15 ONES TO A FLIP MEMORY 6 > 1,15; 9 > A; Bd > 1,0 SKIP SKIP 2 WORD LBI (NOT IN 410) VERIFY WORD 11 NOT = 9 BACK TO 1,0 :: : CHECK BIT : MANIPULATIONS :: Bd > 2,0 9 > 1,1; 4 > A	X OMG INSTRUCTION SKGZ X OMG OGI 0 SKGZ X OMG SKMBZ 0 X OMG SKMBZ 1 X OMG SKMBZ 1 X OMG INIL ININ SKE X 1 OMG INIL ININ SKE X 1 OMG INIL X OMG	G(7 > 10) G(10 > 0) G(0 > 10) G(10 > 7) G(7 > 10)	: CHECK : G TEST : : CHECK MEMORY BIT TESTS NO CHANGE NO SKIP WON'T SKIP SEE THAT L LATCHES RESET ASSUME G - > 1 Br > 1 SHOULD BE EQUAL
XDS OMG XDS LDD 0,0 OBD AISC 4 X OMG CLRA COMP XOR XIS LDD 0,0 SKE LB 1,2 OBD SKE LB 1,2 SKE LBI 1,0 SMB 2 SKE RMB 2 SKE RMB 3 SKE LDD 0,0 X 3 XAD 1,1 XIS 1 ING X CLRA ASC	G(1 > 5) D(0 > 15) G(5 > 9)	1 > A; 4 > 1,1 FROM 1,0 5 > A; 1 > 1,0; Bd < 15 SKIP SKIPPED! 9 > A 9 > 15 ONES TO A FLIP MEMORY 6 > 1,15; 9 > A; Bd > 1,0 SKIP SKIP 2 WORD LBI (NOT IN 410) VERIFY WORD 11 NOT =9 BACK TO 1,0 : : : : CHECK BIT : MANIPULATIONS : : Bd > 2,0 9 > 1,1; 4 > A 4 > 2,0; Bd > 3,1 INPUT G PORT STORE CHECK ADD WITH CARRY	X OMG INSTRUCTION SKGZ X OMG OGI 0 SKGZ X OMG SKMBZ 0 X OMG SKMBZ 1 X OMG SKMBZ 1 X OMG INIL ININ SKE X 1 OMG INIL X SKMBZ 3 OBD OGI 1 LBI 3,11 OGI 0 INIL	G(7 > 10) G(10 > 0) G(0 > 10) G(10 > 7) G(7 > 10)	: CHECK : G TEST : : CHECK MEMORY BIT TESTS NO CHANGE NO SKIP WON'T SKIP SEE THAT L LATCHES RESET ASSUME G - > 1 Br > 1 SHOULD BE EQUAL
XDS OMG XDS LDD 0,0 OBD AISC 4 X OMG CLRA COMP XOR XIS LDD 0,0 SKE LD 1,2 OBD SKE LB 1,2 OBD SKE LB 1,2 SMB 2 SKE LB 1,2 SMB 3 SKE LDD 0,0 X 3 XAD 1,1 XSS 1 ING X CLRA ASC SC	G(1 > 5) D(0 > 15) G(5 > 9)	1 > A; 4 > 1,1 FROM 1,0 5 > A; 1 > 1,0; Bd < 15 SKIP SKIPPED! 9 > A 9 > 15 ONES TO A FLIP MEMORY 6 > 1,15; 9 > A; Bd > 1,0 SKIP SKIP 2 WORD LBI (NOT IN 410) VERIFY WORD 11 NOT = 9 BACK TO 1,0 :: : CHECK BIT : MANIPULATIONS :: Bd > 2,0 9 > 1,1; 4 > A 4 > 2,0; Bd > 3,1 INPUT G PORT STORE CHECK ADD WITH CARRY CHECK SET CARRY	X OMG INSTRUCTION SKGZ X OMG OGI 0 SKGZ X OMG SKMBZ 0 X OMG SKMBZ 1 X OMG SKMBZ 1 X OMG INIL ININ SKE X 1 OMG INIL X SKMBZ 3 OBD OGI 1 LBI 3,11 OGI 0 INIL X SKMBZ 3	G(7 > 10) G(10 > 0) G(0 > 10) G(10 > 7) G(7 > 10)	: CHECK : G TEST : : CHECK MEMORY BIT TESTS NO CHANGE NO SKIP WON'T SKIP SEE THAT L LATCHES RESET ASSUME G - > 1 Br > 1 SHOULD BE EQUAL
XDS OMG CDD 0,0 OBD AISC 4 X OMG CLRA COMP XOR XIS LDD 0,0 SKE LB 1,2 OBD SKE LB 1,2 SKE LB 1,2 SKE LB 1,2 INI INI INI INI X X 3 XAD 1,1 XIS 1 INI INI X CLRA ASC SKC LDD 0,0	G(1 > 5) D(0 > 15) G(5 > 9)	1 > A; 4 > 1,1 FROM 1,0 5 > A; 1 > 1,0; Bd < 15 SKIP SKIPPED! 9 > A 9 > 15 ONES TO A FLIP MEMORY 6 > 1,15; 9 > A; Bd > 1,0 SKIP SKIP 2 WORD LBI (NOT IN 410) VERIFY WORD 11 NOT = 9 BACK TO 1,0 : : : CHECK BIT : MANIPULATIONS : :Bd > 2,0 9 > 1,1; 4 > A 4 > 2,0; Bd > 3,1 INPUT G PORT STORE CHECK ADD WITH CARRY CHECK SKIP ON CARRY CHECK SKIP ON CARRY	X OMG INSTRUCTION SKGZ X OMG OGI 0 SKGZ X OMG SKMBZ 0 X OMG SKMBZ 1 X OMG SKMBZ 1 X OMG SKMBZ 1 X OMG INIL ININ SKE X 1 OMG INIL ININ SKE X 1 OMG INIL ININ SKE X 1 OMG INIL X SKMBZ 3 OBD OGI 1 LBI 3,11 OGI 0 INIL X SKMBZ 0 OBD	G(7 > 10) G(10 > 0) G(0 > 10) G(10 > 7) G(7 > 10)	: CHECK : G TEST : : CHECK MEMORY BIT TESTS NO CHANGE NO SKIP WON'T SKIP SEE THAT L LATCHES RESET ASSUME G - > 1 Br > 1 SHOULD BE EQUAL
XDS OMG XDS LDD 0,0 OBD AISC 4 X OMG CLRA COMP XOR XIS LDD 0,0 SKE LB 1,2 OSKE LB 1,2 SKE LB 1,2 SKE LB 1,2 SKE LB 1,1 ING X XAD 1,1 XIS 1 ING X ASC SC SKC LDD 0,0 X	G(1 > 5) D(0 > 15) G(5 > 9) D(15 > 0)	1 > A; 4 > 1,1 FROM 1,0 5 > A; 1 > 1,0; Bd < 15 SKIP SKIPPED ! 9 > A 9 > 15 ONES TO A FLIP MEMORY 6 > 1,15; 9 > A; Bd > 1,0 SKIP SKIP 2 WORD LBI (NOT IN 410) VERIFY WORD 11 NOT = 9 BACK TO 1,0 : : : CHECK BIT : MANIPULATIONS : : Bd > 2,0 9 > 1,1; 4 > A 4 > 2,0; 8d > 3,1 INPUT G PORT STORE CHECK ADD WITH CARRY CHECK SET CARRY CHECK SKIP ON CARRY STORE A	X OMG INSTRUCTION SKGZ X OMG OGI 0 SKGZ X OMG SKMBZ 0 X OMG SKMBZ 1 X OMG SKMBZ 1 X OMG INIL ININ SKE X 1 OMG INIL ININ SKE X 1 OMG INIL X SKMBZ 3 OBD OGI 1 LBI 3,11 OGI 0 INIL X SKMBZ 0 OBD NOP XAS	G(7 > 10) G(10 > 0) G(0 > 10) G(10 > 7) G(7 > 10)	: CHECK : G TEST : : CHECK MEMORY BIT TESTS NO CHANGE NO SKIP WON'T SKIP SEE THAT L LATCHES RESET ASSUME G -> I Br > 1 SHOULD BE EQUAL : : : : : : : : : : : : : : : : : : :
XDS OMG XDS LDD 0,0 OBD AISC 4 X OMG CLRA COMP XOR XIS LDD 0,0 SKE LB 1,2 OBD SKE LB 1,2 OBD SKE LB 1,2 SKE LB 1,0 SMB 2 SKE LB 1,0 SMB 2 SKE LDD 0,0 X 3 XAD 1,1 ING X X AD 1,1 ING X CLRA ASC SC SKC LDD 0,0 X OMG CLRA	G(1 > 5) D(0 > 15) G(5 > 9)	1 > A; 4 > 1,1 FROM 1,0 5 > A; 1 > 1,0; Bd < 15 SKIP SKIPPED! 9 > A 9 > 15 ONES TO A FLIP MEMORY 6 > 1,15; 9 > A; Bd > 1,0 SKIP SKIP 2 WORD LBI (NOT IN 410) VERIFY WORD 11 NOT = 9 BACK TO 1,0 : : : CHECK BIT : MANIPULATIONS : :Bd > 2,0 9 > 1,1; 4 > A 4 > 2,0; Bd > 3,1 INPUT G PORT STORE CHECK ADD WITH CARRY CHECK SKIP ON CARRY CHECK SKIP ON CARRY	X OMG INSTRUCTION SKGZ X OMG OGI 0 SKGZ X OMG SKMBZ 0 X OMG SKMBZ 1 X OMG SKMBZ 1 X OMG INIL ININ SKE X 1 OMG INIL X SKMBZ 3 OBD OGI 1 LBI 3,11 OGI 0 INIL X SKMBZ 0 OBD NOP	RESULT G(7 > 10) G(10 > 0) G(0 > 10) G(10 > 7) G(7 > 10) D)15 > 0)	: CHECK : G TEST : : CHECK MEMORY BIT TESTS NO CHANGE NO SKIP WON'T SKIP SEE THAT L LATCHES RESET ASSUME G - > 1 Br > 1 SHOULD BE EQUAL
XDS OMG CLRA COMP XOR XIS LDD 0,0 AISC 4 X OMG CLRA COMP XOR XIS LDD 0,0 SKE LB 1,2 OBD SKE LB 1,2 OBD SKE LB 1,1 ING X CLRA ASC X OMG CLRA ASC X OMG CLRA ASC X	G(1 > 5) D(0 > 15) G(5 > 9) D(15 > 0)	1 > A; 4 > 1,1 FROM 1,0 5 > A; 1 > 1,0; Bd < 15 SKIP SKIPPED! 9 > A 9 > 15 ONES TO A FLIP MEMORY 6 > 1,15; 9 > A; Bd > 1,0 SKIP SKIP 2 WORD LBI (NOT IN 410) VERIFY WORD 11 NOT = 9 BACK TO 1,0 :: : CHECK BIT : MANIPULATIONS :: : Bd > 2,0 9 > 1,1; 4 > A 4 > 2,0; Bd > 3,1 INPUT G PORT STORE CHECK ADD WITH CARRY CHECK SKIP ON CARRY STORE A NO CHANGE	X OMG INSTRUCTION SKGZ X OMG OGI 0 SKGZ X OMG SKMBZ 0 X OMG SKMBZ 1 X OMG SKMBZ 1 X OMG INIL ININ SKE X 1 OMG INIL INIL X SKMBZ 3 OBD OGI 1 LBI 3,11 OGI 0 INIL X SKMBZ 0 OBD NOP XAS X	G(7 > 10) G(10 > 0) G(0 > 10) G(10 > 7) G(7 > 10)	: CHECK : G TEST : : CHECK MEMORY BIT TESTS NO CHANGE NO SKIP WON'T SKIP SEE THAT L LATCHES RESET ASSUME G -> I Br > 1 SHOULD BE EQUAL : : : : : : : : : : : : : : : : : : :
XDS OMG XDS CLRA AISC 4 X OMG CLRA COMP XOR XIS LDD 0,0 SKE LB 1,2 SKE LB 1,2 SKE LB 1,2 SKE LB 1,2 SKE LB 1,10 SMB 2 SKE LB 1,0 SMB 2 SKE LB 1,0 SMB 3 SKE LDD 0,0 X X XAD 1,1 XIS 1 ING X XAD 1,1 XIS 1 ING X CLRA ASC SC CLDD 0,0 X OMG CLRA ASC X OMG	G(1 > 5) D(0 > 15) G(5 > 9) D(15 > 0)	1 > A; 4 > 1,1 FROM 1,0 5 > A; 1 > 1,0; Bd < 15 SKIP SKIPPED ! 9 > A 9 > 15 ONES TO A FLIP MEMORY 6 > 1,15; 9 > A; Bd > 1,0 SKIP SKIP 2 WORD LBI (NOT IN 410) VERIFY WORD 11 NOT = 9 BACK TO 1,0 : : : CHECK BIT : MANIPULATIONS : : Bd > 2,0 9 > 1,1; 4 > A 4 > 2,0; Bd > 3,1 INPUT G PORT STORE CHECK ADD WITH CARRY CHECK SET CARRY CHECK SKIP ON CARRY STORE A NO CHANGE	X OMG INSTRUCTION SKGZ X OMG OGI 0 SKGZ X OMG SKMBZ 0 X OMG SKMBZ 1 X OMG SKMBZ 1 X OMG INIL ININ SKE X 1 OMG INIL INIL X SKMBZ 3 OBD OGI 1 LBI 3,11 OGI 0 INIL X SKMBZ 0 OBD NOP XAS X	RESULT G(7 > 10) G(10 > 0) G(0 > 10) G(10 > 7) G(7 > 10) D)15 > 0)	: CHECK : G TEST : : CHECK MEMORY BIT TESTS NO CHANGE NO SKIP WON'T SKIP SEE THAT L LATCHES RESET ASSUME G -> I Br > 1 SHOULD BE EQUAL : : : : : : : : : : : : : : : : : : :
XDS OMG XDS OMG CLRA COMP XOR XIS LDD 0,0 SKE LB 1,2 OBD SKE LB 1,2 OBD SKE LB 1,2 SKE LB 1,0 SMB 2 SKE LB 1,0 SMB 3 SKE LDD 0,0 X 3 XAD 1,1 ING X X AD 1,1 ING X CLRA ASC SC SC SC CLDD 0,0 X OMG CLRA ASC X OMG CAMQ XDS	G(1 > 5) D(0 > 15) G(5 > 9) D(15 > 0)	1 > A; 4 > 1,1 FROM 1,0 5 > A; 1 > 1,0; Bd < 15 SKIP SKIPPED! 9 > A 9 > 15 ONES TO A FLIP MEMORY 6 > 1,15; 9 > A; Bd > 1,0 SKIP SKIP 2 WORD LBI (NOT IN 410) VERIFY WORD 11 NOT = 9 BACK TO 1,0 :: : CHECK BIT : MANIPULATIONS :: Bd > 2,0 9 > 1,1; 4 > A 4 > 2,0; Bd > 3,1 INPUT G PORT STORE CHECK ADD WITH CARRY CHECK SET CARRY CHECK SKIP ON CARRY STORE A NO CHANGE CARRY ADDS ONE TO MEMORY STORE A & M IN Q; 10,9 9 > 3,1; 10 > A; Bd > 3,0	X OMG INSTRUCTION SKGZ X OMG OGI 0 SKGZ X OMG SKMBZ 0 X OMG SKMBZ 1 X OMG SKMBZ 1 X OMG INIL ININ SKE X 1 OMG INIL INIL X SKMBZ 3 OBD OGI 1 LBI 3,11 OGI 0 INIL X SKMBZ 0 OBD NOP XAS X	RESULT G(7 > 10) G(10 > 0) G(0 > 10) G(10 > 7) G(7 > 10) D)15 > 0)	: CHECK : G TEST : : CHECK MEMORY BIT TESTS NO CHANGE NO SKIP WON'T SKIP SEE THAT L LATCHES RESET ASSUME G -> I Br > 1 SHOULD BE EQUAL : : : : : : : : : : : : : : : : : : :
XDS OMG XDS CLRA COMP XOR XIS LDD 0,0 SKE LDD 0,0 SKE LB 1,2 OBD SKE LBI 1,0 SMB 2 SKE LBI 1,0 SKE LBI 1,1 SKE LBI 1,1 SKE LBI 1,0 SKE LBI 1,1 SKE LBI 1,0 SKE LBI 1,1 SKE LBI 1,0 SKE LBI 1,0 SKE LBI 1,0 SKE LBI 1,0 SKE LBI 1,0 SKE LBI 1,0 SKE LBI 1,0 SKE LBI 1,0 SKE LBI 1,0 SKE LBI 1,0 SKE LBI 1,0 SKE LBI 1,0 SKE LBI 1,0 SKE LBI 1,0 SKE LBI 1,0 SKE LBI 1,0 SKE LBI 1,0 SKE LBI 1,0 SKE CBR SKE LDD 0,0 X CLRA ASC SC SKC LDD 0,0 X OMG CLRA ASC X OMG CLRA ASC X OMG CAMQ XDS X	G(1 > 5) D(0 > 15) G(5 > 9) D(15 > 0) G = 9 G(9 > 10)	1 > A; 4 > 1,1 FROM 1,0 5 > A; 1 > 1,0; Bd < 15 SKIP SKIPPED! 9 > A 9 > 15 ONES TO A FLIP MEMORY 6 > 1,15; 9 > A; Bd > 1,0 SKIP SKIP 2 WORD LBI (NOT IN 410) VERIFY WORD 11 NOT = 9 BACK TO 1,0 :: :: :: :: ::: ::::::::::::::::::::	X OMG INSTRUCTION SKGZ X OMG OGI 0 SKGZ X OMG SKMBZ 0 X OMG SKMBZ 1 X OMG SKMBZ 1 X OMG INIL ININ SKE X 1 OMG INIL INIL X SKMBZ 3 OBD OGI 1 LBI 3,11 OGI 0 INIL X SKMBZ 0 OBD NOP XAS X	RESULT G(7 > 10) G(10 > 0) G(0 > 10) G(10 > 7) G(7 > 10) D)15 > 0)	: CHECK : G TEST : : CHECK MEMORY BIT TESTS NO CHANGE NO SKIP WON'T SKIP SEE THAT L LATCHES RESET ASSUME G -> I Br > 1 SHOULD BE EQUAL : : : : : : : : : : : : : : : : : : :
XDS OMG XDS OMG XDS AISC 4 X OMG CLRA COMP XOR XIS LDD 0,0 SKE LB 1,2 OBD SKE LB 1,2 OBD SKE LB 1,2 SKE LB 1,2 SKE LB 1,1 ING X XAD 1,1 ING X XAD 1,1 ING X CLRA ASC SC SC SC CAMG CAMG CAMG XDS	G(1 > 5) D(0 > 15) G(5 > 9) D(15 > 0)	1 > A; 4 > 1,1 FROM 1,0 5 > A; 1 > 1,0; Bd < 15 SKIP SKIPPED! 9 > A 9 > 15 ONES TO A FLIP MEMORY 6 > 1,15; 9 > A; Bd > 1,0 SKIP SKIP 2 WORD LBI (NOT IN 410) VERIFY WORD 11 NOT = 9 BACK TO 1,0 :: : CHECK BIT : MANIPULATIONS :: Bd > 2,0 9 > 1,1; 4 > A 4 > 2,0; Bd > 3,1 INPUT G PORT STORE CHECK ADD WITH CARRY CHECK SET CARRY CHECK SKIP ON CARRY STORE A NO CHANGE CARRY ADDS ONE TO MEMORY STORE A & M IN Q; 10,9 9 > 3,1; 10 > A; Bd > 3,0	X OMG INSTRUCTION SKGZ X OMG OGI 0 SKGZ X OMG SKMBZ 0 X OMG SKMBZ 1 X OMG SKMBZ 1 X OMG INIL ININ SKE X 1 OMG INIL INIL X SKMBZ 3 OBD OGI 1 LBI 3,11 OGI 0 INIL X SKMBZ 0 OBD NOP XAS X	RESULT G(7 > 10) G(10 > 0) G(0 > 10) G(10 > 7) G(7 > 10) D)15 > 0)	: CHECK : G TEST : : CHECK MEMORY BIT TESTS NO CHANGE NO SKIP WON'T SKIP SEE THAT L LATCHES RESET ASSUME G -> I Br > 1 SHOULD BE EQUAL : : : : : : : : : : : : : : : : : : :

	RESULT	COMMENTS		<i>f</i>		
31 0,0 TII 7 TI! 14		LOAD RAM WITH CONSTANTS USING STII		LD XIS OMG		: : MOVE TO NEXT DIGI OUTPUT DATA
TII 5 TII 12 TII 3				LD XIS OMG		: : MOVE TO NEXT DIGI OUTPUT DATA
TII 10 TII 1 TII 8		· · · · · · · · · · · · · · · · · · ·		LD XIS OMG		: : MOVE TO NEXT DIGI
TII 15 TII 6 TII 13				LD XIS OMG		: : MOVE TO NEXT DIGI OUTPUT DATA
TII 4 TII 11 TII 2				LD XIS OMG		: : MOVE TO NEXT DIGI OUTPUT DATA
TII 9 TII 0 31 1,0				LD XIS OMG		: : MOVE TO NEXT DIGI OUTPUT DATA
TII 7 TII 14 TII 5				LD XIS OMG		: MOVE TO NEXT DIGI
TII 12 TII 3 TII 10				LD XIS OMG		: MOVE TO NEXT DIGI
TII 1 TII 8 TII 15				LD XIS OMG		: : MOVE TO NEXT DIGI OUTPUT DATA
TII 6 TII 13				LD XIS		: : MOVE TO NEXT DIGI
TII 4 Tii 11				INSTRUCTION	RESULT	COMMENTS
TII 2 TII 9 TII 0				LBI 1,0 OMG		CHECK FOR RAM DAT OUTPUT DATA
BI 2,0 TII 7 TII 14				LD XIS OMG		: : MOVE TO NEXT DIGI OUTPUT DATA
TII 5 TII 12 TII 3			•	LD XIS OMG		: : MOVE TO NEXT DIGI OUTPUT DATA
FII 10 FII 1 FII 8				LD XIS OMG		: : MOVE TO NEXT DIGI OUTPUT DATA
[15 6 13				LD XIS OMG		: : MOVE TO NEXT DIGI OUTPUT DATA
STRUCTION	RESULT	COMMENTS		LD XIS OMG		: : MOVE TO NEXT DIGI OUTPUT DATA
Γ 4 Γ 11 Γ 2		·		LD XIS OMG		: : MOVE TO NEXT DIGI OUTPUT DATA
TII 9 TII 0 31 3,0				LD XIS OMG		: : MOVE TO NEXT DIGI OUTPUT DATA
FII 7 FII 14 FII 5				LD XIS OMG		: : MOVE TO NEXT DIGI OUTPUT DATA
TII 12 TII 3 TII 10		*		LD XIS OMG		: : MOVE TO NEXT DIGI OUTPUT DATA
[1 8 45				LD XIS OMG		: : MOVE TO NEXT DIGI OUTPUT DATA
				LD XIS OMG		: : MOVE TO NEXT DIGI OUTPUT DATA
TII 15 TII 6 TII 13 TII 4						: : MOVE TO NEXT DIGI
TII 6 TII 13 TII 4 TII 11 TII 2 TII 9				LD XIS OMG		OUTPUT DATA
TII 6 TII 13	RESULT	COMMENTS		XIS OMG LD XIS OMG		OUTPUT DATA :
TII 6 TII 13 TII 14 TII 11 TII 2 TII 9 TII 0 ISTRUCTION BI 0,0 MG	RESULT	COMMENTS CHECK FOR RAM DATA OUTPUT DATA	e ve ^{nt}	XIS OMG LD XIS OMG LD XIS OMG		OUTPUT DATA : : MOVE TO NEXT DIGI OUTPUT DATA :
TII 6 TII 13 TII 13 TII 14 TII 11 TII 12 TII 19 TII 10 STRUCTION BI 0,0 MG D S MG MG	RESULT	CHECK FOR RAM DATA		XIS OMG LD XIS OMG LD XIS OMG LD XIS OMG OMG		OUTPUT DATA : : MOVE TO NEXT DIGI OUTPUT DATA : : MOVE TO NEXT DIGI OUTPUT DATA :
TII 6 TIII 13 TIII 13 TIII 14 TIII 11 TII 19 TIII 19 TIII 19 TIII 09 T	RESULT	CHECK FOR RAM DATA OUTPUT DATA : : MOVE TO NEXT DIGIT		XIS OMG LD XIS OMG LD XIS OMG LD XIS		OUTPUT DATA : MOVE TO NEXT DIGI OUTPUT DATA : MOVE TO NEXT DIGI OUTPUT DATA : MOVE TO NEXT DIGI OUTPUT DATA :
TI 6 TI 13 TI 14 TI 11 TI 17 TI 19 T	RESULT	CHECK FOR RAM DATA OUTPUT DATA : MOVE TO NEXT DIGIT OUTPUT DATA : MOVE TO NEXT DIGIT OUTPUT DATA : MOVE TO NEXT DIGIT OUTPUT DATA : MOVE TO NEXT DIGIT		XIS OMG LD XIS OMG LD XIS OMG LD XIS OMG LD XIS OMG LD XIS OMG LD XIS	RESULT	OUTPUT DATA : MOVE TO NEXT DIGI OUTPUT DATA : MOVE TO NEXT DIGI OUTPUT DATA : MOVE TO NEXT DIGI OUTPUT DATA :
TI 6 TI 11 13 TI 14 TI 11 11 TI 12 TI 19 TI 19 TI 10,0 MG D S MG D S MG D S MG D S MG D S S MG D S S MG D S S S S S S S S S S S S S S S S S S	RESULT	CHECK FOR RAM DATA OUTPUT DATA : MOVE TO NEXT DIGIT OUTPUT DATA : MOVE TO NEXT DIGIT OUTPUT DATA : MOVE TO NEXT DIGIT OUTPUT DATA : MOVE TO NEXT DIGIT		XIS OMG LD XIS OMG LD XIS OMG LD XIS OMG LD XIS OMG LD XIS OMG LD XIS OMG LD D XIS OMG LD D OMG	RESULT	OUTPUT DATA : MOVE TO NEXT DIGI OUTPUT DATA : MOVE TO NEXT DIGI OUTPUT DATA : MOVE TO NEXT DIGI OUTPUT DATA : MOVE TO NEXT DIGI OUTPUT DATA : MOVE TO NEXT DIGI COMMENTS
TI 6 TI 14 TI 13 TI 14 TI 11 TI 17 TI 19 T	RESULT	CHECK FOR RAM DATA OUTPUT DATA : MOVE TO NEXT DIGIT OUTPUT DATA : MOVE TO NEXT DIGIT OUTPUT DATA : MOVE TO NEXT DIGIT OUTPUT DATA : MOVE TO NEXT DIGIT OUTPUT DATA :		XIS OMG LD XIS OMG LD XIS OMG LD XIS OMG LD XIS OMG LD XIS OMG LD XIS OMG LD XIS	RESULT	OUTPUT DATA : MOVE TO NEXT DIGI OUTPUT DATA :: MOVE TO NEXT DIGI OUTPUT DATA :: MOVE TO NEXT DIGI OUTPUT DATA :: MOVE TO NEXT DIGI COMMENTS CHECK FOR RAM DAT

MOVE TO NEXT DIGIT LD OMG **OUTPUT DATA** XIS MOVE TO NEXT DIGIT OMG LD OUTPUT DATA XIS MOVE TO NEXT DIGIT חו OMG **OUTPUT DATA** XIS MOVE TO NEXT DIGIT LD OMG OUTPUT DATA XIS MOVE TO NEXT DIGIT LD OMG **OUTPUT DATA** XIS MOVE TO NEXT DIGIT I D OMG OUTPUT DATA XIS MOVE TO NEXT DIGIT חו OMG **OUTPUT DATA** XIS MOVE TO NEXT DIGIT LD OMG **OUTPUT DATA** XIS MOVE TO NEXT DIGIT LD OMG OUTPUT DATA XIS MOVE TO NEXT DIGIT LD OMG OUTPUT DATA XIS MOVE TO NEXT DIGIT I D OMG **OUTPUT DATA** : MOVE TO NEXT DIGIT XIS LD MOVE TO NEXT DIGIT YIS INSTRUCTION RESULT COMMENTS OMG OUTPUT DATA LD JMP X INITIALIZE - SELECT ADDRESS X FOR XIS MOVE TO NEXT DIGIT OGI OR OMG (SELECT LBI FOR KNOWN OMG **OUTPUT DATA** ID RELEASE TEST MODE OBD (SELECT B FOR KNOWN CONDITION) XIS MOVE TO NEXT DIGIT CHEČKS JMP OMG OUTPUT DATA SET TEST MODE LD JP X-2 XIS MOVE TO NEXT DIGIT CHECK JP & JSR JSR Y OMG OUTPUT DATA "Y" SHOULD CHANGE THE OUTPUT BELEASE TEST MODE LD CONDITIONS OF "X" XIS MOVE TO NEXT DIGIT EXECUTE CODE (Y) IF AT ALL POSSIBLE OMG OUTPUT DATA SET TEST MODE LD RFT XIS MOVE TO NEXT DIGIT RELEASE TEST MODE OMG **OUTPUT DATA** EXECUTE "X" AGAIN VERIFIES RET LD SET TEST MODE XIS MOVE TO NEXT DIGIT JP X-2 OMG **OUTPUT DATA** CHECK JSBP & BETSK JSRP 7 ID RELEASE TEST MODE : MOVE TO NEXT DIGIT EXECUTE CODE "Z" SHOULD CHANGE "X" OUTPUT CONDITIONS INSTRUCTION RESULT COMMENTS SET TEST MODE LBI 3,0 CHECK FOR RAM DATA RETSK DON'T CHANGE Z CONDITIONS - RETSK OMG **OUTPUT DATA** RELEASE TEST MODE I D **EXECUTE** XIS MOVE TO NEXT DIGIT SET TEST MODE OMG **OUTPUT DATA** LOAD A & M TO FIND VALUE OF ADDRESS IN BLOCK LD (4 PAGES) XIS MOVE TO NEXT DIGIT VALUE OF ADDRESS AT OR JUST BEFORE AN OUTPUT OMG OUTPUT DATA CHANGE SET A & M TO ADDRESS TO GO TO LD **OUTPUT CHANGE** OF "VALUE" XIS MOVE TO NEXT DIGIT JID CHECKS JID OMG **OUTPUT DATA** RELEASE TEST MODE I D **EXECUTE OUTPUT** XIS MOVE TO NEXT DIGIT LOAD A & M WITH AN UNIQUE ADDRESS SET TEST MODE OMG OUTPUT DATA SUCH THAT CONTENTS OF THAT ADDRESS WILL BE SEEN ON G LOAD A & M LD XIS MOVE TO NEXT DIGIT LOID OMG **OUTPUT DATA** : OR USE THIS CAUSE THE DATA COMES X064 I D ; FROM YOUR TESTER ANYWAY XIS MOVE TO NEXT DIGIT CQMA OMG OUTPUT DATA LQUID & CQMA CHECKED OMG LD XIS MOVE TO NEXT DIGIT OMG OUTPUT DATA OMG INI LD OMG $G \rightarrow 2$ INL TEST (COPY OF 2nd BYTE) XIS MOVE TO NEXT DIGIT OMG OUTPUT DATA OMG G->E I D XIS MOVE TO NEXT DIGIT OMG **OUTPUT DATA** LD : MOVE TO NEXT DIGIT

This test sequence is not to be taken as a recommended test routine and is only shown as an example of what might be done to test various COPS parts. It is also advisable to approach measurements in the test mode with some caution. As stated earlier, one can force a large current into the SO node to place the chip in the test mode. Not only can this current do damage if

OUTPUT DATA

XIS

OMG

unlimited, but it can also cause local current overloading such that some I/O conditions may be adversely affected. Obviously this will be more pronounced at higher V_{CC} voltages. A specific example is that the L output current sink test should only be tested at a Vour of 0.4V and 0.36mA as the more stringent tests can exceed power limits when combined with the SO current.

SIO Input/Output Register Description

National Semiconductor COP Brief 1 May 1980



Contents

- Logical Operation
- Software Debug
- Serial Out During Breakpoint
- Serial Out During Trace
- Binary Counter During Breakpoint
- General
- Using SIO as temporary storage

COP400 Serial SIO Register


The general operation of the SIO port is treated in the COP400 data sheet. A more detailed look at the internal circuitry, as well as software debug, will be presented in this brief.

Logical Operation

It is important to examine the logical diagram of the SIO and SK circuitry to fully understand the operation of this I/O port. The output at SK is a function of SYNC, EN₀, CARRY, and the XAS instruction.

If CARRY had been set and propogated to the SKL latch by the execution of an XAS instruction, SYNC is enabled to SK and can only be overridden by EN_0 . Trouble could arise if the user changes the state of EN_0 without paying close attention to the state of the latch in the SK circuit.

If the latch was set to a logical high and the SIO register enabled as a binary counter, SK is driven high. From this state, if the SIO register is enabled as a serial shift register, SK will output the SYNC pulse immediately, without any intervening XAS instruction.



Logical Diagram of SK Circuit

Software Debug of Serial Register Functions

In order to understand the method of software debug when dealing with the SIO register, one must first become familiar with the method in which the COPS Product Development System (PDS) BREAKPOINT and TRACE operations are carried out. Once these operations are explained, the difficulties which could arise when interrogating the status of the SIO register should become apparent.

Serial Out During BREAKPOINT

When the PDS BREAKPOINTs, the COPS user program execution is stopped and execution of a monitor-type program, within the COP device is started. At no time does the COP part "idle". The monitor program loads the development system with the information contained in the COP registers.

Note also that single-step is simply a BREAKPOINT on every instruction.

If the COP chip is BREAKPOINTed while a serial function is in progress, the contents of the SIO register will be destroyed. By the time the monitor program dumps the SIO register to the PDS, the contents of the SIO register will have been written over by clocking in SI. To inspect the SIO register using BREAKPOINT an XAS must be executed prior to BREAKPOINT, therefore the SIO register will be saved in the accumulator.

An even more severe consequence is that the monitor program executes an XAS instruction to get the contents of the SIO register to the PDS. Therefore the SK Latch is dependent on the state of the CARRY prior to the BREAK-POINT. In order to guarrantee the integrity of the SIO register one must carefully choose the position of the BREAK-POINT address.

As can be seen, it is impossible to single-step or BREAK-POINT through a serial operation in the SIO register.

Serial Out During TRACE

In the TRACE mode, the user's program execution is never stopped. This mode is a real-time description of the program counter and the external event lines, therefore the four external event lines can be used as logic analyzers to monitor the state of any input or output on the COPS device. The external event lines must be tied to the I/O which is to be monitored. The state of these I/O (External Event lines) is displayed along with the TRACE information. The safest way to monitor the real-time state of SO is to use the TRACE function in conjunction with the External Event lines.

Binary Counter During BREAKPOINT

Since the COPS chip is executing a Monitor Program during BREAKPOINT the SIO register is still active. In the Binary Counter mode SIO register will decrement on every negative transition of the SI line providing the pulse

stays low for at least two instruction cycles. However, if the pulse on SI occurs when the monitor is interrogating the SIO register, an erroneous situation may occur.

General

During a BREAKPOINT operation data is transmitted to the PDS over the SKIP output on the COP402.

Notice that the D register is not contained in the Auto-Print options. The reason for this is that the contents of D cannot be read via COP software. These may be monitored by the External Event lines in the trace mode.

Temporary Storage

It is sometimes desirable to temporarily store the value of the accumulator. This can be done by designating a RAM digit and doing an exchange operation. If the user can assure that the SIO register is in the binary counter mode and that SI is at a constant state, the SIO register may be used as a temporary storage location. This is advantagious because the storage and retrieval is accomplished by the single byte XAS instruction and does not require the use of a RAM digit. The use of the SIO register as a binary counter is not available on the COP420C (CMOS version of the COP420), for this reason the SIO register may not be used as temporary storage.

Easy Logarithms for COP400

National Semiconductor COP Brief 2 May 1980


Logarithms have long been a convenient tool for the simplification of multiplication, division, and root extraction. Many assembly language programmers avoid the use of logarithms because of supposed complexity in their application to binary computers. Logarithms conjure up visions of time consuming iterations during the solution of a long series. The problem is far simpler than imagined and its solution yields, for the applications programmer, the classical benefits of logarithms:

- 1) Multiplication can be performed by a single addition.
- 2) Division can be performed by a single subtraction.
- Raising a number to a power involves a single multiply.
- 4) Extracting a root involves a single divide.

When applied to binary computer operation logarithms yield two further important advantages. First, a broad range of values can be handled without resorting to floating point techniques (other than implied by the characteristic). Second, it is possible to establish the significance of an answer during the body of a calculation, again, without resorting to floating point techniques.

Implementation of base₁₀ logarithms in a binary system is cumbersome and unnecessary since logarithmic functions can be implemented in a number system of any base. The techniques presented here deal only with logarithms to the base₂.

A logarithm consists of two parts: an integer characteristic and a fractional mantissa.



•	CHARACTERISTIC	MANTISS
LOG ₂ 3 =	1	0.95
LOG2 4 ==	2	0.00
LOG2 8 =	3	0.00
LOG ₂ 10 =	3	0.52

Figure 1. The logarithmic function and some example values

In figure 1 some points on the logarithmic curve are identified and evaluated to the base₂. Notice that the characteristic in each case represents the highest even power of 2 contained in the value of X. This is readily seen when binary notation is used.

X ₁₀	2 ⁴	2 ³	X ₂ 2 ²	2 ¹	2 ⁰	Log ₂ X Characteristic	Log ₂ X Where X = Even Power of 2
3	0	0	0	1	1	1	
4	0	0	. 1 . A	0	0	2	010.0000
8	0	1	0	0	0	3	011.0000
10	0	1	0	1	0	3	

Figure 2. Identification of the Characteristic

In Figure 2 each point evaluated in Figure 1 has been repeated using binary notation. An arrow subscript indicates the highest even power of 2 appearing in each value of X. Notice that in X = 3 the highest even power of 2 is 2^1 . Thus the characteristic of the $\log_2 3$ is 1. Where X = 10 the characteristic of the $\log_2 3$ is 3.

To find the $\log_2 X$ is very easy where X is an even power of 2. We simply shift the value of X left until a carry bit emerges from the high order position of the register. This procedure is illustrated in Figure 3. This characteristic is found by counting the number of shifts required and subtracting the result from the number of bits in the register. In practice it is easier to begin with the number of bits and count down once prior to each shift.

Counter For Characteristic	Value of X	in Binar	у
1000	0000	1000	Initial
0111	0001	0000	First Shift
0110	0010	0000	Second Shift
0101	0100	0000	Third Shift
0100	1000	0000	Fourth Shift
0011	0000	0000	Fifth Shift
Characteris	stic Mar	ntissa	Final
011.0	000 000	0 0	$Log_2 X = 3.00$

Figure 3. Conversion to Base₂ Logarithm by Base Shift

Examination of the final value obtained in Figure 3 reveals no bits in the mantissa. The value 3 in the characteristic, however, indicates that a bit did exist in the 2^3 position of the original number and would have to be restored in order to reconstruct the original value (antilog).

The log of any even power of 2 can be found in this way:

Decimal	Binary	Log ₂
128	10000000	0111.00000000
64	01000000	0110.00000000
32	00100000	0101.00000000
4	$0\ 0\ 0\ 0\ 0\ 1\ 0\ 0$	0010.00000000
2	0000010	0001.00000000
1	00000001	0000.00000000

Figure 4. Base₂ Logarithms of Even Powers of 2

A simple flow chart, and program, can be devised for generating the values found in the table and, as will be apparent, a straight line approximation for values that are not even powers of 2. The method, as already illustrated in Figure 3, involves only shifting a binary number left until the most significant bit moves into the carry position. The characteristic is formed by counting. Since a carry on each successive shift will yield a decreasing power of 2, we must start the characteristic count with the number of bits in the binary value (x) and count down one each shift.




Figure 5. Log Flowchart




Figure 6.

The program shown develops the \log_2 of any even power of 2 by shifting and testing as previously described. Examine what happens to a value of X that is not an even power of 2. In Figure 7, the number 25 is converted to a base 2 \log_2

 $25_{10} = 00011001_2$ Shift left until carry = 1

 Characteristic
 Carry
 Mantissa
 Log2

 0100
 1
 10010000
 0100.10010000

Figure 7. Straight Line Approximation of a Base₂ Log

The resulting number when viewed as an integer characteristic and fractional mantissa is 4.5625_{10} . The fraction 0.5625 is a straight line approximation of the logarithmic curve between the correct values for the base₂ logs of 2^4 and 2^5 . The accuracy of this approximation is sufficient for many applications. The error can be corrected, as will be seen later in this discussion, but for now let's look at the problem of exponents or the conversion to an antilog.

To reconstruct the original value of X, find the antilog, requires only restoration of the most significant bit and then its alignment with the power of 2 position indicated by the characteristic. In the example, approximation ($\log_2 25 = 0100.1001$) restoration of MSB can be accomplished by shifting the mantissa (only) one position to the right. In the process a one is shifted into the MSB position.

Approximation of Log ₂ X	Restoration of MSB
Char. Mantissa	Char. Mantissa
0100.10010000	0100.11001000

The value of the characteristic is 4 so the mantissa must be shifted to the right until MSB is aligned with the 2^4 position.

The completion of this operation restores the value of X (X=25) and is the procedure used to find an antilog. Figure 8 is a flow chart for finding an antilog using this procedure. The implementation in source code is shown in Figure 9.




Figure 8. Flow Chart for Conversion to Antilog

COP C		SEMBLER PAC	GE 3				
73			. FORM	; CON	VERT TO ANT	ILOG +;	
74							
75 76			· THE EOU	OWING SURPOL	ITINE CONVE	RTS THE STRAIGH	JT I INE
77							CORRESPONDING
78						INE THE CONTEN	
79				EQUAL TO THE H			
80			,				
81				. LOCAL		*	
82							
83							
84	00D	A4	ALOG:	JSRP	SDB2		; SET ACC TO 0.
85	00E	00	CLRA		•	•	; CLEAR MANTISSA AREA.
. 86	00F	36		X	03		; AND MOVE MANTISSA TO
87	010	34		XIS	03		; TEMPORARY STORAGE.
88 -	011	00		CLRA			; LEAVE POINTER AT LO
89	012	36		X	03		; ORDER OF MANTISSA.
90	013	37		XDS	03		
91	014	22		SC			; RESTORE MSB OF X.
92	015	D8		JP	\$SLX		
93	01	A9	\$SLM:	JSRP	SHLR		; SHIFT REMAINDER
94					•		; LEFT INTO CARRY.
95	017	A3		JSRP	SDR2		; MOVE BACK 2 DIGITS.
96	018	AA	\$SLX:	JSRP	SHLC		; SHIFT X LEFT 1.
97	019	05		LD			; LOAD CHARACTERISTIC.
98	01A	5 F	\$TST:	AISC	−1 °,		; CHARACTERISTIC -1.
99	01B	48	\$LST:	RET ,			; IF NO CARRY — FINIS.
100	01C	36		X	03		; STORE REMAINDER AND MOVE
101				1000	0000		; DOWN ONE REGISTER.
102	01D	A4		JSRP	SDB2		; MOVE BACK 2 DIGITS.
103	01E	D6		JP	\$SLM		; DO IT AGAIN.
104							
105 106			. A DOUTIN	IEC ADE CALLED	EDOM THE S	UBROUTINE PAGE	E DV TUIC
106			,	M: SDB2, SDR2, S		UDROUTINE PAGE	ב סו וחוס
107			; PROGRAI	vi. JUDZ, JUMZ, S	nin, onto.		
109							
109							

Figure 9.

Using the linear approximation technique just described, some error will result when converting any value of X that is not an even power of 2.

Figure 10 contains a table of correct base 2 logarithms for values of X from 1 through 32 along with the error incurred for each when using linear approximation. Notice that no error results for values of X that are even powers of 2. Also notice that the error incurred for multiples of even powers of 2 of any given value of X is always the same:

Value of X	Error	
5	0.12	
$2 \times 5 = 10$	0.12	
$4\times 5=20$	0.12	
	0.15	
$2 \times 3 = 6$	0.15	
$4 \times 3 = 12$	0.15	
8 × 3 = 24	0.15	

X	Hexadecimal Log Base	Linear Approximation of Log Base 2	Error in Hexadecimal	$E_{M}-1+\frac{EM-EM-1}{2}$
1	0.00	0.00	0.00	
2	1.00	1.00	0.00	
3	1.95	1.80	0.15	
4	2.00	2.00	0.00	
5	2.52	2.40	0.12	
. 6	2.95	2.80	0.15	
7	2.CE	2.C0	0.0E	•
8	3.00	3.00	0.00	
9	3.2B	3.20	0.0B	
10	3.52	3.40	0.12	
11	3.75	3.60	0.15	
12	3.95	3.80	0.15	
13	3.B3	3.A0	0.13	
14	3.CE	3.C0	0.0E	
15	3.E8	3.E0	0.08	
16	4.00	4.00	0.00	0.03
17	4.16	4.10	0.06	0.03
18	4.2B	4.20	0.0B	0.0D
19	4.3F	4.30	0.0F	0.11
20	4.52	4.40	0.12	0.15
21	4.67	4.50	0.17	0.16
22	4.75	4.60	0.15	0.16
23	4.87	4.70	0.17	0.16
24	4.95	4.80	0.15	0.15
25	4.A4	4.90	0.14	0.13
26	4.B3	4.IA0	0.13	0.12
27	4.C1	4.B0	0.11	0.12
28	4.CE;	4.C0	0.0E	0.0D
29	4.DB	4.D0	0.0B	0.0A
30	4.E8	4.E0	0.08	0.06
31	4.F4	4.F0	0.04	0.02
32	5.00	5.00	0.00	0.02
33		5.1-		

Figure 10. Error Incurred by Linear Approximation of Base 2 Logs

An error that repeats in this way is easily corrected using a look-up table. The greatest absolute error will occur for the least value of X not an even power of 2, x = 3, is about 8%. A 4 point correction table will eliminate this error but will move the greatest uncompensated error to X = 9 where it will be about 4%. This process

continues until at 16 correction points the maximum error for the absolute value of the logarithm is less than 1 percent. This can be reduced to 0.3 percent by distributing the error. Interpolated error values are listed in Figure 10 and are repeated in Figure 11 as a binary table.

Binary Correction Value	Hexadecimal Correction Value
0000 0000	0 0
0000 1001	0 9
0000 1101	0 3
0001 0001	1 1
0001 0101	1 5
0001 0110	1 6
0001 0110	. 16
0001 0110	16.
0001 0101	1 5
0001 0100	1 4
0001 0010	1 2
0001 0000	1 0
0000 1101	0 D
0000 1010	0 A
0000 0110	0 6
0000 0010	0 2
	Correction Value 0000 0000 0000 1001 0000 1101 0001 0101 0001 0110 0001 0110 0001 0101 0001 0100 0001 0100 0001 0100 0001 0101

Figure 11. Correction Table for L₂ X Linear Approximations

Notice in Figure 10 that left justification of the mantissa causes its high order four bits to form a binary sequence that always corresponds to the proper correction value. This works to advantage when combined with the COP400 LQID instruction. LQID implements a table look-up function using the contents of a memory location as the address pointer. Thus we can perform the required table look-up without disturbing the mantissa.

Figure 12 is the flow chart for correction of a logarithm found by linear approximation. Figure 13 is its implementation in COP400 assembly language. Notice that there are two entry points into the program. One is for correction of logs (LADJ:), the other is for correction of a value prior to its conversion to an antilog (AADJ:).




Figure 12. Flow Chart for Correction of a Value Found by Straight Line Approximation




Figure 13.

Subroutines Used by the Log and Antilog Programs

COP CR	OSS ASS	SEMBLER	PA	GE: 6					
172					FORM			•	* •
173 174		0080		. PAGE 02		; su	BROUTINES -	····· ;	
				THE FOLLOW	MINO DOUTH	HEC DECIDE OF	THE CURROLL	TIME DAGE TH	EV
175						NES RESIDE ON			
176						GS PROGRAM E		HAL PURPOSE	IN
177				; NATURE AN	D FUNCTION	AS UTILITY RO	DUTINES.		
178									
179									
180									
181					;→ CON	IPLEMENT 8 BI	TS;		
182									
183					. LOCAL				
184									
185						MEMORY THE			WO
186						IFIED BY THE			
187				; CONTENTS	OF THE ADD	RESS POINTER	ARE NOT ALTE	ERED.	
188									
1,89				; THERE ARE	TWO ENTRY	POINTS:			
190				;					
191				; COP: COMPI	LEMENT 8 BI	TS.			
192				;					
193				; CMPE: EXTE	ND THE COM	IPLEMENT TO	AN ADDITIONA	L 8 BITS	
194				;·					
195				. '					
196	080	22		COMP:	SC				
197	081	00		CMPE:	CLRA				NUEND = 0
198	082	06			X			; AND S	TORE IN MEMORY.
199	083	10			CASC				
200	084	44			NOP			;	
201	085	04			XIS			;	
202	086	00			CLRA				NUEND = 0
203	087	. 06			X			; AND S	TORE IN MEMORY.
204	083	10			CASC			;	
205	089	44			NOP				
206	08A	04			XIS			;	
207	08B	44			NOP				SKIP IF DIGIT 15.
208	08C	A4			JP	SDB2			N THRU SDB2
209								; TO RES	STORE POINTER.
210									
211									
212									
213				; ADD 8	BITS IN ADJA	CENT REGISTE	ERS ←;		
214									
215					. LOCAL				
216									
217									
218				T					
219						O BINARY DIGI			
220						G TWO BINARY			
221				; IMMEDIATEL	Y ADJACEN	T. THERE ARE 1	IHKEE ENTRY F	POINTS:	
222								UT DAIDO	
223				i	LADH: —	RESET CARRY	AND ADD 2 DIG	III PAIKS	

COP CRO	OSS AS	SEMBLEF	R PAGE: 7			
224 225 226 227 228			;			S WITH UNMODIFIED CARRY BITS WITH UNMODIFIED CARRY
229						
230	08D	32	LADR:	RC		; RESET CARRY PRIOR TO ADD.
231	08E	15	LADD:	:D	01	; LD ADDEND AND MOVE TO ADJ REG
232	08F	30		ASC		; ADD AUGEND.
233	090	44		NOP		; AVOID CARRY!
234	091	14		XIS	01	; STORE SUM AND MOVE TO ADDEND
235	092	15	ADD1:	LD	01	, REPEAT PROCESS
236	093	30		ASC		; FOR
237	094	44		NOP		; HIGH ORDER
238	095	14		XIS	01	; DIGIT.
239	096	44	AL O.T.	NOP		; AVOID SKIP IF DIGIT 15.
240	097	48	\$LST:	RET		; FINISHED — RETURN!!!!
241						
242 243	*					
243						
244				ADD	0 DITC IN ODDO	SITE REGISTERS;
246				, ADL	O BITS IN OFFOS	one negloteno — ,
240 247				. LOCAL		
248				. LOCAL		
249				•		
250						
251			· THIS BOU	TINE ADDS TWO	O BINARY DIGITS	(8BITS) FROM ANY REGISTER
252						GITS IN EITHER REGISTER
253					ERE ARE THREE E	
254			:			
255			:	ADR0: — F	RESET CARRY ANI	D ADD 2 DIGIT PAIRS
256				ADD0: — A	ADD 2 DIGIT PAIRS	S WITH UNMODIFIED CARRY
257			;	AD01: A	DD 2 SINGLE DIG	ITS WITH UNMODIFIED CARRY
258						
259						
260						
261						
262	098	32	ADR0:	RC		; RESET CARRY PRIOR TO ADD.
263	099	35	ADD0:	LD	03	; LD ADDEND AND MOVE TO OPP REG
264	09A	30		ASC		; ADD AUGEND.
265	09B	44		NOP		, AVOID CARRY!
266	09C	34		XIS	03	; STORE SUM AND MOVE TO ADDEND.
267	09D	15	AD01:	LD	01	; REPEAT PROCESS
268	09E	30		ASC		; FOR
269	09F	44		NOP		; HIGH ORDER
270	0A0	34	•	XIS	03	; DIGIT.
271	0A1	44	*/	NOP		; AVOID SKIP IF DIGIT 15.
272	0A2	48	\$LST:	RET		; FINISHED — RETURN!!!!
273						
274						
275				0==	DICIT ADDDESS	DACK TIMO
276 277				;→ SE1	DIGIT ADDRESS I	DAUN IWU;
211						

278	
289	**
293 294 295 296 0A3 35 SDR2: LD 03 ; MOVE TO OPPOSITE REC 297 0A4 4E SDB2: CBA ; PLACE DIGIT COUNT IN 298 0A5 5E AISC -2 ; SUBTRACT 2. 299 0A6 44 NOP ; SHOULD ALWAYS SKIP. 300 0A7 50 CAB ; PUT DIGIT COUNT BACK 301 0A8 48 RET ; FINISHED — RETURN!! 302 303 304 ; SHIFT LEFT,; 305 306 LOCAL 307 308 ; THIS ROUTINE SHIFTS LEFT THE CONTENTS OF TWO MEMORY 309 ; LOCATIONS ONE BIT. THERE ARE THREE ENTRY POINTS: 310 311 ; SHLR: RESETS THE CARRY BEFORE SHIFTING 312 ; IN ORDER TO FILL THE LOW ORDER 313 ; BIT POSITION WITH A 0. 314 ; 315 ; SHLC: SHIFTS THE STATE OF THE CARRY INTO 316 ; SHLC: SHIFTS LEFT THE CONTENTS OF ONLY 317 318 ; SHLI: SHIFTS LEFT THE CONTENTS OF ONLY 319 ; ONE MEMORY LOCATION. THE STATE 320 ; ONE MEMORY LOCATION. THE STATE 321 ; ONE MEMORY LOCATION. THE STATE 322 ; ONE MEMORY LOCATION OF MEMORY. 323 324 325 OA9 32 SHLR: RC ; CLEAR CARRY PRIOR TO 326 OAA 05 SHLC: LD ; LOAD FIRST MEM DIGIT	
296 0A3 35 SDR2:	
304 ;	ACC.
308 ; THIS ROUTINE SHIFTS LEFT THE CONTENTS OF TWO MEMORY 309 ; LOCATIONS ONE BIT. THERE ARE THREE ENTRY POINTS: 310 311 ; SHLR: RESETS THE CARRY BEFORE SHIFTING 312 ; IN ORDER TO FILL THE LOW ORDER 313 ; BIT POSITION WITH A 0. 314 ; 315 ; SHLC: SHIFTS THE STATE OF THE CARRY INTO 316 ; SHLC: SHIFTS THE STATE OF THE CARRY INTO 317 ; 318 ; SHL1: SHIFTS LEFT THE CONTENTS OF ONLY 319 ; ONE MEMORY LOCATION. THE STATE 320 ; OF THE CARRY IS SHIFTED INTO THE 321 ; OF THE CARRY IS SHIFTED INTO THE 322 ; 323 ; 324 325 0A9 32 SHLR: RC ; CLEAR CARRY PRIOR TO 326 0AA 05 SHLC: LD ; LOAD FIRST MEM DIGIT	
312 ; IN ORDER TO FILL THE LOW ORDER 313 ; BIT POSITION WITH A 0. 314 ; 315 ; SHLC: SHIFTS THE STATE OF THE CARRY INTO 316 ; THE LOW ORDER BIT POSITION. 317 ; 318 ; SHL1: SHIFTS LEFT THE CONTENTS OF ONLY 319 ; ONE MEMORY LOCATION. THE STATE 320 ; OF THE CARRY IS SHIFTED INTO THE 321 ; OF THE CARRY IS SHIFTED INTO THE 321 ; LOW ORDER POSITION OF MEMORY. 322 ; 323 ; 324 ; CLEAR CARRY PRIOR TO 326 0AA 05 SHLC: LD ; LOAD FIRST MEM DIGIT	
316 : THE LOW ORDER BIT POSITION. 317 318 : SHL1: SHIFTS LEFT THE CONTENTS OF ONLY 319 : ONE MEMORY LOCATION. THE STATE 320 : OF THE CARRY IS SHIFTED INTO THE 321 : LOW ORDER POSITION OF MEMORY. 322 323 324 325 0A9 32 SHLR: RC ; CLEAR CARRY PRIOR TO 326 0AA 05 SHLC: LD ; LOAD FIRST MEM DIGIT	
320 : OF THE CARRY IS SHIFTED INTO THE 321 ; LOW ORDER POSITION OF MEMORY. 322 323 324 325 0A9 32 SHLR: RC ; CLEAR CARRY PRIOR TO 326 0AA 05 SHLC: LD ; LOAD FIRST MEM DIGIT	
325 0A9 32 SHLR: RC ; CLEAR CARRY PRIOR TO 326 0AA 05 SHLC: LD ; LOAD FIRST MEM DIGIT	
327 OAB 30 ASC DOUBLE IT	
328 0AC 44 NOP ; AVOID SKIP. 329 0AD 04 XIS ; STORE SHIFTED DIGIT. 330 0AE 05 SHL1: LD ; LOAD NEXT MEM DIGIT.	
331 0AF 30 ASC ; DOUBLE IT TOO. COP CROSS ASSEMBLER PAGE: 9 LOGS	
332 0B0 44 NOP ; AVOID SKIP, IF ANY 333 0B1 04 XIS ; STORE SHIFTED DIGIT. 334 0B2 48 \$LST: RET ; FINISHED — RETURN! 335 336 337	

Use of Macro-Assembled Code

National Semiconductor COP Brief 3. May 1980



Introduction

The use of macro assembled code in a COP400 series program can be beneficial to the user if implemented correctly. Care must be taken to insure that ROM space is not being utilized in a wasteful manner. In many cases a block of commonly used code would lend itself to a subroutine rather than repeating a macro. The purpose of this brief is to illustrate the advantages of the macro capability of the COP400 Product Development System (PDS). Due to modifications in the assembler program there is erroneous information concerning macro calls in the COP400 PDS Manual. These modifications are discussed in the section labeled GENERAL.

By using macros the programming process becomes much more general in nature. In some circumstances, with a good macro library, a pseudo higher level language can be created. This higher level of instructions inefficiently utilizes ROM space. However, if the ROM space is available, macros can ease the task of programming. A feasable approach to organized programming might be to work from a macro library and in the event of limited ROM space, optimize code by replacing the macros which are repeatedly used, by a single subroutine and calling statements.

Macros also may be used as programming aids which ease the understanding of the instruction set. When utilizing macros to rename single instructions no ROM space is wasted. Macro statements must be declared at the beginning of a source file. However, this does not utilize ROM space unless the macro is called within the source. Various methods of creating multiple and single instructions macros are discussed below.

Creating Instruction Macros

One very basic use of macros is to rename instructions or groups of instructions to suit individual preferences. In the example shown the user must add the macro to the source file and each time the new mnemonic is encountered the assembler will create the correct code.

B1 = 0 ; EQUATE STATEMENTS
B2 = 0 ; USED FOR PROGRAMMING
B4 = 2 ; CLARITY
B8 = 3 ;

MACRO SZ, BIT
SKMBZ BIT
FNDM

The renamed instruction may now be utilized in the following way:

3

SZ B8

OR SZ

In both cases 'SKMBZ 3' will be assembled.

By utilizing the equate capabilities the user can even further personalize the instruction set. In the above example 'B1' is equated to '0', 'B2' to '1', etc. This translates a bit position '0,1,2,3' to a bit weight of '1,2,4,8' which may be of preference to the programmer. In any case, the ability to manipulate the instruction set is available to the user without direct modification to the assembler program.

Conditional assembly in conjunction with macro capabilities may be utilized to further ease programming. In the following example the 'JSR' and 'JSRP' instructions are replaced with a simple 'CALL' statement. It is important to allocate the proper number of ROM spaces during pass 1 of the assembler so as to assign a ROM location to correspond to each label. It is not until pass 2 of the assembler that information of label addresses is known. Because of this the macro must be able to determine whether the 'CALL' is a one or two byte instruction. This can be accomplished by use of conditional assembly statements. In the example shown, all subroutines located in page 2 must be labeled by an 'A' followed by the subroutine name. Conversely, subroutines not located in page 2 must not begin with the letter 'A'. Note that the character 'A' was chosen arbitrarily and may be modified to any legal character or characters.

. MACRO CALL,X,Y ; MACRO TO RENAME JSR, JSRP .IFC #1 EQ A ; TEST IF LABEL IS PREFACED

: BY AN 'A'

JSRP X^Y ; YES, ASSEMBLE SINGLE BYTE

JSR XY ; NO, ASSEMBLE DOUBLE BYTE
ENDIF ; MUST TERMINATE . IF

: CALL SUB IN PAGE 2

. endm ; TERMINATE MACRO

This statement will generate:

AINC

CALL

JSRP AINC

AINC must be located in page 2 or an assembler error will occur.

CALL SUB NOT IN PAGE 2

This statement will generate:

JSR SUB



Macros of Interest

Table Look-Up Macro

This macro will place the look-up table in the ROM space designated by the LOC parameter or if the parameter is not specified the table will follow in successive locations after being called.

ı			
	MACRO IFC #>0 X' LOC ELSE ENDIF WORD WORD WORD WORD WORD WORD WORD WORD	0B7 03F 0E1	; SEG TABLE LOOKUP ; TEST IF PARAMETER IS THERE ; YES, USE IT ; NO, ELIMINATE ROM POINTER ; TEMINATE . IF ; 0 ; 1 ; 2 ; 3 ; 4 ; 5 ; 6 ; 7 ; 8 ; 9 ; P ; A ; U ; C ; F ; BLANK
	OR	VET	; LOCATION 024 <hex></hex>
	TABLE		; START SEVEN SEG AT PRESENT

; ROM LOCATION

The code generated will correspond to the look-up table given in the macro. This table may be modified to suit any particular symbol. Sixteen segment arrays are listed only to take advantage of the LQID instruction. These may be modified to the user's preference.

Additional Macro information is available in the COP400 Product Development System Manual.

General

The COP PDS Manual defines parameter delimiters when using macros as commas or blanks. When creating the macro, parameters must be separated by commas whereas blanks are not acceptable. When calling the macro it is acceptable to delimit the parameters by either blanks or commas.

In order to assure correct assembly when using the . IF or . IFC directives it is essential to terminate these directives by a .ENDIF. This point is not emphasized in the manual. However it is important in the assembly process.

The . LIST directive may be used to suppress the macro listing in the source or to expand it. The COP PDS Manual covers LIST options in detail.

L-Bus Considerations

National Semiconductor COP Brief 4 May 1980



L-Bus Considerations

Users of the COP400 family of microcontrollers should be aware that certain outputs exhibit peculiarities that preclude their use as clocks for edge sensitive devices such as flip-flops, counters, shift registers, etc. All family members excluding the COP410L and COP411L may

START: CL RA ; ENABLE THE Q LEI : REGISTER TO LINES LBI TEST STII 3 AISC 12 LOOP: I RI TEST ; LOAD Q WITH X'C3 CAMQ JΡ LOOP

Figure 1. Glitch Test Program

generate false states on L_0 - L_7 during the execution of the CAMQ instruction. Figure 1 contains a short program to illustrate this.

In this program the internal Q register is enabled onto the L lines and a steady bit pattern of logic highs is output on L₀, L₁, L₆, L₇, and logic lows on L₂-L₅ via the twobyte CAMQ instruction. Timing constraints on the device are such that the Q register may be temporarily loaded with the second byte of the CAMQ opcode (X'3C) prior to receiving the valid data pattern. If this occurs, the opcode will ripple onto the L lines and cause negative-going glitches on L_0 , L_1 , L_6 , L_7 , and positive glitches on L_2 - L_5 . Glitch durations are under 2 microseconds, although the exact value may vary due to data patterns, processing parameters, and L line loading. These false states are peculiar only to the CAMQ instruction and the L lines. The user should experience no difficulty interfacing with other COP420 outputs such as Go-G3 and Do-D3 to edge sensitive components.

Software and Opcode Differences in the COP444L Instruction Set

National Semiconductor COP Brief 5 May 1980



The COP444L is essentially a COP420L with double RAM and ROM. Because of this increased memory space certain instructions have expanded capability in the COP444L. Note that there are no new instructions in the COP444L and that all instructions perform the same operations in the COP444L as they did in the COP420L. The expanded capability is merely to allow appropriate handling of the increased memory space. The affected instructions are:

The LDD, XAD, and two byte LBI are modified so that they may address the entire RAM space. The opcodes are as follows:

LDD	0010 0011 0 r d	XAD	0010 0011 1 r d
LBI	0 0 1 1 0 0 1 1 1		

JMP a (a = address) JSR a (a = address)

LDD r,d (r,d = RAM address Br,Bd) XAD r,d (r,d = RAM address Br,Bd)

LBI r,d (r,d = RAM address Br,Bd; only two byte

form of the instruction affected)

XABR

The JMP and JSR instructions are modified in that the address a may be anywhere within the 2048 words of ROM space. The opcodes are as follows:

JMP [0 1 1 0 | 0 | a 10:9:8] JSR [0 1 1 0 | 1 | a 10:9:8]

[a7:0] a7:0

The XABR instruction change is transparent to the user. The opcode is not changed nor is the function of the instruction. The change is that values of 0 through 7 in A will address registers in the COP444L — i.e. the lower three bits of A become the Br value following the instruction. In the COP420L, the lower two bits of A became the Br value following an XABR instruction.

Note that those instructions which have an exclusive-or argument (LD, X, XIS, XDS) are not affected. The argument is still two bits of the opcode. This means that the exclusive-or aspect of these instructions works within blocks of four registers. It is not possible to toggle Br from a value between 0 and 3 to a value between 4 and 7 by means of these instructions.

There are no other software or opcode differences between the COP444L and the COP420L. Examination of the above changes indicates that the existing opcodes for those instructions have merely been extended. There is no fundamental change.

RAM Keep-Alive

National Semiconductor COP Brief 6 May 1980



A COPSTM application is a small scale computer system and the design of a power shut-down is not trivial. During the time that power is available, but out of the designed operating range, the system must be prevented from doing anything to harm protected data. This will typically involve some type of external protection or timing circuit.

There is an option on the COP420, 420L, and 410L parts called "RAM Keep-Alive" that provides a separate power supply to the RAM area of the chip via the CKO pin. The application of power to the RAM while the remainder of the chip has been powered down via V_{CC} will keep the RAM "alive".

However, the integrity of data in the RAM is not only a function of power but is also influenced by transient conditions as power is removed and reapplied. During poweron, the Power On Reset (POR) circuit will keep transients from causing changes in the RAM states. The condition of power loss will have some probability of data change if external control is not used.

At some point below the minimum operating voltage certain gates will no longer respond properly while others may still be functional until/a much lower voltage. During this transition time any false signal could cause a false write to one or more cells. Another effect could be to turn on multiple address select lines causing data destruction.

Testing the rate of data change is very difficult because it must be done on a statistical basis with many turn/onturn/off cycles. Two factors have a major bearing on the numbers derived by testing. One is to call any change in a related data block a failure, even though more than one bit in that block may have changed (this latter case may well be due to the "address select mode"). The second factor is that without massive instrumentation it is impossible to examine the data after each power cycle. Indeed, to do so might have caused errors!

By running the power cycle for a period of time and then looking for changes, one could overlook multiple changes thus reducing the error rate. This has been minimized by more frequent checking which indicates that the errors are spread out randomly over time.

With a power supply that drops from 4.5 to 2V in approximately 100 ms, the drop-out rate is 1 in 5k to 6k power cycles. Reducing the voltage fall time will cause an improvement in the number of cycles per drop-out. This will reach a limit condition of a very high number (1 per 1 million?) when the power falls within one instruction cycle (4-10 μs for the 420, 15-40 μs for the "L" parts). Attaining very rapid fall time may cause problems due to the lack of decoupling/bypass capacitance. By inserting an electronic switch between the regulator and V_{CC} of the COP chip one might be able to meet this type of fall time. By implication some type of sensing is required to cause the switching.

The desirable approach is to force the COP reset input to zero before the voltage falls below 4.5V. This provides a drop out rate of approximately 1 in 50k for the "L" parts and 1 in 100k for the 420. By also stopping the clock of the "L" parts they can achieve a drop-out rate similar to the 420. While not perfect, the number of cycles between data error should be considered with respect to the needs of the application.

The external circuitry to control the chip during the power transition has several implementations each one being a function of the application. The simplest hardware is found in a battery powered (automotive) application. The circuit must sense that the switched 12V is falling (e.g., at some value much below 12V and still greater than 5V). This can be done by using the unswitched 12V as a reference for a divider to a nominal voltage of 8V. As the switched 12V drops below the reference a detector will turn on a clamp transistor to a series switch, the POR, and/or the clock circuit (Figure 1). It should be noted that this draws current during the absence of the switched 12V circuit.

In non-automotive usage a similar circuit can be used where there is a stable reference voltage available to use with the comparator/clamp. Thus a 3.6V rechargable Ni-Cad battery could be used as the reference voltage and V_{RAM} if the appropriate divider is used to level shift to this operating range.

In AC line-powered applications, a similar method could be used with the raw DC being sensed for drop. Another method would be to sense that the line had missed 2-3 cycles either by means of a charge pump or peak detection technique. This will provide the signal to turn on the clamp. One must make this faster than the time to discharge the output capacitance of the power supply, thus assuring that the clamp has performed its function before the supply falls below spec value.

In conclusion, to protect the data stored in RAM during a power-off cycle, the POR should go low before the V_{CC} power drops below spec and come up after V_{CC} is within spec. The first item must be handled with an external circuit like Figure 1 and the latter by an RC per the data sheet.

MICROBUS[™] Programming Considerations

National Semiconductor COP Brief 7 May 1980



Introduction

The COP402 MICROBUS™ is a peripheral microprocessor device and its operating characteristics are described in the COP402M data sheet and the *Chip User's Manual*. Given in this brief are some clarifications as to the allowable option selection and also as to programming requirements that are not readily obvious.

COPS IN Input Port Options on the COP402M

In the COP402M configuration, IN_0 is a general purpose latched input with a load device to V_{CC} . All other IN inputs (CS, RD, and WR), are selected as high impedance inputs without pull-up devices.

The COP402M and the COP420M will execute ININ and INIL instructions. IN_0 information will be latched in accordance with the criteria specified in the data sheet (min. 2 inst. cycle time at logic zero), as will the WR, (IN_3) input if these criteria are met. If the WR pulse does not meet the 2 instruction cycle criteria, yet does satisfy MICROBUS timing, the status of the IL latch corresponding to the WR input (IN_3) cannot be predicted when the status of the IL latches is read in via an INIL instruction.

When executing the ININ instruction, the status of $\rm IN_0$ and the MICROBUS signals will be read in with the exception of the RD ($\rm IN_1$) signal. This signal will always read in as a logical one.

COPS IN Input Port Options on the COP420M

When selecting a MICROBUS option it is possible to select either load devices to V_{CC} or high impedance inputs on IN₀ and all MICROBUS signals. These options may be chosen individually corresponding to IN₀, CS, WR, and RD signals. There is also a choice between standard TTL input levels or a High Trip option for the IN and MICROBUS inputs. The only restriction (for all 400 series devices) is that when either a High Trip or TTL trip levels are chosen, they must be selected in blocks corresponding to that input port. For example, all IN lines must have High Trip, rather than just one IN line.

MICROBUS™ Programming Considerations

The COP402M data sheet describes the handshaking protocall required when implementing the COP420M as

a microprocessor peripheral device. When a WR strobe is detected, an internal reset of the G₀ latch occurs. This signal indicates that data is ready to be transferred to the Q latches from the microprocessor bus. Due to the relatively short timing requirements on the WR strobe signal it is necessary to latch the write request such that under program control the COP device can service the write request. Upon completion of the data transfer and any task that may have been performed, the user then signals the microprocessor that it is available once again by setting the Go latch. This portion of the handshaking (setting G₀) is the only time that the G Port should be used as an output port. All G Ports in the MICROBUS configuration should be used only as input in order to guarantee that a WR strobe is not missed. When using the G Port as an output Port it is possible that a WR pulse may be ignored as explained in the example below. The G Port may be utilized as an output port in the following way, however, there is a 3 cycle period that if a WR pulse occurred it would be ignored.

GPIN: LBI : POINT TO RAM LOCATION ING ; READ THE G PORT х : STORE IN RAM SMB : CHANGE G PORT INFO TO BE SENT OUT ; SEE IF WR STROBE HAS OCCURED SKGBZ O JΡ : HAVE NOT BEEN INTERRUPTED (YET) JΡ SERVICE ; GO SERVICE WR REQUEST OUT: OMG ; OUTPUT NEW G PORT INFORMATION

If a write pulse occured during the JP to OUT or the OMG instructions it would not be recognized because the OMG will set the G_0 latch to a logic one, signalling to the microprocessor that the WR strobe has been serviced.

It is possible to output to the G Port after WR and before G_0 is set, and not miss a WR request. This means that the data outputted on the G lines will be updated only after the microprocessor has initiated an interrupt.

General

The COP402M data sheet specified all IP address lines as TTL compatible, with a fan out of one. Address lines IP4 and IP5 do not meet this criterion, although all other IP lines do. It is sufficient to say that all IP lines are LSTTL compatible with a fan out of one, the restricting factor being IP4 and IP5, (I_{OL} @ 0.4V, $360\,\mu\text{A} = I_{OH}$ @ $3.0\text{V} = 50\,\mu\text{A}$.)

MICROBUSTM is a Trademark of National Semiconductor Corp.

COPS™ Peripheral Chips

National Semiconductor COP Brief 8 May 1980



COPS Peripheral Chips

There are several I/O peripheral chips that are compatible with the COPS microcontrollers by communicating through the serial I/O port. Table 1 shows a listing of those circuits. Two different sets of timing employed by them are shown in Figure 1. A brief description of the electrical characteristics of each chip is given below.

COP452 Frequency and Counter Chip

The COP452 frequency and counter chip is fabricated by N-channel silicon gate process. The chip operates between 4.5V and 9.5V. It contains a TRI-STATE™ output to be connected to the SI pin of the COPS controller. This output can drive the SI pin of a standard or a low power COPS controller provided that standard TTL input level option is chosen for the SI pin. If the higher input level option is chosen, or a CMOS COPS controller is used, an external resistor may be used to increase the HIGH output level. The LOW level will also increase.

COP470 V.F. Display Driver

The COP470 V.F. display driver is fabricated by a PMOS process. It operates between 4.5V and 9.5V with a high voltage supply pin for output drivers to drive fluorescent displays. The input levels on this chip are different from other chips. The LOW level is between 0V and V_{CC} - 4V, and the HIGH level is between $V_{\rm CC}-1.5V$ to $V_{\rm CC}$. The input LOW level will be between 0V and 0.5V when VCC is 4.5V. If V_{CC} is above 5V, the input HIGH level will be above the CMOS input HIGH level, e.g., with VCC being 9.5V, the minimum input HIGH level will be 8V, compared to 6.8V for CMOS minimum input HIGH level. The COPS controller data sheet will not accurately show the propagation delay. To obtain a conservative estimate of the propagation delay, assume that delay comes from R-C charging time, with the capacitance and time necessary to charge to 0.7 V_{CC} given in the data sheet (COPS to CMOS interface), extrapolate the time to the minimum HIGH level for that power supply voltage. This value should be a good conservative estimate.

COP472 LCD Driver

The COP472 LCD driver is fabricated by a low voltage CMOS process. The driver operates between 3V and 5.5V. The clock (SK), data input (DI), and chip enable (CE) may tolerate a 10V signal. The actual power supply used will depend on the operating voltage of the LCD.

COP498 Read/Write Memory and Timer Chip

The COP498 read/write memory and timer chip is fabricated by a low voltage CMOS process. The chip operates between 2.5V and 5.5V. Some I/O, including clock (SK), data input (DI), and chip enable (CE) may tolerate a 10V signal. When interfacing to a COPS controller with a

higher power supply, data output (DO) should not rise above the COP 498 power supply.

DS8906 PLL Chip

DS8906 PLL chip is fabricated by a I^2 L process. The chip operates between 4.75V and 5.25V. The inputs may tolerate a 9V signal. The maximum input source current is $10\,\mu\text{A}$ and the maximum input sink current is $25\,\mu\text{A}$.

MM5450 LED Display Driver

The MM5450 LED display driver is fabricated by an N-channel metal gate process. The chip operates between 4.75V and 11V.

TTL SSI/MSI/LSI Interface

The 7400 series logic operates between 4.75 and 5.25V only. The standard and CMOS COPS controller outputs can directly drive one input and maintain the TTL valid input levels. If it is also necessary to drive CMOS or PMOS in a 5V system, buffers or an external 4.7k pull-up resistor may be added. This resistor together with a TTL load may increase the maximum output LOW level to 0.5V. If a TTL output needs to drive a CMOS COPS controller input or a standard COPS controller input with a high input option from a TTL buffer, a TTL to MOS buffer or an external pull-up 4.7k resistor may be added.

LSTTL SSI/MSI/LSI Interface

The 74LS series logic operates between 4.75V and 5.25V only. The standard and CMOS COPS controller outputs can directly drive four inputs and maintain the LSTTL valid input levels. If it is necessary to drive also CMOS or PMOS circuits in a 5V system, buffers or a 4.7k pull-up resistor may be added. This resistor together with four LSTTL loads may increase the maximum output LOW level to 0.5V. If it is necessary to drive a CMOS COPS controller input or the standard COPS controller input with a high input option from an LSTTL output, a TTL to MOS buffer or an external 4.7k pull-up resistor may be added.

The low-power COPS controller outputs can directly drive one LSTTL input and maintain the valid LSTTL input levels. If it is also necessary to drive CMOS or PMOS circuts in a 5V system, buffers or a 22k resistor may be added. This resistor together with the LSTTL load will maintain a maximum output LOW level of 0.3V at the serial out (SO) or clock (SK) outputs. If it is necessary to drive a low power COPS controller input with a high input level option from LSTTL output, a TTL to MOS buffer or an external 22k pull-up resistor may be added.

Table 1. COPS Compatible Peripheral Chips

Peripheral Chips	Process	V 00	DI/SK		CE DI Setup		Set Frequency	
renpheral Chips	FIOCESS	V _{CC} (V)	Max. LOW (V)	Min. HIGH (V)	Polarity	Time (µs)	Min. (kHz)	Max. (kHz)
COP452.	NMOS	4.5-9.5	0.8	2.0	_	1.0	24	265
COP470	PMOS	4.5-9.5	V _{CC} – 4	V _{CC} - 1.5	-	1.0	- 0	265
COP472	CMOS	3.0-5.5	0.3 V _{CC}	0.7 V _{CC}	_	1.0	0	265
COP498	CMOS	2.5-5.5	0.3 V _{CC}	0.7 V _{CC}	+	0.3	24	265
DS8906	l ² L	4.75-5.25	0.8	2.0	_	0.3	0	625
MM5450	NMOS	4.75-11.0	0.8	2.0	_	0.3	0	500




Figure 1. Serial Input Data Timing

Serial Interface Between COPS™ Microcontrollers and Peripheral Chips

National Semiconductor COP Brief 9 May 1980



A variety of I/O and data memory expansion chips are available to the COPSTM controllers for different applications. Many of them use the serial port for data transfers. and the COPS controllers allow multiple peripheral chips to be tied in parallel for this purpose (see Figure 1). This paper will discuss the system hardware considerations needed to execute the data transfers. Most COPS controller pins allow various I/O options, and the user should refer to the appropriate data sheet for specific options information. For this discussion, it is assumed that serial input (SI) is a high impedance input for simplicity, and serial output (SO) and clock (SK) are push-pull outputs for lower switching time. All the chips are assumed to have the same power supply. The interface response characteristics may be divided into two parts: static and dynamic.

I. Static Response

When the output to the serial interface changes state, the input connected to the interface should detect the change. This is done by keeping the output signal level within the specified HIGH or LOW level range of the input. There are two types of transistors used in integrated circuits, namely, MOS and bipolar transistors. They present different equivalent circuits to the output driver and therefore are considered separately.

1. MOS (NMOS, CMOS, PMOS)

The MOS inputs look like capacitive loads to these outputs, with a maximum leakage current usually specified. The COPS output driver must be able to sink or source, the total maximum leakage current resulting from various inputs connected to it, and keep the signal level within the valid HIGH or LOW value range. Without any leakage, the outputs should reach the same level as that achieved when the output is not loaded.

Different IC devices have different HIGH and LOW input ranges. Most NMOS parts have TTL compatible levels for 5V operation, i.e. 0V to 0.8V for LOW level and 2.0V to V_{CC} for HIGH level. The NMOS COPS controllers also allow a mask-programmed optional range: 0V to 1.2V for LOW level and 3.6V to V_{CC} for HIGH level. Most CMOS parts allow 0V to 0.3 V_{CC} for LOW level, 0.7 V_{CC} to V_{CC} for HIGH level. The COP470, a V.F. display controller in PMOS process, has 0V to $V_{CC}-4V$ for LOW level, and $V_{CC}-1.5V$ to V_{CC} for HIGH level.

When peripheral chips of different MOSFET types are connected together, the output from the controller must satisfy all the input requirements for each peripheral chip. When peripheral chips with TRI-STATETM outputs are tied to SI, each of the outputs must satisfy the input level of the COPS controller, while supplying the maximum leakage current to the TRI-STATE outputs. If an input and an output have incompatible levels, external circuits may be necessary for level shifting.

2. Bipolar (TTL, LSTTL, I²L)

Standard and CMOS COPS controller outputs are designed to drive one TTL load or four LSTTL loads, whereas the low power COPS controller outputs can drive only one LSTTL load. If more drive is necessary, a buffer will be needed. Standard and low power COPS controller inputs have TTL input levels, therefore multiple TTL/ LSTTL TRI-STATE outputs can be connected together directly to SI. The maximum total leakage current at the SI input and all the TRI-STATE outputs determine the maximum number of TRI-STATE outputs that can be tied together. The TTL/LSTTL output levels are not compatible with the CMOS COPS input levels so that extra external components will be necessary for the interface. The simplest solution is to use a pull-up resistor to raise the HIGH output level. A disadvantage is that the LOW output level will be increased.

Bipolar integrated circuits in other processes, e.g., a DS8906 PLL chip manufactured by I²L process, may have different input levels and different input source and sink requirements. It is necessary to determine whether the COPS output can meet the current requirement and maintain a valid voltage level for the input.

3. Mixed (Bipolar and MOS)

Both bipolar and MOS peripheral chips may be used in the same system provided that all the current and voltage requirements are met. Most NMOS and bipolar chips can be mixed together because of similar input voltage levels. CMOS and PMOS chips, on the other hand, cannot be mixed with bipolar chips directly because of the higher HIGH level required. The COPS output HIGH level may be loaded down by the bipolar circuit to an unacceptable HIGH level for the CMOS/PMOS inputs. External circuits will be needed to solve the problem. The simplest solution is a pull-up resistor which improves the source current and raises the output to a higher HIGH level. The resistance should not be too small to increase the LOW level above TTL specification.

II. Dynamic Response

Provided an ouput can switch between a HIGH level and a LOW level, it must do so in a predetermined amount of time for the data transfer to occur. Since the transfer is synchronous, the timing is relative to the system clock (provided by SK). For example, if a COPS controller outputs a value at the falling edge of the clock and is latched in by the peripheral device at the rising edge, then the following relationship has to be satisfied:

t_{DELAY} + t_{SETUP} ≤ < t_{CK} (see Figure 1),

where t_{CK} is the time from data output starts to switch to data being latched into the peripheral chip, t_{SETUP} is the setup time for the peripheral device where the data has to be at a valid level, and t_{DELAY} the time for the output to read the valid level. t_{CK} is related to the system

clock provided by the SK pin of the COPS controller and can be increased by increasing the COPS instruction cycle time. Maximum t_{SETUP} is specified in the peripheral chip data sheets. The maximum t_{SETUP} is specified in the peripheral chip data sheets. The maximum t_{DELAY} allowed may then be derived from the above relationship.


Most of the delay time before the output becomes valid comes from charging the capacitive load connected to the output. Each integrated circuit pin has a maximum load of 7pF. Other sources come from connecting wires and connection from PC boards. The total capacitive load may then be estimated. The propagation delay values given in data sheets assume particular capacitive loads.

If the calculated load is less than the given load, those values should be used. If the calculated load is greater, a conservative estimate is to assume the delay time is proportional to the capacitive load. The COPS data sheet

provides two sets of values, one for external loads that includes TTL/LSTTL inputs, the other for pure capacitive loads (MOS inputs).

If the capactive load is too large to satisfy the delay time criterion, then three choices are available. An external buffer may be used to drive the large load. The COPS instruction cycle may be slowed down. An external pull-up resistor may be added to speed up the LOW level to HIGH level transition. The resistor will also increase the output LOW level and increase the HIGH level to LOW level transition time, but the increased time is negligible as long as the output LOW level changes by less than 0.3V. For a 100 pF load, the standard COPS controller may use a 4.7k external resistor, with the output LOW level increased by less than 0.2V. For the same load, the low power COPS controller may use a 22k resistor, with the SO and SK output LOW levels increased by less than 0.1V.

This is MICROWIRETM (Example System)



Power Seat with Memory

National Semiconductor COP Brief 11 May 1980



Introduction

As cars continue to be downsized, more extra features are being offered to the car purchaser to individualize the car to his personal taste. This is especially true with electronic equipment. Automobiles are now available with digitally tuned radios, trip computers, digital gauges and other electronic systems. These have been made possible only recently by the increasing level of semiconductor integration and the resulting lower cost for the components that make up each system.

This article describes another application for electronics in an automobile, a power seat with position memory. This seat features powered adjustment in 8 different directions, the ability to store 2 sets of position information in memory, and instant recall and automatic adjustment to either of the 2 positions. The seat can therefore be adjusted to accommodate 2 different drivers or 2 different driving positions for the same driver and automatically adjust to either of these positions on demand.

System Description

A block diagram of the seat control system is shown in Figure 1. The heart of the system is the COP420L microcontroller. This part is one of National Semiconductor's COP400 Family of 4-bit, 1-chip microcontrollers. Motor control information is output to the TRI-STATE® octal latch and information from the seat sensors is input through the TRI-STATE octal buffer. Manual adjustment of the seat is provided by 8 switches mounted on a console. These manual controls have priority over automatic control via the TRI-STATE control pin on the latch. In addition, the controller software will terminate automatic control if it detects the seat being adjusted in a way different from its programmed positions. This provides for manual override and is necessary as a safety precaution. The system will operate manually even with the controller part removed, which gives a fail-safe operation.




Figure 1. Block Diagram

The Controller

The COP420L is an N-channel MOS device with $1K \times 8$ -bit program memory and a 64×4 -bit data memory. Its internal architecture is shown in Figure 2, and electrical specifications are shown in Figure 3. In this application, the bidirectional TRI-STATE L lines are used to output motor control information to the motor control latch and also are used to input




Figure 2. COP420L Block Diagram

4.5V-9.5V

8mA (max)

16 µs

Operating Voltage **Operating Supply Current** RAM Supply Requirements 3mA (max) @ 3.3V Minimum Instruction Cycle Time

Figure 3.

seat position sensor information. The selection of the L lines as inputs or outputs is done through software control and a Do line controls the operation of the TRI-STATE buffer to coordinate the reading of sensor information or outputting motor control information. The D₁ line controls the operation of the TRI-STATE latch. The G₁₋₃ lines are used to detect closure of the memory control keys. Pressing 1 preceded by pressing SET will store the present seat position in memory location 1 and pressing 2 preceded by SET will store position information in memory location 2. Pressing 1 or 2 without first pressing SET will cause the seat to adjust to the respective previously stored position. The remaining Go line is used to detect the car's ignition being turned off so the seat can be moved back to allow easy exit from the car.

The IN lines of the COP420L are not used in this design but could be used to interface more memory control keys. There is available space in RAM to store additional seat positions if desired.

The CKO pin is used to provide power to the on-chip RAM in order to retain seat position information when the ignition switch is turned off. Power to the controller and other components is removed in this condition to minimize current drain on the automobile battery.

System Power Supply

Careful consideration must be given to designing power supply circuitry for automotive electronic systems. Adequate protection must be provided against the electrical transients present in the automotive electrical system. These transients are listed in Figure 4. In addition to these transients, there exists the possibility of 2-battery jumps (+24V) and reversed 2-battery jumps (-24V). All of these must be protected against for reliable operation.

National Semiconductor's LM2930 was specifically designed for supply regulation in automotive electric systems. Its electrical characteristics are listed in Load Dump 50 V τ = 200 ms Inductive Load Switching ±250 V τ = 1 ms Mutual Coupling ±450 V τ = 0.1 μ s

Figure 4. Automotive Transients

Max Operating Input Voltage 26 V Over-Voltage Protection 40 V Output Voltage $6V \le V_{IN} \le 26V$, $5mA \le I_O \le 200 mA$ 4.5V-5.5V Line Regulation 6 V ≤ V_{IN} ≤ 26 V 80 mV max Load Regulation $5 \text{ mA} \leq I_0 \leq 200 \text{ mA}$ 50 mV max Dropout Voltage $I_0 = 200 \, \text{mA}$ 0.6V max

Figure 5. LM2930 Specifications




Figure 6. Power Supply Circuitry

Figure 5. This part is internally protected against reverse battery installation and 2-battery jumps. Therefore, all that is needed is to protect the part from input voltages over 40V. This is easily done with an R-L-C circuit. Designing for load dump protection will give protection against the larger but faster transients.

In order to minimize battery drain, V_{CC} is turned off to all the circuitry except for the COP's RAM when the ignition is turned off. Refer to Figure 6. When the ignition is on, Q3 provides drive to Q1 and Q2. Q1 also holds Go low. When the ignition is turned off, the program software detects the low on Go being released and performs a routine to park the seat. V_{CC} is supplied to the controller and circuitry until C3 charges up through R2 to turn off Q1 and Q2, allowing sufficient time for the seat to reach its parked position. Each time V_{CC} is turned on, the program software checks the contents of the serial register to see if power to the RAM has been lost. If the serial register is all "ones," power has not been lost. If the contents are all "zeros," RAM power has been lost and the RAM and seat are initialized.

This procedure also occurs if the car battery has been disconnected. When it is reconnected, C3 is initially discharged and turns on Q1 and Q2. $V_{\rm R}$ is

delayed by R4 and C4 and therefore the serial register is loaded with "zeros" and the RAM and seat are initialized. C3 then charges up and turns off Q1 and Q2 and the system returns to standby. (Note: The values of the timing components have been established experimentally.)

System Interface — Output

The 8 different directions of movement of the seat are provided by 4 drive motors. These 8 directions are:

A - Tilt Seat Back Rearward

A' - Tilt Seat Back Forward

B - Move Seat Backward

B' - Move Seat Forward

C - Front of the Seat Up

C' - Front of the Seat Down

D - Rear of the Seat Up

D' - Rear of the Seat Down

The motors that move the seat typically draw 2 amps each when running, but draw up to 10 amps each when stalled. The motors also require bidirectional

drive to operate them both in forward and reverse. For these reasons, relays were chosen over semiconductors for the interface.

A high voltage open collector buffer is used to energize the desired relay from the motor control bus. Zener diodes are necessary from the collectors to ground to clamp the inductive turn-off transient to a voltage below the $\mathrm{BV}_{\mathrm{CEO}}$ of the transistor. These diodes also provide protection for the buffers against load dump and the other transients on the battery supply line.

System Interface - Input

For the controller to be able to store a seat position in memory and then later to adjust the seat to that position, it is necessary for the controller to know the relative seat location at all times. This is accomplished through sensors mounted on the seat mechanism.

In the prototype, two types of sensors were used. Both types of sensors provided digital information to the controller.

A photodetector package was used with a slotted disc on the seat back. The disc was mounted on the gear mechanism, and as it revolved it interrupted the light source in the detector package as the seat back angle was adjusted. A comparator is used to detect these interruptions and provide logic level compatible pulses to the controller. The controller keeps a running count of these pulses to know where the seat back is at all times. Direction information is fed back to the controller from the motor control bus so the controller knows whether to add or subtract the pulses. This is shown in Figure 1.

The other 3 seat movement mechanisms required a different type of sensor due to their construction. These mechanisms are driven through a flexible cable by a motor. A photodetector sensor could not be added without some major modifications. Therefore, the sensor selected was a speed sensor commonly used for automobile cruise control and could be inserted between the motor and the drive cable. This type of sensor generates an AC waveform that corresponds to the revolutions of the motor. The AC signal is conditioned by a comparator to produce logic level pulses. The sensor is constructed with multiple poles so a divider is used after the comparator to provide the correct number of pulses for the full travel of the seat mechanism.

An Alternative Approach

Another approach to a seat control system is to use analog sensors instead of digital sensors to track seat position. A block diagram of this approach is shown in Figure 7. The position sensors are potentiometers mounted to the seat mechanism. The multiplexer, under software control, selects which sensor is to be measured and the A-to-D converter inputs the position information to the controller in 8-bit binary format.

It is not necessary in this approach to keep a constant account of the seat's position since it can be determined at any time by polling the potentiometer sensors. The software is therefore much simplified and allows the use of a COP410L which has one-half the memory sizes of the COP420L. The signal conditioning circuitry for the digital sensors that was described earlier is also eliminated. These two things plus the lower cost for potentiometer sensors result in an overall system cost advantage.




Figure 7. Block Diagram

Conclusion

A control system for a power seat that has the ability to store and recall preferred driving positions can be designed using a low-cost 4-bit, 1-chip micro-controller and adds to the list of electronic systems being offered today for safety, comfort, and convenience of the automobile driver.

Acknowledgements

My thanks to Recaro, USA, for supplying the seat for the prototype described in this article and to Jim Troutner, National Semiconductor, for writing the software routines.

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

An Automotive Diagnostics Display

National Semiconductor COP Brief 12 May 1980



Introduction

The continued downsizing of the automobile has put a premium on instrument panel space. This has provided the opportunity for electronics to merge the various displays now found in the current automobile to one central display to conserve valuable panel space and provide new marketable features. The advances in semiconductor technology have made this concept both technically feasible and cost effective.

System Description


The Diagnostic Display consists of a microcomputer, analog input section, digital input section, liquid crystal display and controller, a speech synthesis package, and a power supply which is outlined on the block diagram. The input section of eight analog channels and eight switch channels was chosen only to demonstrate capability, as the number and mix of analog and digital channels would be tailored to the number of diagnostic messages desired.

From the block diagram, it can be seen that the microcomputer communicates to the liquid crystal display controller via a three-wire bus termed MicrowireTM. This implies that the display and its controller could be remotely mounted in the instrument cluster, steering wheel, overhead console, etc., while the remainder of the circuitry could be mounted elsewhere under the dashboard.

Microcomputer

The microcomputer is a National Semiconductor COP 420 which functions as the Diagnostic Display's system controller. The COP 420 is a single-chip processor fabricated using N-channel silicon gate technology. The processor contains $1K\times 8$ of ROM, 64×4 of RAM, clock generator, and 23 input-output lines on board.

In this application, the eight bidirectional L lines are used as a general purpose bus to communicate with the analog-to-digital converter, the switch input latch, and the speech synthesis package. The four G lines are used as chip selects for each of the four peripherals. The four D lines and one IN line are used to control the analog-to-digital converter and to address a particular analog channel. Two additional lines, the SK clock output, and SO serial output line are used to communicate to the liquid crystal display controller.



Diagnostics Display

In normal operation, the microcomputer digitizes and stores all eight analog inputs and stores the states of the eight switch inputs in RAM. If any input is not within programmed limits, it displays the appropriate message and selects the proper verbal phrase. When more than one input is activated simultaneously, the one with the higher priority is selected.

Analog Input Section

The analog input section consists of National Semiconductor's ADC0809, which is an eight-bit, eightchannel analog-to-digital converter. This CMOS converter is directly compatible with microprocessor control logic.

The purpose of the A/D converter is to interface with new analog sensors such as outside temperature or paralleling existing sensors such as fuel level.

The threshold levels, where the microcomputer displays a given message, is programmable by the application in software. Although eight inputs are shown, any number could be accommodated to suit the system requirements.

Referring to the block diagram, the analog-to-digital converter is controlled by the microcomputer with six control lines. The control lines address the analog channel, start the conversion, signal the microcomputer when conversion is complete, and enable the TRI-STATE™ drivers. All eight analog values are stored in sixteen four-bit memory locations via the eight-bit data bus. Typical conversion time per channel is 100 microseconds with a maximum total unadjusted error of plus or minus one bit. If additional accuracy is needed, a selected part is available with one half bit accuracy.

Digital Input Section

The digital input section consists of a 74C373 CMOS TRI-STATE™ octal latch. Upon command from the microcomputer, the 74C373 latches the input data and outputs it over the eight-bit data bus. The purpose for the digital input section is to input data from mechanical switches such as door jamb or turn signals.

Liquid Crystal Display and Controller

The liquid crystal display is a medium area dot matrix multiplexed display. The matrix consists of 16 rows by 48 columns. The display is driven by four CMOS driver circuits, each of which is capable of controlling one quadrant of the display or 8 rows by 24 columns.

The display driver consists of a serial input shift register, an 8×24 -bit memory, temperature dependent output drivers, and associated clock circuitry. Communication between the driver circuits and the microcomputer is via a three-wire MicrowireTM bus in a serial fashion. The data consists of an address of a dot cluster, the data of whether a dot is on or off, and a read/write bit to indicate whether data is being written or read from memory. Once the memory is loaded with the desired pattern, the display is automatically refreshed by the display driver, so no

further action is required by the microcomputer. Each driver chip also has an input for temperature compensation of the liquid crystal's threshold voltage. The compensation is in the form of a simple variable voltage from a thermistor or similar transducer.

Speech Synthesis Package

The speech synthesis package is a system consisting of multiple N-channel devices. It contains a speech processor and speech ROM, and when used with an external filter and amplifier, generates high quality speech.

The speech processor accepts an eight-bit word which is the starting address of the word or phrase to be spoken. Additionally, there is a chip select, write, and interrupt pin to make the part Microbus™ compatible with many microprocessors. An interrupt is generated at the end of any speech sequence, so several sequences or words can be cascaded for additional flexibility.

The speech ROM or ROMs can be as large as 128K bits to be addressed directly by the speech processor. The ROMs can be either static or dynamic clocked types, as the speech processor has a ROM enable pin for use with dynamic ROMs. The ROMs in the package contain the compressed speech data as well as the frequency and amplitude data required for speech output.

Power Supply

The power supply in an automotive electronic system is perhaps the most critical part for reliable operation. Its function is to transform the noisy vehicle power to the various voltages required by the system. In the Diagnostics Display, the speech processor requires seven volts, the liquid crystal display requires ten volts, while the rest of the circuit operates at five volts.

In addition to supplying the correct voltages, the power supply must protect the circuit from overvoltages and transients. The LM2930 is the first part in a family of voltage regulators designed for automotive applications. This regulator exhibits a low voltage in to voltage out ratio which provides a constant five volts out, for input voltages as low as 5.6 volts. Additionally, this regulator can accept input voltages to 40 volts, which provides protection against two-battery emergency starts. The large maximum input voltage of 40 volts also simplifies the transient protection network, as now the network needs only to protect the regulator from transients greater than 40 volts.

Conclusion

The purpose of the Diagnostics Display is to show a broad design base and present some novel applications for advanced products such as speech synthesis and multiplexed liquid crystal displays. It also shows a 4-bit COP 420 replacing a more costly 8-bit type processor in this application. This is only one example of the many applications of electronics to automotive instrument panels.

An Electronic Speedometer and Odometer with Permanent Mileage Accumulation

National Semiconductor COP Brief 13 May 1980



Introduction

As today's automobile becomes more electronic with the addition of engine control systems and digital instrumentation, a need has developed for a method of implementing an electronic odometer that will retain total mileage accumulation information under all conditions, including the loss of vehicle electrical power. This need is made greater by the reduction in available instrument panel space due to downsizing and by a proposed Federal Motor Vehicle Safety Standard requiring tamper-proof odometers.

The requirement of non-volatile mileage storage has been an obstacle for automotive electronic odometer designs. Although an EAROM (Electrically Alterable Read Only Memory) can be used, they are relatively expensive and have a limited number of erase-write cycles. The system described here uses a fusible link bipolar PROM as the mileage storage device and a low-cost, 4-bit microcontroller as the programming device.

System Description

A block diagram of the electronic speedometer/odometer is shown in Figure 1. The counting of mileage pulses and the PROM programming are done by a COP 420L, a 4-bit, 1-chip microcontroller (see Figure 2). The mileage pulses are input to the controller through its serial data port. These pulses are counted and stored in RAM. These pulses can be from any type of sensor as long as they have TTL compatible levels.

When the number of pulses counted equals onetenth of a mile traveled the mileage stored in RAM is updated. The number of pulses equivalent to 0.1 mile is of course dependent on the mileage sensor. The algorithm for converting from pulses to miles is a software routine and can be modified accordingly to work with various mileage sensors.

A separate count of pulses is kept in another location in RAM for a trip odometer. This mileage can be output on the odometer display by alternate operation of a pushbutton. Another pushbutton clears the trip odometer register.

The speedometer operation is similar to the odometer routine but the updating is dependent on time instead of mileage. The number of pulses counted during a period of time translates to the vehicle speed. A software algorithm converts the number of pulses to speed using a conversion factor dependent on the mileage sensor and display mode selected.

The bipolar PROM is programmed with mileage information when the running mileage count in RAM reaches a predetermined number. The mileage increment that is permanently stored in the PROM is controlled by the operating software and determines the size of the PROM that is required. This is described in more detail in a later section.

When a mileage bit is to be programmed in the PROM, the address of this bit is latched into the address latch by the controller. The proper data for this bit is then put on the 8-bit bus and the proper programming sequence is initiated.

Since the mileage information in the PROM is non-volatile, all operating power is turned off to the circuit when the vehicle ignition is off except for a standby voltage to maintain the trip mileage and running mileage counts stored in the RAM of the controller.






Figure 1. Electronic Speedometer/Odometer

System Software

Using a microcontroller in an odometer design allows great flexibility of operation and features. The flow chart in Figure 3 is for the prototype speedometer/odometer shown in the block diagram.

When the ignition is turned on, all registers are cleared by the on-chip reset circuitry. After some initial housekeeping, the controller reads a code number from the PROM. This code number is used to provide traceability of the odometer to the vehicle and confirms to the vehicle owner the authenticity of the odometer. The number recorded in the PROM could simply be the vehicle identification number or some other number that has some corresponding vehicle significance. This code number prevents an ingenious individual from replacing the mileage PROM with one of lesser mileage. The number is coded in some manner to prevent easy deciphering.

After this number is displayed for an adequate time, the running mileage in RAM is compared to the total mileage recorded in the PROM. If they are within the predetermined permanent mileage increment the running mileage is accurate and is displayed. If they are not, the RAM has lost data due to a loss of standby power and is restored by transferring the total accumulated mileage recorded in the PROM to the register in RAM. The running mileage is then displayed by the odometer.

The three keys controlling the display mode are read next. Either trip mileage or running mileage is displayed according to the operation of the display key. The trip odometer is cleared when a key depression is detected on the reset button. If a closure is detected on the English/Metric key, a flag is set and all information is displayed in English or Metric units depending on the previous display mode. Next the mileage pulse from the sensor is read from the serial input register. The COP420L has a feature under software control that makes the serial I/O register a binary counter.

In this mode of operation the counter counts high to low level transitions at the SI input. The controller then reads the contents of the register at a rate equal to or greater than the pulse output frequency of the mileage sensor at the maximum vehicle speed. All of the count registers are then incremented.

The mileage registers are examined next. When the pulses counted are equal to 0.1 mile traveled, the trip odometer register and the running mileage register are incremented.

In similar fashion, when the running mileage has accumulated additional mileage equal to the permanent storage increment, the data is programmed into the PROM. The odometer display is updated after the display flags are examined. Either the total




Figure 2. COP 420L/421L Block Diagram




Figure 3. Electronic Speedometer/Odometer Flow Chart




Figure 3. Electronic Speedometer/Odometer (continued)




Figure 3. Electronic Speedometer/Odometer (continued)

mileage or trip mileage is displayed in English or Metric units according to the corresponding flag condition.

If the time since the last update of the speedometer is equal to the time base for calculation, the speedometer is updated according to the number of pulses counted during this period. Otherwise, the speedometer reading is not changed.

After this step, the programming returns to reading the display mode switches and continues the loop.

PROM Selection and Programming

The size of the PROM selected for permanent mileage storage depends on the mileage resolution desired. A 512×8 -bit PROM as shown in the block diagram will allow a bit to be programmed every 25 miles for a storage capability of more than 100,000 miles. If 100-mile resolution is adequate, then a 1024-bit PROM could be used, resulting in a lower system cost.

The proper algorithm for programming fusible link PROMs is dependent on the manufacturer and fuse type. However, all types require a voltage for programming that is different from the operating V_{CC} . This voltage can be provided by the circuit shown in Figure 4.




Figure 4. PROM Programming Voltage Regulator

The LM317M regulates by maintaining a reference voltage of 1.25V across R1. Therefore, by changing the voltage at the ADJ pin the regulated output voltage can be varied. During normal operating conditions the output voltage is set to 5.0 volts. Q1 is held on by output G0 of the controller and makes $V_{ADJ} = 3.75V$. (Refer to equation in Figure 4.) When the output voltage is to be increased to the required programming voltage, Q1 is turned off and V_{ADJ} increases to 9.25V. The output then increases to 10.5V, the proper programming voltage for National Semiconductor's bipolar Schottky PROMs. The value of C2 is selected to obtain the proper slew rate of the programming voltage transitions.

When a bit is to be programmed, its address is latched into the MM74C373. The PROM is then disabled and the data for the bit is put on the bus. This data word has a "1" in the proper location for the bit to be programmed and "0s" in the other locations. This "1" turns on the driver in the DS8654 for the respective bit. The programming voltage is then applied by making the G0 output of the COP 420L high. This makes V_{CC} and the proper output 10.5 volts. The PROM enable line is then taken low for one instruction cycle time (approx, 16 us). Then the voltages are restored to normal operating levels and the bit can be verified by enabling the octal buffer after resetting the L lines. If the bit was not programmed, the programming sequence is repeated until the bit is programmed or it is determined that it will not program and is skipped over.

Speedometer and Odometer Displays

The microcontroller interfaces with the speedometer and odometer displays using National Semiconduc-

tor's MicrowireTM serial data bus. All display data is sent to the display drivers via the data, clock, and enable lines. This technique allows maximum use of the I/O lines of the microcontroller and also gives great flexibility in choosing the type of display to be used. Table 1 shows a list of National's display drivers that interface by MicrowireTM.

Table 1.

Device	Package Size	Type of Driver
COP 470	18-pin	4-digit × 8-segment MUX VF
COP 472	20-pin	3 backplane × 12-segment triplexed LCD
*MM54XX	40-pin	32-segment direct drive VF
MM5450	40-pin	35-segment direct drive LED
*MM54XX	40-pin	32-segment direct drive LCD

^{*}Future product.

Summary

By using a low-cost one-chip microcontroller and bipolar PROM, an automotive electronic odometer can be designed with unique features offering permanent, non-volatile mileage accumulation and protection against tampering.

COP420C Voltage, Current, and Frequency

National Semiconductor COP Brief 14 August 1981



The following curves are presented in order to show the relationship of the voltage, current, and frequency on the COP420C chip. Included are six curves and one diagram.

Curves 1, 2, and 3 give the maximum current versus voltage at different frequencies. They are given for the divide by 8, 16, and 32 modes. Note that these curves are not valid if the R/C oscillator option is selected. Figure 1 shows the setup used to measure the current in curves 1, 2, and 3.

Curve 4 gives the maximum current versus voltage when the COP420C is in the idle state.

Curve 5 shows the maximum operating frequency versus voltage of the COP420C and the COP320C.

Curve 6 shows the *typical* current drain of the COP420C when running off an R/C oscillator.

CKI Oscillator Input

The signal present at the CKI input has a large effect on the power drain of the COP420C. In curves 1 to 4, CKI is a square wave clock that swings rail to rail. If, for example, CKI is a sine wave input, the COP420C will draw additional current. The following chart shows the amount of extra current that is typically drawn with a sine wave clock on CKI input.


Volts	Extra Current
6	175μΑ
5	100μA
4	50μA
3	25μA
2.4	10μA

System Current Drain

System Current Drain

The current drain of the COP420C in an operating system may be more than the values shown on the curves. This can be caused by the following:


- Any input which is not within 0.3V of ground or V_{CC} will draw some current. For example, if CKI = 1.9V at V_{CC} = 5V, the COP420C can draw an extra 1 milliamp! Other inputs will be about ½ less, but will still add an appreciable amount of current drain if the inputs are at half levels.
- A floating input can drift to a half level and draw extra current. No inputs should be floating on a CMOS part.
- 3. Any input with an internal load device will source current if not at V_{CC} level.
- A slow rise or fall time on an input will draw current because the input will be at the half level for some period of time.
- 5. An output sourcing current will do so from the $\ensuremath{V_{\text{CC}}}$ supply.
- An output switching a capacitive load at a fast frequency will increase the current drain (AC power).





- *Connect CKO to V_{CC} if an input
- **Ground Do if Dual Clock


Figure 1. Connection Diagram to Measure COP420C Current

Q











Maximum Current in Idle State vs Voltage







Section 10
Appendix/
Physical Dimensions

10





COP420-HGZ/N Preprogrammed Single-Chip Microcontroller for Musical Organ

Features and Functions

Play Mode: Twenty-five musical keys and 25 LEDs are provided to denote F to F with half notes in between. All the keys and LEDs are directly detected and driven by the microprocessor. Depression of the key will give the corresponding musical note and light up the corresponding LED.

Clear: Memory is provided to store a played tune. Depression of the CLEAR key erases the memory and the microprocessor is ready to store new musical notes. A maximum of 28 notes can be stored where each note can be of one to eight musical beats. (Two bytes of memory are required to store one musical note. Any note longer than eight musical beats will require additional memory space for storage.)

Playback: Depression of this button will playback the tune stored in the memory since last "clear."

Preprogrammed Tunes: There are ten preprogrammed tunes (each has an average of 55 notes) masked in the chip. Any tune can be recalled by depressing the "Tune Button" followed by the corresponding "Sharp-Key."

Learn Mode: This mode is for the player to learn the ten preprogrammed tunes. By pressing the "Learn Button"

followed by the corresponding "Sharp Key," the LEDs will be lighted up one by one to indicate the notes of the selected tune. The LED will remain "on" until the player presses the correct musical key; the LED for the next note will then be lighted up.


Pause: In addition to the 25 musical keys, there is a special pause key. The depression of this key generates a blank note to the memory.

Note: In the Learn Mode when playing "Oh Susanna," the pause key must be used.


Tempo: This is a control input to the musical beat time oscillator for varying the speed of the musical tunes.

Vibrato: This is a switch control to vary the frequency vibration of the note.


Tunes Listing: The following is a listing of the ten preprogrammed tunes: 1) Jingle Bells, 2) Twinkle, Twinkle Little Star, 3) Happy Birthday, 4) Yankee Doodle, 5) Silent Night, 6) This Old Man, 7) London Bridge Is Falling Down, 8) Auld Lang Syne, 9) Oh Susanna, 10) Clementine.



Circuit Diagram of COP420 Musical Organ




Music Box Application with Direct Key Access



This additional circuit provides tinkling effect for the musical note.

Bell Sound Circuit



This circuit automatically turns off the musical organ if none of the keys are pressed with in approximately 30 seconds.

Auto Power Shut-Off Circuit



COP420L-HSB Digital Tuning System Controller

General Description

The COP420L-HSB is an N-channel microcontroller dedicated to digital tuning systems. It is fabricated using N-channel, silicon-gate MOS technology. The controller provides all system timing, logic and I/O necessary to interface with DS8906N and other MICROWIRE™ compatible devices in a digital tuning system. Features include single supply operation, ultra slow keyboard matrix frequency and options catered for different applications. Standard test procedures and reliable high-density fabrication techniques provide manufacturers a features packed system at a low end cost.


A digital tuning system provides the following which could only be realized with expensive and complicated circuitry before.

- Precise tuning of station frequency
- Digital display of exact frequency
- Electronic storage of multiple stations in memory
- Immediate access of preferred frequencies
- Automatic station searching
- Full function clock

Features

- Low cost
- Dual speed manual Up/Down tuning
- Automatic memory scanning
- Automatic Up/Down station searching
- Ten band independent memories
- Power up last station recall
- Strap selectable for USA or European band
- 5-digit resolution for FM band
- Memory Store mode indicator
- 12/24-hour crystal controlled clock
- 59-minute sleep timer
- 24-hour auto turn off alarm
- Multiplex or direct drive displays
- Single or Dual display modes
- MICROWIRE™ compatible
- 4×8 interference free matrix keyboard

MICROWIRE is a trademark of National Semiconductor Corp.



Top View

Order No. COP420L-HSBN NS Package Number N28A

Figure 1. Connection Diagram

Pin	Description
K0-K7	Matrix keyboard input
S0-S3	Keyboard scan output
ENO-EN3	Chip enable for slave device
CKI	External clock input
RST	Reset
SDT	Station Detect input
ALM	Alarm On/Off
CLK	MICROWIRE™ clock
DATA	MICROWIRE data
50 Hz	External time base input

Absolute Maximum Ratings

Voltage at Any Pin Relative to GND Ambient Operating Temperature

Ambient Storage Temperature

Lead Temperature (Soldering, 10 seconds)
Power Dissipation

-0.5V to +10V 0°C to +70°C

-65°C to +150°C

300°C 0.75 Watt at 25°C 0.4 Watt at 70°C

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC Electrical Characteristics $0^{\circ}\text{C} \leqslant T_{A} \leqslant +70^{\circ}\text{C}$, $4.5\text{V} \leqslant \text{V}_{CC} \leqslant 6.3\text{V}$ unless otherwise noted.

Parameter	Conditions	Min.	Max.	Units
Operating Voltage (V _{CC})	Note 1	4.5	6.3	V
Operating Supply Current	(All inputs and outputs open)		8	mA
Power Supply Ripple	peak to peak		0.5	V
Input Voltage Levels				
CKI Input Levels				1
Logic High (V _{IH})		2.0		l v
Logic Low (V _{IL})		-0.3	0.4	V
RESET Input Levels				
Logic High		0.7V _{CC}		ν
Logic Low		-0.3	0.6	V
K Inputs				
Logic High		3.6		. V
Logic Low		-0.3	1.2	V
All Other Inputs				1
Logic High	$V_{CC} = 5V \pm 10\%$	2.0	0.0	V
Logic Low		-0.3	8.0	1
Input Capacitance			7.0	pF
Hi-Z Input Leakage		-1.0	+1.0	μΑ
Output Voltage Levels	$V_{CC} = 5V \pm 5\%$			
Logic High (V _{OH})	$I_{OH} = -25\mu A$	2.7		· V
Logic Low (V _{OL})	$I_{OL} = 0.36 \mathrm{mA}$. [0.4	V
Output Current Levels				
Output Sink Current				
CLK and DATA Outputs (IOL)	$V_{CC} = 4.5 \text{ V}, \ V_{OL} = 0.4 \text{ V}$	0.9		mA
EN Outputs (I _{OL})	$V_{CC} = 4.5 \text{ V}, \ V_{OL} = 0.4 \text{ V}$	0.4		mA
S Outputs (I _{CL})	$V_{CC} = 4.5 \text{ V}, \ V_{OL} = 1.0 \text{ V}$	15		mA
Output Source Current				
Standard Configuration				
K Inputs (I _{OH})	$V_{CC} = 4.5 \text{ V}, \ V_{OH} = 2.0 \text{ V}$	-30	-250	μΑ
CLK and DATA Outputs	$V_{CC} = 4.5 \text{ V}, \ V_{OH} = 1.0 \text{ V}$	-1.2		· mA

Note 1: V_{CC} voltage change must be less than 0.5V in a 1ms period to maintain proper operation.

AC Electrical Characteristics $0^{\circ}\text{C} \le T_{A} \le +70^{\circ}\text{C}$, $4.5\,\text{V} \le V_{CC} \le 6.3\,\text{V}$ unless otherwise noted.

Parameter	Conditions	Min.	Max.	Units
Instruction Cycle Time (t _C)		16		μS
CKI				
Input Frequency (f ₁)	÷ 8 mode		0.5	MHz
Duty Cycle		30	60	%
Rise Time		ĺ	120	ns
Fall Time			80	ns
Keybounce Time		32		ms

tion and the other showing frequency information. Whereas in conventional single display systems, the display shows both time and frequency information in a time-sharing method. The National system provides a time-prioritized display-sharing method. That is, whenever a tuning function is completed, the frequency information will stay on the display for eight seconds then time display will take over. This is achieved by using EN3 for the driver's enable logic.

Control Outputs

Six open collector outputs controlled by the COP420L-HSB are provided from DS8906N, the phase lock loop for controlling radio switching circuits.

Radio ON/OFF: A high from this output indicates that the radio should be switched on and vice versa.

AM/FM: Output for controlling the AM/FM bandswitch. A high level output indicates FM and a low indicates the AM band.

MUTE: For muting the audio output when performing any frequency related function. The output will go high prior to the frequency change except when doing fine tuning.

ALARM ENABLE: Active high output for turning on the alarm circuit at alarm time.


50 kHz IND: For driving the 50 kHz indicator in FM band or the LSB in a 5-digit display. Output is active high.


MEM STORE IND: For driving the memory store mode indicator. Output is active high.

Typical Implementation Alternatives

A full keyboard or any portion of it can be implemented with various applications for features/functions vs. cost/size.

Figure 11 shows two keyboard configurations with 22-key and 11-key keyboards for a desk top/tuner system or auto-radio system respectively.





Desk Top DTR Keyboard

Car DTR Keyboard

Figure 11.

Functional Description

Logic I/Os

CKI Input: This input accepts an external 500kHz signal, divides it by eight and outputs the quotient at the CLK output as the system clock.

RST Input: Schmitt trigger input to clear device upon initialization.

SDT input: Interrupt input for station detection. The SDT signal is generated by the radio's station detector and used by the COP420L-HSB to determine if there is a valid station on the active frequency. The status of the SDT input is only relevant during station searching mode. A high on SDT will temporarily terminate the search mode for eight seconds.

ALM Input: A high on ALM will activate alarm output via slave device at alarm time. A low on the input will disable alarm function.

DATA Output: Push-pull output providing serial data to external devices.

CLK Output: Push-pull output providing system clock at data transmitting time.

50Hz Input: A normally high input to accept a 50Hz external time base for real-time calculation.

Momentary Keys Description

MEM 1-MEM 10: Each memory represents data of a favorite station in a certain band. Depression of one of these keys will recall the previous stored data and transmit it to the PLL. The PLL will in turn change the radio's receiving frequency as well as the band if necessary. Memory recall keys can also turn on the radio.

UP: This key will manually increment receiving frequency. The first four steps of increment will be for fine tuning a station, after which will be fast slewing meant for manual receive frequency changing.

DOWN: Has the same function as UP key except that frequency is decremented.

MEMORY SCAN: This will start the radio scanning through all ten memories automatically at eight seconds per memory starting from Memory 1. This will also turn on the radio if it was off.

MEMORY STORE: Enables the memory store mode which lasts for three seconds. Depression of any memory key will store the active frequency and band in that memory and disable the store mode. Any function key will also disable the mode to prevent memory data being accidentally destroyed.

HALT: Depression of the HALT key will stop the search and scan functions at current frequency or memory. HALT also turns on the radio during off time and recall frequency display in single display mode.

SEARCH: Activates station searching in the current band. Search speed is 50ms per frequency step with wrapping around at end of band. An 8-second stop will take place on reaching a valid station. The HALT key or any function key will terminate the search. Search direction will normally be upwards unless the DOWN key has been depressed prior to the SEARCH key or during the search function in which case search direction will be downwards.

OFF: Turns off the radio or alarm when active.

AM/FM: Radio band switch.

SLEEP: Activates sleep mode, turns on radio on depression and off radio at the end of sleep period. Setting of sleep period is done by depressing the SLEEP and MINUTE key simultaneously.

ALARM: Enables alarm time setting. Depressing the HOUR or MINUTE key and ALARM key simultaneously will set the alarm hour and minute respectively.

HOUR: Sets the hour digits of time-related functions.

MINUTE: Sets the minute digits of time-related functions.

Diode Straps Connections

STRAP 0: Controls the on and off of radio. In applications where a toggle type ON/OFF switch is used, momentary OFF key can be omitted; connecting the strap will turn on the radio and vice versa. Must be connected to use momentary OFF key.

STRAP 1, 2: Selects the AM IF options.

STRAP 2: 12/24-hour clock select.

STRAP 4: 3/5kHz AM step size select.

STRAP 5, 6: FM IF offsets select.

	STRAP 0	STRAP 3	STRAP 4
Connected	Radio ON	12 hour	5kHz step
Open	Radio OFF	24 hour	3kHz step

AM/FM IF Options:

AM	STRAP 1	STRAP 2
455kHz	X	X
460kHz	Χ	· •
450kHz	~	X
260 kHz	~ ~	~
FM	STRAP 5	STRAP 6
FM 10.7 MHz	STRAP 5 X	STRAP 6
10.7 MHz	Χ	X

X = No connection.✓ = Dioded inserted.


Indirect Features and Options

As indicated in Figure 10, there are a few options and indirect features provided via the help of a slave device, namely the Phase Lock Loop, DS8906N.

Display Options

As mentioned above, the COP420L-HSB is MICRO-WIRE® compatible. Internal circuitry enables it to directly interface with all of National's serial input MICRO-WIRE compatible display drivers whether they are of a direct drive or multiplex drive format. On Figure 11 is a list of drivers available for the system. EN1 and EN2 are optional enable outputs meant for a dual display system in which EN3 will not be used. By dual display, it means that one display will be constantly showing time informa-

Digitally Tuned Radio Controller and Clock



Keyboard Matrix Configuration





Figure 10. Digital Tuning System Block

Ordering Information/Physical Dimensions



Package

- D Glass/Metal Dual-In-Line Package
- J Ceramic Dual-In-Line Package
- N Epoxy Dual-In-Line Package

ROM Code

COPS — Magnetic Disk, PROM, or Tape Contact your local sales office for submittal procedures.

Device Number

4-, 5-, or 6-Digit Number Suffix Indicators

Device Family


MM — MOS Monolithic

COP— Controller Processor


Packages

Dual-In-Line Packages


- (N) Devices ordered with "N" suffix are supplied in molded dual-in-line packages. Molding material is EPOXY B, a highly reliable compound suitable for military as well as commercial temperature range applications. Lead material is Alloy 42 with a hot solder dipped surface to allow for ease of solderability.
- (J) Devices ordered with the "J" suffix are supplied in ceramic dual-in-line packages. The body of the package is made of ceramic and hermeticity is accomplished through a high temperature sealing of the package. Lead material is tin-plated kovar.
- (D) Devices ordered with the "D" suffix are supplied with glass/metal dual-in-line packages. The top and bottom of the package are gold-plated kovar, as are the leads. The side walls are glass, through which the leads extend, forming a hermetic seal.




8-Lead Cavity DIP (D) NS Package D08C




14-Lead Cavity DIP (D) NS Package D14A




14-Lead Cavity DIP (D) NS Package D14D




14-Lead Cavity DIP (D)
NS Package Number D14E





16-Lead Cavity DIP (D) NS Package D16A





16-Lead Cavity DIP (D) NS Package D16C














24-Lead Cavity DIP (D) NS Package D24C





24-Lead Cavity DIP (D) NS Package D24CQ





28-Lead Cavity DIP (D) NS Package D28A














24-Lead Cavity DIP (J) NS Package J24A







24-Lead Cavity DIP (J) NS Package J24BQ




28-Lead Cavity DIP (J) NS Package J28A




28-Lead Cavity DIP (J) NS Package J28B



28-Lead Cavity DIP (J) NS Package J28BQ




40-Lead Cavity DIP (J) NS Package J40A



8-Lead Molded DIP (N) NS Package N08A


0.770 (19.558) MAX




13 12 11 10 9 0 PIN NO. 1 INDEN (6.350 · 0.127) 1 2 3 4 5 6 7 0.300-0.320 (7.620-8.128) 0.030 (0.762) MAX (1.651) 0.130 · 0.005 (3.302 · 0.127) 0.009-0.015 0.018 · 0.003 0.125 (0.508) (0.457 · 0.076) (3.175) MIN 0.325 +0.025 (8.255 +0.635)

14-Lead Molded DIP (N) NS Package N14A


16-Lead Molded DIP (N) NS Package N14E




16-Lead Molded DIP (N) NS Package Number N16A




16-Lead Molded DIP (N) NS Package N16E



18-Lead Molded DIP (N) NS Package N18A



20-Lead Molded DIP (N) NS Package N20A



22-Lead Molded DIP (N) NS Package N22A

Physical Dimensions (32,258) MAX [24] [23] [22] [21] [20] [15] [18] [17] [16] [15] [14] [13] 0.062 (1.575) RAD 0.540 -0.005 (13.716 : 0.127) PIN NO. 1 IDENT 1 2 3 4 5 6 7 8 9 10 11 12 DOTTED DUTLINES REFLECT ALTERNATE MOLDED BODY CONFIGURATION 0.580 (14.73) MIN 0.030 (0.762) MAX 0.075 0.160 · 0.005 (4.064 · 0.127) 0.600-0.620 (1.905) (1.016) TYP (15.24-15.748) 0.009-0.015 (0.229-0.381) 0.625 +0.025 -0.015 0.075 -0.015 (0.457 · 0.076) (15.875 +0.635) (1.905 · 0.381) (3.175) MIN 24-Lead Molded DIP (N) NS Package N24A 0.062 (1.575) RAD PIN NO. 1 INDENT 1 2 2 4 5 6 7 8 9 10 11 12 13 14 0.625 +0.025 0.015 (15.875 +0.535) 28-Lead Molded DIP (N) NS Package N28A 28 27 26 25 24 23 22 21 20 19 18 17 16 15 1 2 3 4 5 6 7 8 9 10 11 12 13 14 0.580 MIN 0.030 (0.762) 0.060 MAX (1.524)





28-Lead Molded DIP (N) NS Package N28B

0.600 - 0.620 (15.24 - 15.75)


 $0.625 \begin{array}{c} +0.025 \\ -0.015 \\ \hline (15.88 \begin{array}{c} +0.635 \\ -0.381 \end{array})$


0.009 - 0.015 (0.229 - 0.381)






40-Lead Moided DIP (N) NS Package N40A





48-Lead Molded DIP (N) NS Package N48A



Notes



National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051 Tel: (408) 721-5000 TWX: (910) 339-9240

Electronica NSC de Mexico SA Hegel No. 153-204 Mexico 5 D.F. Mexico Tel: (905) 531-1689, 531-0659

NS Electronics Do Brasil Avda Brigadeiro Faria Lima 830 8 Andar 01452 Sao Paulo, Brasil

Telex: 1121008 CABINE SAO PAULO 113193 INSBR BR

National Semiconductor GmbH

Furstenriederstraße Nr. 5 8 München 21 West Germany Tel.: (089) 56 01 20 Telex: 522772

National Semiconductor (UK), Ltd. 301 Harpur Centre

Horne Lane Bedford MK40 1TR United Kingdom Tel: 0234-47147 Telex: 826 209

National Semiconductor Benelux

Ave. Charles Quint 545 1080 Brussels Belgium Tel: (02) 4661807 Telex: 61007

National Semiconductor (UK), Ltd.

1, Bianco Lunos Allè DK-1868 Copenhagen V Denmark Tel: (01) 213211 Telex: 15179

National Semiconductor Expansion 10000 28, Rue de la Redoute 92 260 Fontenay-aux-Roses

France Tel: (01) 660-8140 Telex: 250956

National Semiconductor S.p.A.

Via Solferino 19 20121 Milano Tel: (02) 345-2046/7/8/9

Telex: 332835

National Semiconductor AB

Box 2016 12702 Skärholmen Sweden Tel: (08) 970190 Telex: 10731

National Semiconductor

Calle Nunez Morgado 9 Esc. Dcha. 1-A Madrid 16 Spain Tel: (01) 733-2954/733-2958 Telex: 46133

National Semiconductor Switzerland

Alte Winterthurerstrasse 53 Postfach 567 CH-8304 Wallisellen, Zürich Tel: (01) 830-2727 Telex: 59000

National Semiconductor

Pasilanraitio 6C 00240 Helsinki 24 Finland Tel: (0) 14 03 44 Telex: 124854

NS Japan K.K. POB 4152 Shinjuku Center Building 1-25-1 Nishishinjuku, Shinjuku-ku Tokyo 160, Japan Tel: (03) 349-0811 TWX: 232-2015 NSCJ-J

National Semiconductor Hong Kong, Ltd. 1st Floor,

Cheung Kong Electronic Bldg. 4 Hing Yip Street Kwun Tong Kowloon, Hong Kong Tel: 3-899235 Telex: 43866 NSEHK HX Cable: NATSEMI HX

NS Electronics Pty. Ltd. Cnr. Stud Rd. & Mtn. Highway Bayswater, Victoria 3153

Australia Tel: 03-729-6333 Telex: AA32096

National Semiconductor PTE, Ltd. 10th Floor Pub Building, Devonshire Wing Somerset Road

Singapore 0923 Tel: 652 700047 Telex: NATSEMI RS 21402

National Semiconductor Far East, Ltd.

P.O. Box 68-332 Taipei 3rd Floor, Apollo Bldg. No. 218-7 Chung Hsiao E. Rd. No. 216-7 Chung Misiad E. R Sec. 4 Taipei Taiwan R.O.C. Tel: 7310393-4, 7310465-6 Telex: 22837 NSTW Cable: NSTW TAIPEI

National Semiconductor Hong Kong, Ltd.

6th Floor, Kunwon Bldg No. 2, 1-GA Mookjung-Dong Choong-Ku, Seoul, Korea C.P.O. Box 7941 Seoul Tel: 267-9473 Telex: K24942