



FACT DATA

S MOTOROLA FACT DATA





DATA CLASSIFICATION

Product Preview

This heading on a data sheet indicates that the device is in the formative stages or in design (under development). The disclaimer at the bottom of the first page reads: "This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice."

Advance Information

This heading on a data sheet indicates that the device is in sampling, preproduction, or first production stages. The disclaimer at the bottom of the first page reads: "This document contains information on a new product. Specifications and information herein are subject to change without notice."

Fully Released

A fully released data sheet contains neither a classification heading nor a disclaimer at the bottom of the first page. This document contains information on a product in full production. Guaranteed limits will not be changed without written notice to your local Motorola Semiconductor Sales Office.



Prepared by Technical Information Center

This data book presents advanced information on Motorola's very high-speed, low-power advanced CMOS logic family.

FACT utilizes a sub 2 micron silicon gate CMOS process to attain speeds similar to that of Advanced Low Power Schottky while retaining the advantages of CMOS logic, namely, ultra low power and high noise immunity. As an added benefit, FACT offers the system designer superior line driving characteristics and excellent ESD and latchup immunity.

The FACT family consists of devices in two categories:

- 1. AC, standard logic functions with CMOS compatible inputs and TTL and MOS compatible outputs;
- 2. ACT, standard logic functions with TTL compatible inputs and TTL and MOS compatible outputs.

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not authorized for use as components in life support devices or systems intended for surgical implant into the body or intended to support or sustain life. Buyer agrees to notify Motorola of any such intended end use whereupon Motorola shall determine availability and suitability of its product or products for the use intended. Motorola and O are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/Affirmative Action Employer.

Series A ©Motorola Inc., 1988 "All Rights Reserved"

MOSAIC and SOIC are trademarks of Motorola Inc. FACT is a trademark of National Semiconductor Corporation.

CONTENTS

	Page
Alphanumeric Index of Devices	ii
CHAPTER 1. Selection Information	
Inverters	1-2
Gates	1-2
Schmitt Triggers	1-2
Flip-Flops	1-2
Multiplexers	1-2
Decoders/Demultiplexers	1-2
Latches	1-2
Shift Registers	1-3
Counters	1-3
Buffers/Line Drivers	1-3
Transceivers	1-3
MSI Flip-Flops/Registers	1-3
Comparators	1-3
CHAPTER 2. FACT Description and Family Characteristics	
Family Characteristics	2-2
Circuit Characteristics	2-6
CHAPTER 3. Ratings, Specifications and Waveforms	3-2
CHAPTER 4. Design Considerations	
Interfacing	4-2
Line Driving	4-4
Iermination Schemes	4-5
Thevenin Termination	4-5
CMOS Bus Loading	4-6
Noise Effects	4-6
	4-6
	4-8
	4-9
Canacity Types	4-9
TI Compatible CMOS Design Require Data Loo Consideration	4-11 1-12
Testing Advanced CMOS Devices with 10 Pine	4-12 A-13
Testing Disable Times of 3-State Outputs in a Transmission Line Environment	4-15
CHAPTER 5. Data Sheets	5-2
CHAPTER 6. Package Outlines and Ordering Information	
Ordering Information	6-2
Package Outlines	
SOIC Packages	6-3
Plastic Dual-In-Line Packages	6-5

Alphanumeric Index of Devices

MC74ACXX Devices — CMOS Input Levels

Device	Description	Page
MC74AC00	Quad 2-Input NAND Gate	5-2
MC74AC02	Quad 2-Input NOR Gate	5-4
MC74AC04	Hex Inverter	5-5
MC74AC08	Quad 2-Input AND Gate	5-7
MC74AC10	Triple 3-Input NAND Gate	5-9
MC74AC11	Triple 3-Input AND Gate	5-10
MC74AC14	Hex Inverter Schmitt Trigger	5-11
MC74AC20	Dual 4-Input NAND Gate	5-13
MC74AC32	Quad 2-Input OR Gate	5-14
MC74AC74	Dual D Flip-Flop	5-16
MC74AC86	Quad 2-Input Exclusive-OR Gate	5-19
MC74AC109	Dual JK Positive Edge-Triggered Flip-Flop	5-20
MC74AC138	1-of-8 Decoder/Demultiplexer	5-23
MC74AC139	Dual 1-of-4 Decoder/Demultiplexer	5-27
MC74AC151	8-Input Multiplexer	5-30
MC74AC153	Dual 4-Input Multiplexer	5-34
MC74AC157	Quad 2-Input Multiplexer	5-37
MC74AC158	Quad 2-Input Multiplexer	5-40
MC74AC160	BCD Decade Counter, Asynchronous Reset	5-43
MC74AC161	4-Bit Binary Counter, Asynchronous Reset	5-50
MC74AC162	BCD Decade Counter, Synchronous Reset	5-43
MC74AC163	4-Bit Binary Counter, Synchronous Reset	5-50
MC74AC168	4-Bit Bidirectional Binary Counter	5-59
MC74AC169	4-Bit Bidirectional Binary Counter	5-59
MC74AC174	Hex D Flip-Flop with Master Reset	5-65
MC74AC175	Quad D Flip-Flop with Master, Reset	5-69
MC74AC190	Up/Down Decade Counter	5-74
MC74AC191	Up/Down Binary Counter	5-74
MC74AC192	Up/Down Decade Counter	5-82
MC74AC193	Up/Down Binary Counter	5-82
MC74AC240	Octal Buffer/Line Driver	5-88
MC74AC241	Octal Buffer/Line Driver	5-90
MC74AC244	Octal Buffer/Line Driver	5-92
MC74AC245	Octal Bidirectional Transceiver	5-94
MC74AC251	8-Input Multiplexer	5-96
MC74AC253	Dual 4-Input Multiplexer	5-100
MC74AC257	Quad 2-Input Multiplexer	5-104
MC74AC258	Quad 2-Input Multiplexer	5-108
MC74AC273	Octal D Flip-Flop	5-112
MC74AC299	Octal Shift/Storage Register	5-116

MC74AC323 MC74AC352Octal Shift/Storage Register5-121 S-126MC74AC353 MC74AC373Dual 4-Input Multiplexer5-126MC74AC373Octal D Latch5-136MC74AC374 MC74AC377Octal D Flip-Flop5-136MC74AC377 MC74AC378Octal D Flip-Flop with Clock Enable5-140MC74AC379 MC74AC379Quad D Flip-Flop with Enable5-147MC74AC399 MC74AC399Quad 2-Port Register5-151MC74AC390 MC74AC520B-Bit Identity Comparator with Pull-Up Resistors5-155MC74AC531Octal D Flip-Flop5-160MC74AC532Octal D Flip-Flop5-161MC74AC533Octal Transparent Latch5-160MC74AC541Octal Buffer/Line Driver5-168MC74AC563Octal D Flip-Flop5-175MC74AC564Octal D Flip-Flop5-176MC74AC563Octal D Latch5-175MC74AC564Octal D Flip-Flop5-179MC74AC564Octal D Flip-Flop5-179MC74AC573Octal D Latch5-179MC74AC574Octal D Flip-Flop5-197MC74AC643Octal Bus Transceiver and Register5-199MC74AC644Octal Bus Transceiver and Register5-203MC74AC643Octal Bus Transceiver and Register5-207MC74AC6449-Bit Transparent Latch5-211MC74AC6458-Bit D Flip-Flop, Noninverting5-207MC74AC6468-Bit Transparent Latch5-216MC74AC6458-Bit Transparent Latch5-216MC74AC645<	Device	Description	Page
MC74AC352Dual 4-Input Multiplexer5-126MC74AC353Dual 4-Input Multiplexer5-132MC74AC373Octal D Latch5-132MC74AC374Octal D Flip-Flop5-136MC74AC377Octal D Flip-Flop with Clock Enable5-140MC74AC378Parallel D Register with Enable5-147MC74AC399Quad D Flip-Flop with Clock Enable5-147MC74AC398Quad 2-Port Register5-151MC74AC5208-Bit Identity Comparator with Pull-Up Resistors5-155MC74AC533Octal D Flip-Flop5-164MC74AC534Octal D Flip-Flop5-164MC74AC533Octal Transparent Latch5-168MC74AC541Octal D Flip-Flop5-178MC74AC563Octal D Latch5-179MC74AC564Octal D Latch5-179MC74AC563Octal D Latch5-179MC74AC564Octal D Latch5-179MC74AC563Octal D Latch5-179MC74AC564Octal D Latch5-195MC74AC573Octal D Latch5-197MC74AC574Octal D Latch5-197MC74AC573Octal D Latch5-197MC74AC646Octal Bus Transceiver and Register5-199MC74AC648Octal Bus Transceiver and Register5-195MC74AC644Octal Bus Transceiver and Register5-207MC74AC6449-Bit Transparent Latch5-211MC74AC6458-Bit Transparent Latch5-211MC74AC6468-Bit Transparent Latch5-211MC74AC6458-Bi	MC74AC323	Octal Shift/Storage Register	5-121
MC74AC333Dual 4-Input Multiplexer5-129MC74AC373Octal D Latch5-130MC74AC374Octal D Flip-Flop5-130MC74AC377Octal D Flip-Flop with Clock Enable5-140MC74AC378Parallel D Register with Enable5-143MC74AC379Quad D Flip-Flop with Enable5-147MC74AC398Quad 2-Port Register5-151MC74AC399Quad 2-Port Register5-155MC74AC5208-Bit Identity Comparator with Pull-Up Resistors5-155MC74AC533Octal Transparent Latch5-160MC74AC544Octal Buffer/Line Driver5-168MC74AC540Octal Buffer/Line Driver5-168MC74AC563Octal D Latch5-171MC74AC564Octal D Latch5-179MC74AC573Octal D Latch5-197MC74AC574Octal D Latch5-197MC74AC573Octal D Latch5-197MC74AC574Octal D Flip-Flop5-197MC74AC574Octal D Flip-Flop5-197MC74AC646Octal Bus Transceiver and Register5-207MC74AC646Octal Bus Transceiver and Register5-207MC74AC646Octal Bus Transparent Latch5-207MC74AC646Octal Bus Transparent Latch5-211MC74AC646S-Bit Transparent Latch5-211MC74AC646B-Bit Transparent Latch5-216MC74AC646B-Bit Transparent Latch5-216MC74AC646B-Bit Transparent Latch5-211MC74AC646B-Bit Transparent Latch5-216	MC74AC352	Dual 4-Input Multiplexer	5-126
MC74AC373Octal D Latch5-132MC74AC374Octal D Flip-Flop\$136MC74AC377Octal D Flip-Flop with Clock Enable\$140MC74AC379Quad D Flip-Flop with Clock Enable\$143MC74AC379Quad D Flip-Flop with Enable\$143MC74AC398Quad 2-Port Register\$151MC74AC399Quad 2-Port Register\$151MC74AC5208-Bit Identity Comparator with Pull-Up Resistors\$155MC74AC531Octal Transparent Latch\$160MC74AC544Octal D Flip-Flop\$168MC74AC540Octal Buffer/Line Driver\$168MC74AC563Octal D Flip-Flop\$171MC74AC564Octal D Flip-Flop\$175MC74AC563Octal D Latch\$179MC74AC564Octal D Flip-Flop\$179MC74AC573Octal D Latch\$179MC74AC574Octal D Latch\$191MC74AC573Octal D Latch\$191MC74AC640Octal D Tip-Flop\$191MC74AC643Octal Transceiver\$193MC74AC644Octal Bus Transceiver and Register\$203MC74AC645Octal Bus Transceiver and Register\$203MC74AC646Octal Bus Transceiver and Register\$203MC74AC646Octal Bus Transparent Latch\$221MC74AC646Octal Bus Transparent Latch\$221MC74AC646Octal Bus Transparent Latch\$221MC74AC6468-Bit Transparent Latch\$221MC74AC6468-Bit Transparent Latch\$2216MC74AC646 <td>MC74AC353</td> <td>Dual 4-Input Multiplexer</td> <td>5-129</td>	MC74AC353	Dual 4-Input Multiplexer	5-129
MC74AC374 MC74AC377 MC74AC377 MC74AC378Octal D Flip-Flop Parallel D Register with Enable Aud D Flip-Flop with Enable5-143 5-143 5-143MC74AC379 MC74AC379Quad D Flip-Flop with Enable5-143 5-147MC74AC398 MC74AC399 MC74AC399 Quad 2-Port Register B-Bit Identity Comparator with Pull-Up Resistors5-151 5-155MC74AC520 MC74AC5218-Bit Identity Comparator with Pull-Up Resistors5-155MC74AC533 MC74AC521Octal D Flip-Flop D Cal D Elip-Flop5-160 5-164MC74AC540 MC74AC541Octal D Flip-Flop5-168MC74AC563 MC74AC563Octal D Latch Octal D Flip-Flop5-171 5-175MC74AC564 MC74AC568Octal D Latch H Diductional Decade Counter5-179 5-179MC74AC573 MC74AC569Octal D Latch 4-Bit Bidirectional Binary Counter5-195 5-199MC74AC640 MC74AC648 MC74AC643Octal D Flip-Flop5-195 5-199MC74AC648 MC74AC648 MC74AC648Octal Bus Transceiver and Register 8-Bit D Flip-Flop, Noninverting MC74AC6485-207 5-207MC74AC843 MC74AC845 MC74AC8469-Bit Transparent Latch 8-Bit Transparent Latch 8-Bit Transparent Latch MC74AC8465-211 5-211 MC74AC8465-211 5-221MC74AC846 MC74AC8469-Bit Transparent Latch 8-Bit Transparent Lat	MC74AC373	Octal D Latch	5-132
INC74AC377Octal D Filp-Flop with Clock Enable5 140MC74AC378Parallel D Register with Enable5-143MC74AC379Quad D Filp-Flop with Enable5-143MC74AC398Quad 2-Port Register5-151MC74AC399Quad 2-Port Register5-155MC74AC5208-Bit Identity Comparator with Pull-Up Resistors5-155MC74AC533Octal Transparent Latch5-160MC74AC544Octal D Filp-Flop5-168MC74AC544Octal D Lipto-Flop5-168MC74AC544Octal D Lipto-Flop5-168MC74AC563Octal D Latch5-171MC74AC573Octal D Latch5-179MC74AC574Octal D Latch5-187MC74AC573Octal D Latch5-187MC74AC574Octal D Latch5-191MC74AC574Octal D Latch5-191MC74AC573Octal D Latch5-191MC74AC640Octal Bus Transceiver5-195MC74AC643Octal Bus Transceiver and Register5-199MC74AC644Octal Bus Transceiver and Register5-207MC74AC6458-Bit D Filp-Flop, Noninverting5-207MC74AC8439-Bit Transparent Latch5-211MC74AC8458-Bit D Filp-Flop, Noninverting5-207MC74AC8468-Bit Transparent Latch5-211MC74AC8468-Bit Transparent Latch5-211MC74AC8468-Bit Transparent Latch5-211MC74AC8468-Bit Transparent Latch5-211MC74AC8468-Bit Transparent Latch5-216 <td>MC744C374</td> <td>Octal D Elin-Elon</td> <td>5-136</td>	MC744C374	Octal D Elin-Elon	5-136
INC 74AC5378Parallel D Register with Enable5 143MC74AC379Quad D Flip-Flop with Enable5 143MC74AC379Quad 2-Port Register5 151MC74AC398Quad 2-Port Register5 151MC74AC399Quad 2-Port Register5 151MC74AC5208 -Bit Identity Comparator with Pull-Up Resistors5 155MC74AC533Octal Transparent Latch5 160MC74AC534Octal D Flip-Flop5 164MC74AC540Octal Buffer/Line Driver5 168MC74AC541Octal D Flip-Flop5 164MC74AC563Octal D Latch5 171MC74AC564Octal D Flip-Flop5 175MC74AC564Octal D Flip-Flop5 179MC74AC573Octal D Latch5 179MC74AC574Octal D Latch5 187MC74AC573Octal D Latch5 199MC74AC574Octal D Flip-Flop5 199MC74AC574Octal D Flip-Flop5 199MC74AC574Octal D Latch5 197MC74AC643Octal Transceiver5 199MC74AC643Octal Transceiver and Register5 203MC74AC643Octal Bus Transceiver and Register5 203MC74AC648Octal Bus Transceiver and Register5 207MC74AC648Octal Bus Transceiver and	MC74AC377	Octal D Flip-Flop with Clock Enable	5-140
NC74AC379Quad D Flip-Flop with Enable5-147MC74AC398Quad 2-Port Register5-151MC74AC399Quad 2-Port Register5-151MC74AC5208-Bit Identity Comparator with Pull-Up Resistors5-155MC74AC5218-Bit Identity Comparator5-155MC74AC533Octal Transparent Latch5-160MC74AC544Octal D Flip-Flop5-164MC74AC540Octal D Latch5-168MC74AC563Octal D Latch5-179MC74AC564Octal D Flip-Flop5-179MC74AC564Octal D Flip-Flop5-179MC74AC573Octal D Latch5-179MC74AC574Octal D Latch5-199MC74AC573Octal D Latch5-197MC74AC574Octal Transceiver5-197MC74AC573Octal D Latch5-197MC74AC574Octal D Tlip-Flop5-197MC74AC646Octal Bus Transceiver5-199MC74AC648Octal Bus Transceiver5-197MC74AC646Octal Bus Transceiver and Register5-203MC74AC648Octal Bus Transparent Latch5-207MC74AC648Octal Bus Transparent Latch5-211MC74AC8459-Bit Transparent Latch5-211MC74AC8469-Bit Transparent Latch5-216MC74AC6489-Bit Transparent Latch5-216MC74AC6488-Bit Transparent Latch5-216MC74AC6488-Bit Transparent Latch5-216MC74AC6488-Bit Transparent Latch5-216MC74AC6488-Bit Transparent	MC74AC378	Parallel D Begister with Enable	5-143
MC74AC398Quad 2-Port Register5-151MC74AC399Quad 2-Port Register5-151MC74AC399Quad 2-Port Register5-151MC74AC5208-Bit Identity Comparator with Pull-Up Resistors5-155MC74AC5218-Bit Identity Comparator5-155MC74AC533Octal Transparent Latch5-160MC74AC540Octal D Flip-Flop5-164MC74AC541Octal Buffer/Line Driver5-168MC74AC563Octal D Latch5-171MC74AC564Octal D Latch5-179MC74AC5684-Bit Bidirectional Decade Counter5-179MC74AC573Octal D Latch5-187MC74AC573Octal D Latch5-197MC74AC574Octal D Flip-Flop5-179MC74AC573Octal D Latch5-197MC74AC574Octal D Latch5-197MC74AC643Octal D Latch5-197MC74AC644Octal D Latch5-197MC74AC643Octal D Flip-Flop5-197MC74AC644Octal Bus Transceiver5-197MC74AC643Octal Bus Transceiver and Register5-203MC74AC644Octal Bus Transceiver and Register5-203MC74AC8458-Bit D Flip-Flop, Inverting5-207MC74AC8449-Bit Transparent Latch5-211MC74AC8458-Bit Transparent Latch5-211MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC402014-Stage Binary Counter5-221MC74AC404012-Stage	MC74AC379	Quad D Flip-Flop with Enable	5-147
MC74AC398Quad 2-Port Register5-151MC74AC399Quad 2-Port Register5-151MC74AC399Quad 2-Port Register5-151MC74AC5208-Bit Identity Comparator with Pull-Up Resistors5-155MC74AC5218-Bit Identity Comparator5-160MC74AC533Octal Transparent Latch5-160MC74AC544Octal D Flip-Flop5-164MC74AC540Octal Buffer/Line Driver5-168MC74AC541Octal D Latch5-171MC74AC563Octal D Latch5-175MC74AC564Octal D Flip-Flop5-175MC74AC5694-Bit Bidirectional Decade Counter5-179MC74AC5694-Bit Bidirectional Decade Counter5-179MC74AC573Octal D Latch5-187MC74AC574Octal D Latch5-187MC74AC573Octal D Latch5-191MC74AC640Octal D Flip-Flop5-191MC74AC643Octal D Flip-Flop5-191MC74AC644Octal D Flip-Flop5-197MC74AC645Octal Bus Transceiver5-197MC74AC646Octal Bus Transceiver and Register5-207MC74AC648Octal Bus Transparent Latch5-217MC74AC8449-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC402014-Stage Binary Counter5-221MC74AC404012-Stage Binary Counter5-221	M074A0073		5 147
MC74AC399Quad 2-Port Register5-151MC74AC5208-Bit Identity Comparator with Pull-Up Resistors5-155MC74AC5218-Bit Identity Comparator5-155MC74AC533Octal Transparent Latch5-160MC74AC534Octal D Flip-Flop5-164MC74AC540Octal Buffer/Line Driver5-168MC74AC541Octal D Latch5-171MC74AC563Octal D Latch5-175MC74AC564Octal D Flip-Flop5-175MC74AC5684-Bit Bidirectional Decade Counter5-179MC74AC5694-Bit Bidirectional Binary Counter5-187MC74AC573Octal D Latch5-187MC74AC574Octal D Latch5-187MC74AC573Octal D Latch5-187MC74AC574Octal D Latch5-199MC74AC573Octal D Latch5-199MC74AC574Octal D Latch5-199MC74AC640Octal Transceiver5-191MC74AC643Octal Transceiver5-197MC74AC643Octal Bus Transceiver and Register5-203MC74AC646Octal Bus Transceiver and Register5-207MC74AC648Octal Bus Transparent Latch5-211MC74AC8458-Bit Transparent Latch5-216MC74AC402014-Stage Binary Counter5-221MC74AC404012-Stage Binary Counter5-221	MC74AC398	Quad 2-Port Register	5-151
MC74AC5208-Bit Identity Comparator with Pull-Up Resistors5-155MC74AC5218-Bit Identity Comparator5-155MC74AC533Octal Transparent Latch5-160MC74AC534Octal D Flip-Flop5-164MC74AC540Octal Buffer/Line Driver5-168MC74AC541Octal D Latch5-171MC74AC563Octal D Latch5-175MC74AC564Octal D Flip-Flop5-175MC74AC5684-Bit Bidirectional Decade Counter5-179MC74AC5694-Bit Bidirectional Binary Counter5-187MC74AC573Octal D Latch5-187MC74AC574Octal D Latch5-187MC74AC573Octal D Latch5-187MC74AC574Octal D Latch5-191MC74AC640Octal Transceiver5-195MC74AC643Octal D Flip-Flop5-191MC74AC643Octal Bus Transceiver and Register5-199MC74AC646Octal Bus Transceiver and Register5-203MC74AC8258-Bit D Flip-Flop, Inverting5-207MC74AC8439-Bit Transparent Latch5-211MC74AC8458-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC404012-Stage Binary Counter5-221	MC74AC399	Quad 2-Port Register	5-151
MC74AC5218-Bit Identity Comparator5-155MC74AC5218-Bit Identity Comparator5-160MC74AC533Octal Transparent Latch5-160MC74AC540Octal D Flip-Flop5-168MC74AC541Octal Buffer/Line Driver5-168MC74AC563Octal D Latch5-171MC74AC564Octal D Flip-Flop5-175MC74AC563Octal D Latch5-179MC74AC564Octal D Flip-Flop5-179MC74AC5694-Bit Bidirectional Decade Counter5-179MC74AC573Octal D Latch5-187MC74AC573Octal D Latch5-187MC74AC574Octal D Flip-Flop5-191MC74AC643Octal Transceiver5-197MC74AC643Octal Transceiver and Register5-197MC74AC645Octal Bus Transceiver and Register5-207MC74AC8258-Bit D Flip-Flop, Inverting5-207MC74AC8439-Bit Transparent Latch5-211MC74AC8458-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC846 <td< td=""><td>MC74AC520</td><td>8-Bit Identity Comparator with Pull-Up Resistors</td><td>5-155</td></td<>	MC74AC520	8-Bit Identity Comparator with Pull-Up Resistors	5-155
MC74AC533Octal Transparent Latch5-160MC74AC534Octal D Flip-Flop5-164MC74AC540Octal Buffer/Line Driver5-168MC74AC541Octal D Latch5-171MC74AC563Octal D Latch5-175MC74AC564Octal D Flip-Flop5-175MC74AC5684-Bit Bidirectional Decade Counter5-179MC74AC5694-Bit Bidirectional Binary Counter5-179MC74AC573Octal D Latch5-187MC74AC573Octal D Latch5-197MC74AC640Octal D Flip-Flop5-197MC74AC643Octal D Latch5-197MC74AC574Octal D Latch5-197MC74AC643Octal Transceiver5-197MC74AC643Octal Transceiver5-197MC74AC643Octal Bus Transceiver and Register5-197MC74AC8439-Bit Transparent Latch5-207MC74AC8439-Bit Transparent Latch5-211MC74AC8449-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC404014-Stage Binary Counter5-221MC74AC404012-Stage Binary Counte	MC74AC521	8-Bit Identity Comparator	5-155
MC74AC534Octal D Flip-Flop5-164MC74AC540Octal Buffer/Line Driver5-168MC74AC541Octal Buffer/Line Driver5-168MC74AC563Octal D Latch5-171MC74AC564Octal D Flip-Flop5-175MC74AC5684-Bit Bidirectional Decade Counter5-179MC74AC5694-Bit Bidirectional Binary Counter5-187MC74AC573Octal D Latch5-187MC74AC574Octal D Latch5-187MC74AC574Octal D Latch5-191MC74AC640Octal Transceiver5-191MC74AC643Octal Bus Transceiver5-197MC74AC646Octal Bus Transceiver and Register5-199MC74AC8258-Bit D Flip-Flop, Noninverting5-207MC74AC8439-Bit Transparent Latch5-211MC74AC8449-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC402014-Stage Binary Counter5-221MC74AC404012-Stage Binary Counter5-221	MC74AC533	Octal Transparent Latch	5-160
MC74AC540Octal Buffer/Line Driver5-168MC74AC541Octal Buffer/Line Driver5-168MC74AC563Octal D Latch5-171MC74AC564Octal D Flip-Flop5-175MC74AC5684-Bit Bidirectional Decade Counter5-179MC74AC5694-Bit Bidirectional Binary Counter5-179MC74AC573Octal D Latch5-187MC74AC574Octal D Latch5-187MC74AC574Octal D Latch5-191MC74AC640Octal Transceiver5-195MC74AC643Octal Bus Transceiver5-197MC74AC646Octal Bus Transceiver and Register5-199MC74AC648Octal Bus Transceiver and Register5-203MC74AC8258-Bit D Flip-Flop, Noninverting5-207MC74AC8268-Bit D Flip-Flop, Inverting5-207MC74AC8439-Bit Transparent Latch5-211MC74AC8458-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC404012-Stage Binary Counter5-221MC74AC404012-Stage Binary Counter5-221	MC74AC534	Octal D Flip-Flop	5-164
MC74AC541Octal Buffer/Line Driver5-168MC74AC563Octal D Latch5-171MC74AC564Octal D Flip-Flop5-175MC74AC5684-Bit Bidirectional Decade Counter5-179MC74AC5694-Bit Bidirectional Binary Counter5-179MC74AC573Octal D Latch5-187MC74AC574Octal D Latch5-191MC74AC574Octal D Flip-Flop5-191MC74AC640Octal Transceiver5-195MC74AC643Octal Bus Transceiver and Register5-199MC74AC648Octal Bus Transceiver and Register5-203MC74AC8258-Bit D Flip-Flop, Inverting5-207MC74AC8439-Bit Transparent Latch5-211MC74AC8449-Bit Transparent Latch5-211MC74AC8458-Bit Transparent Latch5-216MC74AC846014-Stage Binary Counter5-221MC74AC40014-Stage Binary Counter5-221MC74AC40012-Stage Binary Counter5-221	MC74AC540	Octal Buffer/Line Driver	5-168
MC74AC563 MC74AC564Octal D Latch Octal D Flip-Flop5-171 5-175MC74AC568-4-Bit Bidirectional Decade Counter 4-Bit Bidirectional Binary Counter5-179MC74AC569-4-Bit Bidirectional Binary Counter5-179MC74AC573Octal D Latch Octal D Latch5-187MC74AC574Octal D Latch5-187MC74AC574Octal D Latch5-191MC74AC640Octal Transceiver5-191MC74AC643Octal Transceiver5-195MC74AC643Octal Transceiver and Register5-199MC74AC646Octal Bus Transceiver and Register5-203MC74AC648Octal Bus Transceiver and Register5-203MC74AC8258-Bit D Flip-Flop, Noninverting5-207MC74AC8439-Bit Transparent Latch5-211MC74AC8449-Bit Transparent Latch5-216MC74AC8458-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8469-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC402014-Stage Binary Counter5-221MC74AC404012-Stage Binary Counter5-221	MC74AC541	Octal Buffer/Line Driver	5-168
MC74AC563Octal D Latch5-171MC74AC564Octal D Flip-Flop5-175MC74AC5684-Bit Bidirectional Decade Counter5-179MC74AC5694-Bit Bidirectional Binary Counter5-179MC74AC573Octal D Latch5-187MC74AC574Octal D Flip-Flop5-191MC74AC640Octal Transceiver5-195MC74AC643Octal Bus Transceiver and Register5-197MC74AC646Octal Bus Transceiver and Register5-203MC74AC648Octal Bus Transceiver and Register5-207MC74AC648Octal Bus Transceiver and Register5-207MC74AC8258-Bit D Flip-Flop, Noninverting5-207MC74AC8439-Bit Transparent Latch5-211MC74AC8449-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC40014-Stage Binary Counter5-221MC74AC404012-Stage Binary Counter5-221			
MC74AC564Octal D Flip-Flop5-175MC74AC5684-Bit Bidirectional Decade Counter5-179MC74AC5694-Bit Bidirectional Binary Counter5-179MC74AC573Octal D Latch5-187MC74AC574Octal D Flip-Flop5-191MC74AC640Octal Transceiver5-195MC74AC643Octal Bus Transceiver and Register5-199MC74AC646Octal Bus Transceiver and Register5-207MC74AC648Octal Bus Transceiver and Register5-207MC74AC648Octal Bus Transceiver and Register5-207MC74AC648Octal Bus Transceiver and Register5-207MC74AC8258-Bit D Flip-Flop, Noninverting5-207MC74AC8439-Bit Transparent Latch5-211MC74AC8449-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC40014-Stage Binary Counter5-221MC74AC404012-Stage Binary Counter5-222	MC74AC563	Octal D Latch	5-171
MC74AC5684-Bit Bidirectional Decade Counter5-179MC74AC5694-Bit Bidirectional Binary Counter5-179MC74AC5694-Bit Bidirectional Binary Counter5-179MC74AC573Octal D Latch5-187MC74AC640Octal D Flip-Flop5-191MC74AC643Octal Transceiver5-195MC74AC646Octal Bus Transceiver and Register5-199MC74AC648Octal Bus Transceiver and Register5-203MC74AC648Octal Bus Transceiver and Register5-203MC74AC648Octal Bus Transceiver and Register5-207MC74AC8268-Bit D Flip-Flop, Inverting5-207MC74AC8439-Bit Transparent Latch5-211MC74AC8449-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC402014-Stage Binary Counter5-221MC74AC404012-Stage Binary Counter5-222	MC74AC564	Octal D Flip-Flop	5-175
MC74AC5694-Bit Bidirectional Binary Counter5-179MC74AC573Octal D Latch5-187MC74AC574Octal D Flip-Flop5-191MC74AC640Octal Transceiver5-195MC74AC643Octal Bus Transceiver and Register5-199MC74AC646Octal Bus Transceiver and Register5-203MC74AC648Octal Bus Transceiver and Register5-203MC74AC648Octal Bus Transceiver and Register5-207MC74AC8268-Bit D Flip-Flop, Noninverting5-207MC74AC8439-Bit Transparent Latch5-211MC74AC8449-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC402014-Stage Binary Counter5-221MC74AC404012-Stage Binary Counter5-222	MC74AC568	4-Bit Bidirectional Decade Counter	5-179
MC74AC573 MC74AC574Octal D Latch Octal D Flip-Flop5-187 S-191MC74AC640 MC74AC643Octal Transceiver Octal Transceiver5-195 S-195MC74AC646 MC74AC648Octal Bus Transceiver and Register Octal Bus Transceiver and Register S-203 MC74AC6485-199 S-203 S-207MC74AC646 MC74AC826Octal Bus Transceiver and Register S-203 MC74AC8265-199 S-207MC74AC843 MC74AC8269-Bit Transparent Latch S-2075-211 S-211 MC74AC844MC74AC843 MC74AC845 MC74AC8469-Bit Transparent Latch S-216 MC74AC8465-216 S-216MC74AC4020 MC74AC404014-Stage Binary Counter 12-Stage Binary Counter S-2225-222	MC74AC569	4-Bit Bidirectional Binary Counter	5-179
MC74AC574Octal D Flip-Flop5-191MC74AC640Octal Transceiver5-195MC74AC643Octal Transceiver5-197MC74AC646Octal Bus Transceiver and Register5-199MC74AC648Octal Bus Transceiver and Register5-203MC74AC8258-Bit D Flip-Flop, Noninverting5-207MC74AC8268-Bit D Flip-Flop, Inverting5-207MC74AC8439-Bit Transparent Latch5-211MC74AC8449-Bit Transparent Latch5-216MC74AC8458-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC402014-Stage Binary Counter5-221MC74AC404012-Stage Binary Counter5-222	MC74AC573	Octal D Latch	5-187
MC74AC640Octal Transceiver5-195MC74AC643Octal Transceiver5-197MC74AC646Octal Bus Transceiver and Register5-199MC74AC648Octal Bus Transceiver and Register5-203MC74AC648Octal Bus Transceiver and Register5-207MC74AC648Octal Bus Transceiver and Register5-207MC74AC8258-Bit D Flip-Flop, Noninverting5-207MC74AC8268-Bit D Flip-Flop, Inverting5-207MC74AC8439-Bit Transparent Latch5-211MC74AC8449-Bit Transparent Latch5-216MC74AC8458-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC84614-Stage Binary Counter5-221MC74AC404012-Stage Binary Counter5-222	MC74AC574	Octal D Flip-Flop	5-191
MC74AC643Octal Transceiver5-197MC74AC646Octal Bus Transceiver and Register5-199MC74AC648Octal Bus Transceiver and Register5-203MC74AC8258-Bit D Flip-Flop, Noninverting5-207MC74AC8268-Bit D Flip-Flop, Inverting5-207MC74AC8439-Bit Transparent Latch5-211MC74AC8449-Bit Transparent Latch5-211MC74AC8458-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC84614-Stage Binary Counter5-221MC74AC404012-Stage Binary Counter5-222	MC74AC640	Octal Transceiver	5-195
MC74AC646Octal Bus Transceiver and Register5-199MC74AC648Octal Bus Transceiver and Register5-203MC74AC8258-Bit D Flip-Flop, Noninverting5-207MC74AC8268-Bit D Flip-Flop, Inverting5-207MC74AC8439-Bit Transparent Latch5-211MC74AC8449-Bit Transparent Latch5-211MC74AC8458-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC84614-Stage Binary Counter5-221MC74AC404012-Stage Binary Counter5-222	MC74AC643	Octal Transceiver	5-197
MC74AC648Octal Bus Transceiver and Register5-203MC74AC8258-Bit D Flip-Flop, Noninverting5-207MC74AC8268-Bit D Flip-Flop, Inverting5-207MC74AC8439-Bit Transparent Latch5-211MC74AC8449-Bit Transparent Latch5-211MC74AC8458-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC84614-Stage Binary Counter5-221MC74AC404012-Stage Binary Counter5-222	MC74AC646	Octal Bus Transceiver and Register	5-199
MC74AC8258-Bit D Flip-Flop, Noninverting5-207MC74AC8268-Bit D Flip-Flop, Inverting5-207MC74AC8439-Bit Transparent Latch5-211MC74AC8449-Bit Transparent Latch5-211MC74AC8458-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC84614-Stage Binary Counter5-221MC74AC404012-Stage Binary Counter5-222	MC74AC648	Octal Bus Transceiver and Register	5-203
MC74AC8268-Bit D Flip-Flop, Inverting5-207MC74AC8439-Bit Transparent Latch5-211MC74AC8449-Bit Transparent Latch5-211MC74AC8458-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC84614-Stage Binary Counter5-221MC74AC404012-Stage Binary Counter5-222	MC74AC825	8-Bit D Flip-Flop. Noninverting	5-207
MC74AC8439-Bit Transparent Latch5-211MC74AC8449-Bit Transparent Latch5-211MC74AC8458-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC402014-Stage Binary Counter5-221MC74AC404012-Stage Binary Counter5-222	MC74AC826	8-Bit D Flip-Flop, Inverting	5-207
MC74AC8439-Bit Transparent Latch5-211MC74AC8449-Bit Transparent Latch5-211MC74AC8458-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC84614-Stage Binary Counter5-221MC74AC404012-Stage Binary Counter5-222			
MC74AC8449-Bit Transparent Latch5-211MC74AC8458-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC402014-Stage Binary Counter5-221MC74AC404012-Stage Binary Counter5-222	MC74AC843	9-Bit Transparent Latch	5-211
MC74AC8458-Bit Transparent Latch5-216MC74AC8468-Bit Transparent Latch5-216MC74AC402014-Stage Binary Counter5-221MC74AC404012-Stage Binary Counter5-222	MC74AC844	9-Bit Transparent Latch	5-211
MC74AC8468-Bit Transparent Latch5-216MC74AC402014-Stage Binary Counter5-221MC74AC404012-Stage Binary Counter5-222	MC74AC845	8-Bit Transparent Latch	5-216
MC74AC402014-Stage Binary Counter5-221MC74AC404012-Stage Binary Counter5-222	MC74AC846	8-Bit Transparent Latch	5-216
MC74AC4040 12-Stage Binary Counter 5-222	MC74AC4020	14-Stage Binary Counter	5-221
	MC74AC4040	12-Stage Binary Counter	5-222

MC74ACTXX Devices — TTL Input Levels

Device	Description	Page
MC74ACT00	Quad 2-Input NAND Gate	5-2
MC74ACT02	Quad 2-Input NOR Gate	5-4
MC74ACT04	Hex Inverter	5-5
MC74ACT08	Quad 2-Input AND Gate	5-7
MC74ACT10	Triple 3-Input NAND Gate	5-9
MC74ACT11	Triple 3-Input AND Gate	5-10
MC74ACT14	Hex Inverter Schmitt Trigger	5-11
MC74ACT32	Quad 2-Input OR Gate	5-14
MC74ACT74	Dual D Flip-Flop	5-16
MC74ACT109	Dual JK Positive Edge-Triggered Flip-Flop	5-20
MC74ACT138	1-of-8 Decoder/Demultiplexer	5-23
MC74ACT139	Dual 1-of-4 Decoder/Demultiplexer	5-27
MC74ACT151	8-Input Multiplexer	5-30
MC74ACT153	Dual 4-Input Multiplexer	5-34
MC74ACT157	Quad 2-Input Multiplexer	5-37
MC74ACT158	Quad 2-Input Multiplexer	5-40
MC74ACT160	BCD Decade Counter, Asynchronous Reset	5-43
MC74ACT161	4-Bit Binary Counter, Asynchronous Reset	5-50
MC74ACT162	BCD Decade Counter, Synchronous Reset	5-43
MC74ACT163	4-Bit Binary Counter, Synchronous Reset	5-50
MC74ACT174	Hex D Flip-Flop with Master Reset	5-65
MC74ACT175	Quad D Flip-Flop	5-69
MC74ACT240	Octal Buffer/Line Driver	5-88
MC74ACT241	Octal Buffer/Line Driver	5-90
MC74ACT244	Octal Buffer/Line Driver	5-92
MC74ACT245	Octal Bidirectional Transceiver	5-94
MC74ACT251	8-Input Multiplexer	5-96
MC74ACT253	Dual 4-Bit Multiplexer	5-100
MC74ACT257	Quad 2-Input Multiplexer	5-104
MC74ACT258	Quad 2-Input Multiplexer	5-108
MC74ACT273	Octal D Flip-Flop	5-112
MC74ACT299	Octal Shift/Storage Register	5-116
MC74ACT323	Octal Shift/Storage Register	5-121
MC74ACT352	Dual 4-Input Multiplexer	5-126
MC74ACT353	Dual 4-Input Multiplexer	5-129
MC74ACT373	Octal D Latch	5-132
MC74ACT374	Octal D Flip-Flop	5-136
MC74ACT377	Octal D Flip-Flop with Clock Enable	5-140
MC74ACT378	Parallel D Register with Enable	5-143
MC74ACT379	Quad D Flip-Flop with Enable	5-147

Device	Description	Page
MC74ACT398	Quad 2-Port Register	5-151
MC74ACT399	Quad 2-Port Register	5-151
MC74ACT520	8-Bit Identity Comparator with Pull-Up Resistors	5-155
MC74ACT521	8-Bit Transparent Comparator	5-155
MC74ACT533	Octal Transparent Latch	5-160
MC74ACT534	Octal D Flip-Flop	5-164
MC74ACT540	Octal Buffer/Line Driver	5-168
MC74ACT541	Octal Buffer/Line Driver	5-168
MC74ACT563	Octal D Latch	5-171
MC74ACT564	Octal D Flip-Flop	5-175
MC74ACT573	Octal D Latch	5-187
MC74ACT574	Octal D Flip-Flop	5-191
MC74ACT640	Octal Transceiver	5-195
MC74ACT643	Octal Transceiver	5-197
MC74ACT825	8-Bit D Flip-Flop	5-207
MC74ACT826	8-Bit D Flip-Flop	5-207
MC74ACT843	9-Bit Transparent Latch	5-211
MC74ACT844	9-Bit Transparent Latch	5-211
MC74ACT845	8-Bit Transparent Latch	5-216
MC74ACT846	8-Bit Transparent Latch	5-216





Selection Information

Functional Selection

Abbreviations

- S = Synchronous
- A = Asynchronous
- B = Both Synchronous and Asynchronous

2S = 2-State Output

- 3S = 3-State Output
- P = Planned (See FACT Selector Guide, SG-122 for latest availability status)

Inverters

Description	Type of Output	No.	AC	АСТ
Hex	2S	04	Ρ	Р

AND Gates

Description	Type of Output	No.	AC	АСТ
Quad 2-Input	2S	08	P	P
Triple 3-Input	2S	11	P	P

NAND Gates

Description	Type of Output	No.	AC	АСТ
Quad 2-Input	2S	00	Р	Р
Triple 3-Input	2S	10	P	P
Dual 4-Input	2S	20	Р	

OR Gates

Description	Type of Output	No.	AC	АСТ
Quad 2-Input	2S	32	Р	Р

NOR Gates

Description	Type of Output	No.	AC	АСТ
Quad 2-Input	2S	02	Ρ	Р

Exclusive OR Gates

Description	Type of Output	No.	AC	АСТ
Quad 2-Input	2S	86	Р	

Schmitt Triggers

Description	Type of Output	No.	AC	АСТ
Hex, Inverting	2S	14	Ρ	Ρ

Flip-Flops

Description	Clock Edge	No.	AC	АСТ
Dual D w/Set & Clear	Pos	74	Ρ	Р
Dual JK w/Set & Clear	Pos	109	Р	P
8-Bit D, Non-Inverting	Pos	825	Р	P
8-Bit D, Inverting	Pos	826	Р	Р

Multiplexers

Description	Type of Output	No.	AC	АСТ
Quad 2-to-1, Non-Inverting	2S	157	Р	Р
	3S	257	Р	P
Quad 2-to-1, Inverting	2S	158	P	P
	3S	258	P	P
Dual 4-to-1, Non-Inverting	2S	153	Р	P
-	3S	253	Р	P
Dual 4-to-1, Inverting	2S	352	Р	P
_	3S	353	Р	P
8-to-1	2S	151	Р	P
	3S	251	Р	P
Quad 2-to-1 with Output Register				
398 — Positive edge triggered,	2S	398	P	P
Q/Q Outputs				
399 — Positive edge triggered,	2S	399	P	P
Q Output Only				

Decoders/Demultiplexers

Description	Type of Output	No.	AC	АСТ
Dual 1-of-4	2S	139	Р	Р
1-of-8	2S	138	Р	P

Latches

Description	No. of Bits	Type of Output	No.	AC	АСТ
Transparent, Non-Inverting	8	3S	373	Р	Р
	9	3S	843	P	P
	9	3S	845	Ρ	P
Octal, Non-Inverting	8	3S	573	P	P
Transparent, Inverting	8	3S	533	Ρ	P
	8	3S	563	Р	P
	9	3S	844	P	P
	9	3S	846	P	P

Shift Registers

	No. of	No. of	Type of		N	lode*				
Description	Bits	Output	SR	SL	Hold	Reset	No.	AC	АСТ	
Parallel In-Parallel Out, Bidirectional	8 8	3S 3S	X X	X X	X X	A S	299 323	P P	P P	

* SR = Shift Right SL = Shift Left

Asynchronous Counters — Negative Edge-Triggered

Description	Load	Set	Reset	No.	AC	АСТ
14-Stage Binary			X	4020	Р	
12-Stage Binary			X	4040	Р	1

Buffers/Line Drivers

Description	Type of Output	No.	AC	АСТ
Octal, Non-Inverting	3S	241	Ρ	Р
	3S	244	Ρ	P
Bus Pinout	3S	541	Ρ	P
Octal, Inverting	3S	240	Ρ	P
Bus Pinout	3S	540	Ρ	Р

Transceivers

Description	Type of Output	No.	AC	АСТ
Octal, Non-Inverting	3S	245	Р	Р
	35	640	P	P
	3S	643	P	P
Octal, Non-Inverting with	3S	646	P	[
Register Mux Latch	OC	647		P
Octal, Inverting with Register Mux Latch	3S	648	Р	

Cascadable Synchronous Counters — Positive Edge-Triggered

Description	Type of Output	Load	Reset	No.	AC	АСТ
Decade	2S	S	Α	160	Р	Р
	2S	S	S	162	P	P
Decade, Up/Down	2S	S		168	P	
	25	A		190	Ρ	
	2S	A	Α	192*	Ρ	
	3S	S	в	568	Р	
4-Bit Binary	2S	S	Α	161	P	P
	2S	S	s	163	Р	P
4-Bit Binary,	2S	s		169	Р	
Up/Down	2S	A		191	Р	
	2S	A	Α	193*	Р	
	35	s	В	569	P	

*The 192 and 193 do not provide a clock enable for synchronous cascading.

Comparators

Description	Type of Output	P=Q	P>Q	P <q< th=""><th>No.</th><th>AC</th><th>АСТ</th></q<>	No.	AC	АСТ
4-Bit Identity	2S 2S	x x			520 521	P P	PP

MSI Flip-Flops/Registers

Description	No. of Bits	Type of Output	Set or Reset	Clock Enable	No.	AC	АСТ
D-Type, Non-Inverting	4	2S		х	377	Р	Р
	6	2S	A		174	Р	Р
	6	2S		х	378	Р	Р
	8	2S	A		273	Р	Р
	8	3S			374	Р	Р
	8	3S			574	Р	Р
D-Type, Inverting	8	3S			534	Р	Р
	8	3S			564	Р	Р
D-Type, Q and Q Outputs	4	2S	A		175	Р	Р
	4	2S		X	379	Р	Р



Fact Description and Family Characteristics

FACT Descriptions and Family Characteristics

FACT — Logic

Motorola FACT logic offers a unique combination of high speed, low power dissipation, high noise immunity, wide fanout capability, extended power supply range and high reliability.

This data book describes the product line with device specifications as well as material discussing design considerations and comparing the FACT family to predecessor technologies.

The sub two-micron silicon gate CMOS process utilized in this family has been proven in the field. It has been further enhanced to meet and exceed the JEDEC standards for 74ACXX logic.

For direct replacement of LS, ALS and other TTL devices, the 'ACT circuits with TTL-type input thresholds are included in the FACT family. These include the more popular bus drivers/transceivers as well as many other 74ACTXXX devices.

Characteristics

- Full Logic Product Line
- Industry Standard Functions and Pinouts for SSI, MSI and LSI
- Meets or Exceeds JEDEC Standards for 74ACXX Family
- TTL Inputs on Selected Circuits
- High Performance Outputs
 - Common Output Structure for Standard and Buffer Drivers

Output Sink/Source Current of 24 mA

Transmission Line Driving 50 ohm (Commercial) Guaranteed

- Operation from 2–6 Volts Guaranteed
- Temperature Range 40°C to + 85°C (Commercial)
- Improved ESD Protection Network
- High Current Latch-Up Immunity

Interfacing

FACT devices have a wide operating voltage range (V_{CC} = 2 to 6 Vdc) and sufficient current drive to interface with most other logic families available today.

Device designators are as follows:

- 'AC This is a high-speed CMOS device with CMOS input switching levels and buffered CMOS outputs that can drive ±24 mA of I_{OH} and I_{OL} current. Industry standard 'AC nomenclature and pinouts are used.
- 'ACT This is a high-speed CMOS device with a TTL-to-CMOS input buffer stage. These device inputs are designed to interface with TTL outputs operating with a $V_{CC} = 5 V \pm 0.5 V$ with $V_{OH} = 2.4 V$ and $V_{OL} = 0.4 V$, but are functional over the entire FACT operating voltage range of 2 to 5.5 Vdc. These devices have buffered outputs that will drive CMOS or TTL devices with no additional interface circuitry. 'ACT devices have the same output structures as 'AC devices.

Low Power CMOS Operation

If there is one single characteristic that justifies the existence of CMOS, it is low power dissipation. In the quiescent state, FACT draws three orders of magnitude less power than the equivalent LS or ALS TTL device. This enhances system reilability; because costly regulated high current power supplies, heat sinks and fans are eliminated, FACT logic devices are ideal for portable systems such as laptop computers and backpack communications systems. Operating power is also very low for FACT logic. Power consumption of various technologies with a clock frequency of 1 MHz is shown below.



Figure 2-1. ICC versus VCC

Figure 2-1 illustrates the effects of I_{CC} versus power supply voltage (\mathbb{V}_{CC}) for two load capaciltance values: 50 pF and stray capacitance. The clock frequency was 1 MHz for the measurements.

AC Perlformance

In comparison to LS, ALS and HC families, FACT devices have faster internal gate delays. Additionally, as the level of integration increases, FACT logic leads the way to very highspeed systems.

The example below describes typical values for a 74XX138, 3-to-8 line decoder.

FACT	=	6.0 ns @ CL = 50 pF
ALS	==	12.0 ns @ CL = 50 pF
LS	=	22.0 ns @ CL == 15 pF
HC	==	17.5 ns @ CL ≕ 50 pF

AC performance specifications are guaranteed at 5 V \pm 0.5 V and 3.3 V \pm 0.3 V. For worst case design at 2 V V_{CC} on all device types, the formula below can be used to determine AC performance.

AC performance at 2 V V_{CC} = 1.9 x AC specification at 3.3 V.

Multiple Output Switching

Propagation delay is affected by the number of outputs switching simultaneously. Typically, devices with more than one output will follow the rule: for each output switching, derate the databook specification by 250 ps. This effect typically is not significant on an octal device unless more than four outputs are switching simultaneously. This derating is valid for the entire temperature range and 5 V \pm 10% V_{CC}.

Noise Immunity

The noise immunity of a logic family is also an important equipment cost factor in terms of decoupling components, power supply dynamic resistance and regulation as well as layout rules for PC boards and signal cables.

The comparisons shown describe the difference between the input threshold of a device and the output voltage, $|V_{IL} - V_{OL}| / |V_{IH} - V_{OH}|$ at 4.5 V V_{CC}.

FACT	=	1.25/1.25 V
ALS	-	0.4/0.7 V
LS	=	0.3/0.7 V @ 4.75 V V _{CC}
HC		0.8/1.25 V

Output Characteristics

All FACT outputs are buffered to ensure consistent output voltage and current specifications across the family. Both 'AC and 'ACT device types have the same output structures. Two clamp diodes are internally connected to the output pin to suppress voltage overshoot and undershoot in noisy system applications which can result from impedance mismatching. The balanced output design allows for controlled edge rates and equal rise and fall times.

All devices ('AC or 'ACT) are guaranteed to source and sink 24 mA. Commercial devices, 74AC/ACTXXX, are capable of driving 50 ohm transmission lines.

IOL/IOH Characteristics

FACT	-	24/-24 mA
ALS	==	24/-15 mA
LS	=	8/-0.4 mA @ 4.75 V V _{CC}
HC	=	4/-4 mA

Dynamic Output Drive

Traditionally, in order to predict what incident wave voltages would occur in a system, the designer was required to do an output analysis using a Bergeron diagram. Not only is this a long and time consuming operation, but the designer needed to depend upon the accuracy and reliability of the manufacturer-supplied 'typical' output I/V curve. Additionally, there was no way to guarantee that any supplied device would meet these 'typical' performance values across the operating voltage and temperature limits. Fortunately for the system designers, Motorola has taken the necessary steps to guarantee incident wave switching on transmission lines with impedances as low as 50 ohms for the commercial temperature.

Figure 2-2 shows a Bergeron diagram for switching both HIGH-to-LOW and LOW-to-HIGH. On the right side of the graph (l_{out} > 0), are the V_{OH} and l_{IH} curves for FACT logic while on the left side (l_{out} < 0), are the curves for V_{OL} and l_{IL}. Although we will only discuss here the LOW-to-HIGH transition, the information presented may be applied to a HIGH-to-LOW transition.



Figure 2-2. Gate Driving 50 Ohm Line Reflection Diagram

Begin analysis at the V_{OL} (quiescent) point. This is the intersection of the V_{OL}/I_{OL} curve for the output and the V_{IN}/I_{IN} curve for the input. For CMOS inputs and outputs, this point will be approximately 100 mV. Then draw a 50 ohm load line from this intersection to the V_{OH}/I_{OH} curve as shown by Line 1. This intersection is the voltage that the incident wave will have. Here it occurs at approximately 3.95 V. Then draw a line with a slope of -50 ohms from this first intersection point to the V_{IN}/I_{IN} curve as shown by Line 2. This second intersection to the next. Lines terminating on the V_{OH}/I_{OH} curve should have positive slopes while lines terminating on the V_{IN}/I_{IN} curve should have negative slopes.

Each intersection point predicts the voltage of each reflected wave on the transmission line. Intersection points on the V_{OH}/I_{OH} curve will be waves travelling from the driver to the receiver while intersection points on the V_{IN}/I_{IN} curve will be waves travelling from the receiver to the driver.

Figures 2-3a, 2-3b, 2-3c and 2-3d show the resultant waveforms. Each division on the time scale represents the propagation delay of the transmission line.



Figure 2-3a. Resultant Waveforms Driving 50 Ohm Line — Theoretical

2



Figure 2-3b. Resultant Waveforms Driving 50 Ohm Line — Actual



Figure 2-3c. Resultant Waveforms Driving 50 Ohm Line — Theoretical

While this exercise can be done for FACT, it is no longer necessary. FACT is guaranteed to drive an incident wave of enough voltage to switch another FACT input.

We can calculate what current is required by looking at the Bergeron diagram. The quiescent voltage on the line will be within 100 mV of either rail. We know what voltage is required to guarantee a valid voltage at the receiver. This is either 70% or 30% of V_{CC}. The formula for calculating the current and voltage required is $|(V_{OQ} - V_I)/Z_0|$ at V_I. For V_{OQ} = 100 mV, V_{IH} = 3.85 V, V_{CC} = 5.5 V and Z₀ = 50 ohms, the required I_{OH} at 3.85 V is 75 mA. For the HIGH+to-LOW transition, V_{OQ} = 5.4 V, V_{IL} = 1.35 V and Z₀ = 50 ohms,



Figure 2-3d. Resultant Waveforms Driving 50 Ohm Line — Actual

 I_{OL} is 75 mA at 1.65 V. FACT's I/O specifications include these limits. For transmission lines with impedances greater than 50 ohms, the current requirements are less and switching is still guaranteed.

It is important to note that the typical 24 mA drive specification is not adequate to guarantee incident wave switching. The only way to guarantee this is to guarantee the current required to switch a transmission line from the output quiescent point to the valid V_{IN} level.

The following performance charts are provided in order to aid the designer in determining dynamic output current drive of FACT devices with various power supply voltages.



Figure 2-4. Output Characteristics VOH/IOH, 'AC00



Figure 2-5. Output Characteristics VOL/IOL, 'AC00





Figure 2-8. Logic Family Comparisons



GENERAL CHARACTERISTICS (All Max Ratings)

Choice of Voltage Specifications

To obtain better performance and higher density, semiconductor technologies are reducing the vertical and horizontal dimensions of integrated device structures. Due to a number of electrical limitations in the manufacture of VLSI devices and the need for low voltage operation in memory cards, it was decided by the JEDEC committee to establish interface standards for devices operating at 3.3 V \pm 0.3 V. To this end, Motorola guarantees all of its devices operational at 3.3 V \pm 0.3 V. Note also that AC and DC specifications are guaranteed between 3 and 5.5 V. Operation of FACT logic is also guaranteed from 2 to 6 V on V_{CC}.

Operating Voltage Ranges



2

Figure 2-7. Internal Gate Delays

FACT Replaces LS, ALS, HCMOS

Motorola's Advanced CMOS family is specifically designed to outperform the LS. ALS and HCMOS families. Figure 2-7 shows the relative position of various logic families in speed/ power performance. FACT exhibits 1 ns internal propagation delays while consuming 1 µW of power.

The Logic Family Comparisons table below summarizes the key performance specifications for various competitive technology logic families.

Figure 2-8. Logic Family Comparisons, cont'd.

SPEED/POWER CHARACTERISTICS (All Typical Ratings)

Symbol	Parameter	LS	ALS	HCMOS	FACT	Unit
IG	Quiescent Supply Current/Gate	0.4	0.2	0.0005	0.0005	mA
PG	Power/Gate (Quiescent)	2	1.2	0.0025	0.0025	mW
tp	Propagation Delay	7	5	8	5	ns
—	Speed Power Product	14	6	0.02	0.01	pJ
f _{max}	Clock Frequency D/FF	33	50	50	160	MHz

PROPAGATION DELAY (Commercial Temperature Range)

	Product		LS	ALS	HCMOS	FACT	Unit
	742200	Тур	10	5	8	5	ns
PLH/PHL	747.00	Max	15	11	23	FACT 5 8.5 8 10.5 5 10	ns
tPI H/tPHI	74XX74	Түр	25	12	23	8	ns
(Clock to Q)		Max	40	18	44	10.5	ns
^t PLH ^{/t} PHL (Clock to Ω)	74XX163	Тур	18	10	20	5	ns
		Max	27	17	52	10	ns

Conditions: (LS) V_{CC} = 5 V, C_L = 15 pF, 25°C; (ALS/HC/FACT) V_{CC} = 5 V, ± 10%, C_L = 50 pF, Typ values at 25°C, Max values at 0 to 70°C for ALS, -40 to +85°C for HC/FACT.

Circuit Characteristics

Power Dissipation

One advantage to using CMOS logic is its extremely low power consumption. During quiescent conditions, FACT will consume several orders of magnitude less current than its bipolar counterparts. But DC power consumption is not the whole picture. Any circuit will have AC power consumption, whether it is built with CMOS or bipolar technologies.

Power consumption of a circuit can be calculated using the formula:

$$P_{D} = [(C_{L} + C_{PD}) \cdot V_{CC} \cdot V_{S} \cdot f] + [I_{Q} \cdot V_{CC}]$$

where

- PD = power dissipation
- CL = load capacitance
- CPD = device power capacitance
- V_{CC} = power supply
- Vs = output voltage swing
- = frequency of operation
- 0 = quiescent current

Power consumption for FACT is dependent on the supply voltage, frequency of operation, internal capacitance and load. VS will be VCC and IQ can be considered negligible for CMOS. Therefore, the simplified formula for CMOS is:

 $P_D = (C_L + C_{PD}) V_{CC}^2 f$

CPD values for CMOS devices are calculated by measuring the power consumption of a device at two different frequencies. CPD is calculated in the following manner:

- 1. The power supply voltage is set to $V_{CC} = 5$ Vdc.
- 2. Signal inputs are set up so that as many outputs as possible are switching, giving a worst-case situation per JEDEC CPD conditions (see Section 3).
- 3. The power supply current is measured and recorded at input frequencies of 200 kHz and 1 MHz.
- 4. The power dissipation capacitance is calculated by solving the two simultaneous equations

$$P_1 = (C_{PD} \cdot V_{CC}^2 \cdot f_1) + (I_{CC} \cdot V_{CC})$$

 $P_2 = (C_{PD} \cdot V_{CC}^2 \cdot f_2) + (I_{CC} \cdot V_{CC})$

F

$$C_{PD} = (P_1 - P_2)/V_{CC}^2(f_1 - f_2)$$

$$C_{PD} = (I_1 - I_2)/V_{CC}(f_1 - f_2)$$

 I_1 = supply current at f_1 = 200 kHz.

 I_2 = supply current at f_2 = 1 MHz.

On FACT device data sheets, CPD is a typical value and is given either for the package or for the individual device (i.e., gates, flip-flops, etc.) within the package.



Figure 2-9. Power Demonstration Circuit Schematic

The circuit shown in Figure 2-9 was used to compare the power consumption of FACT versus ALS devices.

Two identical circuits were built on the same board and driven from the same input. In the circuit, the input signal was driven into four D-type flip-flops which act as divide-by-2 frequency dividers. The outputs from the flip-flops were connected to the inputs of a '138 decoder. This generated eight



non-overlapping clock pulses on the outputs of the '138, which were then connected to an '04 inverter. The input frequency was then varied and the power consumption was measured. Figure 2-10 illustrates the results of these measurements. 2

Below 40 MHz, the FACT circuit dissipates much less power than the ALS version. It is interesting to note that when the frequency went to zero, the FACT circuit's power consumption also went to near zero; the ALS circuit continued to dissipate almost 100 mW. Another advantage of FACT is its capabilities above 40 MHz. At this frequency, the first 74ALS74 D-type flip-flop ceased to operate. Once this occurred, the entire circuit stopped working and the power consumption fell to its quiescent value. The FACT device, however, continued functioning beyond the limit of the frequency generator, which was 100 MHz.

This graph shows two advantages of FACT circuits (power and speed). FACT logic delivers increased performance in addition to offering the power savings of CMOS.

Refer to Section 3 for test philosophies regarding power dissipation.

Specification Derivation

At first glance, the specifications for FACT logic might appear to be widely spread, possibly indicating wide design margins are required. However, several effects are reflected in each specification.

Figures 2-11a through 2-11e illustrate how the data from

the characterization of actual devices is transformed into the specifications that appear on the data sheet. This data is taken from the 'AC245.

Figure 2-11a shows the data taken (from one part) on a typical, single path, t_{PHL} from An to Bn, over temperature at 5 V; there is negligible variation in the value of t_{PHL} . The next graph, Figure 2-11b, depicts data taken on the same device; this set of curves represents the data on all paths A to B and B to A. The data on this plot indicates only a small variation for t_{PHL} .

The graphs in Figures 2-11a and 2-11b include data at 5 V; Figure 2-11c shows the variation of delay times over the standard 5 \pm 0.5 V voltage range. Note there is only a \pm 6% variation in delay time due to voltage effects.

Now refer to Figure 2-11d which illustrates the process effects on delay time. This graph indicates that the process effects contribute to the spread in specifications more than any other factor in that the effects of the theoretical process spread can increase or decrease specification times by 30%. Because this 30% spread represents considerably more than ± 3 standard deviations, this guarantees an increase in the manufacturability and the quality level of FACT product. To further ensure parts within specification will pass on testers at the limits of calibration, tester guardbands are incorporated.

Figure 2-11a. tpHL, An to Bn, Single Path



With voltage and process effects added (Figure 2-11e), the full range of the specification can be seen. For reference, the data sheet values are shown on the graph.







Figure 2-11d. FACT Process Effects on Delay Times



This linear behavior with temperature and voltage is typical of CMOS. Although the graphs are drawn for a specific device, other part types have very similar graphical representations. Therefore, for performance-critical applications, where not all variables need to be taken into account at once, the user can narrow the specifications. For example, all parts in a critically timed subcircuit are together on a board, so it may be assumed the devices are at the same supply and temperature.

The same reasoning can be applied to setup and hold times. Consider the 'AC74. The setup time is 3 ns while the hold time is 0 ns. Theoretically, if these numbers were violated, the device would malfunction; however, in actuality, the device probably will not malfunction. Looking at the typical setup and hold times gives a better understanding of the device operation.

At 25°C and 5 V, the setup time is 1.5 ns while the hold time is -1.5 ns. They are the same; a positive setup time means the control signal to be valid before the clock edge, a positive hold time indicates the control signal will be held valid after the clock edge for the specified time, and a negative hold time means the control signal can transition before the clock edge. FACT devices were designed to be as immune to metastability as possible. This is reflected in the typical specifications. The true 'critical' time where the input is actually sampled is extremely short: less than 50 ps.

By applying the same reasoning as we did to the propagation delays to the setup and hold times, it becomes obvious that the spread from setup to hold time (3 ns worst-case) really covers devices across the entire process/temperature/ voltage spread. The real difference between the setup and hold times for any single device, at a specified temperature and voltage, is negligible.

Capacitive Loading Effects

In addition to temperature and power supply effects, capacitive loading effects for loads greater than 50 pF should be taken into account for propagation delays of FACT devices. Minimum delay numbers may be determined from the table below. Propagation delays are measured to the 50% point of the output waveform.

Devenuetor		Voltage (V)					
Parameter	3	4.5	5.5	Units			
t _{rise}	31	22	19	ps/pF			
t _{fall}	18	13	12.5	ps/pF			
$T_A = 25^{\circ}C$							

The two graphs following, Figures 2-12 and 2-13, describe propagation delays on FACT devices as affected by variations in power supply voltage (V_{CC}) and lumped load capacitance (C_L). Figures 2-14 and 2-15 show the effects of lumped load capacitance on rise and fall times for FACT devices.

Latch-up

A major problem with CMOS has been its sensitivity to latch-up, usually attributed to high parasitic gains and high input impedance. FACT logic is guaranteed not to latch-up with dynamic currents of 100 mA forced into or out of the inputs or the outputs under worst case conditions ($T_A = 125^{\circ}C$ and $V_{CC} = 5.5$ Vdc). At room temperature the parts can typically withstand dynamic currents of over 450 mA. For most designs, latch-up will not be a problem, but the designer should be aware of its causes and how to prevent it.



Figure 2-12. Propagation Delay versus V_{CC} ('AC00)



Figure 2-13. Propagation Delay versus CL ('AC00)

FACT devices have been specifically designed to reduce the possibility of latch-up occurring; Motorola accomplished this by lowering the gain of the parasitic transistors, reducing substrate and p-well resistivity to increase external drive current required to cause a parasitic to turn ON, and careful design and layout to minimize the substrate-injected current coupling to other circuit areas.



Figure 2.14. trise versus Capacitance



Figure 2-15. tfall versus Capacitance



Figure 2-16. CMOS Inverter Cross Section with Latch-up Circuit Schematic

Electrostatic Discharge (ESD) Sensitivity

FACT circuits show excellent resistance to ESD-type damage. FACT logic is guaranteed to have 2000 V ESD immunity on all inputs and outputs using Human Body Model (1500 ohms, 100 pF). FACT parts do not require any special handling procedures. However, normal handling precautions should be observed as in the case of any semiconductor device.

Figure 2-17 shows the ESD test circuit used in the sensitivity analysis for this specification. Figure 2-18 is the pulse waveform required to perform the sensitivity test.

The test procedure is as follows: five pulses, each of 2000 V, are applied to every combination of pins with a five second cool-down period between each pulse. The polarity is then reversed and the same procedure, pulse and pin combination used for an additional five discharges. Continue until all pins have been tested. The voltage is increased and the testing procedure is again performed; this entire process is repeated until failure is detected. This is done to thoroughly evaluate all pins.



Figure 2-18. ESD Pulse Waveform



Figure 2-17. ESD Test Circuit



Ratings, Specifications and Waveforms

Ratings, Specifications and Waveforms

Specifying FACT Devices

Traditionally, when a semiconductor manufacturer completed a new device for introduction, specifications were based on the characterization of just a few parts. While these specifications were appealing to the designer, they were often too tight and, over time, the IC manufacturers had difficulty producing devices to the original specs. This forced the manufacturer to relax circuit specifications to reflect the actual performance of the device.

As a result, designers were required to review system designs to ensure the system would remain reliable with the new specifications. Motorola realized and understood the problems associated with characterizing devices too aggressively.

To provide more realistic and manufacturable specs, Motorola devised a systematic and thorough process to generate specifications. Devices are selected from multiple wafer lots to ensure process variations are taken into account. In addition, the process parameters are measured and compared to the known process limits.

This method of characterizing parts more accurately represents the product across time, voltage, temperature and process rather than portraying the fastest possible device. FACT circuits are therefore guaranteed to be manufacturable over time without the need to respecify timing.

These specification guidelines allow designers to design systems more efficiently since the devices used will behave as documented. Unspecified guardbands no longer need to be added by the designer to ensure system reliability.

Power Dissipation — Test Philosophy

In an effort to reduce confusion about measuring Cpp, a JEDEC standard test procedure (Appendix E) has been adopted which specifies the test setup for each type of device. This allows a device to be exercised in a consistent manner for the purpose of specification comparison. All device measurements are made with $V_{CC} = 5$ V at 25°C, with 3-state outputs both enabled and disabled.

Gates — Switch one input. Bias the remaining inputs such that the output switches.

Latches — Switch the Enable and D inputs such that the latch toggles.

Flip-Flops — Switch the clock pin while changing D (or bias J and K) such that the output(s) change each clock cycle. For parts with a common clock, exercise only one flip-flop.

Decoders — Switch one address pin which changes two outputs.

Multiplexers — Switch one address pin with the corresponding data inputs at opposite logic levels so that the output switches.

Counters — Switch the clock pin with other inputs biased such that the device counts.

Shift Registers — Switch the clock pin with other inputs biased such that the device counts.

Transceivers — Switch one data input. For bidirectional devices enable only one direction.

Parity Generator - Switch one input.

Priority Encoders - Switch the lowest priority input.

Load Capacitance — Each output which is switching should be loaded with the standard 50 pF.

If the device is tested at a high enough frequency, the static supply current can be ignored. Thus at 1 MHz, the following formula can be used to calculate C_{PD} :

 $C_{PD} = I_{CC}/(V_{CC}) (1 \times 10^6) - Equivalent Load Capacitance$

Ratings and Specifications

Figure 3-1. Absolute Maximum Ratings¹

Parameter	Symbol	Conditions	Limits	Units
Supply Voltage	Vcc		-0.5 to 7	v
DC Input Diode Current or DC Input Voltage	^I IK VI	$V_{I} = -0.5$ $V_{I} = V_{CC} + 0.5$	- 20 20 - 0.5 to V _{CC} + 0.5	mA mA V
DC Output Diode Current or DC Output Voltage	^I ОК VO	$V_{O} = -0.5$ $V_{O} = V_{CC} + 0.5$	- 20 20 - 0.5 to V _{CC} + 0.5	mA mA V
DC Output Source or Sink Current	10		±50	mA
DC V _{CC} or Ground Current Per Output Pin	ICC or IGND		± 50	mA
Storage Temperature	T _{stg}		-65 to 150	°C

Absolute maximum ratings are those values beyond which damage to the device may occur. Obviously the databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, output/input loading variables. Motorola does not recommend operation of FACT circuits outside databook specifications.

Figure 3-2. Recommended Operating Conditions

Parameter		Symbol	Conditions	Limits	Units
Supply Voltage (unless otherwise specified)		Vcc		2.0 to 6.0	v
Input Voltage	_	VI		0 to V _{CC}	V
Output Voltage		Vo		0 to V _{CC}	V
Operating Temperature	74AC/ACT	TA		-40 to +85	°C
Junction Temperature	PDIP	ТJ		140	°C
Input Rise and Fall Time ² (typical) (except Schmitt inputs) V _{IN} from 30% to 70% of V _{CC}	'AC devices	t _r , t _f	V _{CC} @ 3 V V _{CC} @ 4.5 V V _{CC} @ 5.5 V	150 40 25	ns/V ns/V ns/V
Input Rise and Fall Time ² (typical) (except Schmitt inputs) V _{IN} from 0.8 to 2 V, V _{meas} from 0.8 to 2 V	'ACT devices	t _r , t _f	V _{CC} @ 4.5 V V _{CC} @ 5.5 V	10 8	ns/V ns/V

²See individual data sheets for those devices which differ from the typical input rise and fall times noted here.

DC Characteristics for 'AC Family Devices

Symbol	Parameter	Conditions	Vcc (V)	T _A =	25°C	T _A = ~40° to +85°C	Units
				Тур	Gua	aranteed Limits	
v _{IH}	Minimum High Level Input Voltage	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	v
VIL	Maximum Low Level Input Voltage	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	v
Minimum VOH High Level Output Voltage	Minimum	$I_{OUT} = -50 \ \mu A$	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	v
	High Level Output Voltage	*VIN = VIL or VIH - 12 mA IOH - 24 mA - 24 mA	3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	v
Maximum	Maximum	l _{OUT} = 50 μA	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	v
VOL	Low Level Output Voltage	*V _{IN} = V _{IL} or V _{IH} 12 mA I _{OL} 24 mA 24 mA	3.0 4.5 5.5		0.32 0.32 0.32	0.37 0.37 0.37	v
IIN	Maximum Input Leakage Current	$V_{I} = V_{CC}, GND$	5.5		±0.1	± 1.0	μA
loz	Maximum 3-State Current		5.5		±0.5	± 5.0	μA
IOLD	†Minimum Dynamic	$V_{OLD} = 1.1 V$	5.5			86	mA
IOHD	Output Current	V _{OHD} = 3.85 V	5.5			- 75	mA

*All outputs loaded; threshold on input associated with output under test. †Maximum test duration 20 ms, one output loaded at a time.

		Γ		74	AC	74ACT	
Symbol	Parameter	Conditions	Vcc (V)	T _A = 25°C		T _A = −40° to +85°C	Units
				Тур	Gua	aranteed Limits	
VIH	Minimum High Level Input Voltage	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	v
VIL	Maximum Low Level Input Voltage	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	v
V _{OH} H	Minimum High Level	$I_{OUT} = -50 \ \mu A$	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V
		*VIN = VIL or VIH IOH -24 mA -24 mA	4.5 5.5	0.0001	3.86 4.86	3.76 4.76	v
	Maximum	l _{OUT} = 50 μA	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V
VOL	Low Level Output Voltage	*VIN = VIL or VIH IOL 24 mA 24 mA	4.5 5.5	г."	0.32 0.32	0.37 0.37	v
IIN	Maximum Input	$V_{I} = V_{CC}, GND$	5.5		±0.1	±1.0	μA
loz	Maximum 3-State Current	$V_I = V_{IL}, V_{IH}$ $V_O = V_{CC}, GND$	5.5		±0.5	±5.0	μA
ССТ	Maximum I _{CC} /Input	$V_{\rm I} = V_{\rm CC} - 2.1 \ \rm V$	5.5	0.6		1.5	mA
IOLD	†Minimum Dynamic	V _{OLD} = 1.1 V	5.5			86	mA
IOHD	Output Current	V _{OHD} = 3.85 V	5.5			- 75	mA

DC Characteristics for 'ACT Family Devices

*All outputs loaded: thresholds on input associated with output under test. Maximum test duration 2 ms, one output loaded at a time.





Figure 3-3. AC Tri-State Loading Circuit

AC Loading and Waveforms

Loading Circuit

Figure 3-3 shows the AC loading circuit used in characterizing and specifying propagation delays of all FACT devices ('AC and 'ACT) unless otherwise specified in the data sheet of a specific device.

The use of this load, differs somewhat from previous (HCMOS) practice, provides more meaningful information and minimizes problems of instrumentation and customer correlation. In the past, +25°C propagation delays for TTL devices were specified with a load of 15 pF to ground; this required great care in building test jigs to minimize stray

capacitance and implied the use of high impedance, high frequency scope probes. FAST circuits changed to 50 pF of capacitance allowing more leeway in stray capacitance and also loading the device during rising or falling output transitions. This more closely resembles the inloading to be expected in average applications and thus gives the designer more useful delay figures. We have incorporated this scheme into the FACT product line. The net effect of the change in AC load is to increase the average observed propagation delay by about 1 ns.

The 500 ohm resistor to ground can be a high frequency passive probe for a sampling oscilloscope, which costs much less than the equivalent high impedance probe. Alternately, the 500 ohm resistor to ground can simply be a 450 ohm resistor feeding into a 50 ohm coaxial cable leading to a sampling scope input connector, with the internal 50 ohm termination of the scope completing the path to ground. This is the preferred scheme for correlation. (See Figure 3-3.) With this scheme there should be a matching cable from the device input in to the other input of the sampling scope; this also

serves as a 50 ohm termination for the pulse generator that supplies the input signal.

Shown in Figure 3-3 is a second 500 ohm resistor from the device output to a switch. For most measurements this switch is open; it is closed for measuring one set of the Enable/Disable parameters (LOW-to-OFF and OFF-to-LOW) of a 3-state output. With the switch closed, the pair of 500 ohm resistors and the 2 x V_{CC} supply voltage establish a quiescent HIGH level.



Figure 3-4a. Test Input Signal Levels



Figure 3-4b. Test Input Signal Levels

Test Conditions

Figures 3-4a and 3-4b describe the input signal voltage levels to be used when testing FACT circuits. The AC test conditions follow industry convention requiring V_{IN} to range from 0 V for a logic LOW to 3 V for a logic HIGH for 'ACT devices and 0 V to V_{CC} for 'AC devices. The DC parameters are normally tested with V_{IN} at guaranteed input levels, that is V_{IH} to V_{IL} (see data tables for details). Care must be taken to adequately decouple these high performance parts and to protect the test signals from electrical noise. In an electrically noisy environment, (e.g., a tester and handler not specifically designed for high speed work), DC input levels may need to be adjusted to increase the noise margin to allow for the extra noise in the tester which would not be seen in a system.

Noise immunity testing is performed by raising V_{IN} to the nominal supply voltage of 5 V then dropping to a level corresponding to V_{IH} characteristics, and then raising again to the 5 V level. Noise tests can also be performed on the V_{IL} characteristics by raising V_{IN} from 0 V to V_{IL}, then returning to 0 V. Both V_{IH} and V_{IL} noise immunity tests should not induce a switch condition on the appropriate outputs of the FACT device.

Good high frequency wiring practices should be used in constructing test jigs. Leads on the load capacitor should be as short as possible to minimize ripples on the output waveform transitions and to minimize undershoot. Generous ground metal (preferably a ground plane) should be used for the same reasons. A V_{CC} bypass capacitor should be provided at the test socket, also with minimum lead lengths.

Rise and Fall Times

Input signals should have rise and fall times of 3 ns and signal swing of 0 V to 3.0 V V_{CC} for 'ACT devices or 0 V to V_{CC} for 'AC devices. Rise and fall times less than or equal to 1 ns should be used for testing f_{max} or pulse widths.

CMOS devices, including 4000 Series CMOS, HC, HCT and FACT families, tend to oscillate when the input rise and fall times become lengthy. As a direct result of its increased performance, FACT devices can be more sensitive to slow input rise and fall times than other lower performance technologies. It is important to understand why this oscillation occurs. Consider the outputs, where the problem is initiated. Usually, CMOS outputs drive capacitive loads with low DC leakage. When the output changes from a HIGH level to a LOW level, or from a LOW level to a HIGH level, this capacitance has to be charged or discharged. With the present high performance technologies, this charging or discharging takes place in a very short time, typically 2–3 ns. The requirement to charge or discharge the capacitive loads quickly creates a condition where the instantaneous current change through the output structure is quite high. A voltage is generated across the V_{CC} or ground leads inside the package due to the inductance of these leads. The internal ground of the chip will change in reference to the outside world because of this induced voltage.

Consider the input. If the internal ground changes, the input voltage level appears to change to the DUT. If the input rise time is slow enough, its level might still be in the device threshold region, or very close to it, when the output switches. If the internally-induced voltage is large enough, it is possible to shift the threshold region enough so that it re-crosses the input level. If the gain of the device is sufficient and the input rise or fall time is slow enough, then the device may go into oscillation. As device propagation delays become shorter, the inputs will have less time to rise or fall through the threshold region. As device gains increase, the outputs will swing more, creating more induced voltage. Instantaneous current change will be greater as outputs become quicker, generating more induced voltage.

Package-related causes of output oscillation are not entirely to blame for problems with input rise and fall time measurements. All testers have V_{CC} and ground leads with a finite inductance. This inductance needs to be added to the inductance in the package to determine the overall voltage which will be induced when the outputs change. As the reference for the input signals moves further away from the pin under test, the test will be more susceptible to problems caused by the inductance of the leads and stray noise. Any noise on the input signal will also cause problems. With FACT logic having gains as high as 100, it merely takes a 50 mV change in the input to generate a full 5 V swing on the output.





Figure 3-5. Waveform for Inverting and Non-Inverting Functions

 $^*V_{mi}$ = 50% V_CC for 'AC devices; 1.5 V for 'ACT devices V_{mo} = 50% for 'AC/'ACT devices

Figure 3-6. Propagation Delay, Pulse Width and trec Waveforms

Propagation Delay, f_{max}, Set and Hold Times

A 1 MHz square wave is recommended for most propagation delay tests. The repetition rate must necessarily be increased for testing f_{max} A 50% duty cycle should always be used when testing f_{max} . Two pulse generators are usually required for testing such parameters as setup time, hold time, recovery time, etc.

Enable and Disable Times

Figures 3-7 and 3-8 show that the disable times are measured at the point where the output voltage has risen or fallen by 10% from the voltage rail level (i.e., ground for tpi z or VCC for tPHZ). This change enhances the repeatability of measurements, reduces test times, and gives the system designer more realistic delay times to use in calculating minimum cycle times. Since the high impedance state rising or falling waveform is RC-controlled, the first 10% of change is more linear and is less susceptible to external influences. More importantly, perhaps from the system designer's point of view, a change in voltage of 10% is adequate to ensure that a device output has turned OFF. Measuring to a larger change in voltage merely exaggerates the apparent Disable time and thus penalizes system performance since the designer must use the Enable and Disable times to devise worst case timing signals to ensure that the output of one device is disabled before that of another device is enabled.

Electrostatic Discharge

Precautions should be taken to prevent damage to devices by electrostatic discharge. Static charge tends to accumulate on insulated surfaces such as synthetic fabrics or carpeting, plastic sheets, trays, foam, tubes or bags, and on ungrounded electrical tools or appliances. The problem is much worse in a dry atmosphere. In general, it is recommended that individuals take the precaution of touching a known ground before handling devices. To effectively avoid electrostatic damage to FACT devices, it is recommended that individuals wear a grounded wrist strap when handling devices. More often, handling equipment, which is not properly grounded, causes damage to parts. Ensure that all plastic parts of the tester, which are near the device, are conductive and connected to ground.



Figure 3-7. 3-State Output High Enable and Disable Times



Figure 3-8. 3-State Output Low Enable and Disable Times





* $V_{mi} = 50\% V_{CC}$ for 'AC devices; 1.5 V for 'ACT devices $V_{mo} = 50\% V_{CC}$ for 'AC/'ACT devices

3



Design Considerations

4

Design Considerations

Today's system designer is faced with the problem of keeping ahead when addressing system performance and reliability. Motorola's Advanced CMOS helps designers achieve these goals.

FACT logic was designed to alleviate many of the drawbacks that are common to current technology logic circuits. FACT logic combines the low static power consumption and the high noise margins of CMOS with a high fan-out, low input loading and a 50 ohm transmission line drive capability (comparable to Motorola's FAST bipolar technology family) to offer a complete family of sub 2-micron SSI and MSI devices.

Performance features such as advanced Schottky speeds at CMOS power levels, advanced Schottky drive, excellent noise, ESD and latch-up immunity are characteristics that designers of state-of-the-art systems require. FACT logic answers all of these concerns in one family of products. To fully utilize the advantages provided by FACT, the system designer should have an understanding of the flexibility as well as the trade-offs of CMOS design. The following section discusses common design concerns relative to the performance and requirements of FACT.

There are five items of interest which need to be evaluated when implementing FACT devices in new designs:

- Interfacing interboard and technology interfaces, battery backup and power down or live insert/extract systems require some special thought.
- Transmission Line Driving FACT has line driving capabilities superior to all CMOS families and most TTL families.
- Noise effects As edge rates increase, the probability of crosstalk and ground bounce problems increases. The enhanced noise immunity and high threshold levels improve FACT's resistance to crosstalk problems.

- Board Layout Prudent board layout will ensure that most noise effects are minimized.
- Power Supplies and Decoupling Maximize ground and Vcc traces to keep Vcc/ground impedance as low as possible; full ground/Vcc planes are best. Decouple any device driving a transmission line; otherwise add one capacitor for every package.

Interfacing

FACT devices have outputs which combine balanced CMOS outputs with high current line driving capability. Each standard output is guaranteed to source or sink 24 mA of current at worst case conditions. This allows FACT circuits to drive more loads than standard advanced Schottky parts; FACT can directly drive ALS, AS, LS, HC and HCT devices.

Figure 4-1. Interfacing FACT to NMOS, CMOS and TTL



FACT devices can be directly driven by both NMOS and CMOS families, as shown in Figure 4-1, operating at the same rail potential without special considerations. This is possible due to the low input loading of FACT product, guaranteed to be less than 1 μ A per input.

Some older technologies, including all existing TTL families, will not be able to drive FACT circuits directly; this is due to inadequate high level capability, which is guaranteed to 2.4 V. There are two simple approaches to the TTL-to-FACT interface problem. A TTL-to-CMOS converter can be

constructed employing a resistor pull-up to Vcc of approximately 4.7k ohms, which is depicted in Figure 4-2. The correct HIGH level is seen by the CMOS device while not loading down the TTL driver.

Figure 4-2. VIH Pull-Up on TTL Outputs



Unfortunately, there will be designs where including a pull-up resistor will not be acceptable. In these cases, such as a terminated TTL bus, Motorola has designed devices which offer thresholds that are TTL-compatible (Figure 4-3). These interfaces tend to be slightly slower than their CMOS-level counterparts due to an extra buffer stage required for level conversion.





ECL devices cannot directly drive FACT devices. Interfacing FACT-to-ECL can be accomplished by using TTL-to-ECL translators and 10125 ECL-to-TTL translators in addition to following the same rules on the TTL outputs to CMOS inputs (i.e., a resistor pull-up to Vcc of approximately 4.7k ohms). The translation can also be accomplished by a resistive network. A three-resistor interface between FACT and ECL logic is illustrated in Figure 4-4a. Figures 4-4b and 4-4c show the translation from ECL-to-FACT, which is somewhat more complicated. These two examples offer some possible interfaces between ECL and FACT logic. Figure 4-4a. Resistive FACT-to-ECL Translation



Figure 4-4b. Single-Ended ECL-to-'AC Circuit



Figure 4-4c. Differential Output ECL-to-'AC Circuit



4

4-3
It should be understood that for FACT, as with other CMOS technologies, input levels that are between specified input values will cause both transistors in the CMOS structure to be conducting. This will cause a low resistive path from the supply rail to ground, increasing the power consumption by several orders of magnitude. It is important that CMOS inputs are always driven as close as possible to the rail.

Figure 4-5. Crystal Oscillator Circuit Implemented with FACT 'AC00



Line Driving

With the available high-speed logic families, designers can reach new heights in system performance. Yet, these faster devices require a closer look at transmission line effects.

Although all circuit conductors have transmission line properties, these characteristics become significant when the edge rates of the drivers are equal to or less than three times the propagation delay of the line. Significant transmission line properties may be exhibited in an example where devices have edge rates of 3 ns and lines of 8 inches or greater, assuming propagation delays of 1.7 ns/ft for an unloaded printed circuit trace.

Of the many properties of transmission lines, two are of major interest to the system designer: Z_{0e} , the effective equivalent impedance of the line, and t_{pde}, the effective propagation delay down the line. It should be noted that the intrinsic values of line impedance and propagation delay, Z_0 and t_{pd}, are geometry-dependent. Once the intrinsic values are known, the effects of gate loading can be calculated. The loaded values for Z_{0e} and t_{pde} can be calculated with:

	Zo
Zoe =	$\sqrt{1+Ct/Ct}$
tpde =	tpd $\sqrt{1+Ct/Ct}$

where C_1 = intrinsic line capacitance and C_t = additional capacitance due to gate loading.

The formulas indicate that the loading of lines decreases the effective impedance of the line and increases the propagation delay. Lines that have a propagation delay greater than one third the rise time of the signal driver should be evaluated for transmission line effects. When performing transmission line analysis on a bus, only the longest, most heavily loaded and the shortest, least loaded lines need to be analyzed. All lines in a bus should be terminated equally; if one line requires termination, all lines in the bus should be terminated. This will ensure similar signals on all of the lines.

There are several termination schemes which may be used. Included are series, parallel, AC parallel and Thevenin terminations. AC parallel and series terminations are the most useful for low power applications since they do not consume any DC power. Parallel and Thevenin terminations experience high DC power consumption.

Termination Schemes

Figure 4-6. Termination Schemes



e: Thevenin Termination

Series Terminations

Series terminations are most useful in high-speed applications where most of the loads are at the far end of the line. Loads that are between the driver and the end of the line will receive a two-step waveform. The first wave will be the incident wave. The amplitude is dependent upon the output impedance of the driver, the value of the series resistor and the impedance of the line according to the formula

 $Vw = Vcc \bullet Zoe/(Zoe + Rs + Zs)$

The amplitude will be one-half the voltage swing if Rs (the series resistor) plus the output impedance (Z_s) of the driver is equal to the line impedance. The second step of the waveform is the reflection from the end of the line and will have an amplitude equal to that of the first step. All devices on the line will receive a valid level only after the wave has propagated down the line and returned to the driver. Therefore, all inputs will see the full voltage swing within two times the delay of the line.

Parallel Termination

Parallel terminations are not generally recommended for CMOS circuits due to their power consumption, which can exceed the power consumption of the logic itself. The power consumption of parallel terminations is a function of the resistor value and the duty cycle of the signal. In addition, parallel termination tends to bias the output levels of the driver towards either Vcc or ground. While this feature is not desirable for driving CMOS inputs, it can be useful for driving TTL inputs.

AC Parallel Termination

AC parallel terminations work well for applications where the delays caused by series terminations are unacceptable. The effects of AC parallel terminations are similar to the effects of standard parallel terminations. The major difference is that the capacitor blocks any DC current path and helps to reduce power consumption.

Thevenin Termination

Thevenin terminations are also not generally recommended due to their power consumption. Like parallel termination, a DC path to ground is created by the terminating resistors. The power consumption of a Thevenin termination, though, will generally not be a function of the signal duty cycle. Thevenin terminations are more applicable for driving CMOS inputs because they do not bias the output levels as paralleled terminations do. It should be noted that lines with Thevenin terminations should not be left floating since this will cause the input levels to float between Vcc or ground, increasing power consumption.

FACT circuits have been designed to drive 50 ohm transmission lines over the full commercial temperature range. This is guaranteed by the FACT family's specified dynamic drive capability of 86 mA sink and 75 mA source current. This ensures incident wave switching on

4

50 ohm transmission lines and is consistent with the 3 ns rated edge transition time.

FACT devices also feature balanced output totem, pole structures to allow equal source and sink current capability. This gives rise to balanced edge rates and equal rise and fall times. Balanced drive capability and transition times eliminate both the need to calculate two different delay times for each signal path and the requirement to correct signal polarity for the shortest delay time.

FACT product inputs have been created to take full advantage of high output levels to deliver the maximum noise immunity to the system designer. VIH and VIL are specified at 70% and 30% of Vcc respectively. The corresponding output levels, VoH and VoL, are specified to be within 0.1 V of the rails, of which the output is sourcing or sinking 20 μ A or less. These noise margins are outlined in Figure 4-7.

Figure 4-7. Input Threshold



CMOS Bus Loading

CMOS logic devices have clamp diodes from all inputs and outputs to Vcc and ground. While these diodes increase system reliability by damping out undershoot and overshoot noise, they can cause problems if power is lost.

Figure 4-8 exemplifies the situation when power is removed. Any input driven above the Vcc pin will forward-bias the clamp diode. Current can then flow into the device, and out Vcc or any output that is HIGH. Depending upon the system, this current, IIN, can be quite high, and may not allow the bus voltage to reach a valid HIGH state. One possible solution to eliminate this problem is to place a series resistor in the line.

Figure 4-8. Noise Effects



Noise Effects

FACT offers the best noise immunity of any competing technology available today. With input thresholds specified at 30% and 70% of Vcc and outputs that drive to within 100 mV of the rails, FACT devices offer noise margins approaching 30% of Vcc. At 5 V Vcc, FACT's specified input and output levels give almost 1.5 V of noise margin for both ground- and Vcc-born noise. With realistic input thresholds closer to 50% of Vcc, the actual margins approach 2.5 V.

However, even the most advanced technology cannot alone eliminate noise problems. Good circuit board layout techniques are essential to take full advantage of the superior performance of FACT circuits.

Well-designed circuit boards also help eliminate manufacturing and testing problems.

Another recommended practice is to segment the board into a high-speed area, a medium-speed area and a low-speed area. The circuit areas with high current requirements (i.e., buffer circuits and highspeed logic) should be as close to the power supplies as possible; low-speed circuit areas can be furthest away.

Decoupling capacitors should be adjacent to all buffer chips; they should be distributed throughout the logic: one capacitor per chip. Transmission lines need to be terminated to keep reflections minimal. To minimize crosstalk, long signal lines should not be close together.

Crosstalk

The problem of crosstalk and how to deal with it is becoming more important as system performance and board densities increase. Crosstalk is the capacitive coupling of signals from one line to another. The amplitude of the noise generated on the inactive line is directly related to the edge rates of the signal on the active line, the proximity of the two lines and the distance that the two lines are adjacent.

Crosstalk has two basic causes. Forward crosstalk, Figure 4-9a, is caused by the wavefront propagating down the printed circuit trace at two different velocities. This difference in velocities is due to the difference in the dielectric constants of air (cr = 1.0) and epoxy glass (cr = 4.7). As the wave propagates down the trace, this difference in velocities will cause one edge to reach the end before the other. This delay is the cause of forward crosstalk; it increases with longer trace length, so consequently the magnitude of forward crosstalk will increase with distance.

Reverse crosstalk, Figure 4-9b, is caused by the mutual inductance and capacitance between the lines which is a transformer action. Reverse crosstalk increases linearly with distance up to a critical length. This critical length is the distance that the signal can travel during its rise or fall time.

Although crosstalk cannot be totally eliminated, there are some design techniques that can reduce system problems resulting from crosstalk. FACT's industry-leading noise margins make systems immune to crosstalk-related problems easier to design. FACT's AC noise margins, shown in Figures 4-10a and 4-10b, exemplify the outstanding immunity to everyday noise which can effect system reliability.



Figure 4-9a. Forward Crosstalk on PCB Traces





exaggerate the amplitude of crosstalk pulses.

This figure shows traces taken on a test fixture designed to exaggerate the amplitude of crosstalk pulses.

Figure 4-10a. High Noise Margin



Figure 4-10b. Low Noise Margin



With over 2.0 V of noise margins, the FACT family offers better noise rejection than any other comparable technology.

In any design, the distance that lines run adjacent to each other should be kept as short as possible. The best situation is when the lines are perpendicular to each other. For those situations where lines must run parallel, the effects of crosstalk can be minimized by line termination. Terminating a line in its characteristic impedance reduces the amplitude of an initial crosstalk pulse by 50%. Terminating the line will also reduce the amount of ringing. Crosstalk problems can also be reduced by moving lines further apart or by inserting ground lines or planes between them.





Ground Bounce

Ground bounce occurs as a result of the intrinsic characteristics of the leadframes and bondwires of the packages used to house CMOS devices. As edge rates and drive capability increase in advanced logic families, the effects of these intrinsic electrical characteristics become more pronounced.

Figure 4-12a shows a simple circuit model for a device in a leadframe driving a standard test load. The inductor L1 represents the parasitic inductance in the ground lead of the package; inductor L2 represents the parasitic inductance in the power lead of the package; inductor L3 represents the parasitic inductance in the output lead of the package; the resistor R1 represents the output impedance of the device output, and the capacitor and resistor CL and RL represent the standard test load on the output of the device.

Figure 4-12a. Output Model







FACT DATA

The three waveforms shown in Figures 4-12b, c and d, depict how ground bounce is generated. The first waveform shows the voltage (V) across the load as it is switched from a logic HIGH to a logic LOW. The output slew rate is dependent upon the characteristics of the output transistor, the inductors L1 and L3, and CL, the load capacitance. The second waveform shows the current that is generated as the capacitor discharges [I=CL*dV/dt]. The third waveform shows the voltage that is induced across the inductance in the ground lead due to the changing currents [Vgb=-L*d(I/dt].

There are many factors which affect the amplitude of the ground bounce. Included are:

- Number of outputs switching simultaneously: more outputs results in more ground bounce.
- Type of output load: capacitive loads generate two to three times more ground bounce than typical system traces. Increasing the capacitive load to approximately 60-70 pF increases ground bounce. Beyond 70 pF, ground bounce drops off due to the filtering effect of the load. Moving the load away from the output reduces the ground bounce.
- Location of the output pin: outputs closer to the ground pin exhibit less ground bounce than those further away.
- Voltage: lowering Vcc reduces ground bounce.
- Test fixtures: standard test fixtures generate 30 to 50% more ground bounce than a typical system since they use capacitive loads which both increase the AC load and form LCR tank circuits that oscillate.

Ground bounce produces several symptoms:

- Altered device states. FACT logic does not exhibit this symptom.
- Propagation delay degradation. FACT devices are characterized not to degrade more than 250 ps per additional output switching.
- Undershoot on active outputs. The worst-case undershoot will be approximately equal to the worst-case quiet output noise.
- Quiet output noise. FACT logic's worst-case quiet output noise has been measured to be approximately 500-1100 mV in actual system applications.

Observing either one of the following rules is sufficient to avoid running into any of the problems associated with ground bounce:

First, use caution when driving asynchronous TTLlevel inputs from CMOS octal outputs, or Second, use caution when running control lines (set, reset, load, clock, chip select) which are glitch-sensitive through the same devices that drive data or address lines.

When it is not possible to avoid the above conditions, there are simple precautions available which can minimize ground bounce noise. These are:

- Locate these outputs as close to the ground pin as possible.
- Use the lowest Vcc possible or separate the power supplies.
- Use board design practices which reduce any additive noise sources, such as crosstalk, reflections, etc.

Design Rules

The set of design rules listed below are recommended to ensure reliable system operation by providing the optimum power supply connection to the devices. Most designers will recognize these guidelines as those they have employed with advanced bipolar logic families.

- Use multi-layer boards with Vcc and ground planes, with the device power pins soldered directly to the planes to insure the lowest power line impedances possible.
- Use decoupling capacitors for every device, usually 0.10 μF should be adequate. These capacitors should be located as close to the ground pin as possible.
- Do not use sockets or wirewrap boards whenever possible.
- Do not connect capacitors from the outputs directly to ground.

Decoupling Requirements

Motorola Advanced CMOS, as with other highperformance, high-drive logic families, has special decoupling and printed circuit board layout requirements. Adhering to these requirements will ensure the maximum advantages are gained with FACT products.

Figure 4-13. Power Distribution Impedances



Local high frequency decoupling is required to supply power to the chip when it is transitioning from a LOW to a HIGH value. This power is necessary to charge the load capacitance or drive a line impedance. Figure 4-13 displays various Vcc and ground layout schemes along with associated impedances.

For most power distribution networks, the typical impedance is between 50 and 100 chms. This impedance appears in series with the load

impedance and will cause a droop in the Vcc at the part. This limits the available voltage swing at the local node, unless some form of decoupling is used. This drooping of rails will cause the rise and fall times to become elongated. Consider the example described in Figure 4-14 to calculate the amount of decoupling necessary. This circuit utilizes an 'AC240 driving a 100 ohm bus from a point somewhere in the middle.

Figure 4-14. Octal Buffer Driving a 100 Ohm Bus



Being in the middle of the bus, the driver will see two 100 ohm loads in parallel, or an effective impedance of 50 ohms. To switch the line from rail to rail, a drive of 94 mA is needed; more than 750 mA will be required if all eight lines switch at once. This instantaneous current requirement will generate a voltage across the impedance of the power lines, causing the actual Vcc at the chip to droop. This droop limits the voltage swing available to the driver. The net effect of the voltage droop will lengthen device rise and fall times and slow system operation. A local decoupling capacitor is required to act as a low impedance supply for the driver chip during high current conditions. It will maintain the voltage within acceptable limits and keep rise and fall times to a minimum. The necessary values for decoupling capacitors can be calculated with the formula given in Figure 4-15.

In this example, if the Vcc droop is to be kept below 0.1 V and the edge rate equals 4 ns, a 0.030 μ f capacitor is needed.

It is good practice to distribute decoupling capacitors evenly through the logic, placing one capacitor for every package.

Capacitor Types

Decoupling capacitors need to be of the high K ceramic type with low equivalent series resistance (ESR), consisting primarily of series inductance and series resistance. Capacitors using 5ZU dielectric have suitable properties and make a good choice for decoupling capacitors; they offer minimum cost and effective performance.





Place one decoupling capacitor adjacent to each package driving any transmission line and distribute others evenly throughout the logic. One capacitor per three packages.

TTL-Compatible CMOS Designs Require Delta ICC Consideration

The FACT product line is comprised of two types of advanced CMOS circuits: 'AC and 'ACT devices. 'ACT indicates an advanced CMOS device with TTL-type input thresholds for direct replacement of LS and ALS circuits. As this 'ACT series is used to replace TTL, the Delta locr specification must be considered; this spec may be confusing and misleading to the engineer unfamiliar with CMOS.

It is important to understand the concept of Delta lccr and how to use it within a design. First, consider where Delta lccr initiates. Most CMOS input structures are of the totem pole type with an n-channel transistor in a series with a p-channel transistor as illustrated below.





These two transistors can be modeled as variable resistors with resistances varving according to the input voltage. The resistance of an ON transistor is approximately 50 ohms while the resistance of an OFF transistor is generally greater than 5 Mohm. When the input to this structure is at either ground or Vcc, one transistor will be ON and one will be OFF. The total series resistance of this pair will be the combination of the two individual resistances. greater than 5 Mohm. The leakage current will then be less than 1 μ A. When the input is between ground and Vcc, the resistance of the ON transistor will increase while the resistance of the OFF transistor will decrease. The net resistance will drop due to the much larger value of the OFF resistance. The total series resistance can be as low as 600 ohms. This reduction in series resistance of the input structure will cause a corresponding increase in Icc as current flows through the input structure. The following graph depicts typical Icc variance with input voltage for an 'ACT device.



Figure 4-17. ICC versus Input Voltage for 'ACT Devices

The Delta lcc specification is the increase in lcc. For each input at Vcc-2.1 V, the Delta lcc value should be added to the quiescent supply current to arrive at the circuit's worst-case static lcc value.

Fortunately, there are several factors which tend to reduce the increase in Icc per input. Most TTL devices will be able to drive FACT inputs well beyond the TTL output specification due to FACT's low input loading in a typical system. FAST logic outputs can drive 'ACT-type inputs down to 200 mV and up to 3.5 V. Additionally, the typical Icc increase per input will be less than the specified limit. As shown in the graph above, the Icc increase at Vcc-2.1 V is less than 200 μ A in the typical system. Experiments have shown that the Icc of an 'ACT240 series device typically increases only 200 μ A when all of the inputs are connected to a FAST device instead of ground or Vcc.

It is important when designing with FACT, as with any TTL-compatible CMOS technology, that the Delta lcc specification be considered. Designers should be aware of the spec's significance and that the data book specification is a worst-case value; most systems will see values that are much less.

Testing Advanced CMOS Devices with I/O Pins

There are more and more CMOS families becoming available which can replace TTL circuits. Although testing these new CMOS units with programs and fixtures which were developed for bipolar devices will yield acceptable results most of the time, there are some cases where this approach will cause the test engineer problems.

Such is the case with parts that have a bidirectional pin, exemplified by the '245 Octal Transceiver. If the proper testing methods are not followed, these types of parts may not pass those tests for lcc and input leakage currents, even when there is no fault with the devices.

CMOS circuits, unlike their bipolar counterparts, have static lcc specification orders of magnitude less than standard load currents. Most CMOS lcc specifications are usually less than 100 μ A. When conducting an lcc test, greater care must be taken so that other currents will not mask the actual lcc of the device. These currents are usually sourced from the inputs and outputs.

Since the static lcc requirements of CMOS devices are so low, output load currents must be prevented from masking the current load of the device during an lcc test. Even a standard 500 ohm load resistor will sink 10 mA at 5 V, which is more than twice the lcc level being tested. Thus, most manufacturers will specify that all outputs must be unloaded during lcc tests.

Another area of concern is identified when considering the inputs of the device. When the input is in the transition region, Icc can be several orders of magnitude greater than the specification. When the input voltage is in the transition region, both the n-channel and the p-channel transistors in the input totem-pole structure will be slightly ON, and a conduction is created from Vcc to ground. This conduction path leads to the increased Icc current seen in the Icc vs. VIN curve. When the input is at either rail, the input structure no longer conducts. Most Icc testing is done with all of the inputs tied to either Vcc or ground. If the inputs are allowed to float, they will typically float to the middle of the transition region, and the input structure will conduct an order of magnitude more current than the actual Icc of the device under test which is being measured by the tester.





When testing the Icc of a CMOS '245, problems can arise depending upon how the test is conducted. Note the structure of the '245's I/O pins illustrated below.

Figure 4-19. '245 I/O Structure



Each I/O pin is connected to both an input device and an output device. The pin can be viewed as having three states: input, output and output disabled. However, only two states actually exist.

The pin is either an input or an output. When testing the loc of the device, the pins selected as outputs by the T/R signal must either be enabled and left open or be disabled and tied to either rail. If the output device is disabled and allowed to float, the input

Figure 4-20. I/O Pin Internal Structure



device will also float, and an excessive amount of current will flow from Vcc to ground. A simple rule to follow is to treat any output which is disabled as an input. This will help insure the integrity of an Icc test.

Another area which might precipitate problems is the measurement of the leakages on I/O pins. The I/O pin internal structure is depicted below.

The pin is internally connected to both an input device and an output device; the limit for a leakage test must be the combined I_N specification of the input and the loz specification of the output. For FACT devices, I_N is specified at $\pm 1 \ \mu$ A while loz is specified at $\pm 5 \ \mu$ A. Combining these gives a limit of $\pm 6 \ \mu$ A for I/O pins. Usually, I/O pins will show leakages that are less than the loz specification of the output alone.

Testing CMOS circuits is no more difficult than testing their bipolar counterparts. However, there are some areas of concern that will be new to many test engineers beginning to work with CMOS. Becoming familiar with and understanding these areas of concern prior to creating a test philosophy will avert many problems that might otherwise arise later.

Testing Disable Times of 3-State Outputs in a Transmission Line Environment

Traditionally, the disable time of a 3-state buffer has been measured from the 50% point on the disable input, to the 10% or 90% point on the output. On a bench test site, the output waveform is generated by a load capacitor and a pull-up/pull-down resistor. This circuit gives an RC charge/discharge curve as shown below.





ATE test sites generally are unable to duplicate the bench test structure. ATE test loads differ because they are usually programmable and are situated away from the actual device. A commonly used test load is a Wheatstone bridge. The following figure illustrates the Wheatstone bridge test structure when used on the MCT 2000 test-system to duplicate the bench load.

Figure 4-22. MCT Wheatstone Bridge Test Load



The voltage source provides a pull-up/pull-down voltage while the current sources provide l_{OH} and l_{OL} . When devices with slow output slew rates are tested with the ATE load, the resultant waveforms closely approximate the bench waveform, and a

high degree of correlation can be achieved. However, when devices with high output slew rates are tested, different results are observed that make correlating tester results with bench results more difficult. This difference is due to the transmission line properties of the test equipment. Most disable tests are preceded by establishing a current flow through the output structure. Typically, these currents will be between 5 mA and 20 mA. The device is then disabled, and a comparator detects when the output has risen to the 10% or 90% level.

Consider the situation where the connection between the device under test (DUT) and the comparator is a transmission line. Visualize the device output as a switch; the effect is easier to see. There is current flowing through the line, and then the switch is opened. At the device end, the reflection coefficient changes from 0 to 1. This generates a current edge flowing back down the line equal to the current flowing in the line prior to the opening of the switch. This current wave will propagate down the line where it will encounter the high impedance tester load. This will cause the wave to be reflected back down the line toward the DUT. The current wave will continue to reflect in the transmission line until it reaches the voltage applied to the tester load. At this point, the current source impedance decreases and it will dissipate the current. A typical waveshape on a modern ATE is depicted in Figure 4-23.

Figure 4-23. Typical ATE 3-State Waveform

4



Transmission line theory states the voltage level of this current wave is equal to the current in the line times the impedance of the line. With typical currents as low as 5 mA and impedances of 50 to 60 ohms, this voltage step can be as minimal as 250 mV. If the comparator was programmed to the 10% point, it would be looking for a step of 550 mV at 5.5 V Vcc. Three reflections of the current pulse



Figure 4-24. Measurement Stepout

would be required before the comparator would detect the level. It is this added delay time caused by the transmission line environment of the ATE that may cause parts to fail customers' incoming tests, even though the device meets specifications. The figure below graphically shows this stepout.

Point A represents the typical 50% measurement point on tester driven waveforms. Point B represents the point at which the delay time would be measured on a bench test fixture. Point C represents where the delay time could be measured on ATE fixtures. The delay time measured on the ATE fixture can vary from the bench measured delay time to some greater value, depending upon the voltage level that the tester is set. If the voltage level of the tester is close to voltage levels of the plateaus, the results may become non-repeatable.



Data Sheets



Product Preview Quad 2-Input NAND Gate

- Outputs Source/Sink 24 mA
- 'ACT00 Has TTL Compatible Inputs





DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
ICC	Maximum Quiescent Supply Current	40	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
ICC	Maximum Quiescent Supply Current	4.0	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$
Ісст	Maximum Additional I _{CC} /Input ('ACT00)	1.5	mA	$ \begin{array}{l} V_{IN} = V_{CC} - 2.1 \ V \\ V_{CC} = 5.5 \ V, \ T_A = Worst \ Case \end{array} $

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

	Parameter	Vcc* (V)		74AC		74AC			
Symbol			$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$T_{A} = -40^{\circ}C$ to +85^{\circ}C $C_{L} = 50 \text{ pF}$		Units	Fig. No.
		ļ	Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay	3.3 5.0	1.0 1.0	7.0 6.0	9.5 8.0	1.0 1.0	10 8.5	ns	3-5
^t PHL	Propagation Delay	3.3 5.0	1.0 1.0	5.5 4.5	8.0 6.5	1.0 1.0	8.5 7.0	ns	3-5

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MC74AC00 • MC74ACT00

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

Symbol	Parameter	Vcc* (V)	$74ACT$ $T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$74ACT$ $T_A = -40^{\circ}C$ $to + 85^{\circ}C$ $C_L = 50 \text{ pF}$		Units	Fig. No.
			^t PLH	Propagation Delay	5.0	1.0	5.5	9.0	1.0
tphl	Propagation Delay	5.0	1.0	4.0	7.0	1.0	8.0	ns	3-5

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
C _{PD}	Power Dissipation Capacitance	30	pF	$V_{CC} = 5.0 V$

5



Product Preview Quad 2-Input NOR Gate

- Outputs Source/Sink 24 mA
- 'ACT02 Has TTL Compatible Inputs



MC74AC02 MC74ACT02



D SUFFIX

CASE 751A-02 PLASTIC

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
Icc	Maximum Quiescent Supply Current	40	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
ICC	Maximum Quiescent Supply Current	4.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

	Parameter	V _{CC} * (V)	74AC T _A = +25°C C _L = 50 pF			$74AC$ $T_A = -40^{\circ}C$ $to +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units	Fig. No.
Symbol									
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay	3.3 5.0	1.0 1.0	5.0 4.0	7.5 6.0	1.0 1.0	8.0 6.5	ns	3-5
^t PHL	Propagation Delay	3.3 5.0	1.0 1.0	5.0 4.5	7.5 6.5	1.0 1.0	8.0 7.0	ns	3-5

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS --- MC74ACT02

(Contact Local Motorola Sales Office)

CAPACITANCE

Symbol	Parameter	Value Түр	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	30	pF	$V_{CC} = 5.0 V$

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.



Product Preview Hex Inverter

- Outputs Source/Sink 24 mA
- 'ACT04 Has TTL Compatible Inputs



DC CHARACTERISTICS (unless otherwise specified)

Symbol	ol Parameter Value Units		Test Conditions	
ICC	Maximum Quiescent Supply Current	40	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = Worst Case$
ICC	Maximum Quiescent Supply Current	4.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$
ICCT	Maximum Additional I _{CC} /Input ('ACT04)	1.5	mA	

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

	Parameter	V _{CC} * (V)		74AC		74AC			
Symbol			$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max	1	
^t PLH	Propagation Delay	3.3 5.0	1.0 1.0	4.5 4.0	9.0 7.0	1.0 1.0	10 7.5	ns	3-5
^t PHL	Propagation Delay	3.3 5.0	1.0 1.0	4.5 3.5	8.5 6.5	1.0 1.0	9.5 7.0	ns	3-5

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MC74AC04 MC74ACT04

HEX INVERTER



5

5-5

MC74AC04 • MC74ACT04

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

			74ACT			74ACT			
Symbol	Parameter	varameter V _{CC} * (V)		T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Fig. No.
			Min	Тур	Max	Min	Max		
tPLH	Propagation Delay	5.0		4.5				ns	3-6
^t PHL	Propagation Delay	5.0		3.9				ns	3-6

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	30	pF	$V_{CC} = 5.0 V$



Product Preview Quad 2-Input AND Gate

- Outputs Source/Sink 24 mA
- 'ACT08 Has TTL Compatible Inputs



MC74AC08 MC74ACT08

QUAD 2-INPUT AND GATE



DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	40	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
lcc	Maximum Quiescent Supply Current	4.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$
ICCT	Maximum Additional I _{CC} /Input ('ACT08)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V$, $T_A =$ Worst Case

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

	Parameter	V _{CC} * (V)		74AC		74AC			
Symbol			$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$T_{A} = -40^{\circ}C$ to +85^{\circ}C CL = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay	3.3 5.0	1.0 1.0	7.5 5.5	9.5 7.5	1.0 1.0	10 8.5	ns	3-5
^t PHL	Propagation Delay	3.3 5.0	1.0 1.0	7.0 5.5	8.5 7.0	1.0 1.0	9.0 7.5	ns	3-5

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MC74AC08 • MC74ACT08

AC CHARACTERISTICS (For Figures and Waveforms --- See Section 3)

	Parameter	V _{CC} * (V)	74ACT T _A = +25°C C _L = 50 pF			$74ACT$ $T_A = -40^{\circ}C$ $to +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units	Fig. No.
Symbol									
			Min	Тур	Max	Min	Max		
tPLH	Propagation Delay	5.0		6.5				ns	3-5
^t PHL	Propagation Delay	5.0		6.7				ns	3-5

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	20	pF	$V_{CC} = 5.0 V$



Product Preview Triple 3-Input NAND Gate

- Outputs Source/Sink 24 mA
- 'ACT10 Has TTL Compatible Inputs



DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
Icc	Maximum Quiescent Supply Current	40	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
lcc	Maximum Quiescent Supply Current	4.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$

AC CHARACTERISTICS (For Figures and Waveforms --- See Section 3)

	Parameter	V _{CC} * (V)	$74AC$ $T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$74AC$ $T_A = -40^{\circ}C$ $to + 85^{\circ}C$ $C_L = 50 \text{ pF}$		Units	Fig. No.
Symbol									
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay	3.3 5.0	1.0 1.0	6.0 4.5	9.5 7.0	1.0 1.0	10.5 8.0	ns	3-5
^t PHL	Propagation Delay	3.3 5.0	1.0 1.0	5.5 4.0	8.5 6.0	1.0 1.0	10 6.5	ns	3-5

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS - MC74ACT10

(Contact Local Motorola Sales Office)

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	25	pF	$V_{CC} = 5.0 V$

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.



MC74AC10

D SUFFIX CASE 751A-02 PLASTIC



Product Preview Triple 3-Input AND Gate

Outputs Source/Sink 24 mA

• 'ACT11 Has TTL Compatible Inputs



MC74AC11 MC74ACT11

TRIPLE 3-INPUT AND GATE



DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	40	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
Icc	Maximum Quiescent Supply Current	4.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

	Parameter	V _{CC} * (V)		74AC		74AC			
Symbol			$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay	3.3 5.0	1.0 1.0	5.5 4.0	9.5 8.0	1.0 1.0	10 8.5	ns	3-5
^t PHL	Propagation Delay	3.3 5.0	1.0 1.0	5.5 4.0	8.5 7.0	1.0 1.0	9.5 7.5	ns	3-5

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS - MC74ACT11

(Contact Local Motorola Sales Office)

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
C _{IN}	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	20	pF	$V_{CC} = 5.0 V$

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.



Product Preview Hex Inverter Schmitt Trigger

The MC74AC14/74ACT14 contains six logic inverters which accept standard CMOS input signals (TTL levels for MC74ACT14) and provide standard CMOS output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. In addition, they have a greater noise margin than conventional inverters.

The MC74AC14/74ACT14 has hysteresis between the positive-going and negative-going input thresholds (typically 1.0 V) which is determined internally by transistor ratios and is essentially insensitive to temperature and supply voltage variations.

- Outputs Source/Sink 24 mA
- 'ACT14 Has TTL Compatible Inputs

FUNCTION TABLE

Input	Output
A	0
L	н
н	L



HEX INVERTER SCHMITT TRIGGER





This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

5

FACT DATA

MC74AC14 • MC74ACT14

Symbol	Parameter	V _{CC} (V)	74AC	74ACT	Units	Test Conditions
ICC	Maximum Quiescent Supply Current		40	40	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = Worst Case$
ŀсс	Maximum Quiescent Supply Current		4.0	4.0	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$
Ісст	Maximum Additional I _{CC} /Input ('ACT14)			1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V$, $T_A =$ Worst Case
V _{t+}	Maximum Positive Threshold	3.0 4.5 5.5	2.2 3.2 3.9	2.0	v	T _A = Worst Case
V _t _	Minimum Negative Threshold	3.0 4.5 5.5	0.5 0.9 1.1	0.8	v	T _A = Worst Case
Vh(max)	Maximum Hysteresis	3.0 4.5 5.5	1.2 1.4 1.6	1.2	v	T _A = Worst Case
Vh(min)	Minimum Hysteresis	3.0 4.5 5.5	0.3 0.4 0.5	0.4	v	T _A = Worst Case

DC CHARACTERISTICS (unless otherwise specified)

AC CHARACTERISTICS (Figures and Waveforms --- See Section 3)

			74AC			74AC			
Symbol	Parameter	V _{CC} * (V)	T	A = +25° CL = 50 p	°C F	T _A = to + C _L =	– 40°C 85°C 50 pF	Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay	3.3 5.0	1.0 1.0	9.5 7.0	13.5 10	1.0 1.0	15 11	ns	3-5
^t PHL	Propagation Delay	3.3 5.0	1.0 1.0	7.5 6.0	11.5 8.5	1.0 1.0	13 9.5	ns	3-5

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC CHARACTERISTICS (Figures and Waveforms - See Section 3)

		V _{CC} * (V)	74ACT			$74ACT$ $T_A = -40^{\circ}C$ $to + 85^{\circ}C$ $C_L = 50 \text{ pF}$		Units	
Symbol	Parameter		T _A = +25°C C _L = 50 pF		Fig. No.				
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay	5.0		7.4				ns	3-5
^t PHL	Propagation Delay	5.0		8.6				ns	3-5

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Түр	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
CPD	Power Dissipation Capacitance	25	рF	$V_{CC} = 5.0 V$



Product Preview Dual 4-Input NAND Gate

- Outputs Source/Sink 24 mA
- 'ACT20 Has TTL Compatible Inputs



DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	40	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
lcc	Maximum Quiescent Supply Current	4.0	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

			74AC			74AC		1	
Symbol	Parameter	ter V _{CC} * (V)	T (A = +25° CL = 50 p	°C F	T _A = to + C _L =	– 40°C 85°C 50 pF	Units	Fig. No.
			Min	Тур	Max	Min	Max		
tPLH	Propagation Delay	3.3 5.0	1.0 1.0	6.0 5.0	8.5 7.0	1.0 1.0	10 8.0	ns	3-5
^t PHL	Propagation Delay	3.3 5.0	1.0 1.0	5.0 4.0	7.0 6.0	1.0 1.0	9.0 7.0	ns	3-5

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC CHARACTERISTICS --- MC74ACT20

(Contact Local Motorola Sales Office)

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	40	pF	$V_{CC} = 5.0 V$

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

DUAL 4-INPUT NAND GATE

N SUFFIX CASE 646-06 PLASTIC.

> D SUFFIX CASE 751A-02 PLASTIC



Product Preview Quad 2-Input OR Gate

Outputs Source/Sink 24 mA

• 'ACT32 Has TTL Compatible Inputs





D SUFFIX CASE 751A-02 PLASTIC

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
ICC	Maximum Quiescent Supply Current	40	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
lcc	Maximum Quiescent Supply Current	4.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$
ICCT	Maximum Additional I _{CC} /Input ('ACT32)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V$, $T_A =$ Worst Case

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

		74AC			74AC				
Symbol	Symbol Parameter V _{CC} * (V)			$T_{A} = -40^{\circ}C$ to +85^{\circ}C C _L = 50 pF		Units	Fig. No.		
		-	Min	Тур	Max	Min	Max]	
^t PLH	Propagation Delay	3.3 5.0	1.0 1.0	7.0 5.5	9.0 7.5	1.0 1.0	10 8.5	ns	3-5
^t PHL	Propagation Delay	3.3 5.0	1.0 1.0	7.0 5.0	8.5 7.0	1.0 1.0	9.0 7.5	ns	3-5

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MC74AC32 • MC74ACT32

AC CHARACTERISTICS (For Figures and Waveforms — See Section	3)
---	----

		V _{CC} * (V)	74ACT			74ACT			Fig. No.
Symbol	Parameter		$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$		$T_{A} = -40^{\circ}C$ to +85^{\circ}C $C_{L} = 50 \text{ pF}$		Units		
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay	5.0		7.2				ns	3-5
tphl	Propagation Delay	5.0		6.6				ns	3-5

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	20	pF	$V_{CC} = 5.0 V$



Product Preview Dual D-Type Positive Edge-Triggered Flip-Flop

The MC74AC74/74ACT74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary $(\Omega, \overline{\Omega})$ outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.

Asynchronous Inputs:

LOW input to \overline{S}_D (Set) sets Q to HIGH level LOW input to \overline{C}_D (Clear) sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on \overline{C}_D and \overline{S}_D makes both Q and \overline{Q} HIGH

- Outputs Source/Sink 24 mA
- 'ACT74 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

D ₁ , D ₂	Data Inputs
CP ₁ , CP ₂	Clock Pulse Inputs
$\overline{C}_{D1}, \overline{C}_{D2}$	Direct Clear Inputs
$\overline{S}_{D1}, \overline{S}_{D2}$	Direct Set Inputs
$\overline{\Omega_1}, \overline{\Omega}_1, \overline{\Omega}_2, \overline{\Omega}_2$	Outputs

TRUTH TABLE (Each Half)

	Inp	Out	puts					
S _D	Ēρ	СР	٥	ā				
L H L H H H	H L L H H H	лЧХ×Х	X X H L X	H L H L Q ₀	лттт <u>о</u>			
$H = HI \\ L = LO \\ X = Im \\ J = LO \\ Q_0(\overline{Q}_0)$	H H L X Q0 Q0 H = HIGH Voltage Level L LOW Voltage Level L LOW Voltage Level L J LOW-to-HIGH Clock Transition Q0(Q0) = Previous Q(Q) before LOW-to-HIGH Clock Transition Q0(Q0) = Previous Q(Q) before LOW-to-HIGH Clock Transition Q0(Q0) = Previous Q(Q) before LOW-to-HIGH Clock Transition <							

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MC74AC74 MC74ACT74

DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP







Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Parameter Value Un		Test Conditions		
lcc	Maximum Quiescent Supply Current	40	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case		
ICC	Maximum Quiescent Supply Current	4.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$		
Ісст	Maximum Additional I _{CC} /Input ('ACT74)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V$, $T_A =$ Worst Case		

5

AC CHARACTERISTICS (Figures and Waveforms - See Section 3)

Symbol			$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$74AC$ $T_A = -40^{\circ}C$ $to + 85^{\circ}C$ $C_L = 50 \text{ pF}$		Units	Fig. No.
	Parameter	V _{CC} * (V)							
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Clock Frequency	3.3 5.0	100 140	125 160		95 125		MHz	3-3
^t PLH	Propagation Delay \overline{C}_{Dn} or \overline{S}_{Dn} to Q_n or \overline{Q}_n	3.3 5.0	1.0 1.0	8.0 6.0	12 9.0	1.0 1.0	13 10	ns	3-6
^t PHL	Propagation Delay C _{Dn} or S _{Dn} to Q _n or Q _n	3.3 5.0	1.0 1.0	10.5 8.0	12 9.5	1.0 1.0	13.5 10.5	ns	3-6
^t PLH	Propagation Delay CP_n to Ω_n or $\overline{\Omega}_n$	3.3 5.0	1.0 1.0	8.0 6.0	13.5 10	1.0 1.0	16 10.5	ns	3-6
^t PHL	Propagation Delay CP_n to Ω_n or $\overline{\Omega}_n$	3.3 5.0	1.0 1.0	8.0 6.0	14 10	1.0 1.0	14.5 10.5	ns	3-6

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

MC74AC74 • MC74ACT74

AC OPERATING REQUIREMENTS

			74	AC	74AC		
Symbol	Parameter	Vcc* (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$		$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF	Units	Fig. No.
			Тур	Guarante	ed Minimum	1	
t _s	Set-up Time, HIGH or LOW D _n to CP _n	3.3 5.0	1.5 1.0	4.0 3.0	4.5 3.0	ns	3-9
^t h	Hold Time, HIGH or LOW D _n to CP _n	3.3 5.0	- 2.0 - 1.5	0 0	0 0	ns	3-9
tw	CP _n or C̄ _{Dn} or S̄ _{Dn} Pulse Width	3.3 5.0	3.0 2.5	5.5 4.5	7.0 5.0	ns	3-6
t _{rec}	Recovery Time Ĉ _{Dn} or Ŝ _{Dn} to CP	3.3 5.0	- 2.5 - 2.0	0 0	0 0	ns	3-9

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS (Figures and Waveforms — See Section 3)

			$74ACT$ $T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			74ACT		Units	Fig. No.
Symbol	Parameter	V _{CC} * (V)				$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF			
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Clock Frequency	5.0	145	210		125		MHz	3-3
^t PLH	Propagation Delay \overline{C}_{Dn} or \overline{S}_{Dn} to Ω_n or $\overline{\Omega}_n$	5.0	1.0	5.5	9.5	1.0	10.5	ns	3-6
^t PHL	Propagation Delay \overline{C}_{Dn} or \overline{S}_{Dn} to Ω_n or $\overline{\Omega}_n$	5.0	1.0	6.0	10	1.0	11.5	ns	3-6
tPLH	Propagation Delay CP_n to Ω_n or $\overline{\Omega}_n$	5.0	1.0	7.5	11	1.0	13	ns	3-6
^t PHL	Propagation Delay CP_n to Ω_n or $\overline{\Omega}_n$	5.0	1.0	6.0	10	1.0	11.5	ns	3-6

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

			74/	АСТ	74ACT	Units	Fig. No.
Symbol	Parameter	V _{CC} * (V)	T _A = C _L =	+25℃ 50 pF	$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF		
			Тур	Guarant	eed Minimum		
ts	Set-up Time, HIGH or LOW D _n to CP _n	5.0	1.0	3.0	3.5	ns	3-9
t _h	Hold Time, HIGH or LOW D _n to CP _n	5.0	-0.5	1.0	1.0	ns	3-9
tw	CP _n or C̄ _{Dn} or S̄ _{Dn} Pulse Width	5.0	3.0	5.0	6.0	ns	3-6
t _{rec}	Recovery Time Ĉ _{Dn} or Ŝ _{Dn} to CP	5.0	- 2.5	0	0	ns	3-9

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	35	pF	$V_{CC} = 5.0 V$



Product Preview Quad 2-Input Exclusive-OR Gate

Outputs Source/Sink 24 mA





QUAD 2-INPUT EXCLUSIVE-OR GATE



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions		
ICC	Maximum Quiescent Supply Current	40	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case		
lcc	Maximum Quiescent Supply Current	4.0	μΑ	$V_{IN} = V_{CC} \text{ or Ground},$ $V_{CC} = 5.5 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$		

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

·		Vcc* (V)	74AC T _A = +25°C C _L = 50 pF			$74AC$ $T_A = -40^{\circ}C$ $to + 85^{\circ}C$ $C_L = 50 \text{ pF}$		Units	Fig. No.
Symbol	Parameter								
			Min	Тур	Max	Min	Мах		
^t PLH	Propagation Delay Inputs to Outputs	3.3 5.0		6.0 4.5				ns	3-5
^t PHL	Propagation Delay Inputs to Outputs	3.3 5.0		6.5 4.5				ns	3-5

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance		pF	$V_{CC} = 5.0 V$

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.



Product Preview Dual JK Positive **Edge-Triggered Flip-Flop**

The MC74AC109/74ACT109 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip-flop (refer to MC74AC74/74ACT74 data sheet) by connecting the J and \overline{K} inputs together.

Asynchronous Inputs:

- LOW input to SD (Set) sets Q to HIGH level LOW input to \overline{C}_D (Clear) sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on \overline{C}_{D} and \overline{S}_{D} makes both Q and \overline{Q} HIGH
- Outputs Source/Sink 24 mA
- 'ACT109 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

$J_1, J_2, \overline{K}_1, \overline{K}_2$	Data Inputs
CP1, CP2	Clock Pulse Inputs
$\overline{C}_{D1}, \overline{C}_{D2}$	Direct Clear Inputs
S _{D1} , S _{D2}	Direct Set Inputs
$\overline{\Omega_1}, \overline{\Omega_2}, \overline{\overline{\Omega}_1}, \overline{\overline{\Omega}_2}$	Outputs

TRUTH TABLE

		Inputs			Out	puts
S _D	\overline{c}_{D}	СР	J	ĸ	۵	ō
L	н	х	х	Х	н	L
н	L	х	х	X	L	н
L	L	х	х	X	н	н
н	н	Г	L	L	L	н
н	н	5	н	L	Тор	gle
н	н	Г	L	н	Q ₀	$\overline{\Omega}_{0}$ -
н	н	Г	н	н	н	Ľ
н	н	L	X	х	Q0	<u>0</u> 0-

HIGH Voltage Level

L = LOW Voltage Level \int = LOW-to-HIGH Clock Transition

= Immaterial

 $Q_0(\overline{\Omega}_0) = Previous Q_0(\overline{\Omega}_0)$ before LOW-to-HIGH Transition of Clock

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MC74AC109 **MC74ACT109**

DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP





FACT DATA

MC74AC109 • MC74ACT109



LOGIC DIAGRAM (one half shown)

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	40	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
lcc	Maximum Quiescent Supply Current	4.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$
Ісст	Maximum Additional I _{CC} /Input ('ACT109)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V$, $T_A =$ Worst Case

AC CHARACTERISTICS (Figures and Waveforms --- See Section 3)

Symbol	Parameter		$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$74AC$ $T_A = -40^{\circ}C$ $to + 85^{\circ}C$ $C_L = 50 \text{ pF}$		Units	Fig. No.
		V _{CC} * (V)							
			Min	Тур	Max	Min	Max		
fmax	Maximum Clock Frequency	3.3 5.0	125 150	150 175		100 125		MHz	3-3
^t PLH	Propagation Delay CP_n to Ω_n or $\overline{\Omega}_n$	3.3 5.0	1.0 1.0	8.0 6.0	13.5 10	1.0 1.0	16 10.5	ns	3-6
^t PHL	Propagation Delay CP_n to Ω_n or $\overline{\Omega}_n$	3.3 5.0	1.0 1.0	8.0 6.0	14 10	1.0 1.0	14.5 10.5	ns	3-6
^t PLH	Propagation Delay \overline{C}_{Dn} or \overline{S}_{Dn} to Ω_n or $\overline{\Omega}_n$	3.3 5.0	1.0 1 <i>.</i> 0	8.0 6.0	12 9.0	1.0 1.0	13 10	ns	3-6
^t PHL	Propagation Delay \overline{C}_{Dn} or \overline{S}_{Dn} to Ω_n or $\overline{\Omega}_n$	3.3 5.0	1.0 1.0	10 7.5	12 9.5	1.0 1.0	13.5 10.5	ns	3-6

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

MC74AC109 • MC74ACT109

AC OPERATING REQUIREMENTS

	Parameter	Vcc* (V)	74	AC	74AC	Units	Fig. No.
Symbol			T _A = C _L =	+25°C 50 pF	$T_{A} = -40^{\circ}C$ to +85^{\circ}C C _L = 50 pF		
			Тур	Guarante	eed Minimum		
t _s	Set-up Time, HIGH or LOW J _n or K _n to CP _n	3.3 5.0	3.5 2.0	6.5 4.5	7.5 5.0	ns	3-9
th	Hold Time, HIGH or LOW J_n or \overline{K}_n to CP_n	3.3 5.0	1.5 0.5	0 0.5	0 0.5	ns	3-9
tw	Pulse Width CP _n or C̄ _{Dn} or S̄ _{Dn}	3.3 5.0	2.0 2.0	4.0 3.5	4.5 3.5	ns	3-6
t _{rec}	Recovery Time Ĉ _{Dn} or Ŝ _{Dn} to CP	3.3 5.0	-2.5 -1.5	0 0	0 0	ns	3-9

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS (Figures and Waveforms — See Section 3)

	Parameter	V _{CC} * (V)	$74ACT$ $T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$74ACT$ $T_A = -40^{\circ}C$ $to + 85^{\circ}C$ $C_L = 50 \text{ pF}$		Units	Fig. No.
Symbol									
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Clock Frequency	5.0	145	210		125		MHz	3-3
^t PLH	Propagation Delay CP_n to Ω_n or $\overline{\Omega}_n$	5.0	1.0	7.0	11	1.0	13	ns	3-6
^t PHL	Propagation Delay CP_n to Ω_n or $\overline{\Omega}_n$	5.0	1.0	6.0	10	1.0	11.5	ns	3-6
^t PLH	Propagation Delay Ĉ _{Dn} or Ŝ _{Dn} to Q _n or ℚ _n	5.0	1.0	5.5	9.5	1.0	10.5	ns	3-6
^t PHL	Propagation Delay Ĉ _{Dn} or Ŝ _{Dn} to Q _n or Q _n	5.0	1.0	6.0	10	1.0	11.5	ns	3-6

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

	Parameter	Vcc* (V)	74/	ACT	74ACT	Units	Fig. No.
Symbol			T _A = C _L =	+ 25°C 50 pF	$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF		
			Тур	Guarante	eed Minimum		
t _s	Set-up Time, HIGH or LOW J _n or K _n to CP _n	5.0	0.5	2.0	2.5	ns	3-9
th	Hold Time, HIGH or LOW J_n or \overline{K}_n to CP $_n$	5.0	0	2.0	2.0	ns	3-9
t _w	Pulse Width CP _n or C̄ _{Dn} or S̄ _{Dn}	5.0	3.0	5.0	6.0	ns	3-6
t _{rec}	Recovery Time \overline{C}_{Dn} or \overline{S}_{Dn} to CP	5.0	-2.5	0	0	ns	3-9

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	35	pF	$V_{CC} = 5.0 V$

5



Product Preview 1-of-8 Decoder/Demultiplexer

The MC74AC138/74ACT138 is a high-speed 1-of-8 decoder/demultiplexer. This device is ideally suited for high-speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using just three MC74AC138/74ACT138 devices or a 1-of-32 decoder using four MC74AC138/74ACT138 devices and one inverter.

- Demultiplexing Capability
- Multiple Input Enable for Easy Expansion
- Active LOW Mutually Exclusive Outputs
- Outputs Source/Sink 24 mA
- 'ACT138 Has TTL Compatible Inputs



PIN NAMES

$A_0 - A_2$	Address Inputs
$\overline{E}_1 - \overline{E}_2$	Enable Inputs
E3	Enable Input
$\overline{O}_0 - \overline{O}_7$	Outputs

1-OF-8 DECODER/ DEMULTIPLEXER





This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.
FUNCTIONAL DESCRIPTION

The MC74AC138/74ACT138 high-speed 1-of-8 decoder/ demultiplexer accepts three binary weighted inputs (A0, A1, A2) and, when enabled, provides eight mutually exclusive active-LOW outputs ($\overline{O}_0-\overline{O}_7$). The MC74AC138/ 74ACT138 features three Enable inputs, two active-LOW $(\overline{E}_1, \overline{E}_2)$ and one active-HIGH (E₃). All outputs will be HIGH unless \overline{E}_1 and \overline{E}_2 are LOW and \overline{E}_3 is HIGH. This multiple enabled function allows easy parallel expansion of the

device to a 1-of-32 (5 lines to 32 lines) decoder with just four MC74AC138/74ACT138 devices and one inverter (See Figure a). The MC74AC138/74ACT138 can be used as an 8-output demultiplexer by using one of the active LOW Enable inputs as the data input and the other Enable inputs as strobes. The Enable inputs which are not used must be permanently tied to their appropriate active-HIGH or active-LOW state.

TRUTH TABLE

		Inp	uts						Out	puts			
Ē1	Ē2	E3	A ₀	A ₁	A ₂	ō0	ō1	ō2	\overline{O}_3	\overline{O}_4	\overline{O}_5	<u>0</u> 6	07
H X X	X H X	X X	X X X	X X X	X X X	нн	нн	нн	H H H	H H H	нн	H H H	H H H
		H H H H	L H L	L L H H		L H H	H L H	H H L H	H H H L	: н н н	н н н	н н н	н н н
	L L L	H H H H	L H L H	L L H H	H H H H H H H H	H H H H	H H H H H H	H H H H H	H H H H	L H H H	H L H H	H H L H	Н Н Н L

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial



LOGIC DIAGRAM

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

FACT DATA

MC74AC138 • MC74ACT138

Figure a: Expansion to 1-of-32 Decoding



DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	80	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
ICC	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$
ICCT	Maximum Additional I _{CC} /Input ('ACT138)	1.5	mA	$ \begin{array}{l} V_{IN} = V_{CC} - 2.1 \ V \\ V_{CC} = 5.5 \ V, \ T_A = Worst \ Case \end{array} $

5-25

MC74AC138 9 MC74ACT138

				74AC		74	AC		
Symbol	Parameter	V _{CC} * (V)	T	$ \begin{array}{c} T_{A} \; = \; +25^{\circ}C \\ C_{L} \; = \; 50 \; pF \end{array} \qquad \begin{array}{c} T_{A} \; = \; -40^{\circ}C \\ to \; +85^{\circ}C \\ C_{L} \; = \; 50 \; pF \end{array} $			Units	Fig. No.	
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay A _n to Ō _n	3.3 5.0	1.0 1.0	8.5 6.5	13 9.5	1.0 1.0	15 10.5	ns	3-6
^t PHL	Propagation Delay A _n to Ō _n	3.3 5.0	1.0 1.0	8.0 6.0	12.5 9.0	1.0 1.0	14 10.5	ns	3-6
^t PLH	Propagation Delay E_1 or E_2 to \overline{O}_n	3.3 5.0	1.0 1.0	11 8.0	15 11	1.0 1.0	16 12	ns	3-6
^t PHL	Propagation Delay \overline{E}_1 or \overline{E}_2 to \overline{O}_n	3.3 5.0	1.0 1.0	9.5 7.0	13.5 9.5	1.0 1.0	15 10.5	ns	3-6
^t PLH	Propagation Delay E_3 to \overline{O}_n	3.3 5.0	1.0 1.0	11 8.0	15.5 11	1.0 1.0	16.5 12.5	ns	3-6
^t PHL	Propagation Delay E_3 to \overline{O}_n	3.3 5.0	1.0 1.0	8.5 6.0	13 8.0	1.0 1.0	14 9.5	ns	3-6

AC CHARACTERISTICS (Figures and Waveforms — See Section 3)

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS (Figures and Waveforms --- See Section 3)

				74ACT		744	АСТ		
Symbol	Parameter	$\begin{array}{c} V_{CC}^{*} & T_{A} = +25^{\circ}C \\ (V) & C_{L} = 50 \text{ pF} \end{array}$			rC F	T _A = to + C _L =	– 40°C 85°C 50 pF	Units	Fig. No.
			Min	Тур	Max	Min	Мах	1.1	
^t PLH	Propagation Delay A_n to \overline{O}_n	5.0	1.0	7.0	10.5	1.0	11.5	ns	3-6
^t PHL	Propagation Delay A_n to \overline{O}_n	5.0	1.0	6.5	10.5	1.0	11.5	ns	3-6
^t PLH	Propagation Delay \overline{E}_1 or \overline{E}_2 to \overline{O}_n	5.0	1.0	8.0	11.5	1.0	12.5	ns	3-6
^t PHL	Propagation Delay \overline{E}_1 or \overline{E}_2 to \overline{O}_n	5.0	1.0	7.5	11.5	1.0	12.5	ns	3-6
^t PLH	Propagation Delay E_3 to \overline{O}_n	5.0	1.0	8.0	12	1.0	13	ns	3-6
^t PHL	Propagation Delay E_3 to \overline{O}_n	5.0	1.0	6.5	10.5	1.0	11.5	ns	3-6

*Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Тур	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	60	pF	$V_{CC} = 5.0 V$



Product Preview Dual 1-of-4 Decoder/Demultiplexer

The MC74AC139/74ACT139 is a high-speed, dual 1-of-4 decoder/demultiplexer. The device has two independent decoders, each accepting two inputs and providing four mutually-exclusive active-LOW outputs. Each decoder has an active-LOW Enable input which can be used as a data input for a 4-output demultiplexer. Each half of the MC74AC139/74ACT139 can be used as a function generator providing all four minterms of two variables.

- Multifunction Capability
- Two Completely Independent 1-of-4 Decoders
- Active LOW Mutually Exclusive Outputs
- Outputs Source/Sink 24 mA
- ACT139 Has TTL Compatible Inputs



DUAL 1-OF-4 DECODER/DEMULTIPLEXER



		-
Ē _a 🚺	/	16 V _C (
A _{0a} 2		15 Ē _b
A _{1a} 3		14 Aot
ō _{0a} 4		13 A _{1b}
0 _{1a} 5		12 Ō _{0t}
0 _{2a} 6		11 0 _{1t}
ō _{3a} 7		10 0 _{2b}
GND 8		9 0 _{3t}

LOGIC SYMBOL



PIN NAMES

TRUTH TABLE

	Inputs		Outputs					
Ē	A ₀	A ₁	\overline{O}_0	\overline{O}_1	\overline{O}_2	\overline{O}_3		
н	Х	Х	н	н	н	н		
L	L	L	L	н	н	н		
L	н	L	н	L	н	н		
L -	L	н	н	н	L	н		
L	н	н	н	н	н	L		

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

FUNCTIONAL DESCRIPTION

The MC74AC139/74ACT139 is a high-speed dual 1-of-4 decoder/demultiplexer. The device has two independent decoders, each of which accepts two binary weighted inputs (A₀-A₁) and provides four mutually exclusive active-LOW outputs (\overline{O}_0 - \overline{O}_3). Each decoder has an active-LOW enable (\overline{E}). When \overline{E} is HIGH all outputs are forced HIGH. The enable can be used as the data input for a 4-output demultiplexer application. Each half of the MC74AC139/74ACT139 generates all four minterms of two variables. These four minterms are useful in some applications, replacing multiple gate functions as shown in Figure a, and thereby reducing the number of packages required in a logic network.

Figure a: Gate Functions (each half)



MC74AC139 • MC74ACT139

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
ICC	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$

AC CHARACTERISTICS (Figures and Waveforms --- See Section 3)

				74AC		74AC			
Symbol	Parameter	Vcc* (V)	T ($T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$T_{A} = -40^{\circ}C$ to +85^{\circ}C $C_{L} = 50 \text{ pF}$		Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay A_n to \overline{O}_n	3.3 5.0	1.0 1.0	8.0 6.5	11.5 8.5	1.0 1.0	13 9.5	ns	3-6
^t PHL	Propagation Delay A _n to Ō _n	3.3 5.0	1.0 1.0	7.0 5.5	10 7.5	1.0 1.0	11 8.5	ns	3-6
^t PLH	Propagation Delay \overline{E}_n to \overline{O}_n	3.3 5.0	1.0 1.0	9.5 7.0	12 8.5	1.0 1.0	13 10	ns	3-6
^t PHL	Propagation Delay \overline{E}_n to \overline{O}_n	3.3 5.0	1.0 1.0	8.0 6.0	10 7.5	1.0 1.0	11 8.5	ns	3-6

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS (Figures and Waveforms - See Section 3)

			74ACT			74ACT				
Symbol	Parameter	V _{CC} * (V)	T ($T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF		Fig. No.	
			Min	Тур	Max	Min	Max]		
^t PLH	Propagation Delay A _n to Ō _n	5.0	1.0	6.0	8.5	1.0	9.5	ns	3-6	
^t PHL	Propagation Delay A _n to Ō _n	5.0	1.0	6.0	9.5	1.0	10.5	ns	3-6	
^t PLH	Propagation Delay \overline{E}_n to \overline{O}_n	5.0	1.0	7.0	10	1.0	11	ns	3-6	
^t PHL	Propagation Delay \overline{E}_n to \overline{O}_n	5.0	1.0	7.0	9.5	1.0	10.5	ns	3-6	

*Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	40	pF	$V_{CC} = 5.0 V$

5



Product Preview 1-of-8 Decoder/Demultiplexer

The MC74AC151/74ACT151 is a high-speed 8-input digital multiplexer. It provides, in one package, the ability to select one line of data from up to eight sources. The MC74AC151/74ACT151 can be used as a universal function generator to generate any logic function of four variables. Both true and complementary outputs are provided.

- Outputs Source/Sink 24 mA
- 'ACT151 Has TTL Compatible Inputs



PIN NAMES

10-17	Data Inputs
$S_0 - S_2$	Select Inputs
Ē	Enable Input
Z	Data Output
Z	Inverted Data Output

TRUTH TABLE

	Inp	Out	puts		
Ē	S ₂	S ₁	S ₀	Z	Z
н	Х	Х	Х	н	L
L	L	L	L	Ĩο	10
L	L	L	н	Ī	11
L	L	н	L	Ī2	12
L	L	н	н	Ī3	13
L	н	L	L	Ī4	14
L	н	L	н	Ī5	15
L	н	н	L	Ĩ6	16
L	н	н	н	Ī7	17
H = HIGH Voltage Level					

L = LOW Voltage Level

X = Immaterial

MC74AC151 MC74ACT151







This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MC74AC151 • MC74ACT151

FUNCTIONAL DESCRIPTION

The MC74AC151/74ACT151 is a logic implementation of a single pole, 8-position switch with the switch position controlled by the state of three Select inputs, S_0 , S_1 , S_2 . Both true and complementary outputs are provided. The Enable input (\overline{E}) is active LOW. When it is not activated, the complementary output is HIGH and the true output is LOW regardless of all other inputs. The logic function provided at the output is:

 $\begin{array}{l} Z = \overline{E} \bullet (I_0 \cdot \overline{S}_0 \cdot \overline{S}_1 \bullet \overline{S}_2 + I_1 \bullet S_0 \bullet \overline{S}_1 \bullet \overline{S}_2 + \\ & I_2 \bullet \overline{S}_0 \bullet S_1 \bullet \overline{S}_2 + I_3 \bullet S_0 \bullet S_1 \bullet \overline{S}_2 + \\ & I_4 \bullet \overline{S}_0 \bullet \overline{S}_1 \bullet S_2 + I_5 \bullet S_0 \bullet \overline{S}_1 \bullet S_2 + \\ & I_6 \bullet \overline{S}_0 \bullet S_1 \bullet S_2 + I_7 \bullet S_0 \bullet S_1 \bullet S_2) \end{array}$

The MC74AC151/74ACT151 provides the ability, in one package, to select from eight sources of data or control information. By proper manipulation of the inputs, the MC74AC151/74ACT151 can provide any logic function of four variables and its complement.



LOGIC DIAGRAM

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
ICC	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
ICC	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$
Ісст	Maximum Additional I _{CC} /Input ('ACT151)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V$, $T_A =$ Worst Case

AC CHARACTERISTICS (Figures and Waveforms — See Section 3)

	Parameter			74AC		74	AC		
Symbol		V _{CC} * (V)	Т	A = +25° CL = 50 p	°C F	Τ _Α = to + C _L =	– 40°C 85°C 50 pF	Units	Fig. No.
			Min	Тур	Мах	Min	Max		
^t PLH	Propagation Delay S _n to Z or Z	3.3 5.0	1.0 1.0	11.5 8.5	18 13	1.0 1.0	20 15	ns	3-6
^t PHL	Propagation Delay S _n to Z or Z	3.3 5.0	1.0 1.0	12 8.5	18 13	1.0 1.0	20 15	ns	3-6
^t PLH	Propagation Delay Ē to Z or Ī	3.3 5.0	1.0 1.0	8.0 6.0	13 10	1.0 1.0	14 11	ns	3-6
^t PHL	Propagation Delay Ē to Z or Ī	3.3 5.0	1.0 1.0	8.5 6.5	13 10	10 1.0	14 11	ns	3-6
^t PLH	Propagation Delay I _n to Z or Z	3.3 5.0	1.0 1.0	9.5 7.0	14 10.5	1.0 1.0	15.5 11	ns	3-5
^t PHL	Propagation Delay I _n to Z or Z	3.3 5.0	1.0 1.0	9.5 7.0	15 11	1.0 1.0	16 12	ns	3-5

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

MC74AC151 • MC74ACT151

				74ACT		74	ACT		
Symbol	Parameter	V _{CC} * (V)	Т	Č _A = +25 C _L = 50 p	°C ŀF	T _A = to + C _L =	– 40°C 85°C 50 pF	Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay S _n to Z	5.0	1.0	12.5	15.5	1.0	17	ns	3-6
^t PHL	Propagation Delay S _n to Z	5.0	1.0	12.5	15.5	1.0	16.5	ns	3-6
^t PLH	Propagation Delay S _n to Z	5.0	1.0	12.5	15	1.0	16.5	ns	3-6
^t PHL	Propagation Delay S _n to Z	5.0	1.0	12.5	16.5	1.0	18.5	ns	3-6
^t PLH	Propagation Delay Ē to Z	5.0	1.0	10	9.5	1.0	10	ns	3-6
^t PHL	Propagation Delay Ē to Z	5.0	1.0	10.5	9.0	1.0	10	ns	3-6
^t PLH	Propagation Delay E to Z	5.0	1.0	10	8.5	1.0	9.5	ns	3-6
^t PHL	Propagation Delay E to Z	5.0	1.0	10.5	10	1.0	10.5	ns	3-6
tPLH	Propagation Delay I _n to Z	5.0	1.0	11	11.5	1.0	12.5	ns	3-6
tPHL	Propagation Delay I _n to Z	5.0	1.0	11	12	1.0	13.5	ns	3-6
^t PLH	Propagation Delay I _n to Z	5.0	1.0	11	12	1.0	13	ns	3-6
^t PHL	Propagation Delay I _n to Z	5.0	1.0	11	12.5	1.0	14	'ns	3-6

AC CHARACTERISTICS (Figures and Waveforms — See Section 3)

*Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	70	pF	$V_{CC} = 5.0 V$



Product Preview **Dual 4-Input Multiplexer**

The MC74AC153/74ACT153 is a high-speed dual 4-input multiplexer with common select inputs and individual enable inputs for each section. It can select two lines of data from four sources. The two buffered outputs present data in the true (non-inverted) form. In addition to multiplexer operation, the MC74AC153/ 74ACT153 can act as a function generator and generate any two functions of three variables.

Outputs Source/Sink 24 mA

'ACT153 Has TTL Compatible Inputs





PIN NAMES

l _{0a} -l _{3a}	Side A Data Inputs
10b-13b	Side B Data Inputs
S ₀ , S ₁	Common Select Inputs
Ēa	Side A Enable Input
Ēb	Side B Enable Input
Za	Side A Output
Zh	Side B Output

TRUTH TABLE

Sel Inp	ect uts	Inputs (a or b)					Output
S ₀	S ₁	Ē	10	11	I2	13	Z
Х	Х	н	Х	Х	Х	Х	L
L	L	L	L	X	X	X	L
L	L.	L	H I	x	X	X	н
Н.	L	L	x	L	x	x	L
н.	Ļ	L	x	н	x	x	н
L	н	L	X	X	L	X	L
L	H	L	X	X	н	X	н
Η	н	L	X	X	X	L	L
н	н	L	X	X	X	н	н

L = LOW Voltage Level

X = Immaterial

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

DUAL 4-INPUT MULTIPLEXER





MC74AC153 • MC74ACT153

FUNCTIONAL DESCRIPTION

LOGIC DIAGRAM

The MC74AC153/74ACT153 is a dual 4-input multiplexer. It can select two bits of data from up to four sources under the control of the common Select inputs (S₀, S₁). The two 4-input multiplexer circuits have individual active-LOW Enables ($\overline{E}_a, \overline{E}_b$) which can be used to strobe the outputs independently. When the Enables ($\overline{E}_a, \overline{E}_b$) are HIGH, the corresponding outputs (Z_a, Z_b) are forced LOW. The MC74AC153/74ACT153 is the logic

implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two Select inputs. The logic equations for the outputs are shown below.

 $\begin{array}{l} Z_{a} = \overline{E}_{a} \cdot (I_{0a} \cdot \overline{S}_{1} \cdot \overline{S}_{0} + I_{1a} \cdot \overline{S}_{1} \cdot S_{0} + I_{2a} \cdot S_{1} \cdot \overline{S}_{0} + I_{3a} \cdot S_{1} \cdot S_{0}) \\ Z_{b} = \overline{E}_{b} \cdot (I_{0b} \cdot \overline{S}_{1} \cdot \overline{S}_{0} + I_{1b} \cdot \overline{S}_{1} \cdot S_{0} + I_{2b} \cdot S_{1} \cdot \overline{S}_{0} + I_{3b} \cdot S_{1} \cdot S_{0}) \end{array}$

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

FACT DATA

MC74AC153 • MC74ACT153

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
Icc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
lcc	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$

AC CHARACTERISTICS (Figures and Waveforms — See Section 3)

	Parameter	V _{CC} * (V)		74AC		74,	74AC		
Symbol			T, C	A = +25° L = 50 pl	C F	T _A = to + C _L =	– 40°C 85°C 50 pF	Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay S _n to Z _n	3.3 5.0	1.0 1.0	9.5 6.5	15 11	1.0 1.0	17.5 12.5	ns	3-6
^t PHL	Propagation Delay S _n to Z _n	3.3 5.0	1.0 1.0	8.5 6.5	14.5 11	1.0 1.0	16.5 12	ns	3-6
^t PLH	Propagation Delay \overline{E}_n to Z_n	3.3 5.0	1.0 1.0	8.0 5.5	13.5 9.5	1.0 1.0	16 11	ns	3-6
^t PHL	Propagation Delay Ē _n to Z _n	3.3 5.0	1.0 1.0	7.0 5.0	11 8.0	1.0 1.0	12.5 9.0	ns	3-6
tPLH	Propagation Delay I _n to Z _n	3.3 5.0	1.0 1.0	7.5 5.5	12.5 9.0	1.0 1.0	14.5 10.5	ns	3-5
^t PHL	Propagation Delay I _n to Z _n	3.3 5.0	1.0 1.0	7.0 5.0	11.5 8.5	1.0 1.0	13 10	ns	3-5

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS (Figures and Waveforms - See Section 3)

	Parameter			74ACT		74ACT			
Symbol		V _{CC} * (V)	Т	A = +25° CL = 50 p	°C F	TA = to + CL =	– 40°C 85°C 50 pF	Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay S _n to Z _n	5.0	1.0	7.0	11.5	1.0	13.5	ns	3-6
^t PHL	Propagation Delay S _n to Z _n	5.0	1.0	7.0	11.5	1.0	13.5	ns	3-6
^t PLH	Propagation Delay Ē _n to Z _n	5.0	1.0	6.5	10.5	1.0	12.5	ns	3-6
^t PHL	Propagation Delay Ē _n to Z _n	5.0	1.0	6.0	9.5	1.0	11	ns	3-6
^t PLH	Propagation Delay I _n to Z _n	5.0	1.0	5.5	9.5	1.0	11	ns	3-5
^t PHL	Propagation Delay I _n to Z _n	5.0	1.0	5.5	9.5	1.0	11	ns	3-5

*Voltage Range 5.0 is 5.0 V $\pm\,$ 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	65	pF	$V_{CC} = 5.0 V$



Product Preview Quad 2-Input Multiplexer

The MC74AC157/74ACT157 is a high-speed quad 2-input multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four outputs present the selected data in the true (noninverted) form. The MC74AC157/74ACT157 can also be used as a function generator.

- Outputs Source/Sink 24 mA
- 'ACT157 Has TTL Compatible Inputs





PIN NAMES

l0a-l0d	Source 0 Data Inputs
l _{1a} -l _{1d}	Source 1 Data Inputs
Ē	Enable Input
S	Select Input
Z _a –Z _d	Outputs

TRUTH TABLE

	Inp	Outputs		
Ē	S	10	1	Z
н	х	х	X	L
L	н	X	L	L
L	н	X	н	н
L	L	L	X	L
L	L	н	x	н

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

MC74AC157 MC74ACT157

QUAD 2-INPUT MULTIPLEXER





This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

FACT DATA

MC74AC157 • MC74ACT157

FUNCTIONAL DESCRIPTION

The MC74AC157/74ACT157 is a quad 2-input multiplexer. It selects four bits of data from two sources under the control of a common Select input (S). The Enable input (\overline{E}) is active-LOW. When \overline{E} is HIGH, all of the outputs (Z) are forced LOW regardless of all other inputs. The MC74AC157/74ACT157 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

Za	=	$\overline{E} \cdot (I_{1a} \cdot S + I_{0a} \cdot \overline{S})$
Zb	=	$\overline{E} \cdot (I_{1b} \cdot S + I_{0b} \cdot \overline{S})$
Zc	=	$\overline{E} \cdot (I_{1c} \cdot S + I_{0c} \cdot \overline{S})$
Zd	=	$\overline{E} \cdot (I_{1d} \cdot S + I_{0d} \cdot \overline{S})$

A common use of the MC74AC157/74ACT157 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The MC74AC157/74ACT157 can generate any four of the sixteen different functions of two variables with one variable common. This is useful for implementing gating functions.



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MC74AC157 • MC74ACT157

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
ICC	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
ICC	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$

AC CHARACTERISTICS (Figures and Waveforms - See Section 3)

				74AC		74	AC		
Symbol	Parameter	V _{CC} * (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$T_{A} = -40^{\circ}C$ to +85^{\circ}C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Мах	Min	Max		
^t PLH	Propagation Delay S to Z _n	3.3 5.0	1.0 1.0	7.0 5.5	11.5 9.0	1.0 1.0	13 10	ns	3-6
^t PHL	Propagation Delay S to Z _n	3.3 5.0	1.0 1.0	6.5 5.0	11 8.5	1.0 1.0	12 9.5	ns	3-6
^t PLH	Propagation Delay Ē to Z _n	3.3 5.0	1.0 1.0	7.0 5.5	11.5 9.0	1.0 1.0	13 10	ns	3-6
^t PHL	Propagation Delay Ē _n to Z _n	3.3 5.0	1.0 1.0	6.5 5.5	11 9.0	1.0 1.0	12 9.5	ns	3-6
^t PLH	Propagation Delay I _n to Z _n	3.3 5.0	1.0 1.0	5.0 4.0	8.5 6.5	1.0 1.0	9.0 7.0	ns	3-5
^t PHL	Propagation Delay I _n to Z _n	3.3 5.0	1.0 1.0	5.0 4.0	8.0 6.5	1.0 1.0	9.0 7.0	ns	3-5

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS (Figures and Waveforms --- See Section 3)

	Parameter		$74ACT$ $T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$74ACT$ $T_A = -40^{\circ}C$ $to + 85^{\circ}C$ $C_L = 50 \text{ pF}$		Units	Fig. No.
Symbol		V _{CC} * (V)							
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay S to Z _n	5.0	1.0	5.5	9.0	1.0	10	ns	3-6
^t PHL	Propagation Delay S to Z _n	5.0	1.0	5.5	9.5	1.0	10.5	ns	3-6
^t PLH	Propagation Delay Ē _n to Z _n	5.0	1.0	6.0	10	1.0	11.5	ns	3-6
^t PHL	Propagation Delay \overline{E}_n to Z_n	5.0	1.0	5.0	8.5	1.0	9.0	n	3-6
^t PLH	Propagation Delay I _n to Z _n	5.0	1.0	4.0	7.0	1.0	8.5	ns	3-5
^t PHL	Propagation Delay I _n to Z _n	5.0	1.0	4.5	7.5	1.0	8.5	ns	3-5

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	50	pF	$V_{CC} = 5.0 V$

5-39



Product Preview Quad 2-Input Multiplexer

The MC74AC158/74ACT158 is a high-speed quad 2-input multiplexer. It selects four bits of data from two sources using the common Select and Enable inputs. The four buffered outputs present the selected data in the inverted form. The MC74AC158/74ACT158 can also be used as a function generator.

- Outputs Source/Sink 24 mA
- ACT158 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

l0a-l0d	Source 0 Data Inputs
11a-11d	Source 1 Data Inputs
Ē	Enable Input
S	Select Input
Za-Zd	Inverted Outputs

TRUTH TABLE

	Inp	Outputs		
Ē	S	10	11	Z
н	Х	X	Х	н
L	L	L	X	н
L	L	н	X	L
L	н	X	L	н
L	Н	х	н	L

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

MC74AC158 MC74ACT158

QUAD 2-INPUT MULTIPLEXER



This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MC74AC158 • MC74ACT158

FUNCTIONAL DESCRIPTION

The MC74AC158/74ACT158 quad 2-input multiplexer selects four bits of data from two sources under the control of a common Select input (S) and presents the data in inverted form at the four outputs. The Enable input (\overline{E}) is active-LOW. When \overline{E} is HIGH, all of the outputs (\overline{Z}) are forced HIGH regardless of all other inputs. The MC74AC158/74ACT158 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input.

A common use of the MC74AC158/74ACT158 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The MC74AC158/74ACT158 can generate four functions of two variables with one variable common. This is useful for implementing gating functions.



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MC74AC158 • MC74ACT158

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
lcc	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$
Iсст	Maximum Additiona I _{CC} /Input ('ACT158)	1.5	mA	

DC CHARACTERISTICS (unless otherwise specified)

AC CHARACTERISTICS (Figures and Waveforms — See Section 3)

	Parameter		$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$74AC$ $T_A = -40^{\circ}C$ $to + 85^{\circ}C$ $C_L = 50 \text{ pF}$		Units	Fig. No.
Symbol		V _{CC} * (V)							
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay S to Z _n	3.3 5.0	1.0 1.0	7.0 5.5	11.5 9.0	1.0 1.0	12.5 9.5	ns	3-6
^t PHL	Propagation Delay S to Z _n	3.3 5.0	1.0 1.0	7.0 5.5	11.5 9.0	1.0 1.0	12.5 10	ns	3-6
^t PLH	Propagation Delay Ē to Z̄ _n	3.3 5.0	1.0 1.0	7.5 6.0	12 9.5	1.0 1.0	13 10.5	ns	3-6
^t PHL	Propagation Delay \overline{E}_n to \overline{Z}_n	3.3 5.0	1.0 1.0	7.0 5.5	11 8.5	1.0 1.0	12 9.5	ns	3-6
^t PLH	Propagation Delay I _n to Z̄ _n	3.3 5.0	1.0 1.0	5.5 4.0	9.0 7.0	1.0 1.0	10 7.5	ns	3-5
^t PHL	Propagation Delay I _n to Z̄ _n	3.3 5.0	1.0 1.0	5.0 4.0	8.0 6.5	1.0 1.0	8.5 6.5	ns	3-5
Naltona Danas 2	0 - 0 0 1 - 0 0 1								

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS (Figures and Waveforms --- See Section 3)

	Parameter	-	$74ACT$ $T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$			$74ACT$ $T_A = -40^{\circ}C$ $to + 85^{\circ}C$ $C_L = 50 \text{ pF}$		Units	Fig. No.
Symbol		V _{CC} * (V)							
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay S to Z̄ _n	5.0	1.0	6.0	9.5	1.0	11	ns	3-6
^t PHL	Propagation Delay S to \overline{Z}_n	5.0	1.0	5.5	9.0	1.0	10	ns	3-6
^t PLH	Propagation Delay \overline{E}_n to \overline{Z}_n	5.0	1.0	5.5	9.5	1.0	10.5	ns	3-6
^t PHL	Propagation Delay Ē _n to Ī _n	5.0	1.0	5.5	9.5	1.0	10.5	ns	3-6
^t PLH	Propagation Delay I _n to Z _n	5.0	1.0	4.5	8.0	1.0	8.5	ns	3-6
^t PHL	Propagation Delay I_n to \overline{Z}_n	5.0	1.0	4.0	6.5	1.0	7.5	ns	3-6

*Voltage Range 5.0 is 5.0 V $\pm\,$ 0.5 V

CAPACITANCE

Symbol	Parameter	Value Тур	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	45	pF	$V_{CC} = 5.0 V$



Product Preview Synchronous Presettable BCD Decade Counter

The MC74AC160/74ACT160 and MC74AC162/74ACT162 are high-speed synchronous decade counters operating in the BCD (8421) sequence. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The MC74AC160/74ACT160 has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The MC74AC162/74ACT162 has a Synchronous Reset input that overrides counting and parallel loading and allows all outputs to be simultaneously reset on the rising edge of the clock.

- Synchronous Counting and Loading
- High-Speed Synchronous Expansion
- Typical Count Rate of 120 MHz
- Outputs Source/Sink 24 mA
- 'ACT160 and 'ACT162 Have TTL Compatible Inputs

LOGIC SYMBOL



* MR for '160 * SR for '162

PIN NAMES

CEP	Count Enable Parallel Input
CET	Count Enable Trickle Input
CP	Clock Pulse Input
MR ('160)	Asynchronous Master Reset Input
SR ('162)	Synchronous Reset Input
P0-P3	Parallel Data Inputs
PĒ	Parallel Enable Input
Q0-Q3	Flip-Flop Outputs
TC	Terminal Count Output

MC74AC160 MC74ACT160 MC74AC162 MC74ACT162

SYNCHRONOUS PRESETTABLE BCD DECADE COUNTER





This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

FUNCTIONAL DESCRIPTION

The MC74AC160/74ACT160 and MC74AC162/ 74ACT162 count modulo-10 in the BCD (8421) sequence. From state 9 (HLLH) they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the '160) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset ('160), synchronous reset ('162), parallel load, count-up and hold. Five control inputs - Master Reset (MR, '160), Synchronous Reset (SR, '162), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET) determine the mode of operation, as shown in the Mode Select Table. A LOW signal on MR overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on SR overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on PE overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flip-flops on the next rising edge of CP. With PE and MR ('160) or SR ('162) HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

The MC74AC160/74ACT160 and MC74AC162/ 74ACT162 use D-type edge-triggered flip-flops and changing the SR, PE, CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

The Terminal Count (TC) output is HIGH when CET is HIGH and counter is in state 9. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. Please refer to the MC74AC568 data sheet. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, counters or registers. In the MC74AC160/74ACT160 and MC74AC162/74ACT162 decade counters, the TC output is fully decoded and can only be HIGH in state 9. If a decade counter is preset to an illegal state, or assumes an illegal state when power is applied, it will return to the normal sequence within two counts, as shown in the State Diagram.

MODE SELECT TABLE

* SR	PE	CET	CEP	Action on the Rising Clock Edge (\int)	
L	х	Х	Х	Reset (Clear)	
н	L	х	х	Load ($P_n \rightarrow Q_n$)	
н	н	н	н	Count (Increment)	
н	н	L	х	No Change (Hold)	
н	. н	х	L	No Change (Hold)	

*For '162 only H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

STATE DIAGRAM



MC74AC160 • MC74ACT160 • MC74AC162 • MC74ACT162



LOGIC DIAGRAM

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
lcc	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$
ГССТ	Maximum Additional I _{CC} /Input ('ACT160/162)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V$, T _A = Worst Case

MC74AC160 • MC74ACT160 • MC74AC162 • MC74ACT162

			74AC			74	AC	Units	
Symbol	Parameter	V _{CC} * (V)	T ($T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$			–40°C 85°C 50 pF		Fig. No.
			Min	Тур	Мах	Min	Max		
f _{max}	Maximum Count Frequency	3.3 5.0		87 118		-		MHz	3-3
^t PLH	Propagation Delay CP to Q _n (PE Input HIGH)	3.3 5.0		7.5 5.5				ns	3-6
^t PHL	Propagation Delay CP to Q _n (PE Input HIGH)	3.3 5.0		8.5 6.0		÷		ns	3-6
^t PLH	Propagation Delay CP to Q _n (PE Input LOW)	3.3 5.0		9.5 7.0				ns	3-6
tPHL	Propagation Delay CP to Q _n (PE Input LOW)	3.3 5.0		9.5 7.0				ns	3-6
^t PLH	Propagation Delay CP to TC	3.3 5.0		9.5 7.0				ns	3-6
tPHL	Propagation Delay CP to TC	3.3 5.0		11 8.0				ns	3-6
^t PLH	Propagation Delay CET to TC	3.3 5.0		7.5 5.5				ns	3-6
^t PHL	Propagation Delay CET to TC	3.3 5.0		8.5 6.0				ns	3-6
^t PLH	Propagation Delay MR to Q _n ('AC160)	3.3 5.0		8.5 6.0				ns	3-6
tPHL	Propagation Delay MR to Q _n ('AC160)	3.3 5.0		8.5 6.0				ns	3-6

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

*Voltage Range 3.3 is 3.0 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

FACT DATA

AC OPERATING REQUIREMENTS

			$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$		74AC		
Symbol	Parameter	V _{CC} * . (V)			$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF	Units	Fig. No.
			Тур	Guarant	eed Minimum		
ts	Setup Time, HIGH or LOW P _n to CP	3.3 5.0	5.5 4.0			ns	3-9
th	Hold Time, HIGH or LOW P _n to CP	3.3 5.0	7.0 5.0			ns	3-9
ts	Setup Time, HIGH or LOW PE or SR to CP	3.3 3.3	5.5 4.0			ns	3-9
th	Hold Time, HIGH or LOW PE or SR to CP	3.3 5.0	7.5 5.5			ns	3-9
ts	Setup Time, HIGH or LOW CEP or CET to CP	3.3 5.0	3.5 2.5			ns	3-9
th	Hold Time, HIGH or LOW CEP or CET to CP	3.3 5.0	-4.5 -3.0			ns	3-9
tw	Clock Pulse Width (Load) HIGH or LOW	3.3 5.0	3.0 2.0			ns	3-6
tw	Clock Pulse Width (Count) HIGH or LOW	3.3 5.0	3.0 2.0		-	ns	3-6
tw	MR Pulse Width, LOW ('AC160)	3.3 5.0	4.5 3.0			ns	3-6
t _{rec}	Recovery Time MR to CP ('AC160)	3.3 5.0	0 0			ns	3-9

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

5-47

MC74AC160 • MC74ACT160 • MC74AC162 • MC74ACT162

	· · · · · · · · · · · · · · · · · · ·		74ACT T _A = +25°C C _L = 50 pF			$74ACT$ $T_A = -40^{\circ}C$ $to +85^{\circ}C$ $C_L = 50 \text{ pF}$			
Symbol	Parameter	V _{CC} * (V)						Units	Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Count Frequency	5.0		118				MHz	3-3
^t PLH	Propagation Delay CP to Ω _n (PE Input HIGH)	5.0		5.5				ns	3-6
^t PHL	Propagation Delay CP to Q _n (PE Input HIGH)	5.0		6.0				ns	3-6
^t PLH	Propagation Delay CP to Q _n (PE Input LOW)	5.0		7.0				ns	3-6
^t PHL.	Propagation Delay CP to Q _n (PE Input LOW)	5.0		7.0				ns	3-6
^t PLH	Propagation Delay CP to TC	5.0		7.0				ns	3-6
^t PHL	Propagation Delay CP to TC	5.0		8.0				ns	3-6
^t PLH	Propagation Delay CET to TC	5.0		5.5				ns	3-6
^t PHL	Propagation Delay CET to TC	5.0		6.0				ns	3-6
^t PLH	Propagation Delay MR to Q _n ('ACT160)	5.0		6.0				ns	3-6
^t PHL	Propagation Delay MR to Q _n ('ACT160)	5.0		6.0				ns	3-6

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

MC74AC160 • MC74ACT160 • MC74AC162 • MC74ACT162

AC OPERATING REQUIREMENTS

			74/	АСТ	74ACT		
Symbol	Parameter	Vcc* (V)	T _A = +25℃ C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guarante	eed Minimum		
t _s	Setup Time, HIGH or LOW P _n to CP	5.0	4.0			ns	3-9
th	Hold Time, HIGH or LOW P _n to CP	5.0	- 5.0			ns	3-9
t _s	Setup Time, HIGH or LOW PE or SR to CP ('ACT162)	5.0	4.0			ns	3-9
th	Hold Time, HIGH or LOW PE or SR to CP ('ACT162)	5.0	- 5.5			ns	3-9
t _s	Setup Time, HIGH or LOW PE or MR to CP ('ACT160)	5.0	4.0			ns	3-9
th	Hold Time, HIGH or LOW PE or MR to CP ('ACT160)	5.0	- 5.5			ns	3-9
t _s	Setup Time, HIGH or LOW CEP or CET to CP	5.0	2.5			ns	3-9
th	Hold Time, HIGH or LOW CEP or CET to CP	5.0	-3.0			ns	3-9
tw	Clock Pulse Width (Load) HIGH or LOW	5.0	2.0			ns	3-6
tw	Clock Pulse Width (Count) HIGH or LOW	5.0	2.0			ns	3-6
tw	MR Pulse Width, LOW ('ACT160)	5.0	3.0			ns	3-6
^t rec	Recovery Time MR to CP ('ACT160)	5.0	0			ns	3-9

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance		pF	V _{CC} = 5.0 V



Product Preview Synchronous Presettable Binary Counter

The MC74AC161/74ACT161 and MC74AC163/74ACT163 are high-speed synchronous modulo-16 binary counters. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The MC74AC161/74ACT161 has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The MC74AC163/74ACT163 has a Synchronous Reset input that overrides counting and parallel loading and allows the outputs to be simultaneously reset on the rising edge of the clock.

- · Synchronous Counting and Loading
- High-Speed Synchronous Expansion
- Typical Count Rate of 125 MHz
- Outputs Source/Sink 24 mA
- 'ACT161 and 'ACT163 Have TTL Compatible Inputs





* MR for '161 * SR for '163

PIN NAMES

CEP	Count Enable Parallel Input
CET	Count Enable Trickle Input
СР	Clock Pulse Input
MR ('161)	Asynchronous Master Reset Input
SR ('163)	Synchronous Reset Input
P0-P3	Parallel Data Inputs
PE	Parallel Enable Input
Q0-Q3	Flip-Flop Outputs
TC	Terminal Count Output

MC74AC161 MC74ACT161 MC74AC163 MC74ACT163

SYNCHRONOUS PRESETTABLE BINARY COUNTER





This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

FUNCTIONAL DESCRIPTION

The MC74AC161/74ACT161 and MC74AC163/ 74ACT163 count modulo-16 binary sequence. From state 15 (HHHH) they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the '161) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset ('161), synchronous reset ('163), parallel load, count-up and hold. Five control inputs - Master Reset (MR, '161), Synchronous Reset (SR, '163), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET) determine the mode of operation, as shown in the Mode Select Table, A LOW signal on MR overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on SR overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on PE overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flip-flops on the next rising edge of CP. With $\overline{\text{PE}}$ and $\overline{\text{MR}}$ ('161) or $\overline{\text{SR}}$ ('163) HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

The MC74AC161/74ACT161 and MC74AC163/ 74ACT163 use D-type edge-triggered flip-flops and changing the SR, PE, CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

The Terminal Count (TC) output is HIGH when CET is HIGH and counter is in state 15. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. Please refer to the MC74AC568 data sheet. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, counters or registers.

Logic Equations: Count Enable = CEP•CET•PE TC = Q_0 •Q_1•Q_2•Q_3•CET

MODE SELECT TABLE

* SR	PE	CET	CEP	Action on the Rising Clock Edge()
L	Х	Х	Х	Reset (Clear)
н	L	х	х	Load ($P_n \rightarrow Q_n$)
н	н	н	н	Count (Increment)
н	н	L	х	No Change (Hold)
н	н	х	L	No Change (Hold)
*F /10	0			

*For '163 only

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

STATE DIAGRAM



MC74AC161 • MC74ACT161 • MC74AC163 • MC74ACT163

BLOCK DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC CHARACTERISTICS	(unless otherwise spe	cified)
--------------------	-----------------------	---------

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
^I CC	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$
ЧССТ	Maximum Additional I _{CC} /Input ('ACT161/163)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V, T_A = Worst Case$

MC74AC161 • MC74ACT161 • MC74AC163 • MC74ACT163

	Parameter			74AC161		74A	C161	-	
Symbol		V _{CC} * (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$T_{A} = -40^{\circ}C$ to +85^{\circ}C $C_{L} = 50 \text{ pF}$		Units	Fig. No.
			Min	Тур	Max	Min	Max		
fmax	Maximum Count Frequency	3.3 5.0		87 118				MHz	3-3
^t PLH	Propagation Delay CP to Q_n (PE Input HIGH or LOW)	3.3 5.0		7.5 5.5				ns	3-6
^t PHL	Propagation Delay CP to Q_n (PE Input HIGH or LOW)	3.3 5.0		8.5 6.0				ns	3-6
^t PLH	Propagation Delay CP to TC	3.3 5.0		9.5 7.0				ns	3-6
^t PHL	Propagation Delay CP to TC	3.3 5.0		11 8.0				ns	3-6
^t PLH	Propagation Delay CET to TC	3.3 5.0		7.5 5.5				ns	3-6
^t PHL	Propagation Delay CET to TC	3.3 5.0		8.5 6.0				ns	3-6
^t PLH	Propagation Delay MR to Q _n	3.3 5.0		8.5 6.0				ns	3-6
^t PHL	Propagation Delay MR to TC	3.3 5.0		11 8.0				ns	3-6

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

*Voltage Range 3.3 is 3.0 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

5

			74A	C161	74AC161		Fig. No.
Symbol	Parameter	V _{CC} * (V)	T _A = C _L =	+25°C 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Units	
			Тур	Guarant	eed Minimum]	
ts	Setup Time, HIGH or LOW P _n to CP	3.3 5.0	5.5 4.0			ns	3-9
th	Hold Time, HIGH or LOW P _n to CP	3.3 5.0	- 7.0 - 5.0			ns	3-9
t _s	Setup Time, HIGH or LOW SR to CP	3.3 3.3	5.5 4.0			ns	3-9
th	Hold Time, HIGH or LOW SR to CP	3.3 5.0	- 7.5 - 5.5			ns	3-9
ts	Setup Time, HIGH or LOW PE to CP	3.3 5.0	5.5 4.0			ns	3-9
th	Hold Time, HIGH or LOW PE to CP	3.3 5.0	- 7.5 - 5.5			ns	3-9
ts	Setup Time, HIGH or LOW CEP or CET to CP	3.3 5.0	3.5 2.5			ns	3-9
th	Hold Time, HIGH or LOW CEP or CET to CP	3.3 5.0	- 4.5 - 3.0			ns	3-9
tw	Clock Pulse Width (Load) HIGH or LOW	3.3 5.0	3.0 2.0			ns	3-6
tw	Clock Pulse Width (Count) HIGH or LOW	3.3 5.0	3.0 2.0			ns	3-6
tw	MR Pulse Width, LOW	3.3 5.0	4.5 3.0			ns	3-6
^t rec	Recovery Time MR to CP	3.3 5.0	0			ns	3-9

AC OPERATING REQUIREMENTS

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

MC74AC161 • MC74ACT161 • MC74AC163 • MC74ACT163

				74ACT161	74ACT161			_	
Symbol	Parameter	V _{CC} * (V)	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
fmax	Maximum Count Frequency	5.0	115	125		100		MHz	3-3
tPLH	Propagation Delay CP to Q _n (PE Input HIGH or LOW)	5.0	1.0	5.5	9.5	1.0	10.5	ns	3-6
tphl	Propagation Delay CP to Q_n (PE Input HIGH or LOW)	5.0	1.0	6.0	10.5	1.0	11.5	ns	3-6
^t PLH	Propagation Delay CP to TC	5.0	1.0	7.0	11	1.0	12.5	ns	3-6
^t PHL	Propagation Delay CP to TC	5.0	1.0	8.0	12.5	1.0	13.5	ns	3-6
^t PLH	Propagation Delay CET to TC	5.0	1.0	5.5	8.5	1.0	10	ns	3-6
^t PHL	Propagation Delay CET to TC	5.0	1.0	6.0	9.5	1.0	10.5	ns	3-6
tPHL	Propagation Delay MR to Q _n	5.0	1.0	6.0	10	1.0	11	ns	3-6
^t PHL	Propagation Delay MR to TC	5.0	1.0	8.0	13.5	1.0	14.5	ns	3-6

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

	Parameter		74AC	CT161	74ACT161		
Symbol		V _{CC} * (V)	T _A = C _L =	+ 25°C 50 pF	$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF	Units	Fig. No.
			Тур	Guarante	eed Minimum		
t _s	Setup Time, HIGH or LOW P _n to CP	5.0	4.0	9.5	11.5	ns	3-9
^t h	Hold Time, HIGH or LOW P _n to CP	5.0	- 5.0	0	0	ns	3-9
t _s	Setup Time, HIGH or LOW MR to CP	5.0	4.0	8.5	9.5	ns	3-9
t _h	Hold Time, HIGH or LOW MR to CP	5.0	- 5.5	- 0.5	-0.5	ns	3-9
t _s	Setup Time, HIGH or LOW PE to CP	5.0	4.0	8.5	9.5	ns	3-9
th	Hold Time, HIGH or LOW PE to CP	5.0	- 5.5	-0.5	-0.5	ns	3-9
t _s	Setup Time, HIGH or LOW CEP or CET to CP	5.0	2.5	5.5	6.5	ns	3-9
th	Hold Time, HIGH or LOW CEP or CET to CP	5.0	- 3.0	0	0 .	ns	3-9
tw	Clock Pulse Width (Load) HIGH or LOW	5.0	2.0	3.0	3.5	ns	3-6
t _w	Clock Pulse Width (Count) HIGH or LOW	5.0	2.0	3.0	3.5	ns	3-6
^t w	MR Pulse Width, LOW	5.0	3.0	3.0	7.5	ns	3-6
t _{rec}	Recovery Time MR to CP	5.0	0	0	0.5	ns	3-9

AC OPERATING REQUIREMENTS

*Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	45	pF	$V_{CC} = 5.0 V$

MC74AC161 • MC74ACT161 • MC74AC163 • MC74ACT163

Symbol		1		74AC163		74A	C163		
	Parameter	V _{CC} * (V)	T _A = +25℃ C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Count Frequency	3.3 5.0	70 110	87 118		60 95		MHz	3-3
^t PLH	Propagation Delay CP to Q _n (PE Input HIGH or LOW)	3.3 5.0	1.0 1.0	7.5 5.5	12.5 9.0	1.0 1.0	13.5 9.5	ns	3-6
^t PHL	Propagation Delay CP to Q _n (PE Input HIGH or LOW)	3.3 5.0	1.0 1.0	8.5 6.0	12 9.5	1.0 1.0	13 10	ns	3-6
^t PLH	Propagation Delay CP to TC	3.3 5.0	1.0 1.0	9.5 7.0	15 10.5	1.0 1.0	16.5 11.5	ns	3-6
^t PHL	Propagation Delay CP to TC	3.3 5.0	1.0 1.0	11 8.0	14 11	1.0 1.0	15.5 11.5	ns	3-6
tPLH	Propagation Delay CET to TC	3.3 5.0	1.0 1.0	7.5 5.5	9.5 6.5	1.0 1.0	11 7.5	ns	3-6
tPHL	Propagation Delay CET to TC	3.3 5.0	1.0 1.0	8.5 6.0	11 8.5	1.0 1.0	12.5 9.5	ns	3-6

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

*Voltage Range 3.3 is 3.0 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

	Parameter		74A	C163	74AC163		
Symbol		V _{CC} * (V)	T _A = C _L =	+25℃ 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guarant	eed Minimum		
t _s	Setup Time, HIGH or LOW P _n to CP	3.3 5.0	5.5 4.0	13.5 8.5	16 10.5	ns	3-9
th	Hold Time, HIGH or LOW P _n to CP	3.3 5.0	7.0 5.0	- 1.0 0	-0.5 0	ns	3-9
ts	Setup Time, HIGH or LOW SR to CP	3.3 5.0	5.5 4.0	14 9.5	16.5 11	ns	3-9
th	Hold Time, HIGH or LOW	3.3 5.0	- 7.5 - 5.5	1.0 0.5	-0.5 0	ns	3-9
t _s	Setup Time, HIGH or LOW PE to CP	3.3 5.0	5.5 4.0	11.5 7.5	14 8.5	ns	3-9
th	Hold Time, HIGH or LOW PE to CP	3.3 5.0	- 7.5 - 5.0	- 1.0 - 0.5	-0.5 0	ns	3-9
t _s	Setup Time, HIGH or LOW CEP or CET to CP	3.3 5.0	3.5 2.5	6.0 4.5	7.0 5.0	ns	3-9
th	Hold Time, HIGH or LOW CEP or CET to CP	3.3 5.0	-4.5 -3.0	0 0	0 0.5	ns	3-9
tw	Clock Pulse Width (Load) HIGH or LOW	3.3 5.0	3.0 2.0	3.5 2.5	4.0 3.0	ns	3-6
tw	Clock Pulse Width (Count) HIGH or LOW	3.3 5.0	3.0 2.0	4.0 3.0	4.5 3.5	ns	3-6

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

MC74AC161 • MC74ACT161 • MC74AC163 • MC74ACT163

		T	$74ACT163$ $T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$			$74ACT163$ $T_{A} = -40^{\circ}C$ $to +85^{\circ}C$ $C_{L} = 50 \text{ pF}$			
Symbol	Parameter	V _{CC} * (V)						Units	Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Count Frequency	5.0	120	128		105		MHz	3-3
^t PLH	Propagation Delay CP to Q_n (PE Input HIGH or LOW)	5.0	1.0	5.5	10	1.0	11	ns	3-6
^t PHL	Propagation Delay CP to Q_n (PE Input HIGH or LOW)	5.0	1.0	6.0	11	1.0	12	ns	3-6
^t PLH	Propagation Delay CP to TC	5.0	1.0	7.0	11.5	1.0	13.5	ns	3-6
^t PHL	Propagation Delay CP to TC	5.0	1.0	8.0	13.5	1.0	15	ns	3-6
^t PLH	Propagation Delay CET to TC	5.0	1.0	5.5	9.0	1.0	10.5	ns	3-6
^t PHL	Propagation Delay CET to TC	5.0	1.0	6.0	10	1.0	11	ns	3-6

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

	Parameter		74AC	CT163	74ACT163		
Symbol		V _{CC} * (V)	T _A = C _L =	+ 25°C 50 pF	$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF	Units	Fig. No.
			Тур	Guarante	ed Minimum		
ts	Setup Time, HIGH or LOW P _n to CP	5.0	4.0	10	12	ns	3-9
t _h	Hold Time, HIGH or LOW P _n to CP	5.0	5.0	0.5	0.5	ns	3-9
ts	Setup Time, HIGH or LOW SR to CP	5.0	4.0	10	11.5	ns	3-9
th	Hold Time, HIGH or LOW SR to CP	5.0	- 5.5	- 0.5	-0.5	ns	3-9
ts	Setup Time, HIGH or LOW PE to CP	5.0	4.0	8.5	10.5	ns	3-9
^t h	Hold Time, HIGH or LOW PE to CP	5.0	- 5.5	- 0.5	0	ns	3-9
ts	Setup Time, HIGH or LOW CEP or CET to CP	5.0	2.5	5.5	6.5	ns	3-9
^t h	Hold Time, HIGH or LOW CEP or CET to CP	5.0	-3.0	0	0.5	ns	3-9
tw	Clock Pulse Width HIGH or LOW	5.0	2.0	3.5	3.5	ns	3-6
tw	Clock Pulse Width (Count) HIGH or LOW	5.0	2.0	3.5	3.5	ns	3-6

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Type	Units	Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	45	pF	$V_{CC} = 5.0 V$

5



Product Preview 4-Stage Synchronous Bidirectional Counters

The MC74AC168 and MC74AC169 are fully synchronous 4-stage up/down counters. The MC74AC168 is a BCD decade counter; the MC74AC169 is a modulo-16 binary counter. Both feature a preset capability for programmable operation, carry lookahead for easy cascading and a U/ \overline{D} input to control the direction of counting. All state changes, whether in counting or parallel loading, are initiated by the LOW-to-HIGH transition of the Clock.

- Synchronous Counting and Loading
- Built-in Lookahead Carry Capability
- Presettable for Programmable Operation
- Outputs Source/Sink 24 mA

LOGIC SYMBOL



PIN NAMES

CEP	Count Enable Parallel Input
CET	Count Enable Trickle Input
CP	Clock Pulse Input
P0-P3	Parallel Data Inputs
PÊ	Parallel Enable Input
U/D	Up-Down Count Control Input
$Q_0 - Q_3$	Flip-Flop Outputs
TC	Terminal Count Output

MC74AC168 MC74AC169

4-STAGE SYNCHRONOUS BIDIRECTIONAL COUNTERS



U/D 1		16	Vcc
CP 💈		15	TC
P0 3		14	Q ₀
P1 💽		13	Q1
P2 5		12	Q2
P3 🖸		11	Q3
CEP 7		10	CET
GND 🔳		9	PE
	and the second se		

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

5-59
MC74AC168 • MC74AC169

LOGIC DIAGRAMS



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

FACT DATA

MC74AC168 • MC74AC169

FUNCTIONAL DESCRIPTION

The MC74AC168 and MC74AC169 use edge-triggered J-K-type flip-flops and have no constraints on changing the control or data input signals in either state of the Clock. The only requirement is that the various inputs attain the desired state at least a setup time before the rising edge of the clock and remain valid for the recommended hold time thereafter. The parallel load operation takes precedence over the other operations, as indicated in the Mode Select Table. When PE is LOW, the data on the Po-P3 inputs enters the flip-flops on the next rising edge of the Clock. In order for counting to occur, both CEP and CET must be LOW and PE must be HIGH; the U/\overline{D} input then determines the direction of counting. The Terminal Count (TC) output is normally HIGH and goes LOW, provided that CET is LOW, when a counter reaches zero in the Count Down mode or reaches 9 (15 for the MC74AC169) in the Count Up mode. The TC output state is not a function of the Count Enable Parallel (CEP) input level. The TC output of the MC74AC168 decade counter can also be LOW in the illegal states 11, 13 and 15, which can occur when power is turned on or via parallel loading. If an illegal state occurs, the MC74AC169 will return to the legitimate sequence within two counts. Since the TC signal is derived by decoding the flip-flop states, there exists the possibility of decoding spikes on TC. For this reason the use of TC as a clock signal is not recommended (see logic equations below).

1) Count Enable = CEP•CET•PE

2) Up: ('AC168): $\overline{TC} = Q_0 \cdot \overline{0}_1 \cdot \overline{0}_2 \cdot \overline{0}_3 \cdot (Up) \cdot \overline{CET}$ ('AC169): $\overline{TC} = Q_0 \cdot \overline{0}_1 \cdot \overline{0}_2 \cdot \overline{0}_3 \cdot (Up) \cdot \overline{CET}$ 3) Down (both): $\overline{TC} = \overline{Q}_0 \cdot \overline{0}_1 \cdot \overline{0}_2 \cdot \overline{0}_3 \cdot (Down) \cdot \overline{CET}$

STATE DIAGRAM





MODE SELECT TABLE

PE	CEP	CET	U/D	Action on Rising Clock Edge
L	Х	х	Х	Load (Pn to Qn)
н	L	L	н	Count Up (Increment)
н	L	L	L	Count Down (Decrement)
н	н	х	Х	No Change (Hold)
н	х	н	х	No Change (Hold)

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	80	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
ICC	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

				74AC168		74A	C168		
Symbol	Parameter	V _{CC} * (V)	T _A = +25°C C _L = 50 pF			$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Count Frequency	3.3 5.0		118 154				MHz	3-3
^t PLH	Propagation Delay CP to Q _n (PE HIGH or LOW)	3.3 5.0		9.5 7.0		· .		ns	3-6
^t PHL	Propagation Delay CP to Q _n (PE HIGH or LOW)	3.3 5.0		10.5 7.5				ns	3-6
^t PLH	Propagation Delay CP to TC	3.3 5.0		13.5 9.5				ns	3-6
^t PHL	Propagation Delay CP to TC	3.3 5.0		13.5 9.5				ns	3-6
^t PLH	Propagation Delay CET to TC	3.3 5.0		11 8.0				ns	3-6
^t PHL	Propagation Delay CET to TC	3.3 5.0		9.5 7.0				ns	3-6
^t PLH	Propagation Delay U/D to TC	3.3 5.0		10.5 7.5				ns	3-6
^t PHL	Propagation Delay U/D to TC	3.3 5.0		9.0 6.5				ns	3-6

*Voltage Range 3.3 is 3.0 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

MC74AC168 • MC74AC169

AC OPERATING REQUIREMENTS

	Parameter		74A	C168	74AC168		
Symbol		V _{CC} * (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$		T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guarant	eed Minimum		
ts	Setup Time, HIGH or LOW P _n to CP	3.3 5.0	3.0 1.5			ns	3-9
th	Hold Time, HIGH or LOW P _n to CP	3.3 5.0	1.5 0.5			ns	3-9
ts	Setup Time, HIGH or LOW CEP to CP	3.3 3.3	7.5 4.5			ns	3-9
th	Hold Time, HIGH or LOW CEP to CP	3.3 5.0	4.5 2.0			ns	3-9
ts	Setup Time, HIGH or LOW CET to CP	3.3 5.0	7.0 4.0			ns	3-9
th	Hold Time, HIGH or LOW CET to CP	3.3 5.0	6.0 4.0			ns	3-9
ts	Setup Time, HIGH or LOW PE to CP	3.3 5.0	3.5 2.0			ns	3-9
t _h	Hold Time, HIGH or LOW PE to CP	3.3 5.0	3.5 1.5			ns	3-9
t _s	Setup Time, HIGH or LOW U/D to CP	3.3 5.0	12.5 9.0			ns	3-9
t _h	Hold Time, HIGH or LOW U/D to CP	3.3 5.0	7.0 4.0			ns	3-9
tw	CP Pulse Width, HIGH or LOW	3.3 5.0	2.0 2.0			ns	3-6

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

	Parameter		$74AC169$ $T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$			$74AC169$ $T_{A} = -40^{\circ}C$ $to + 85^{\circ}C$ $C_{L} = 50 \text{ pF}$				
Symbol		V _{CC} * (V)						Units	Fig. No.	
			Min	Тур	Max	Min	Max			
f _{max}	Maximum Count Frequency	3.3 5.0	75 100	118 154		65 90		MHz	3-3	
^t PLH	Propagation Delay CP to Q _n (PE HIGH or LOW)	3.3 5.0	1.0 1.0	9.5 7.0	13 10	1.0 1.0	14.5 11	ns	3-6	
^t PHL	Propagation Delay CP to Q _n (PE HIGH or LOW)	3.3 5.0	1.0 1.0	10.5 7.5	14.5 11	1.0 1.0	16 12	ns	3-6	
^t PLH	Propagation Delay CP to TC	3.3 5.0	1.0 1.0	13.5 9.5	18 13	1.0 1.0	22 14	ns	3-6	
tPHL	Propagation Delay CP to TC	3.3 5.0	1.0 1.0	13.5 9.5	18 13	1.0 1.0	20.5 14.5	ns	3-6	
^t PLH	Propagation Delay CET to TC	3.3 5.0	1.0 1.0	11 8.0	15 10.5	1.0 1.0	16.5 12	ns	3-6	
^t PHL	Propagation Delay CET to TC	3.3 5.0	1.0 1.0	9.5 7.0	12.5 9.0	1.0 1.0	14.5 10	ns	3-6	
^t PLH	Propagation Delay U/D to TC	3.3 5.0	1.0 1.0	11 8.0	15 10.5	1.0 1.0	17 12	ns	3-6	
tphl	Propagation Delay U/D to TC	3.3 5.0	1.0 1.0	10 7.0	13.5 9.5	1.0 1.0	15.5 10.5	ns	3-6	

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

5

MC74AC168 • MC74AC169

AC OPERATING REQUIREMENTS

			74A	C169	74AC169		
Symbol	Parameter	V _{CC} * (V)	T _A = C _L =	+25℃ 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guarante	ed Minimum		
t _s	Setup Time, HIGH or LOW P _n to CP	3.3 5.0	3.0 1.5	4.5 2.5	5.0 2.5	ns	3-9
^t h	Hold Time, HIGH or LOW P _n to CP	3.3 5.0	1.5 0.5	0.5 1.5	0.5 1.5	ns	3-9
t _s	Setup Time, HIGH or LOW CEP to CP	3.3 5.0	7.5 4.5	10.5 7.0	12.5 8.0	ns	3-9
th	Hold Time, HIGH or LOW CEP to CP	3.3 5.0	4.5 2.0	0 0.5	0 1.0	ns	3-9
t _s	Setup Time, HIGH or LOW CET to CP	3.3 5.0	7.0 4.0	10 6.5	12 8.0	ns	3-9
t _h	Hold Time, HIGH or LOW CET to CP	3.3 5.0	6.0 4.0	0 0.5	0 1.0	ns	3-9
ts	Setup Time, HIGH or LOW PE to CP	3.3 5.0	3.5 2.0	5.5 3.5	6.5 4.0	ns	3-9
th	Hold Time, HIGH or LOW PE to CP	3.3 5.0	3.5 1.5	0 0.5	0 0.5	ns	3-9
t _s	Setup Time, HIGH or LOW U/D to CP	3.3 5.0	7.0 4.5	10 6.5	11.5 7.5	ns	3-9
^t h	Hold Time, HIGH or LOW U/D to CP	3.3 5.0	7.0 4.0	0 0.5	0 0.5	ns	3-9
^t w	CP Pulse Width, HIGH or LOW	3.3 5.0	2.0 2.0	3.0 3.0	4.0 3.0	ns	3-6

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	60	pF	$V_{CC} = 5.0 V$



Product Preview Hex D Flip-Flop with Master Reset

The MC74AC174/74ACT174 is a high-speed hex D flip-flop. The device is used primarily as a 6-bit edge-triggered storage register. The information on the D inputs is transferred to storage during the LOW-to-HIGH clock transition. The device has a Master Reset to simultaneously clear all flip-flops.

- Outputs Source/Sink 24 mA
- 'ACT174 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

D0-D5	Data Inputs
CP	Clock Pulse Input
MR	Master Reset Input
Q0-Q2	Outputs

TRUTH TABLE

	Inputs		
MR	СР	D	Q
L	х	х	L
н	1	́Н,	н
н	1	L	L
н	L	х	۵

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial $\int = LOW-to-HIGH$ Transition of Clock



HEX D FLIP-FLOP WITH MASTER RESET



MR 1	16	Vcc
Q ₀ 2	15	Q5
D0 3	14	D5
D1 4	13	D4
0 ₁ 5	12	04
D2 6	11	D3
O2 7	10	03
GND 8	9	СР

MC74AC174 • MC74ACT174

FUNCTIONAL DESCRIPTION

The MC74AC174/74ACT174 consists of six edgetriggered D flip-flops with individual D inputs and Q outputs. The Clock (CP) and Master Reset (\overline{MR}) are common to all flip-flops. Each D input's state is transferred to the corresponding flip-flop's output following the LOW-to-HIGH Clock (CP) transition. A LOW input to the

LOGIC DIAGRAM

Master Reset ($\overline{\text{MR}}$) will force all outputs LOW independent of Clock or Data inputs. The MC74AC174/74AC174 is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

 $V_{\rm IN} = V_{\rm CC} - 2.1 \, \rm V$

 $V_{CC} = 5.5 V, T_A = Worst Case$



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
lcc	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$

DC CHARACTERISTICS (unless otherwise specified)

Maximum Additional

ICC/Input ('ACT174)

Ісст

1.5

mΑ

MC74AC174 • MC74ACT174

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

			$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$74AC$ $T_A = -40^{\circ}C$ $to +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units	Fig. No.
Symbol	Parameter	Vcc* (V)							
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Clock Frequency	3.3 5.0	90 100	100 125		70 100		MHz	3-3
^t PLH	Propagation Delay CP to Q _n	3.3 5.0	1.0 1.0	9.0 6.0	11.5 8.5	1.0 1.0	12.5 9.5	ns	3-6
^t PHL	Propagation Delay CP to Q _n	3.3 5.0	1.0 1.0	8.5 6.0	11 8.0	1.0 1.0	12 9.0	ns	3-6
^t PHL	Propagation Delay MR to Q _n	3.3 5.0	1.0 1.0	9.0 7.0	11.5 9.0	1.0 1.0	12.5 10.5	ns	3-6

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

			74	AC	74AC		
Symbol	Parameter $\begin{array}{c c} V_{CC}^{*} & T_{A} = +25^{\circ}C \\ (V) & C_{L} = 50 \text{ pF} \end{array}$		$T_{A} \approx -40^{\circ}C$ to +85°C Units $C_{L} = 50 \text{ pF}$		Fig. No.		
			Тур	Guarant	eed Minimum		
t _s	Setup Time, HIGH or LOW D _n to CP	3.3 5.0	2.5 2.0	6.5 5.0	7.0 5.5	ns	3-9
t _h	Hold Time, HIGH or LOW D _n to CP	3.3 5.0	1.0 0.5	3.0 3.0	3.0 3.0	ns	3-9
tw	MR Pulse Width, LOW	3.3 5.0	1.0 1.0	5.5 5.0	7.0 5.0	ns	3-6
tw	CP Pulse Width	3.3 5.0	1.0 1.0	5.5 5.0	7.0 5.0	ns	3-6
t _{rec}	Recovery Time MR to CP	3.3 5.0	0 0	2.5 2.0	2.5 2.0	ns	3-6

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

			74ACT			74ACT		Units	Fig. No.
Symbol	Parameter	V _{CC} * (V)	Т	$ \begin{array}{c} T_{A} = +25^{\circ}C & T_{A} = -40^{\circ}C \\ C_{L} = 50 \ pF & C_{L} = 50 \ pF \end{array} $					
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Clock Frequency	5.0	165	200		140		MHz	3-3
^t PLH	Propagation Delay CP to Q _n	5.0	1.0	7.0	10.5	1.0	11.5	ns	3-6
^t PHL	Propagation Delay CP to Q _n	5.0	1.0	7.0	10.5	1.0	11.5	ns	3-6
tPHL	Propagation Delay MR to Q _n	5.0	1.0	6.5	9.5	1.0	11	ns	3-6

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

			74	ACT	74ACT		í i	
Symbol	Parameter	ameter V_{CC}^* $T_A = +25^{\circ}C$ (V) $C_L = 50 \text{ pF}$		T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.		
			Тур	Guarant	eed Minimum			
ts	Setup Time, HIGH or LOW D _n to CP	5.0	0.5	1.5	1.5	ns	3-9	
th	Hold Time, HIGH or LOW D _n to CP	5.0	1.0	2.0	2.0	ns	3-9	
tw	MR Pulse Width, LOW	5.0	1.5	3.0	3.5	ns	3-6	
tw	CP Pulse Width HIGH or LOW	5.0	1.5	3.0	3.5	ns	3-6	
t _{rec}	Recovery Time MR to CP	5.0	- 1.0	0.5	0.5	ns	3-6	

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	85	pF	$V_{CC} = 5.0 V$



Product Preview Quad D Flip-Flop

The MC74AC175/74ACT175 is a high-speed quad D flip-flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the LOW-to-HIGH clock transition. Both true and complemented outputs of each flip-flop are provided. A Master Reset input resets all flip-flops, independent of the Clock or D inputs, when LOW.

- Edge-Triggered D-Type Inputs
- Buffered Positive Edge-Triggered Clock
- Asynchronous Common Reset
- True and Complement Output
- Outputs Source/Sink 24 mA
- 'ACT175 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

D0-D3	Data Inputs
CP	Clock Pulse Input
MR	Master Reset Input
Q0-Q3	True Outputs
$\overline{\mathbf{Q}}_0 - \overline{\mathbf{Q}}_3$	Complement Outputs

TRUTH TABLE

Inputs	Outputs		
@ t_n , $\overline{MR} = H$	@ t _{n+1}		
D _n	Qn	ān	
L	L	н	
н	H L		

H = HIGH Voltage Level

L = LOW Voltage Level $t_n = Bit Time before Clock Pulse$

 $t_{n+1} =$ Bit Time after Clock Pulse



QUAD D FLIP-FLOP



01 7

GND 8

10 Q2

9 CP

FUNCTIONAL DESCRIPTION

The MC74AC175/74ACT175 consists of four edgetriggered D flip-flops with individual D inputs and Q and \overline{Q} outputs. The Clock and Master Reset are common. The four flip-flops will store the state of their individual D inputs on the LOW-to-HIGH clock (CP) transition, causing individual Q and \overline{Q} outputs to follow. A LOW input on the Master Reset ($\overline{\text{MR}}$) will force all Q outputs LOW and $\overline{\text{Q}}$ outputs HIGH independent of Clock or Data inputs. The MC74AC175/74ACT175 is useful for general logic applications where a common Master Reset and Clock are acceptable.





Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MC74AC175 • MC74ACT175

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
lcc	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC} \text{ or Ground},$ $V_{CC} = 5.5 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$
Ісст	Maximum Additional I _{CC} /Input ('ACT175)	1.5	mA	$\begin{array}{l} V_{IN} \ = \ V_{CC} \ - \ 2.1 \ V \\ V_{CC} \ = \ 5.5 \ V, \ T_A \ = \ Worst \ Case \end{array}$

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74AC		74	AC		
Symbol	Parameter	V _{CC} * (V)	$ \begin{array}{c} V_{CC}^{*} & T_{A} = +25^{\circ}C \\ (V) & C_{L} = 50 \text{ pF} \end{array} $		$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF		Units	Fig. No.	
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Clock Frequency	3.3 5.0		118 160				MHz	3-3
^t PLH	Propagation Delay CP to Q_n or \overline{Q}_n	3.3 5.0		9.5 7.0				ns	3-6
^t PHL	Propagation Delay CP to Q_n or \overline{Q}_n	3.3 5.0		8.5 6.0				ns	3-6
^t PHL	Propagation Delay MR to Q _n	3.3 5.0		7.5 5.5				ns	3-6
^t PLH	Propagation Delay MR to Q _n	3.3 5.0		8.5 6.0				ns	3-6

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

5

			74	AC	74AC		
Symbol	Parameter	V _{CC} * (V)	T _A = C _L =	+25℃ 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No. 3-9 3-6 3-6
			Тур	Guarante	eed Minimum		
ts	Setup Time, HIGH or LOW D _n to CP	3.3 5.0	4.5 3.0			ns	3-9
th	Hold Time, HIGH or LOW D _n to CP	3.3 5.0	0 0			ns	3-9
tw	CP Pulse Width HIGH or LOW	3.3 5.0	5.5 4.0			ns	3-6
tw	MR Pulse Width, LOW	3.3 5.0	5.5 4.0			ns	3-6
t _{rec}	Recovery Time MR to CP	3.3 5.0	0 0			ns	3-9

AC OPERATING REQUIREMENTS

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

				74ACT		74/	ACT		
Symbol	Parameter	V _{CC} * (V)	T _A = +25°C C _L = 50 pF		$T_{A} = -40^{\circ}C$ to +85^{\circ}C C _L = 50 pF		Units	Fig. No.	
			Min	Тур	Max	Min	Max		
fmax	Maximum Clock Frequency	5.0	175	160		145		MHz	3-3
^t PLH	Propagation Delay CP to Q_n or \overline{Q}_n	5.0	1.0	6.0	10	1.0	11	ns	3-6
^t PHL	Propagation Delay CP to Ω_n or $\overline{\Omega}_n$	5.0	1.0	7.0	11	1.0	12	ns	3-6
^t PLH	Propagation Delay MR to Q _n	5.0	1.0	6.0	9.5	1.0	10.5	ns	3-6
^t PHL	Propagation Delay MR to Q _n	5.0	1.0	5.5	9.5	1.0	10.5	ns	3-6

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

MC74AC175 • MC74ACT175

AC OPERATING REQUIREMENTS

			74/	ACT	74ACT		
Symbol	Parameter	V _{CC} * (V)	T _A = C _L =	+ 25℃ 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Typ Guarante		eed Minimum]	
t _s (H) (L)	Setup Time D _n to CP	5.0	3.0 3.0	2.0 2.0 2.5 2.5		ns	3-9
th	Hold <i>-</i> ∓ime, HIGH or LOW D _n to CP	5.0	0	1.0	1.0	ns	3-9
tw	CP Pulse Width HIGH or LOW	5.0	4.0	3.0	3.5	ns	3-6
tw	MR Pulse Width, LOW	5.0	4.0	3.5	4.0	ns	3-6
t _{rec}	Recovery Time MR to CP	5.0	0 0		0	ns	3-9

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
CPD	Power Dissipation Capacitance	45	pF	$V_{CC} = 5.0 V$



Product Preview **Up/Down Counters** with Preset and Ripple Clock

The MC74AC190 is a reversible BCD (8421) decade counter. The MC74AC191 is a reversible modulo 16 binary counter. Both feature synchronous counting and asynchronous presetting. The preset feature allows the MC74AC190 and MC74AC191 to be used in programmable dividers. The Count Enable input, the Terminal Count output and the Ripple Clock output make possible a variety of methods of implementing multistage counters. In the counting modes, state changes are initiated by the rising edge of the clock.

- High-Speed 120 MHz Typical Count Frequency
- Synchronous Counting
- Asynchronous Parallel Load
- Cascadable
- Outputs Source/Sink 24 mA

LOGIC SYMBOL



PIN NAMES

- CE Count Enable Input
- CP **Clock Pulse Input**
- Parallel Data Inputs
- P0-P3 PL Asynchronous Parallel Load Input
- Ū/D Up/Down Count Control Input
- $\frac{\Omega_0}{RC} \Omega_3$ Flip-Flop Outputs
- **Ripple Clock Output**
- TC **Terminal Count Output**



UP/DOWN COUNTERS WITH PRESET AND RIPPLE CLOCK



FUNCTIONAL DESCRIPTION

The MC74AC190/74C191 are synchronous up/down counters. The MC74AC190 is a BCD decade counter while the MC74AC191 is organized as a 4-bit binary counter. Both contain four edge-triggered flip-flops with internal gating and steering logic to provide individual preset, count-up and count-down operations.

Each circuit has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load (PL) input is LOW, information present on the Parallel Load inputs (P_0-P_3) is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table.

A HIGH signal on the $\overline{\text{CE}}$ input inhibits counting. When $\overline{\text{CE}}$ is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the \overline{U}/D input signal, as indicated in the Mode Select Table. $\overline{\text{CE}}$ and \overline{U}/D can be changed with the clock in either state, provided only that the recommended setup and hold times are observed.

Two types of outputs are provided as overflow/underflow indicators. The terminal count (TC) output is normally LOW. It goes HIGH when the circuits reach zero in the count down mode or 9 (MC74AC190) or 15 (MC74AC191) in the count up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until Ū/D is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes.

The TC signal is also used internally to enable the Ripple Clock (\tilde{RC}) output. The RC output is normally HIGH. When CE is LOW and TC is HIGH, RC output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multistage counters, as indicated in Figures a and b. In Figure a, each RC output is used as the clock input for the next higher stage. This configuration is particularly advantageous when the clock source has a limited drive capability, since it drives only the first stage. To prevent counting in all stages it is only necessary to inhibit the first stage, since a HIGH signal on CE inhibits the RC output pulse, as indicated in the RC Truth Table. A disadvantage of this configuration, in some applications, is the timing skew between state changes in the first and last stages. This represents the cumulative delay of the clock as it ripples through the preceding stages.

A method of causing state changes to occur simultaneously in all stages is shown in Figure b. All clock inputs are driven in parallel and the $\overline{\text{RC}}$ outputs propagate the carry/borrow signals in ripple fashion. In this configuration the LOW state duration of the clock must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. There is no such restriction on the HIGH state duration of the clock, since the $\overline{\text{RC}}$ output of any device goes HIGH shortly after its CP input goes HIGH.

The configuration shown in Figure c avoids ripple delays and their associated restrictions. The \overline{CE} input for a given stage is formed by combining the TC signals from all the preceding stages. Note that in order to inhibit counting an enable signal must be included in each carry gate. The simple inhibit scheme of Figures a and b doesn't apply, because the TC output of a given stage is not affected by its own \overline{CE} .

MODE SELECT TABLE

	Inp	uts		Mada					
ΡĒ	CE	Ū/D	СР	mode					
н	L	L	L	Count Up					
H	L	н	1	Count Down					
L	X	X	х	Preset (Asyn.)					
н	н	X	X	No Change (Hold)					

RC TRUTH TABLE

	Inputs		Outputs				
CE	TC*	СР	RC				
L	н	U	т.				
н	X	X	н				
X	L	X	н				

*TC is generated internally

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

 $\int = LOW-to-HIGH$ Transition

STATE DIAGRAM



COUNT DOWN ----



Figure a: N-Stage Counter Using Ripple Clock

Figure b: Synchronous N-Stage Counter Using Ripple Carry/Borrow



Figure c: Synchronous N-Stage Counter With Parallel Gated Carry/Borrow



5

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of the logic operations and should not be used to estimate propagation delays.

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = Worst Case$
lcc	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V, T_{\Delta} = 25^{\circ}C$

DC CHARACTERISTICS (unless otherwise specified)

				74AC190		74A	C190		Fig. No.
Symbol	Parameter	Vcc* (V)	T	A = +25° CL = 50 p	°C F	T _A = to + C _L =	–40°C -85°C 50 pF	Units	
			Min	Тур	Мах	Min	Max		
f _{max}	Maximum Count Frequency	3.3 5.0		88 120				MHz	3-3
^t PLH	Propagation Delay CP to Q _n	3.3 5.0		9.5 7.0				ns	3-6
^t PHL	Propagation Delay CP to Q _n	3.3 5.0		10.5 7.5				ns	3-6
^t PLH	Propagation Delay CP to TC	3.3 5.0		15 11				ns	3-6
^t PHL	Propagation Delay CP to TC	3.3 5.0		13 9.5				ns	3-6
^t PLH	Propagation Delay CP to RC	3.3 5.0		9.0 6.5				ns	3-6
^t PHL	Propagation Delay CP to RC	3.3 5.0		9.5 7.0				ns	3-6
^t PLH	Propagation Delay CE to RC	3.3 5.0		9.5 7.0				ns	3-6
^t PHL	Propagation Delay CE to RC	3.3 5.0		8.5 6.0				ns	3-6
^t PLH	Propagation Delay Ū/D to RC	3.3 5.0		11 8.0				ns	3-6
^t PHL	Propagation Delay U/D to RC	3.3 5.0		10.5 7.5				ns	3-6
^t PLH	Propagation Delaγ Ū/D to TC	3.3 5.0		9.5 7.0				ns	3-6
^t PHL	Propagation Delay Ū/D to TC	3.3 5.0		9.5 7.0				ns	3-6
^t PLH	Propagation Delaγ P _n to Q _n	3.3 5.5		10.5 7.5				ns	3-6
^t PHL	Propagation Delay P _n to Q _n	3.3 5.0		9.5 7.0				ns	3-6
^t PLH	Propagation Delay PL to Q _n	3.3 5.0		11.5 8.5				ns	3-6
^t PHL	Propagation Delay PL to Q _n	3.3 5.0		11.5 8.5				ns	3-6

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

5

AC OPERATING REQUIREMENTS

		V _{CC} * (V)	74A	C190	74AC190		Fig. No.
Symbol	Parameter		T _A = C _L =	+25℃ 50 рF	$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF	Units	
			Тур	Guarant	eed Minimum		
ts	Setup Time, HIGH or LOW P _n to PL	3.3 5.0	4.5 3.0			ns	3-9
^t h	Hold Time, HIGH or LOW P _n to PL	3.3 5.0	- 0.5 - 0.5			ns	3-9
ts	Setup Time, LOW CE to CP	3.3 5.0	7.0 5.0			ns	3-9
th	Hold Time, LOW CE to CP	3.3 5.0	- 1.5 - 1.0			ns	3-9
ts	Setup Time, HIGH or LOW Ū/D to CP	3.3 5.0	7.0 5.0			ns	3-9
th	Hold Time, HIGH or LOW Ū/D to CP	3.3 5.0	- 1.5 - 1.0			ns	3-9
tw	PL Pulse Width, LOW	3.3 5.0	5.5 6.0			ns	3-6
tw	CP Pulse Width, LOW	3.3 5.0	5.5 6.0			ns	3-6
t _{rec}	Recovery Time PL to CP	3.3 5.0	4.5 3.0			ns	3-9

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

5

				74AC191		74A	C191	Units	
Symbol	Parameter	V _{CC} * (V)	T (A = +25° CL = 50 p	°C F	T _A = to + C _L =	– 40°C 85°C 50 pF		Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Count Frequency	3.3 5.0	70 90	105 133		65 85		MHz	3-3
^t PLH	Propagation Delay CP to Q _n	3.3 5.0	3.0 2.0	8.5 6.0	15 11	1.0 1.0	16 12	ns	3-6
^t PHL	Propagation Delay CP to Q _n	3.3 5.0	3.0 2.0	8.5 6.0	14.5 10.5	1.0 1.0	16 11.5	ns	3-6
^t PLH	Propagation Delay CP to TC	3.3 5.0	4.0 3.0	10.5 7.5	18 12	1.0 1.0	20 14	ns	3-6
^t PHL	Propagation Delay CP to TC	3.3 5.0	4.5 3.0	10.5 7.5	17.5 12.5	1.0 1.0	19 13.5	ns	3-6
^t PLH	Propagation Delay CP to RC	3.3 5.0	3.0 2.5	7.5 5.5	12 9.5	1.0 1.0	13.5 10.5	ns	3-6
^t PHL	Propagation Delay CP to RC	3.3 5.0	2.5 2.0	7.0 5.0	11.5 8.5	1.0 1.0	12.5 9.5	ns	3-6
^t PLH	Propagation Delay CE to RC	3.3 5.0	2.5 1.5	7.0 5.0	12 8.5	1.0 1.0	13.5 9.5	ns	3-6
^t PHL	Propagation Delay CE to RC	3.3 5.0	2.5 1.5	6.5 5.0	11 8.0	1.0 1.0	12.5 9.0	ns	3-6
^t PLH	Propagation Delay U/D to RC	3.3 5.0	2.5 1.5	6.5 5.0	12.5 9.0	1.0 1.0	14.5 10	ns	3-6
^t PHL	Propagation Delay U/D to RC	3.3 5.0	2.5 1.5	7.0 5.0	12 8.5	1.0 1.0	13.5 10	ns	3-6
^t PLH	Propagation Delay U/D to TC	3.3 5.0	2.5 2.0	7.0 5.0	11 <i>.</i> 5 8.5	1.0 1.0	13.5 9.5	ns	3-6
^t PHL	Propagation Delay U/D to TC	3.3 5.0	2.5 1.5	6.5 5.0	11 8.5	1.0 1.0	12.5 9.5	ns	3-6
^t PLH	Propagation Delay P_n to Ω_n	3.3 5.0	3.0 2.0	8.0 5.5	13.5 9.5	1.0 1.0	15.5 10.5	ns	3-6
tPHL	Propagation Delay P_n to Q_n	3.3 5.0	3.0 2.0	7.5 5.5	13 9.5	1.0 1.0	14.5 10.5	ns	3-6
^t PLH	Propagation Delay PL to Q _n	3.3 5.0	3.5 2.0	9.5 5.5	14.5 9.5	1.0 1.0	17.5 10.5	ns	3-6
tphl	Propagation Delay PL to Q _n	3.3 5.0	3.0 2.0	8.0 6.0	13.5 10	10 1.0	15.5 11	ns	3-6

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

		V _{CC} * (V)	74A	C191	74AC191	Units	Fig. No.
Symbol	Parameter		T _A = C _L =	+ 25℃ 50 pF	$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF		
			Тур	Guarante	eed Minimum]	
ts	Setup Time, HIGH or LOW P _n to PL	3.3 5.0	1.0 0.5	3.0 2.0	3.0 2.5	ns	3-9
th	Hold Time, HIGH or LOW P _n to PL	3.3 5.0	- 1.5 - 0.5	0.5 1.0	1.0 1.0	ns	3-9
t _s	Setup Time, LOW CE to CP	3.3 5.0	3.0 1.5	6.0 4.0	7.0 4.5	ns	3-9
th	Hold Time, LOW CE to CP	3.3 5.0	4.0 2.5	- 0.5 0	-0.5 0	ns	3-9
ts	Setup Time, HIGH or LOW U/D to CP	3.3 5.0	4.0 2.5	8.0 5.5	9.0 6.5	ns	3-9
th	Hold Time, HIGH or LOW Ū/D to CP	3.3 5.0	-5.0 -3.0	0 0.5	0 0.5	ns	3-9
tw	PL Pulse Width, LOW	3.3 5.0	2.0 1.0	3.5 1.0	4.0 1.0	ns	3-6
tw	CP Pulse Width, LOW	3.3 5.0	2.0 2.0	3.5 3.0	4.0 4.0	ns	3-6
t _{rec}	Recovery Time PL to CP	3.3 5.0	0.5 1.0	0 0	0 0	ns	3-9

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	l Parameter		Units	Test Conditions	
C _{IN}	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$	
CPD	Power Dissipation Capacitance	75	pF	$V_{CC} = 5.0 V$	



Product Preview Up/Down Counters with Separate Up/Down Clocks

The MC74AC192 is an up/down BCD decade (8421) counter. The MC74AC193 is an up/down modulo-16 binary counter. Separate Count Up and Count Down Clocks are used, and in either counting mode the outputs change state synchronously with the LOW-to-HIGH transitions on the clock inputs.

Separate Terminal Count Up and Terminal Count Down outputs are provided that are used as the clocks for a subsequent stage without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuit to be used as a programmable counter. Both the Parallel Load (\overline{PL}) and the Master Reset (MR) inputs asynchronously override the clocks.

- High-Speed 120 MHz Typical Count Frequency
- Synchronous Counting
- Asynchronous Parallel Load and Master Reset
- Outputs Source/Sink 24 mA

MC74AC192 MC74AC193

UP/DOWN COUNTERS WITH SEPARATE UP/DOWN CLOCKS



003

CPD 4

CPU 5

03 7

GND 8

14 MR

13 TC_D

11 PL

10 P2

9 P3

LOGIC SYMBOL



PIN NAMES

- CPU Count Up Clock Input
- CPD Count Down Clock Input
- MR Asynchronous Master Reset Input
- PL Asynchronous Parallel Load Input
- P0-P3 Parallel Data Inputs
- $\underline{\Omega_0} \underline{\Omega_3}$ Flip-Flop Outputs
- TCD Terminal Count Down (Borrow) Output
- TCU Terminal Count Up (Carry) Output

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

5

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

FACT DATA

FUNCTIONAL DESCRIPTION

The MC74AC192/74AC193 are asynchronously presettable counters. The MC74AC192 is a decade counter while the MC74AC193 is organized for 4-bit binary operation. They both contain four edge-triggered flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations.

A LOW-to-HIGH transition on the CP input to each flipflop causes the output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH, as indicated in the Function Table. Otherwise, the circuit will either count by twos or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either clock input, is LOW.

The Terminal Count Up (\overline{TC}_U) and Terminal Count Down (\overline{TC}_D) outputs are normally HIGH. When the circuit has reached the maximum count state, 9 (MC74AC192) or 15 (MC74AC193), the reset HIGH-to-LOW transition of the Count Up Clock will cause \overline{TC}_U to go LOW. \overline{TC}_U will stay LOW until CPU goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays. Similarly, the \overline{TC}_D output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the \overline{TC} outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.

Both the MC74AC192 and the MC74AC193 have an asynchronous parallel load capability permitting the counter to be preset. When the Parallel Load (\overline{PL}) and the Master Reset (MR) inputs are LOW, information present on the Parallel Data input (P_0-P_3) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both clock inputs, and latch each Q output in the LOW state. If one of the clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that clock will be interpreted as a legitimate signal and will be counted.

FUNCTION TABLE

MR	PL	СРU	CPD	Mode				
н	х	х	х	Reset (Asyn.)				
L	L	X	X	Preset (Asyn.)				
L	н	н	н	No Change				
L	н		н	Count Up				
L	н	н		Count Down				
H = HIGH Voltage Level			el	X = Immaterial				

L = LOW Voltage Level

= Immaterial = LOW-to-HIGH Transition

STATE DIAGRAMS







---- COUNT DOWN

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Symbol Parameter		Units	Test Conditions		
lcc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case		
lcc	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$		

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74AC		74	AC		
Symbol	Parameter	V _{CC} * (V)	T	A = +25° CL = 50 p	°C F	T _A = to + C _L =	–40°C 85°C 50 pF	Units	Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Count Frequency	3.3 5.0		88 120	-			MHz	3-3
^t PLH	Propagation Delay CPU or CPD to TCU or TCD	3.3 5.0		15 11	-			ns	3-6
^t PHL	Propagation Delay CP _U or CP _D to TC _U or TC _D	3.3 5.0		13 9.5				ns	3-6
^t PLH	Propagation Delay CP _U or CP _D to Q _n	3.3 5.0		9.5 7.0				ns	3-6
^t PHL	Propagation Delay CP _U or CP _D to Q _n	3.3 5.0		10.5 7.5				ns	3-6
^t PLH	Propagation Delay P _n to Q _n	3.3 5.0		9.5 7.0				ns	3-6
^t PHL	Propagation Delay P_n to Q_n	3.3 5.0		9.5 7.0				ns	3-6
^t PLH	Propagation Delay PL to Q _n	3.3 5.0		12.5 9.0				ns	3-6
^t PHL	Propagation Delay PL to Q _n	3.3 5.0		11 8.0				ns	3-6
^t PLH	Propagation Delay MR to Q _n	3.3 5.0		12.5 9.0				ns	3-6
^t PLH	Propagation Delay MR to TC _U	3.3 5.0		12.5 9.0		4		ns	3-6
^t PHL	Propagation Delay MR to TC _D	3.3 5.0		11 8.0	2			ns	3-6
^t PLH	Propagation Delay PL to TCU or TCD	3.3 5.0		11.5 8.5				ns	3-6
^t PHL	Propagation Delay PL to TCU or TCD	3.3 5.0		9.5 7.0				ns	3-6
^t PLH	Propagation Delay P_n to \overline{TC}_U or \overline{TC}_D	3.3 5.0		11.5 8.5				ns	3-6
^t PHL	Propagation Delay P_n to \overline{TC}_U or \overline{TC}_D	3.3 5.0		11.5 8.5				ns	3-6

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

			74	AC	74AC		
Symbol	Parameter	V _{CC} * (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$		T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
	1		Тур	Guarant	eed Minimum		
ts	Setup Time, HIGH or LOW P_n to \overline{PL}	3.3 5.0	4.5 3.0			ns	3-9
th	Hold Time, HIGH or LOW P _n to PL	3.3 5.0	- 0.5 - 0.5			ns	3-9
tw	PL Pulse Width, LOW	3.3 5.0	8.5 6.0			ns	3-6
tw	CPU or CP _D Pulse Width, LOW	3.3 5.0	5.5 4.0			ns	3-6
tw	CP_U or CP_D Pulse Width, LOW (Change of Direction)	3.3 5.0	9.0 6.5			ns	3-6
tw	MR Pulse Width, HIGH	3.3 5.0	7.0 5.0			ns	3-6
t _{rec}	Recovery Time PL to CPU or CPD	3.3 5.0	4.5 3.0			ns	3-9
t _{rec}	Recovery Time MR to CPU or CPD	3.3 5.0	8.5 6.0			ns	3-9

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} \approx 5.0 V$
C _{PD}	Power Dissipation Capacitance		pF	$V_{CC} = 5.0 V$



Product Preview

Octal Buffer/Line Driver with 3-State Outputs

The MC74AC240/74ACT240 is an octal buffer and line driver designed to be employed as a memory address driver, clock driver and bus oriented transmitter or receiver which provides improved PC board density.

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Outputs Source/Sink 24 mA
- 'ACT240 Has TTL Compatible Inputs

TRUTH TABLES

Inpu	ıts	Outputs
OE ₁	D	(Pins 12, 14, 16, 18)
L	L	н
L	н	L
н	X	Z

Inputs		Outputs			
OE ₂	D	(Pins 3, 5, 7, 9)			
L	L	Н			
L	н	L			
н	X	Z			
H = HIGH Voltage Level					

- L = LOW Voltage Level
- X = Immaterial
- Z = High Impedance



OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS





MC74AC240 • MC74ACT240

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
ICC	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
lcc	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$
Ісст	Maximum Additional I _{CC} /Input ('ACT240)	1.5	mA	

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

Symbol	Parameter			74AC			AC		
		V _{CC} * (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$T_{A} = -40^{\circ}C$ to +85^{\circ}C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay Data to Output	3.3 5.0	1.0 1.0	6.0 4.5	8.0 6.5	1.0 1.0	9.0 7.0	ns	3-5
^t PHL	Propagation Delay Data to Output	3.3 5.0	1.0 1.0	5.5 4.5	8.0 6.0	1.0 1.0	8.5 6.5	ns	3-5
^t PZH	Output Enable Time	3.3 5.0	1.0 1.0	6.0 5.0	10.5 7.0	1.0 1.0	11 8.0	ns	3-7
^t PZL	Output Enable Time	3.3 5.0	1.0 1.0	7.0 5.5	10 8.0	1.0 1.0	11 8.5	ns	3-8
^t PHZ	Output Disable Time	3.3 5.0	1.0 1.0	7.0 6.5	10 9.0	1.0 1.0	10.5 9.5	ns	3-7
^t PLZ	Output Disable Time	3.3 5.0	1.0 1.0	7.5 6.5	10.5 9.0	1.0 1.0	11.5 9.5	ns	3-8

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

	Parameter			74ACT		74/	аст		
Symbol		V _{CC} * (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay Data to Output	5.0	1.0	6.0	8.5	1.0	9.5	ns	3-5
^t PHL	Propagation Delay Data to Output	5.0	1.0	5.5	7.5	1.0	8.5	ns	3-5
^t PZH	Output Enable Time	5.0	1.0	7.0	8.5	1.0	9.5	ns	3-7
^t PZL	Output Enable Time	5.0	1.0	7.0	9.5	1.0	10.5	ns	3-8
^t PHZ	Output Disable Time	5.0	1.0	8.0	9.5	1.0	10.5	ns	3-7
^t PLZ	Output Disable Time	5.0	1.0	6.5	10	1.0	10.5	ns	3-8

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Τγp	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
C _{PD}	Power Dissipation Capacitance	45	pF	$V_{CC} = 5.0 V$

5-89



Product Preview

Octal Buffer/Line Driver with 3-State Outputs

The MC74AC241/74ACT241 is an octal buffer and line driver designed to be employed as a memory address driver, clock driver and bus oriented transmitter or receiver which provides improved PC board density.

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Outputs Source/Sink 24 mA
- 'ACT241 Has TTL Compatible Inputs

TOUTU TADI CO

INO III IADEEO							
Inpu	ıts	Outputs					
OE ₁	D	(Pins 12, 14, 16, 18)					
Ľ	L	L					
L	н	н					
н	X	Z					

Inpu	its	Outputs	
OE ₂	D	(Pins 3, 5, 7, 9)	
Н	L	L	
н	н	Н	
L	х	Z	

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

Z = High Impedance



OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS





MC74AC241 • MC74ACT241

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
lcc	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC} \text{ or Ground},$ $V_{CC} = 5.5 \text{ V}, T_A = 25^{\circ}\text{C}$
ICCT	Maximum Additional I _{CC} /Input ('ACT241)	1.5	mA	$\begin{array}{l} V_{IN} = V_{CC} - 2.1 \ V \\ V_{CC} = 5.5 \ V, \ T_A = Worst \ Case \end{array}$

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

Symbol	Parameter			74AC			AC		
		V _{CC} * (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$T_{A} = -40^{\circ}C$ to +85^{\circ}C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay Data to Output	3.3 5.0	1.0 1.0	6.0 5.0	9.0 7.0	1.0 1.0	10 7.5	ns	3-5
^t PHL	Propagation Delay Data to Output	3.3 5.0	1.0 1.0	6.0 4.5	9.0 7.0	1.0 1.0	10.5 7.5	ns	3-5
^t PZH	Output Enable Time	3.3 5.0	1.0 1.0	6.5 5.5	12.5 9.0	1.0 1.0	13 9.5	ns	3-7
^t PZL	Output Enable Time	3.3 5.0	1.0 1.0	7.0 5.5	12 9.0	1.0 1.0	13 9.5	ns	3-8
^t PHZ	Output Disable Time	3.3 5.0	1.0 1.0	8.0 6.5	12 10	1.0 1.0	12.5 10.5	ns	3-7
^t PLZ	Output Disable Time	3.3 5.0	1.0 1.0	7.0 6.0	12.5 10	1.0 1.0	13.5 10.5	ns	3-8

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74ACT		74/	АСТ		
Symbol	Parameter	V _{CC} * (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay Data to Output	5.0	1.0	6.5	9.0	1.0	10	ns	3-5
^t PHL	Propagation Delay Data to Output	5.0	1.0	7.0	9.0	1.0	10	ns	3-5
^t PZH	Output Enable Time	5.0	1.0	6.0	9.0	1.0	10	ns	3-7
^t PZL	Output Enable Time	5.0	1.0	7.0	10	1.0	11	ns	3-8
^t PHZ	Output Disable Time	5.0	1.0	8.0	10.5	1.0	11.5	ns	3-7
^t PLZ	Output Disable Time	5.0	1.0	7.0	10.5	1.0	11.5	ns	3-8

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	45	pF	$V_{CC} = 5.0 V$

5

5-91



Product Preview

Octal Buffer/Line Driver with 3-State Outputs

The MC74AC244/74ACT244 is an octal buffer and line driver designed to be employed as a memory address driver, clock driver and bus oriented transmitter/ receiver which provides improved PC board density.

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Outputs Source/Sink 24 mA
- 'ACT244 Has TTL Compatible Inputs

TRUTH TABLES

Inpu	uts Outputs					
OE ₁	D	(Pins 12, 14, 16, 18)				
L	L	L				
L	н	н				
н	X	Z				

Inputs		Outputs					
$\overline{\text{OE}}_2$	D	(Pins 3, 5, 7, 9)					
L	L	L					
L	н	н					
н	x	Z					
H = HIGH Voltage Level							

L = LOW Voltage Level

- X = ImmaterialZ = High Impedance



OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS





MC74AC244 • MC74ACT244

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	80	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = Worst Case$
Icc	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$
Ісст	Maximum Additional I _{CC} /Input ('ACT244)	1.5	mA	

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

			$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$74AC$ $T_A = -40^{\circ}C$ $to +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units	
Symbol	Parameter	V _{CC} * (V)							Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay Data to Output	3.3 5.0	1.0 1.0	6.5 5.0	9.0 7.0	1.0 1.0	10 7.5	ns	3-5
^t PHL	Propagation Delay Data to Output	3.3 5.0	1.0 1.0	6.5 5.0	9.0 7.0	1.0 1.0	10 7.5	ns	3-5
^t PZH	Output Enable Time	3.3 5.0	1.0 1.0	6.0 5.0	10.5 7.0	1.0 1.0	11 8.0	ns	3-7
^t PZL	Output Enable Time	3.3 5.0	1.0 1.0	7.5 5.5	10 8.0	1.0 1.0	11 8.5	ns	3-8
^t PHZ	Output Disable Time	3.3 5.0	1.0 1.0	7.0 6.5	10 9	1.0 1.0	10.5 9.5	ns	. 3-7
^t PLZ	Output Disable Time	3.3 5.0	1.0 1.0	7.5 6.5	10.5 9.0	1.0 1.0	11.5 9.5	ns	3-8

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74ACT		74/	АСТ		
Symbol	Parameter	V _{CC} * (V)	T _A = +25°C C _L = 50 pF			$T_{A} = -40^{\circ}C$ to +85^{\circ}C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay Data to Output	5.0	1.0	6.5	9.0	1.0	10	ns	3-5
^t PHL	Propagation Delay Data to Output	5.0	1.0	7.0	9.0	1.0	10	ns	3-5
^t PZH	Output Enable Time	5.0	1.0	6.0	8.5	1.0	9.5	ns	3-7
^t PZL	Output Enable Time	5.0	1.0	7.0	9.5	1.0	10.5	ns	3-8
^t PHZ	Output Disable Time	5.0	1.0	7.0	9.5	1.0	10.5	ns	3-7
tPLZ	Output Disable Time	5.0	1.0	7.5	10	1.0	10.5	ns	3-8

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
C _{PD}	Power Dissipation Capacitance	45	pF	$V_{CC} = 5.0 V$



Product Preview

Octal Bidirectional Transceiver with 3-State Inputs/Outputs

The MC74AC245/74ACT245 contains eight non-inverting bidirectional buffers with 3-state outputs and is intended for bus-oriented applications. Current sinking capability is 24 mA at both the A and B ports. The Transmit/Receive (T/\overline{R}) input determines the direction of data flow through the bidirectional transceiver. Transmit (active-HIGH) enables data from A ports to B ports; Receive (active-LOW) enables data from B ports to A ports. The Output Enable input, when HIGH, disables both A and B ports by placing them in a High Z condition.

- Noninverting Buffers
- Bidirectional Data Path
- A and B Outputs Source/Sink 24 mA
- ACT245 Has TTL Compatible Inputs

PIN NAMES

- OE Output Enable Input
- T/R Transmit/Receive Input
- A0-A7 Side A 3-State Inputs or 3-State Outputs
- B₀-B₇ Side B 3-State Inputs or 3-State Outputs

TRUTH TABLES

Inp	uts	Outputo					
ŌĒ	T/R	Outputs					
L	L	Bus B Data to Bus A					
L	н	Bus A Data to Bus B					
н	X	High Z State					

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial



MC74AC245 MC74ACT245





MC74AC245 • MC74ACT245

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
ICC -	Maximum Quiescent Supply Current	80	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
lcc	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$
Iсст	Maximum Additional I _{CC} /Input ('ACT245)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V$, $T_A =$ Worst Case

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74AC			AC		
Symbol	Parameter	Vcc* (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$T_{A} = -40^{\circ}C$ to +85^{\circ}C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay A _n to B _n or B _n to A _n	3.3 5.0	1.0 1.0	5.0 3.5	8.5 6.5	1.0 1.0	9.0 7.0	ns	3-5
^t PHL	Propagation Delay A _n to B _n or B _n to A _n	3.3 5.0	1.0 1.0	5.0 3.5	8.5 6.0	1.0 1.0	9.0 7.0	ns	3-5
^t PZH	Output Enable Time	3.3 5.0	1.0 1.0	7.0 5.0	11.5 8.5	1.0 1.0	12.5 9.0	ns	3-7
^t PZL	Output Enable Time	3.3 5.0	1.0 1.0	7.5 5.5	12 9.0	1.0 1.0	13.5 9.5	ns	3-8
^t PHZ	Output Disable Time	3.3 5.0	1.0 1.0	6.5 5.5	12 9.0	1.0 1.0	12.5 10	ns	3-7
^t PLZ	Output Disable Time	3.3 5.0	1.0 1.0	7.0 5.5	11.5 9.0	1.0 1.0	13 10	ns	3-8

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74ACT			АСТ		
Symbol	Parameter	Parameter VCC* (V)		$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$T_{A} = -40^{\circ}C$ to +85^{\circ}C C _L = 50 pF		Fig. No.
			Min	Тур	Max	Min	Max]	ĺ
^t PLH	Propagation Delay A_n to B_n or B_n to A_n	5.0	1.0	4.0	7.5	1.0	8.0	ns	3-5
^t PHL	Propagation Delay A _n to B _n or B _n to A _n	5.0	1.0	4.0	8.0	1.0	9.0	ns	3-5
, ^t PZH	Output Enable Time	5.0	1.0	5.0	10	1.0	11	ns	3-7
^t PZL	Output Enable Time	5.0	1.0	5.5	10	1.0	12	ns	3-8
^t PHZ	Output Disable Time	5.0	1.0	5.5	10	1.0	11	ns	3-7
tPLZ	Output Disable Time	5.0	1.0	5.0	10	1.0	11	ns	3-8

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CI/O	Input/Output Capacitance	15	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	45	pF	$V_{CC} = 5.0 V$


Product Preview 8-Input Multiplexer with 3-State Outputs

The MC74AC251/74ACT251 is a high-speed 8-input digital multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. It can be used as a universal function generator to generate any logic function of four variables. Both true and complementary outputs are provided.

- Multifunctional Capability
- On-Chip Select Logic Decoding
- Inverting and Noninverting 3-State Outputs
- Outputs Source/Sink 24 mA
- 'ACT251 Has TTL Compatible Inputs





PIN NAMES

- S0−S2 OE Select Inputs
- 3-State Output Enable Input
- l0-l7 Z Z Multiplexer Inputs
- 3-State Multiplexer Output
 - **Complementary 3-State Multiplexer Output**

TRUTH TABLE

	Inp	uts		Out	puts
ŌĒ	S ₂	S ₁	S ₀	Z	Z
н	X	х	х	Z	Z
L	Ľ	L	L	Īo	lo
L	Ľ	L	н	Ī	11
L	L	н	L	lī2	12
L	L	н	н	Ī3	13
L	н	L	L	Īą	14
L	н	· L	н	Ī5	15
L	н	н	L	Ī6	16
L	н	н	H	Ī7	17

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

Z = High Impedance

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.



MULTIPLEXER WITH **3-STATE OUTPUTS**

8-INPUT



13 🖸	-	16	۷C
12 2		15	14
I1 3		14	l5
lo 4		13	¹ 6
Z 5		12	17
Z 6		11	s ₀
ŌE 🔽		10	s ₁
GND 🖲		9	S2

FACT DATA

MC74AC251 • MC74ACT251

FUNCTIONAL DESCRIPTION

This device is a logical implementation of a single-pole, 8-position switch with the switch position controlled by the state of three Select inputs, S₀, S₁, S₂. Both true and complementary outputs are provided. The Output Enable input (\overline{OE}) is active LOW. When it is activated, the logic function provided at the output is:

$$\begin{array}{l} Z = \overline{OE} \bullet (I_0 \cdot \overline{S}_0 \cdot \overline{S}_1 \cdot \overline{S}_2 + I_1 \cdot S_0 \cdot \overline{S}_1 \cdot \overline{S}_2 + \\ I_2 \cdot \overline{S}_0 \cdot S_1 \cdot \overline{S}_2 + I_3 \cdot S_0 \cdot S_1 \cdot \overline{S}_2 + \\ I_4 \cdot \overline{S}_0 \cdot \overline{S}_1 \cdot S_2 + I_5 \cdot S_0 \cdot \overline{S}_1 \cdot S_2 + \\ I_6 \cdot \overline{S}_0 \cdot S_1 \cdot S_2 + I_7 \cdot S_0 \cdot S_1 \cdot S_2) \end{array}$$

When the Output Enable is HIGH, both outputs are in the high impedance (High Z) state. This feature allows multiplexer expansion by tying the outputs of up to 128 devices together. When the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. The Output Enable signals should be designed to ensure there is no overlap in the active-LOW portion of the enable voltages.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MC74AC251 • MC74ACT251

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
lcc	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$
ICCT	Maximum Additional I _{CC} /Input ('ACT251)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V$, T_A = Worst Case

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

	Parameter		$\begin{array}{c c} & & & & & \\ \hline V_{CC}^{*} & & T_{A} = \ +25^{\circ}C & & \\ (V) & & C_{L} = \ 50 \ \text{pF} & \\ \end{array}$			74	AC		
Symbol		Vcc* (V)				$T_{A} = -40^{\circ}C$ to +85^{\circ}C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay S_n to Z or \overline{Z}	3.3 5.0	1.0 1.0	11.5 8.5	17.5 12.5	1.0 1.0	19 13.5	ns	3-6
^t PHL	Propagation Delay S_n to Z or \overline{Z}	3.3 5.0	1.0 1.0	11 8.0	17.5 12.5	1.0 1.0	19 13.5	ns	3-6
^t PLH	Propagation Delay I _n to Z or Z	3.3 5.0	1.0 1.0	10 7.0	14 10	1.0 1.0	15.5 11	ns	3-5
^t PHL	Propagation Delay I _n to Z or Z	3.3 5.0	1.0 1.0	9.0 6.5	14 10	1.0 1.0	15.5 11	ns	3-5
^t PZH	Output Enable Time \overline{OE} to Z or \overline{Z}	3.3 5.0	1.0 1.0	7.5 5.5	11 8.0	1.0 1.0	12 9.0	ns	3-7
^t PZL	Output Enable Time \overline{OE} to Z or \overline{Z}	3.3 5.0	1.0 1.0	7.5 5.5	11 8.0	1.0 1.0	12 9.0	ns	3-8
^t PHZ	Output Disable Time \overline{OE} to Z or \overline{Z}	3.3 5.0	3.5 2.5	8.5 7.0	11.5 9.5	3.5 2.5	13 10	ns	3-7
^t PLZ	Output Disable Time \overline{OE} to Z or \overline{Z}	3.3 5.0	4.0 3.0	7.0 5.5	11 8.0	4.0 3.0	12 8.5	ns	3-8

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

MC74AC251 • MC74ACT251

	Parameter			74ACT			АСТ		
Symbol		Vcc* (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
tPLH	Propagation Delay S_n to Z or \overline{Z}	5.0	1.0	7.0	13.5	1.0	13	ns	3-6
^t PHL	Propagation Delay S_n to Z or \overline{Z}	5.0	1.0	7.5	13	1.0	14.5	ns	3-6
tPLH	Propagation Delay I _n to Z or Ž	5.0	1.0	5.5	10	1.0	10.5	ns	3-5
tPHL	Propagation Delay I _n to Z or Ž	5.0	1.0	6.5	10.5	1.0	12	ns	3-5
^t PZH	Output Enable Time \overline{OE} to Z or \overline{Z}	5.0	1.0	5.0	9.0	1.0	9.0	ns	3-7
^t PZL	Output Enable Time \overline{OE} to Z or \overline{Z}	5.0	1.0	4.5	9.0	1.0	8.5	ns	3-8
^t PHZ	Output Disable Time \overline{OE} to Z or \overline{Z}	5.0	1.0	6.0	10.5	1.0	10	ns	3-7
tPLZ	Output Disable Time \overline{OE} to Z or \overline{Z}	5.0	1.0	4.5	9.0	1.0	8.5	ns	3-8

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	70	pF	$V_{CC} = 5.0 V$



Product Preview **Dual 4-Input Multiplexer** with 3-State Outputs

The MC74AC253/74ACT253 is a dual 4-input multiplexer with 3-state outputs. It can select two bits of data from four sources using common select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output Enable (\overline{OE}) inputs, allowing the outputs to interface directly with bus oriented systems.

- Multifunctional Capability
- Noninverting 3-State Outputs
- Outputs Source/Sink 24 mA
- 'ACT253 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

l _{0a} -l _{3a}	Side A Data Inputs
10b-13b	Side B Data Inputs
S ₀ , S ₁	Common Select Inputs
ŌĒa	Side A Output Enable Input
OEb	Side B Output Enable Input
Z _a , Z _b	3-State Outputs

TRUTH TABLE

Sel Inp	ect uts		Data i	nputs		Output Enable	Outputs
S ₀	S ₁	10	11	12	13	ŌĒ	Z
X	X	X	X	х	X	н	Z
L	L	L	X	X	x	L	L
L	L	н	x	x	x	L	н
н	L	X	L	X	X	L	L
н	L	X	н	X	X	L	н
L	н	X	X	L	X	L	L
L	н	X	X	н	X	L	н
н	н	X	X	X	L	L	L
н	н	X	X	X	н	L	н

Address inputs S0 and S1 are common to both sections.

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MC74AC253 MC74ACT253

DUAL 4-INPUT MULTIPLEXER WITH

N SUFFIX CASE 648-08 PLASTIC



ŌĒ _a 🚺	,	16	Vcc
S1 2	•	15	ŌEb
I3a 3	_ · · · ·	14	S ₀
l2a 4		13	l3b
I _{1a} 5		12	l2b
l _{0a} 6		11	l1b
Z _a 7		10	l0b
GND 8		9	Zb

FACT DATA

MC74AC253 • MC74ACT253

FUNCTIONAL DESCRIPTION

The MC74AC253/74ACT253 contains two identical 4-input multiplexers with 3-state outputs. They select two bits from four sources selected by common Select inputs (S₀, S₁). The 4-input multiplexers have individual Output Enable (\overline{OE}_a , \overline{OE}_b) inputs which, when HIGH, force the outputs to a high impedance (High Z) state. This device is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two select inputs. The logic

equations for the outputs are shown:

If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MC74AC253 • MC74ACT253

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
ICC	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$
^I CCT	Maximum Additional I _{CC} /Input ('ACT253)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V$, T _A = Worst Case

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

	Parameter		74AC			74AC			
Symbol		V _{CC} * (V)	T	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF		Fig. No.
	и.		Min	Түр	Max	Min	Max		
^t PLH	Propagation Delay S _n to Z _n	3.3 5.0	1.0 1.0	8.5 6.5	15.5 11	1.0 1.0	17.5 12.5	ns	3-6
^t PHL	Propagation Delay S _n to Z _n	3.3 5.0	1.0 1.0	9.5 7.0	16 11.5	1.0 1.0	18 13	ns	3-6
^t PLH	Propagation Delay I _n to Z _n	3.3 5.0	1.0 1.0	7.0 5.5	14.5 10	1.0 1.0	17 11.5	ns	3-5
^t PHL	Propagation Delay I _n to Z _n	3.3 5.0	1.0 1.0	7.5 5.5	13 9.5	1.0 1.0	15 11	ns	3-5
^t PZH	Output Enable Time	3.3 5.0	1.0 1.0	4.5 3.5	8.0 6.0	1.0 1.0	8.5 6.5	ns	3-7
^t PZL	Output Enable Time	3.3 5.0	1.0 1.0	5.0 3.5	8.0 6.0	1.0 1.0	9.0 7.0	ns	3-8
^t PHZ	Output Disable Time	3.3 5.0	1.0 1.0	5.5 5.0	9.5 8.0	1.0 1.0	10 8.5	ns	3-7
^t PLZ	Output Disable Time	3.3 5.0	1.0 1.0	5.0 4.0	8.0 7.0	1.0 1.0	9.0 7.5	ns	3-8

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

MC74AC253 • MC74ACT253

				74ACT		74	АСТ		
Symbol	Parameter	V _{CC} * (V)	T ($T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$			$T_{A} = -40^{\circ}C$ to +85^{\circ}C C _L = 50 pF		Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay S _n to Z _n	5.0	1.0	7.0	11.5	1.0	13	ns	3-6
^t PHL	Propagation Delay S _n to Z _n	5.0	1.0	7.5	13	1.0	14.5	ns	3-6
^t PLH	Propagation Delay I _n to Z _n	5.0	1.0	5.5	10	1.0	11	ns	3-5
^t PHL	Propagation Delay I _n to Z _n	5.0	1.0	6.5	11	1.0	12.5	ns	3-5
^t PZH	Output Enable Time	5.0	1.0	4.5	7.5	1.0	8.5	ns	3-7
tPZL	Output Enable Time	5.0	1.0	5.0	8.0	1.0	9.0	ns	3-8
^t PHZ	Output Disable Time	5.0	1.0	6.0	9.5	1.0	10	ns	3-7
^t PLZ	Output Disable Time	5.0	1.0	4.5	7.5	1.0	8.5	ns	3-8

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

Symbol	Parameter	Value Typ	Units	Test Conditions
C _{IN}	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	50	pF	$V_{CC} = 5.0 V$



Product Preview Quad 2-Input Multiplexer with 3-State Outputs

The MC74AC257/74ACT257 is a guad 2-input multiplexer with 3-state outputs. Four bits of data from two sources can be selected using a Common Data Select input. The four outputs present the selected data in true (noninverted) form. The outputs may be switched to a high impedance state by placing a logic HIGH on the common Output Enable (\overline{OE}) input, allowing the outputs to interface directly with bus-oriented systems.

- Multiplexer Expansion by Tying Outputs Together
- Noninverting 3-State Outputs
- Outputs Source/Sink 24 mA
- 'ACT257 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

S	Common Data Select Input
OE	3-State Output Enable Input
l0a-10d	Data Inputs from Source 0
11a-11d	Data Inputs from Source 1
Za-Zd	3-State Multiplexer Outputs

TRUTH TABLE

Output Select Enable Input		Da Inp	ata outs	Outputs
ŌĒ	S	I0	I ₁	Z
н	x	X	х	Z
L	н	X	Ł	ί L
L	н	X	н	н
L	L	L	х	L
Ì L	L L	н	х	н

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

Z = High Impedance

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.



QUAD 2-INPUT MULTIPLEXER WITH **3-STATE OUTPUTS**





FUNCTIONAL DESCRIPTION

The MC74AC257/74ACT257 is a quad 2-input multiplexer with 3-state outputs. It selects four bits of data from two sources under control of a Common Data Select input. When the Select input is LOW, the I_{0X} inputs are selected and when Select is HIGH, the I_{1x} inputs are selected. The data on the selected inputs appears at the outputs in true (noninverted) form. The device is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the

outputs are shown below:

$$Z_{a} = \overline{OE} \cdot (|I_{1a} \cdot S + |Oa \cdot \overline{S})|$$

$$Z_{b} = \overline{OE} \cdot (|I_{1b} \cdot S + |Ob \cdot \overline{S})|$$

$$Z_{c} = \overline{OE} \cdot (|I_{c} \cdot S + |Oc \cdot \overline{S})|$$

 $Z_{d} = OE_{(1_{1d}}S + I_{0d}S)$

When the Output Enable input (\overline{OE}) is HIGH, the outputs are forced to a high impedance state. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure the Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
lcc	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$
ICCT	Maximum Additional I _{CC} /Input ('ACT257)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V$, $T_A =$ Worst Case

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

	Parameter		$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			74AC		Units	Fig. No.
Symbol		Vcc* (V)				$T_{A} = -40^{\circ}C$ to +85^{\circ}C C _L = 50 pF			
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay I _n to Z _n	3.3 5.0		5.0 4.0				ns	3-5
^t PHL	Propagation Delay I _n to Z _n	3.3 5.0		6.0 4.5				ns	3-5
^t PLH	Propagation Delay S to Z _n	3.3 5.0		7.0 5.0				ns	3-6
^t PHL	Propagation Delay S to Z _n	3.3 5.0		7.5 5.5		- <u>,</u>		ns	3-6
^t PZH	Output Enable Time	3.3 5.0		6.5 5.0				ns	3-7
^t PZL	Output Enable Time	3.3 5.0		5.5 5.0				ns	3-8
^t PHZ	Output Disable Time	3.3 5.0		5.5 5.0				ns	3-7
^t PLZ	Output Disable Time	3.3 5.0		5.5 5.0				ns	3-8

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

MC74AC257 • MC74ACT257

		ľ	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$74ACT$ $T_{A} = -40^{\circ}C$ $to + 85^{\circ}C$ $C_{L} = 50 \text{ pF}$				
Symbol	Parameter	Vcc* (V)						Units	Fig. No.	
			Min	Тур	Max	Min	Max			
^t PLH	Propagation Delay I _n to Z _n	5.0	1.0	5.0	7.0	1.0	7.5	ns	3-6	
^t PHL	Propagation Delay I _n to Z _n	5.0	1.0	6.0	7.5	1.0	8.5	ns	3-6	
^t PLH	Propagation Delay S to Z _n	5.0	1.0	7.0	9.5	1.0	10.5	ns	3-6	
^t PHL	Propagation Delay S to Z _n	5.0	1.0	7.0	10.5	1.0	11.5	ns	3-6	
^t PZH	Output Enable Time	5.0	1.0	6.0	8.0	1.0	9.0	ns	3-7	
^t PZL	Output Enable Time	5.0	1.0	6.0	8.0	1.0	9.0	ns	3-8	
^t PHZ	Output Disable Time	5.0	1.0	6.5	9.0	1.0	10	ns	3-7	
^t PLZ	Output Disable Time	5.0	1.0	6.0	7.5	1.0	8.5	ns	3-8	

AC CHARACTERISTICS (For Figures and Waveforms --- See Section 3)

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

Symbol	Parameter	Value Units Typ		Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	50	pF	$V_{CC} = 5.0 V$



Product Preview Quad 2-Input Multiplexer with 3-State Outputs

The MC74AC258/74ACT258 is a quad 2-input multiplexer with 3-state outputs. Four bits of data from two sources can be selected using a common data select input. The four outputs present the selected data in the complement (inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable (\overline{OE}) input, allowing the outputs to interface directly with bus-oriented systems.

- Multiplexer Expansion by Tying Outputs Together
- Inverting 3-State Outputs
- Outputs Source/Sink 24 mA
- 'ACT258 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

S	Common Data Select Input
OE	3-State Output Enable Input
10a-10d	Data Inputs from Source 0
l1a-l1d	Data Inputs from Source 1
Źa−Żd	3-State Multiplexer Outputs

TRUTH TABLE

Output Enable	Select Input	Data Inputs		Data Inputs		Outputs
ŌĒ	S	10	11	ž		
н	х	x	X	Z		
L	н	X	Ł	н		
L	н	X	н	L		
L	L	LX		н		
L	L	н	х	L		

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

Z = High Impedance

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MC74AC258 **MC74ACT258**

QUAD 2-INPUT MULTIPLEXER WITH **3-STATE OUTPUTS**



s 🗖	~	16 V	СС
l _{0a} 2		15 0	Ē
1 _{1a} 3		14 10	c
Īa ₫		13 11	C
l0b 5		12 Z	c
I1b €		11 lo	d
₹ _b 7		10 11	d
GND 🔋		۶Ź	d
	the second s		

MC74AC258 • MC74ACT258

FUNCTIONAL DESCRIPTION

The MC74AC258/74ACT258 is a quad 2-input multiplexer with 3-state outputs. It selects four bits of data from two sources under control of a common Select input (S). When the Select input is LOW, the I_{0x} inputs are selected and when Select is HIGH, the I_{1x} inputs are selected. The data on the selected inputs appears at the outputs in inverted form. The MC74AC258/74ACT258 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equa-

tions for the outputs are shown below:

$$\overline{Z}_{a} = \overline{OE} \cdot (I_{1a} \cdot S + I_{0a} \cdot \overline{S})$$

$$\overline{Z}_{b} = \overline{OE} \cdot (I_{1b} \cdot S + I_{0b} \cdot \overline{S})$$

$$\overline{Z}_{c} = \overline{OE} \cdot (I_{1c} \cdot S + I_{0c} \cdot \overline{S})$$

$$\overline{Z}_{d} = \overline{OE} \cdot (I_{1d} \cdot S + I_{0d} \cdot \overline{S})$$

When the Output Enable input (\overline{OE}) is HIGH, the outputs are forced to a high impedance state. If the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure the Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MC74AC258 • MC74ACT258

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
ICC	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 \text{ V}, T_A = 25^{\circ}\text{C}$
Ісст	Maximum Additional I _{CC} /Input ('ACT258)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V$, $T_A =$ Worst Case

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

			$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$74AC$ $T_A = -40°C$ $to +85°C$ $C_L = 50 \text{ pF}$		Units	Fig. No.
Symbol	Parameter	V _{CC} * (V)							
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay I _n to Z̄ _n	3.3 5.0	1.0 1.0	6.0 4.5	9.5 7.5	1.0 1.0	11 8.5	ns	3-5
tPHL	Propagation Delay I _n to Z _n	3.3 5.0	1.0 1.0	5.0 4.0	8.5 6.5	1.0 1.0	9.5 7.0	ns	3-5
tPLH	Propagation Delay S to \overline{Z}_n	3.3 5.0	1.0 1.0	7.5 6.0	12 9.5	1.0 1.0	14 10.5	ns	3-6
tPHL	Propagation Delay S to Z _n	3.3 5.0	1.0 1.0	7.5 5.5	11.5 9.0	1.0 1.0	13 10	ns	3-6
^t PZH	Output Enable Time	3.3 5.0	1.0 1.0	6.0 4.5	9.5 7.5	1.0 1.0	10.5 8.5	ns	3-7
tPZL	Output Enable Time	3.3 5.0	1.0 1.0	5.5 5.5	9.0 7.0	1.0 1.0	10 8.0	ns	3-8
tPHZ	Output Disable Time	3.3 5.0	1.0 1.0	5.5 5.5	10 8.5	1.0 1.0	11.5 9.0	ns	3-7
^t PLZ	Output Disable Time	3.3 5.0	1.0 1.0	5.5 5.0	9.0 7.0	1.0 1.0	10 8.0	ns	3-8

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

MC74AC258 • MC74ACT258

			$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$74ACT$ $T_A = -40^{\circ}C$ $to +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units	
Symbol	Parameter	V _{CC} * (V)							Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay I_n to \overline{Z}_n	5.0	1.0	6.5	8.5	1.0	9.5	ns	3-5
^t PHL	Propagation Delay I_n to \overline{Z}_n	5.0	1.0	5.5	7.5	1.0	8.0	ns	3-5
^t PLH	Propagation Delay S to Z̄ _n	5.0	1.0	7.5	10.5	1.0	11.5	ns	3-6
^t PHL	Propagation Delay S to Z _n	5.0	1.0	7.0	9.5	1.0	11	ns	3-6
^t PZH	Output Enable Time	5.0	1.0	6.5	8.5	1.0	9.5	ns	3-7
^t PZL	Output Enable Time	5.0	1.0	6.5	8.5	1.0	9.5	ns	· 3-8
^t PHZ	Output Disable Time	5.0	1.0	7.0	9.0	1.0	10	ns	3-7
^t PLZ	Output Disable Time	5.0	1.0	6.0	8.0	1.0	9.0	ns	3-8

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	55	pF	$V_{CC} = 5.0 V$



Product Preview Octal D Flip-Flop

The MC74AC273/74ACT273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output.

All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the $\overline{\rm MR}$ input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

- Ideal Buffer for MOS Microprocessor or Memory
- Eight Edge-Triggered D Flip-Flops
- Buffered Common Clock
- Buffered, Asynchronous Master Reset
- See MC74AC377 for Clock Enable Version
- See MC74AC373 for Transparent Latch Version
- See MC74AC374 for 3-State Version
- Outputs Source/Sink 24 mA
- 'ACT273 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

D0-D7	Data Inputs
MR	Master Reset
СР	Clock Pulse Input
Q0-Q7	Data Outputs

OCTAL D FLIP-FLOP

MC74AC273 MC74ACT273





This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MC74AC273 • MC74ACT273

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MODE SELECT-FUNCTION TABLE

Operating Mode		Inputs	Outputs	
Operating Mode	MR	CP	Dn	Q _n
Reset (Clear)	L	х	х	L
Load '1'	н	Г	н	н
Load '0'	н	L	L	L

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	80	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
lcc	Maximum Quiescent Supply Current	8.0	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V, T_A = 25^{\circ}C$
Ісст	Maximum Additional I _{CC} /Input ('ACT273)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V$, $T_A =$ Worst Case

5

MC74AC273 • MC74ACT273

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

	Parameter		$74AC$ $T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			74AC		Units	Fig. No.
Symbol		V _{CC} * (V)				$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF			
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Clock Frequency	3.3 5.0	90 140	125 175		75 125		MHz	3-3
^t PLH	Propagation Delay Clock to Output	3.3 5.0	1.0 1.0	7.0 5.5	12.5 9.0	1.0 1.0	14 10	ns	3-6
^t PHL	Propagation Delay Clock to Output	3.3 5.0	1.0 1.0	7.0 5.0	13 10	1.0 1.0	14.5 11	ns	3-6
^t PHL	Propagation Delay MR to Output	3.3 5.0	1.0 1.0	7.0 5.0	13 10	1.0 1.0	14 10.5	ns	3-6

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

			74	AC	74AC		
Symbol	Parameter	V _{CC} * (V)	T _A = C _L =	+ 25°C 50 pF	$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF	Units	Fig. No.
}			Тур	Guarant	eed Minimum		
t _s	Setup Time, HIGH or LOW Data to CP	3.3 5.0	3.5 2.5	5.5 4.0	6.0 4.5	ns	3-9
th	Hold Time, HIGH or LOW Data to CP	3.3 5.0	- 2.0 - 1.0	0 1.0	0 1.0	ns	3-9
tw	Clock Pulse Width HIGH or LOW	3.3 5.0	3.5 2.5	5.5 4.0	6.0 4.5	ns	3-6
tw	MR Pulse Width HIGH or LOW	3.3 5.0	2.0 1.5	5.5 4.0	6.0 4.5	ns	3-6
^t rec	Recovery Time MR to CP	3.3 5.0	1.5 1.0	3.5 2.0	4.5 3.0	ns	3-9

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

MC74AC273 • MC74ACT273

			74ACT			$74ACT$ $T_A = -40^{\circ}C$ $to +85^{\circ}C$ $C_L = 50 \text{ pF}$			
Symbol Parameter V _C		V _{CC} * (V)	T _A = +25℃ C _L = 50 pF		Units			Fig. No.	
			Min	Тур	Max	Min	Мах	1	
f _{max}	Maximum Clock Frequency	5.0		200				MHz	3-3
^t PLH	Propagation Delay Clock to Output	5.0		6.0				ns	3-6
^t PHL	Propagation Delay Clock to Output	5.0		6.5				ns	3-6
^t PHL	Propagation Delay MR to Output	5.0		7.0				ns	3-6

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

			74/	ACT	74ACT		
Symbol	Parameter	V _{CC} * (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$		T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guarant	eed Minimum		
t _s	Setup Time, HIGH or LOW Data to CP	5.0	3.0			ns	3-9
th	Hold Time, HIGH or LOW Data to CP	5.0	- 2.5			ns	3-9
tw	Clock Pulse Width HIGH or LOW	5.0	2.5			ns	3-6
tw	MR Pulse Width HIGH or LOW	5.0	2.5			ns	3-6
t _{rec}	Recovery Time MR to CP	5.0	- 1.0			ns	3-6

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	50	pF	$V_{CC} = 5.0 V$



Product Preview

8-Input Universal Shift/Storage Register with Common Parallel I/O Pins

The MC74AC299/74ACT299 is an 8-bit universal shift/storage register with 3-state outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional outputs are provided for flip-flops Q_0 , Q_7 to allow easy serial cascading. A separate active LOW Master Reset is used to reset the register.

- Common Parallel I/O for Reduced Pin Count
- Additional Serial Inputs and Outputs for Expansion
- · Four Operating Modes: Shift Left, Shift Right, Load and Store
- 3-State Outputs for Bus-Oriented Applications
- Outputs Source/Sink 24 mA
- 'ACT299 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

СР	Clock Pulse Input
DS ₀	Serial Data Input for Right Shift
DS7	Serial Data Input for Left Shift
S ₀ , S ₁	Mode Select Inputs
MR	Asynchronous Master Reset
$\overline{OE}_1, \overline{OE}_2$	3-State Output Enable Inputs
1/00-1/07	Parallel Data Inputs or
• •	3-State Parallel Outputs
Q ₀ , Q ₇	Serial Outputs

MC74AC299 MC74ACT299

8-INPUT UNIVERSAL SHIFT/STORAGE REGISTER WITH COMMON PARALLEL I/O PINS





This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MC74AC299 • MC74ACT299

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

S₀

S₁

FACT DATA

FUNCTIONAL DESCRIPTION

The MC74AC299/74ACT299 contains eight edgetriggered D-type flip-flops and the interstage logic necessary to perform synchronous shift left, shift right, parallel load and hold operations. The type of operation is determined by S₀ and S₁, as shown in the Truth Table. All flip-flop outputs are brought out through 3-state buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q_0 and Q_7 are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on MR overrides the Select and CP inputs and resets the flip-flops. All other state changes are initiated by the rising edge of the clock. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.

A HIGH signal on either \overline{OE}_1 or \overline{OE}_2 disables the 3-state buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-state buffers are also disabled by HIGH signals on both S₀ and S₁ in preparation for a parallel load operation.

TRUTH TABLE

	Inputs			Paananaa
MR	s ₁	S ₀	СР	Response
L	х	х	х	Asynchronous Reset;
н	н	н	5	$Q_0 - Q_7 = LOW$ Parallel Load; I/O _n → Q _n Shift Bights: DSo → Qo
н	н	L	 	$Q_0 \rightarrow Q_1$, etc. Shift Left; DS ₇ $\rightarrow Q_7$,
н	L	L	x	$Q_7 \rightarrow Q_6$, etc. Hold

H = HIGH Voltage Level

L = LOW Voltage LevelL = LOW Voltage LevelX = Immaterial $<math display="block">\int = LOW-to-HIGH Transition$

Symbol	Parameter	Value	Units	Test Conditions
ICC	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
ICC	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$
¹ ССТ	Maximum Additional I _{CC} /Input ('ACT299)	1.5	mA	$ \begin{array}{l} V_{IN} = V_{CC} - 2.1 \ V \\ V_{CC} = 5.5 \ V, \ T_A = \ Worst \ Case \end{array} $

DC CHARACTERISTICS (unless otherwise specified)

MC74AC299 • MC74ACT299

	Parameter			$74AC$ $T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$			AC	Units	Fig. No.
Symbol		V _{CC} * (V)	T				– 40°С - 85°С 50 рF		
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Input Frequency	3.3 5.0		55 130				MHz	3-3
tPLH	Propagation Delay CP to Q_0 or Q_7	3.3 5.0		31 12				ns	3-6
^t PHL	Propagation Delay CP to Q_0 or Q_7	3.3 5.0		30 13				ns	3-6
tPLH	Propagation Delay CP to I/O _n	3.3 5.0		28 11				ns	3-6
^t PHL	Propagation Delay CP to I/O _n	3.3 5.0		28 12				ns	3-6
^t PLH	Propagation Delay MR to I/O _n	3.3 5.0		33 14				ns	3-6
^t PHL	Propagation Delay MR to I/O _n	3.3 5.0		31 13				ns	3-6
^t PZH	Output Enable Time OE to I/O _n	3.3 5.0		24 10				ns	3-7
^t PZL	Output Enable Time OE to I/O _n	3.3 5.0		24 10				ns	3-8
^t PHZ	Output Disable Time OE to I/O _n	3.3 5.0		25 13				ns	3-7
^t PLZ	Output Disable Time OE to I/O _n	3.3 5.0		24 12				ns	3-8

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

	Parameter		74	AC	74AC		
Symbol		V _{CC} * (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$		T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guarant	eed Minimum		
t _s	Setup Time, HIGH or LOW S_0 or S_1 to CP	3.3 5.0	12 5.0			ns	3-9
' th	Hold Time, HIGH or LOW S_0 or S_1 to CP	3.3 5.0	0 0		-	ns	3-9
ts	Setup Time, HIGH or LOW I/O _n , DS ₀ or DS ₇ to CP	3.3 5.0	6.0 3.0			ns	3-9
th	Hold Time, HIGH or LOW I/O _n , DS ₀ or DS ₇ to CP	3.3 5.0	0 0			ns	3-9
tw	CP Pulse Width HIGH or LOW	3.3 5.0	9.0 4.0			ns	3-6
tw	MR Pulse Width, LOW	3.3 5.0	7.0 4.0			ns	3-6
t _{rec}	Recovery Time MR to CP	3.3 5.0	0 0			ns	3-9

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

MC74AC299 • MC74ACT299

				74ACT		74	ACT		
Symbol	Parameter	Vcc* (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$T_{A} = -40^{\circ}C$ to +85^{\circ}C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Input Frequency	5.0		125				MHz	3-3
tPLH	Propagation Delay CP to Q_0 or Q_7	5.0		11				ns	3-6
^t PHL	Propagation Delay CP to Q_0 or Q_7	5.0		12				ns	3-6
^t PLH	Propagation Delay CP to I/On	5.0		10				ns	3-6
^t PHL	Propagation Delay CP to I/On	5.0		12				ns	3-6
^t PLH	Propagation Delay \overline{MR} to Q_0 or Q_7	5.0		14				ns	3-6
^t PHL	Propagation Delay \overline{MR} to Q_0 or Q_7	5.0		13				ns	3-6
^t PZH	Output Enable Time OE to I/On	5.0		10				ns	3-7
^t PZL	Output Enable Time OE to I/On	5.0		10				ns	3-8
^t phz	Output Disable Time OE to I/On	5.0		12				ns	3-7
^t PLZ	Output Disable Time OE to I/O _n	5.0		11				ns	3-8
Voltage Range 5	5.0 is 5.0 V ± 0.5 V								

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

AC OPERATING REQUIREMENTS

	1 1	/4/	401	74AC1		
Parameter	Vcc* (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$		T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
		Тур	Guarant	eed Minimum	1	
Setup Time, HIGH or LOW S ₀ or S ₁ to CP	5.0	5.0			ns	3-9
Hold Time, HIGH or LOW S_0 or S_1 to CP	5.0	0			ns	3-9
Setup Time, HIGH or LOW I/O _n , DS ₀ or DS ₇ to CP	5.0	3.0			ns	3-9
Hold Time, HIGH or LOW I/O _n , DS ₀ or DS ₇ to CP	5.0	0			ns	3-9
CP Pulse Width HIGH or LOW	5.0	4.0			ns	3-6
MR Pulse Width, LOW	5.0	4.0			ns	3-6
Recovery Time MR to CP	5.0	0			ns	3-9
-	Parameter Setup Time, HIGH or LOW S0 or S1 to CP Hold Time, HIGH or LOW S0 or S1 to CP Setup Time, HIGH or LOW I/On, DS0 or DS7 to CP Hold Time, HIGH or LOW I/On, DS0 or DS7 to CP CP Pulse Width HIGH or LOW MR Pulse Width, LOW Recovery Time MR to CP	Parameter VCC* (V) Setup Time, HIGH or LOW S0 or S1 to CP 5.0 Hold Time, HIGH or LOW S0 or S1 to CP 5.0 Setup Time, HIGH or LOW I/On, DS0 or DS7 to CP 5.0 Hold Time, HIGH or LOW I/On, DS0 or DS7 to CP 5.0 Hold Time, HIGH or LOW I/On, DS0 or DS7 to CP 5.0 MR Pulse Width HIGH or LOW 5.0 MR Pulse Width, LOW 5.0 MR to CP 5.0	Parameter V_{CC}^* (V) $T_A =$ CL =TypSetup Time, HIGH or LOW S0 or S1 to CP5.05.0Hold Time, HIGH or LOW S0 or S1 to CP5.00Setup Time, HIGH or LOW I/On, DS0 or DS7 to CP5.00Hold Time, HIGH or LOW I/On, DS0 or DS7 to CP5.03.0Hold Time, HIGH or LOW I/On, DS0 or DS7 to CP5.00CP Pulse Width HIGH or LOW5.04.0MR Pulse Width, LOW5.04.0Recovery Time MR to CP5.00	Parameter V_{CC}^* (V) $T_A = +25^{\circ}C$ $C_L = 50 pF$ Setup Time, HIGH or LOW S0 or S1 to CP5.05.0Hold Time, HIGH or LOW S0 or S1 to CP5.00Setup Time, HIGH or LOW VOn, DS0 or DS7 to CP5.00Hold Time, HIGH or LOW VOn, DS0 or DS7 to CP5.03.0Hold Time, HIGH or LOW VOn, DS0 or DS7 to CP5.00Hold Time, HIGH or LOW VOn, DS0 or DS7 to CP5.00Hold Time, HIGH or LOW VOn, DS0 or DS7 to CP5.00MR Pulse Width HIGH or LOW5.04.0MR Pulse Width, LOW5.04.0MR to CP5.00	Parameter V_{CC}^* (V) $T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$ $T_A = -40^{\circ}C$ to $+85^{\circ}C$ $C_L = 50 \text{ pF}$ Setup Time, HIGH or LOW S ₀ or S ₁ to CP 5.0 5.0 5.0 Hold Time, HIGH or LOW S ₀ or S ₁ to CP 5.0 0 5.0 Setup Time, HIGH or LOW S ₀ or S ₁ to CP 5.0 0 5.0 Setup Time, HIGH or LOW I/O_{Tr} , DS ₀ or DS ₇ to CP 5.0 3.0 5.0 Hold Time, HIGH or LOW I/O_{Tr} , DS ₀ or DS ₇ to CP 5.0 0 5.0 Hold Time, HIGH or LOW I/O_{Tr} , DS ₀ or DS ₇ to CP 5.0 0 5.0 MR Pulse Width HIGH or LOW 5.0 4.0 5.0 4.0 MR Pulse Width, LOW 5.0 0 5.0 5.0 5.0	Parameter V_{CC}^{*} (V) $T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$ $T_A = -40^{\circ}C$ to $+85^{\circ}C$ $C_L = 50 \text{ pF}$ UnitsSetup Time, HIGH or LOW S_0 or S_1 to CP 5.0 5.0 ns Hold Time, HIGH or LOW S_0 or S_1 to CP 5.0 0 ns Setup Time, HIGH or LOW S_0 or S_1 to CP 5.0 0 ns Setup Time, HIGH or LOW VOn, DS_0 or DS_7 to CP 5.0 0 ns Hold Time, HIGH or LOW VOn, DS_0 or DS_7 to CP 5.0 3.0 ns Hold Time, HIGH or LOW VOn, DS_0 or DS_7 to CP 5.0 0 ns Recovery Time MR Pulse Width, LOW 5.0 4.0 ns Recovery Time MR to CP 5.0 0 ns

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance		pF	V _{CC} = 5.0 V



Product Preview 8-Input Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins

The MC74AC323/74ACT323 is an 8-bit universal shift/storage register with 3-state outputs. Its function is similar to the MC74AC299/74ACT299 with the exception of Synchronous Reset. Parallel load inputs and flip-flop outputs are multiplexed to minimize pin count. Separate serial inputs and outputs are provided for Ω_0 and Ω_7 to allow easy cascading. Four operation modes are possible: hold (store), shift left, shift right and parallel load.

- Common Parallel I/O for Reduced Pin Count
- Additional Serial Inputs and Outputs for Expansion
- · Four Operating Modes: Shift Left, Shift Right, Load and Store
- 3-State Outputs for Bus-Oriented Applications
- Outputs Source/Sink 24 mA
- 'ACT323 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

CP	Clock Pulse Input
DS ₀	Serial Data Input for Right Shift
DS ₇	Serial Data Input for Left Shift
S ₀ , S ₁	Mode Select Inputs
SR	Synchronous Master Reset
$\overline{OE}_1, \overline{OE}_2$	3-State Output Enable Inputs
1/00-1/07	Multipled Parallel Data Inputs or
	3-State Parallel Data Outputs
Q ₀ , Q ₇	Serial Outputs



8-INPUT UNIVERSAL SHIFT/STORAGE REGISTER WITH SYNCHRONOUS RESET AND COMMON I/O PINS



-		
S0 1	·_/	20 VCC
OE1 2		19 S ₁
ŌE₂ 3		18 DS7
1/06 4		17 07
1/04 5		16 1/07
1/0 ₂ 6		15 I/O ₅
1/00 7		14 1/0 ₃
Q0 🛯		13 1/01
SR 🧕		12 CP
GND 10		11 DS ₀

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

FACT DATA

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

S

FACT DATA

FUNCTIONAL DESCRIPTION

The MC74AC323/74ACT323 contains eight edgetriggered D-type flip-flops and the interstage logic necessary to perform synchronous reset, shift left, shift right, parallel load and hold operations. The type of operation is determined by S₀ and S₁ as shown in the Mode Select Table. All flip-flop outputs are brought out through 3state buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q₀ and Q₇ are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on \overline{SR} overrides the Select inputs and allows the flip-flops to be reset by the next rising edge

of CP. All other state changes are also initiated by the LOW-to-HIGH CP transition. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.

A HIGH signal on either \overline{OE}_1 or \overline{OE}_2 disables the 3-state buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-state buffers are also disabled by HIGH signals on both S₀ and S₁ in preparation for a parallel load operation.

TRUTH TABLE

Inputs				Pagnanaa
SR	S ₁	S ₀	СР	nesponse
	X H L H L	X H H L L	X X X X X	$\begin{array}{l} \mbox{Synchronous Reset; } Q_0-Q_7 = LOW \\ \mbox{Parallel Load; } I/O_n \rightarrow Q_n \\ \mbox{Shift Right; } DS_0 \rightarrow Q_0, Q_0 \rightarrow Q_1, \mbox{ etc.} \\ \mbox{Shift Left; } DS_7 \rightarrow Q_7, Q_7 \rightarrow Q_6, \mbox{ etc.} \\ \mbox{Hold} \end{array}$

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

 $\int = LOW$ -to-HIGH Clock Transition

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
ICC	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$
ICCT	Maximum Additional I _{CC} /Input ('ACT323)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V$, T_A = Worst Case

MC74AC323 • MC74ACT323

				74AC		74	AC		
Symbol -fmax tPLH tPHL tPHL tPHL tPHL tPHL	ol Parameter VCC (V)	V _{CC} * (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$T_{A} = -40^{\circ}C$ to +85^{\circ}C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max	1 .	
.fmax	Maximum Input Frequency	3.3 5.0		55 130			s.	MHz	3-3
^t PLH	Propagation Delay CP to Q_0 or Q_7	3.3 5.0		31 12				ns	3-6
^t PHL	Propagation Delay CP to Q_0 or Q_7	3.3 5.0		30 13				ns	3-6
^t PLH	Propagation Delay CP to I/On	3.3 5.0		28 11				ns	3-6
tphl	Propagation Delay CP to I/On	3.3 5.0		28 12				ns	3-6
^t PZH	Output Enable Time	3.3 5.0		24 10				ns	3-7
^t PZL	Output Enable Time	3.3 5.0		24 10				ns	3-8
^t PHZ	Output Disable Time	3.3 5.0		25 13				ns	3-7
^t PLZ	Output Disable Time	3.3 5.0		24 12				ns	3-8

AC CHARACTERISTICS (For Figures and Waveforms --- See Section 3)

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

			74	AC	74AC		
Symbol	Parameter	V _{CC} * (V)	T _A = +25°C C _L = 50 pF		T _A = −40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guarant	eed Minimum]	
ts	Setup Time, HIGH or LOW S_0 or S_1 to CP	3.3 5.0	12 5.0			ns	3-9
th	Hold Time, HIGH or LOW S_0 or S_1 to CP	3.3 5.0	0 0			ns	3-9
ts	Setup Time, HIGH or LOW I/O _n , DS ₀ , DS ₇ to CP	3.3 5.0	5.0 5.0			ns	3-9
t _h	Hold Time, HIGH or LOW I/O _n , DS ₀ , DS ₇ to CP	3.3 5.0	0 0			ns	3-9
ts	Setup Time, HIGH or LOW SR to CP	3.3 5.0	4.0 2.0			ns	3-9
th	Hold Time, HIGH or LOW	3.3 5.0	0			ns	3-9
tw	CP Pulse Width HIGH or LOW	3.3 5.0	9.0 4.0			ns	3-6

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

MC74AC323 • MC74ACT323

	Parameter			74ACT			ACT		
Symbol		V _{CC} * (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$T_{A} = -40^{\circ}C$ to +85^{\circ}C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max	1	
f _{max}	Maximum Input Frequency	5.0		125				MHz	3-3
tPLH	Propagation Delay CP to Q ₀ or Q ₇	5.0		12				ns	3-6
^t PHL	Propagation Delay CP to Q ₀ or Q ₇	5.0		13				ns	3-6
tPLH	Propagation Delay CP to I/O _n	5.0		10				ns	3-6
^t PHL	Propagation Delay CP to I/O _n	5.0		12				ns	3-6
^t PZH	Output Enable Time	5.0		10				ns	3-7
tPZL	Output Enable Time	5.0		10				ns	3-8
^t PHZ	Output Disable Time	5.0		12				ns	3-7
tPLZ	Output Disable Time	5.0		11				ns	3-8

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

			74/	ACT	74ACT		
Symbol	Parameter	V _{CC} * (V)	T _A = +25℃ C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guarante	eed Minimum		
ts	Setup Time, HIGH or LOW S_0 or S_1 to CP	5.0	5.0			ns	3-9
th	Hold Time, HIGH or LOW S_0 or S_1 to CP	5.0	0			ns	3-9
t _s	Setup Time, HIGH or LOW I/O _n , DS ₀ , DS ₇ to CP	5.0	3.0			ns	3-9
th	Hold Time, HIGH or LOW I/O _n , DS ₀ , DS ₇ to CP	5.0	0			ns	3-9
t _s	Setup Time, HIGH or LOW SR to CP	5.0	2.0			ns	3-9
th	Hold Time, HIGH or LOW SR to CP	5.0	0			ns	3-9
tw	CP Pulse Width HIGH or LOW	5.0	4.0			ns	3-6

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance		pF	$V_{CC} = 5.0 V$

5



Product Preview Dual 4-Input Multiplexer

The MC74AC352/74ACT352 is a very high-speed dual 4-input multiplexer with common Select inputs and individual Enable inputs for each section. It can select two bits of data from four sources. The two buffered outputs present data in the inverted (complementary) form. The MC74AC352/74ACT352 is the functional equivalent of the MC74AC353/74ACT353 except with inverted outputs.

- Inverted Version of the MC74AC353/74ACT353
- Separate Enables for Each Multiplexer
- Outputs Source/Sink 24 mA
- 'ACT352 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

1 _{0a} -1 _{3a}	Side A Data Inputs
10b-13b	Side B Data Inputs
S ₀ , S ₁	Common Select Inputs
Ea	Side A Enable Input
Ēb	Side B Enable Input
₹a, ₹b	Multiplexer Outputs

TRUTH TABLE

Select	Inputs			Outputs			
S ₀	s ₁	Ē	10	Í1	l2	l3	Z
X	х	н	х	x	х	Х	н
L	L	L	L	х	х	х) н
L	L	L	н	х	х	х	L
н	L	L	X	L	х	х	н
н	L	L	X	н	х	х	L
L	н	L	X	х	L	х	н
L	н	L	X	х	н	х	L
н	н	L	X	х	х	L	н
н	Н	L	х	х	х	н	L

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

D SUFFIX CASE 751B-03 PLASTIC



MC74AC352 **MC74ACT352**

> **DUAL 4-INPUT** MULTIPLEXER

> > N SUFFIX CASE 648-08 PLASTIC

MC74AC352 • MC74ACT352

FUNCTIONAL DESCRIPTION

The MC74AC352/74ACT352 is a dual 4-input multiplexer. It selects two bits of data from up to four sources under the control of the common Select inputs (S₀, S₁). The two 4-input multiplexer circuits have individual active LOW Enables (\overline{E}_a , \overline{E}_b) which can be used to strobe the outputs independently. When the Enables (\overline{E}_a , \overline{E}_b) are HIGH, the corresponding outputs (\overline{Z}_a , \overline{Z}_b) are forced HIGH.

The logic equations for the outputs are shown below:

$$\begin{split} \overline{Z}_{a} &= \overline{E}_{a^{\bullet}}(I_{0a}\cdot\overline{S}_{1}\cdot\overline{S}_{0} + I_{1a}\cdot\overline{S}_{1}\cdot S_{0} + \\ & I_{2a}\cdot S_{1}\cdot\overline{S}_{0} + I_{3a}\cdot S_{1}\cdot S_{0}) \\ \overline{Z}_{b} &= \overline{E}_{b^{\bullet}}(I_{0b}\cdot\overline{S}_{1}\cdot\overline{S}_{0} + I_{1b}\cdot\overline{S}_{1}\cdot S_{0} + \\ & I_{2b}\cdot S_{1}\cdot\overline{S}_{0} + I_{3b}\cdot S_{1}\cdot S_{0}) \end{split}$$

The MC74AC352/74ACT352 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select inputs. A less obvious application is as a function generator. The MC74AC352/74ACT352 can generate two functions of three variables. This is useful for implementing highly irregular random logic.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
Icc	Maximum Quiescent Supply Current	80	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
Icc	Maximum Quiescent Supply Current	8.0	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$
ССТ	Maximum Additional I _{CC} /Input ('ACT352)	1.5	mA	$\begin{array}{l} V_{IN} \ = \ V_{CC} \ - \ 2.1 \ V \\ V_{CC} \ = \ 5.5 \ V, \ T_A \ = \ Worst \ Case \end{array}$

AC CHARACTERISTICS (For Figures and Waveforms --- See Section 3)

		V _{CC} * (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$74AC$ $T_A = -40^{\circ}C$ $to + 85^{\circ}C$ $C_L = 50 \text{ pF}$		Units	Fig. No.
Symbol	Parameter								
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay S_n to \overline{Z}_n	3.3 5.0		9.0 6.5				ns	3-6
^t PHL	Propagation Delay S_n to \overline{Z}_n	3.3 5.0		9.0 6.5				ns	3-6
^t PLH	Propagation Delay \overline{E}_n to \overline{Z}_n	3.3 5.0	1	6.5 5.0				ns	3-6
^t PHL	Propagation Delay \overline{E}_n to \overline{Z}_n	3.3 5.0		6.5 5.0				ns	3-6
^t PLH	Propagation Delay I _n to Z _n	3.3 5.0		8.5 6.0				ns	3-5
^t PHL	Propagation Delay I _n to Z̄ _n	3.3 5.0		8.5 6.0				ns	3-5

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms --- See Section 3)

			$74ACT$ $T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$74ACT$ $T_A = -40^{\circ}C$ $to +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units	Fig. No.
Symbol	Parameter	V _{CC} * (V)							
			Min	Тур	Max	Min	Max		
tPLH	Propagation Delay S _n to Z̄ _n	5.0		7.0				ns	3-6
^t PHL	Propagation Delay S _n to Z _n	5.0		7.0				ns	3-6
^t PLH	Propagation Delay E _n to Z _n	5.0		5.5				ns	3-6
^t PHL	Propagation Delay Ē _n to Ī _n	5.0		5.5				ns	3-6
^t PLH	Propagation Delay I_n to \overline{Z}_n	5.0		6.5				ns	3-5
^t PHL	Propagation Delay I_n to \overline{Z}_n	5.0		6.5				ns	3-5

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance		pF	$V_{CC} = 5.0 V$



Product Preview **Dual 4-Input Multiplexer** with 3-State Outputs

The MC74AC353/74ACT353 is a dual 4-input multiplexer with 3-state outputs. It can select two bits of data from four sources using common Select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output Enable (\overline{OE}) inputs, allowing the outputs to interface directly with bus-oriented systems.

- Inverted Version of the MC74AC253/74ACT253
- Multifunction Capability
- Separate Enables for Each Multiplexer
- Outputs Source/Sink 24 mA
- 'ACT353 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

Side A Data Inputs
Side B Data Inputs
Common Select Inputs
Side A Enable Input
Side B Enable Input
Multiplexer Outputs

TRUTH TABLE

Sel Inp	ect uts		Data I		Data Inputs		Outputs
S ₀	S ₁	10	11	12	13	ŌĒ	Z
X	х	х	Х	Х	Х	н	Z
L	L	L	х	х	х	L	н
L	L	н	х	х	X	L	L
н	L	X	L	х	х	L	н
н	L	x	н	х	х	L	L
L	н	X	х	L	х	L	н
L	н	X	х	н	X	L	L
н	н	X	х	х	L	L	н
н	н	X	х	х	н	L	L

Address inputs S0 and S1 are common to both sections.

H = HIGH Voltage Level L = LOW Voltage Level

L = LOW Voltage Lev X = Immaterial

 $Z \approx$ High Impedance

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

DUAL 4-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS





FUNCTIONAL DESCRIPTION

The MC74AC353/74ACT353 contains two identical 4-input multiplexers with 3-state outputs. They select two bits from four sources selected by common Select inputs (S₀, S₁). The 4-input multiplexers have individual Output Enable (\overline{OE}_a , \overline{OE}_b) inputs which, when HIGH, force the outputs to a high impedance (High Z) state. The logic equations for the outputs are shown below:

$$\begin{split} \overline{Z}_a &= \overline{OE}_a \bullet (I_{\underline{O}\underline{a}} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1a} \bullet \overline{S}_1 \bullet S_0 + \\ &\quad I_{2a} \bullet S_1 \bullet \overline{S}_0 + I_{3a} \bullet S_1 \bullet S_0) \\ \overline{Z}_b &= \overline{OE}_b \bullet (I_{\underline{O}\underline{b}} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1b} \bullet \overline{S}_1 \bullet S_0 + \\ &\quad I_{2b} \bullet S_1 \bullet \overline{S}_0 + I_{3b} \bullet \overline{S}_1 \bullet S_0) \end{split}$$

LOGIC DIAGRAM

5

If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Symbol	Parameter	Value	Units	Test Conditions
Icc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
ICC	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$
Ісст	Maximum Additional I _{CC} /Input ('ACT353)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V$, $T_A =$ Worst Case

DC CHARACTERISTICS (unless otherwise specified)

MC74AC353 • MC74ACT353

	Parameter	V _{CC} * (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$74AC$ $T_{A} = -40^{\circ}C$ $to +85^{\circ}C$ $C_{L} = 50 \text{ pF}$		Units	Fig. No.
Symbol									
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay S_n to \overline{Z}_n	3.3 5.0		9.0 6.5				ns	3-6
^t PHL	Propagation Delay S_n to \overline{Z}_n	3.3 5.0		9.0 6.5				ns	3-6
^t PLH	Propagation Delay I_n to \overline{Z}_n	3.3 5.0		6.5 5.0				ns	3-6
^t PHL	Propagation Delay I_n to \overline{Z}_n	3.3 5.0		6.5 5.0				ns	3-6
^t PZH	Output Enable Time	3.3 5.0		5.5 4.0				ns	3-7
tPZL	Output Enable Time	3.3 5.0		6.0 4.5				ns	3-8
^t PHZ	Output Disable Time	3.3 5.0		7.0 5.5				ns	3-7
^t PLZ	Output Disable Time	3.3 5.0		5.5 4.0				ns	3-8

AC CHARACTERISTICS (For Figures and Waveforms --- See Section 3)

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms --- See Section 3)

	Parameter	V _{CC} * (V)	$74ACT$ $T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$			$74ACT$ $T_{A} = -40^{\circ}C$ $to +85^{\circ}C$ $C_{L} = 50 \text{ pF}$		Units	Fig. No.
Symbol									
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay S_n to \overline{Z}_n	5.0		7.0				ns	3-6
^t PHL	Propagation Delay S_n to \overline{Z}_n	5.0		7.0				ns	3-6
^t PLH	Propagation Delay I _n to Z _n	5.0		5.5				ns	3-6
^t PHL	Propagation Delay I _n to Z _n	5.0		5.5				ns	3-6
^t PZH	Output Enable Time	5.0		4.5				ns	3-7
^{'t} PZL	Output Enable Time	5.0		5.0				ns	3-8
^t PHZ	Output Disable Time	5.0		6.0				ns	3-7
^t PLZ	Output Disable Time	5.0		4.5				ns	3-8

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance		pF	$V_{CC} = 5.0 V$


Product Preview

Octal Transparent Latch with 3-State Outputs

The MC74AC373/74ACT373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH, the bus output is in the high impedance state.

- Eight Latches in a Single Package
- 3-State Outputs for Bus Interfacing
- Outputs Source/Sink 24 mA
- 'ACT373 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

D0-D7	Data Inputs
LE	Latch Enable Input
OE	Output Enable Input
00-07	3-State Latch Outputs

TRUTH TABLE

	Outputs		
ŌĒ	LE	Dn	0 _n
н	х	х	Z
L	н	L	L
L	н	н	н
L	L	x	00

L = LOW Voltage Level

Z = High Impedance

X = Immaterial

 $O_0 = Previous O_0$ before LOW-to-HIGH Transition of Clock



MC74AC373

OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS



This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MC74AC373 • MC74ACT373

FUNCTIONAL DESCRIPTION

The MC74AC373/74ACT373 contains eight D-type latches with 3-state standard outputs. When the Latch Enable (LE) input is HIGH, data on the $D_{\rm I}$ inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time

preceding the HIGH-to-LOW transition of LE. The 3-state standard outputs are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the standard outputs are in the 2-state mode. When \overline{OE} is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
Чсс	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$
Ісст	Maximum Additional I _{CC} /Input ('ACT373)	1.5	mA	

MC74AC373 • MC74ACT373

	·		$74AC$ $T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$74AC$ $T_{A} = -40^{\circ}C$ $to + 85^{\circ}C$ $C_{L} = 50 \text{ pF}$		Units	Fig. No.
Symbol	Parameter	Vcc* (V)							
	· · · ·		Min	Тур	Max	Min	Max	<u>, , , , , , , , , , , , , , , , , , , </u>	
^t PLH	Propagation Delay D _n to O _n	3.3 5.0	1.0 1.0	10 7.0	13.5 9.5	1.0 1.0	15 10.5	ns	3-5
^t PHL	Propagation Delay D _n to O _n	3,3 5.0	1.0 1.0	9.5 7.0	13 9.5	1.0 1.0	14.5 10.5	ns	3-5
^t PLH	Propagation Delay LE to O _n	3.3 5.0	1.0 1.0	10 7.5	13.5 9.5	1.0 1.0	15 10.5	ns	3-6
^t PHL	Propagation Delay LE to O _n	3.3 5.0	1.0 1.0	9.5 7.0	12.5 9.5	1.0 1.0	14 10.5	ns	3-6
^t PZH	Output Enable Time	3.3 5.0	1.0 1.0	9.0 7.0	11.5 8.5	1.0 1.0	13 9.5	ns	3-7
^t PZL	Output Enable Time	3.3 5.0	1.0 1.0	8.5 6.5	11.5 8.5	1.0 1.0	13 9.5	ns	3-8
^t PHZ	Output Disable Time	3.3 5.0	1.0 1.0	10 8.0	12.5 11	1.0 1.0	14.5 12.5	ns	3-7
^t PLZ	Output Disable Time	3.3 5.0	1.0 1.0	8.0 6.5	11.5 8.5	1.0 1.0	12.5 10	ns	3-8

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

	Parameter		74	AC	74AC	Units	Fig. No.
Symbol		V _{CC} * (V)	T _A = C _L =	+ 25°C 50 pF	T _A = -40°C to +85°C C _L = 50 pF		
			Тур	Guarante	eed Minimum		
t _s	Setup Time, HIGH or LOW D _n to LE	3.3 5.0	3.5 2.0	5.5 4.0	6.0 4.5	ns	3-9
th	Hold Time, HIGH or LOW D _n to LE	3.3 5.0	- 3.0 - 1.5	0	0 0	ns	3-9
tw	LE Pulse Width, HIGH	3.3 5.0	4.0 2.0	5.5 4.0	6.0 4.5	ns	3-6

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

MC74AC373 • MC74ACT373

	Parameter		$74ACT$ $T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$			$74ACT$ $T_A = -40^{\circ}C$ $to +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units	Fig. No.
Symbol		V _{CC} * (V)							
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay D _n to O _n	5.0	1.0	8.5	10	1.0	11.5	ns	3-5
^t PHL	Propagation Delay D _n to O _n	5.0	1.0	8.0	10	1.0	11.5	ns	3-5
tPLH	Propagation Delay LE to O _n	5.0	1.0	8.5	11	1.0	11.5	ns	3-6
tPHL	Propagation Delay LE to O _n	5.0	1.0	8.0	10	1.0	11.5	ns	3-6
^t PZH	Output Enable Time	5.0	1.0	8.0	9.5	1.0	10.5	ns	3-7
tPZL	Output Enable Time	5.0	1.0	7.5	9.0	1.0	10.5	ns	3-8
^t PHZ	Output Disable Time	5.0	1.0	9.0	11	1.0	12.5	ns	3-7
tPLZ	Output Disable Time	5.0	1.0	7.5	8.5	1.0	10	ns	3-8

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

	Parameter	V _{CC} * (V)	74/	ACT	74ACT	Units	Fig. No.
Symbol			T _A = C _L =	+ 25℃ 50 pF	$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF		
			Тур	Guarant	eed Minimum		
ts	Setup Time, HIGH or LOW D _n to LE	5.0	3.0	7.0	8.0	ns	3-9
th	Hold Time, HIGH or LOW D _n to LE	5.0	0	0	1.0	ns	3-9
tw	LE Pulse Width, HIGH	5.0	2.0	7.0	8.0	ns	3-6

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

Symbol	Parameter	Value Typ	Units	Test Conditions
C _{IN}	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
C _{PD}	Power Dissipation Capacitance	40	pF	$V_{CC} = 5.0 V$



Product Preview Octal D-Type Flip-Flop with 3-State Outputs

The MC74AC374/74ACT374 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus-oriented applications. A buffered Clock (CP) and Output Enable (OE) are common to all flipflops.

- Buffered Positive Edge-Triggered Clock
- 3-State Outputs for Bus-Oriented Applications
- Outputs Source/Sink 24 mA
- See MC74AC273 for Reset Version
- See MC74AC377 for Clock Enable Version
- See MC74AC373 for Transparent Latch Version
- See MC74AC574 for Broadside Pinout Version
- See MC74AC564 for Broadside Pinout Version with Inverted Outputs
- 'ACT374 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

- Do-D7 Data Inputs CP
- **Clock Pulse Input**
- OE 3-State Output Enable Input
- 00-07 3-State Outputs

TRUTH TABLE

	Outputs		
Dn	СР	ŌĒ	0 _n
н	ſ	L	н
L	L	L	L
X	x	н	z

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

Z = High Impedance $\int =$ LOW-to-HIGH Transition

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.



OCTAL D-TYPE FLIP-FLOP WITH **3-STATE OUTPUTS**





FACT DATA

MC74AC374 • MC74ACT374

FUNCTIONAL DESCRIPTION

The MC74AC374/74ACT374 consists of eight edgetriggered flip-flops with individual D-type inputs and 3-state true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (\overline{OE}) LOW, the contents of the eight flip-flops are available at the outputs. When the \overline{OE} is HIGH, the outputs go to the high impedance state. Operation of the \overline{OE} input does not affect the state of the flip-flops.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC CHARACTERISTICS (unless otherwise specified)

Symbol	mbol Parameter		Units	Test Conditions		
lcc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case		
lcc	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$		
Ісст	Maximum Additional I _{CC} /Input ('ACT374)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V$, T _A = Worst Case		

MC74AC374 • MC74ACT374

				74AC		74AC			
Symbol	Parameter	Vcc* (V)	Т	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			– 40°С 85°С 50 рF	Units	Fig. No.
			Min	Тур	Max	Min	Max]	
f _{max}	Maximum Clock Frequency	3.3 5.0	60 100	110 155		60 100		MHz	3-3
^t PLH	Propagation Delay CP to O _n	3.3 5.0	1.0 1.0	11 8.0	13.5 9.5	1.0 1.0	15.5 10.5	ns	3-6
tPHL	Propagation Delay CP to O _n	3.3 5.0	1.0 1.0	10 7.0	12.5 9.0	1.0 1.0	14 10	ns	3-6
^t PZH	Output Enable Time	3.3 5.0	1.0 1.0	9.5 7.0	11.5 8.5	1.0 1.0	13 9.5	ns	3-7
^t PZL	Output Enable Time	3.3 5.0	1.0 1.0	9.0 6.5	11.5 8.5	1.0 1.0	13 9.5	ns	3-8
^t PHZ	Output Disable Time	3.3 5.0	1.0 1.0	10.5 8.0	12.5 11	1.0 1.0	14.5 12.5	ns	3-7
^t PLZ	Output Disable Time	3.3 5.0	1.0 1.0	8.0 6.5	11.5 8.5	1.0 1.0	12.5 10	ns	3-8

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

	Parameter		74	AC	74AC		
Symbol		V _{CC} * (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$		$T_{A} = -40^{\circ}C$ to +85^{\circ}C C _L = 50 pF	Units	Fig. No.
			Тур	Guaran	teed Minimum		
t _s	Setup Time, HIGH or LOW D _n to CP	3.3 5.0	2.0 1.0	5.5 4.0	6.0 4.5	ns	3-9
t _h	Hold Time, HIGH or LOW D _n to CP	3.3 5.0	- 1.0 0	1.0 1.5	1.0 1.5	ns	3-9
tw	CP Pulse Width HIGH or LOW	3.3 5.0	4.0 2.5	5.5 4.0	6.0 4.5	ns	3-6
*Voltage Bange 3	3 = 33 V + 03 V						

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

MC74AC374 • MC74ACT374

				74ACT		74ACT			
Symbol Parameter		V _{CC} * (V)	T _A = +25℃ C _L = 50 pF			$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Clock Frequency	5.0	100	160		90		MHz	3-3
^t PLH	Propagation Delay CP to O _n	5.0	1.0	8.5	10	1.0	11.5	ns	3-6
^t PHL	Propagation Delay CP to O _n	5.0	1.0	8.0	9.5	1.0	11	ns	3-6
^t PZH	Output Enable Time	5.0	1.0	8.0	9.5	1.0	10.5	ns	3-7
tPZL	Output Enable Time	5.0	1.0	8.0	9.0	1.0	10.5	ns	3-8
^t PHZ	Output Disable Time	5.0	1.0	8.5	11.5	1.0	12.5	ns	3-7
^t PLZ	Output Disable Time	5.0	1.0	7.0	8.5	1.0	10	ns	3-8

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

			$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$		74ACT		
Symbol	Parameter	Vcc* (V)			$ \begin{array}{l} T_{A} = \ + 25^{\circ} C \\ C_{L} = \ 50 \ pF \end{array} \qquad \begin{array}{l} T_{A} = \ - 40^{\circ} C \\ to \ + 85^{\circ} C \\ C_{L} = \ 50 \ pF \end{array} $		Fig. No.
			Түр	Guarant	eed Minimum]	
ts	Setup Time, HIGH or LOW D _n to CP	5.0	1.0	7.0	8.0	ns	3-9
th	Hold Time, HIGH or LOW D _n to CP	5.0	0	1.5	1.5	ns	3-9
tw	CP Pulse Width HIGH or LOW	5.0	2.0	7.0	8.0	ns	3-6

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

Symbol	Parameter	Value Түр	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	80	pF	$V_{CC} = 5.0 V$



Product Preview Octal D Flip-Flop with Clock Enable

The MC74AC377/74ACT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (\overline{CE}) is LOW.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output. The \overline{CE} input must be stable only one setup time prior to the LOW-to-HIGH clock transition for predictable operation.

- Ideal for Addressable Register Applications
- Clock Enable for Address and Data Synchronization Applications
- Eight Edge-Triggered D Flip-Flops
- Buffered Common Clock
- Outputs Source/Sink 24 mA
- See MC74AC273 for Master Reset Version
- See MC74AC373 for Transparent Latch Version
- See MC74AC374 for 3-State Version
- 'ACT377 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

- D₀-D₇ Data Inputs CE Clock Enable (Active LOW)
- Q0-Q7 Data Outputs
- CP Clock Pulse Input

MODE SELECT-FUNCTION TABLE

Onesetine Made		Inputs	Outputs		
Operating woode	СР	ĈĒ	Dn	0 _n	
Load '1'	L	L	н	н	
Load '0'	L	L	L	L	
Hold (Do Nothing)	٦ x	H H	x x	No Change No Change	

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

 $\int = LOW$ -to-HIGH Clock Transition

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MC74AC377 MC74ACT377

> OCTAL D FLIP-FLOP WITH

CLOCK ENABLE





FACT DATA

MC74AC377 • MC74ACT377

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
ICC	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 \text{ V}, T_A = 25^{\circ}\text{C}$
^I сст	Maximum Additional I _{CC} /Input ('ACT377)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V$, $T_A =$ Worst Case

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

				74AC		74	AC		
Symbol	Parameter	V _{CC} * (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$		$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF		Units	Fig. No.	
			Min	Тур	Max	Min	Max	1	
f _{max}	Maximum Clock Frequency	3.3 5.0	90 140	125 175		75 125		MHz	3-3
^t PLH	Propagation Delay CP to Q _n	3.3 5.0	1.0 1.0	8.0 6.0	13 9.0	1.0 1.0	14 10	ns	3-6
tphl	Propagation Delay CP to Q _n	3.3 5.0	1.0 1.0	8.5 6.5	13 10	1.0 1.0	14.5 11	ns	3-6

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

MC74AC377 • MC74ACT377

AC OPERATING REQUIREMENTS

			74	AC	74AC		1
Symbol	Parameter	V _{CC} * (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$		$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF	Units	Fig. No.
			Тур	Guarante	eed Minimum	-	
t _s	Setup Time, HIGH or LOW D _n to CP	3.3 5.0	3.5 2.5	5.5 4.0	6.0 4.5	ns	3-9
t _h	Hold Time, HIGH or LOW D _n to CP	3.3 5.0	-2.0 -1.0	0 1.0	0 1.0	ns	3-9
ts	Setup Time, HIGH or LOW CE to CP	3.3 5.0	4.0 2.5	6.0 4.0	7.5 4.5	ns	3-9
th	Hold Time, HIGH or LOW	3.3 5.0	- 3.5 - 2.0	0 1.0	0 1.0	ns	3-9
tw	CP Pulse Width HIGH or LOW	3.3 5.0	3.5 2.5	5.5 4.0	6.0 4.5	ns	3-6
L			2.0	4.0	4.5		L

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

			74ACT		74ACT				
Symbol	Parameter	Vcc* (V)	Т	A = +25 CL = 50 p	°C F	T _A = to + C _L =	– 40°C 85°C 50 pF	Units	Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Clock Frequency	5.0	140	175		125		MHz	3-3
^t PLH	Propagation Delay CP to Q _n	5.0	1.0	6.5	9.0	1.0	10	ns	3-6
^t PHL	Propagation Delay CP to Q _n	5.0	1.0	7.0	10	1.0	11	ns	3-6

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

			$\begin{array}{c c} & & & \\ \hline \\ \hline$		74ACT		
Symbol	Parameter	Vcc* (V)			T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guarant	eed Minimum		
ts	Setup Time, HIGH or LOW D _n to CP	5.0	2.5	4.5	5.5	ns	3-9
t _h	Hold Time, HIGH or LOW D _n to CP	5.0	- 1.0	1.0	1.0	ns	3-9
ts	Setup Time, HIGH or LOW CE to CP	5.0	2.5	4.5	5.5	ns	3-9
t _h	Hold Time, HIGH or LOW CE to CP	5.0	- 1.0	1.0	1.0	ns	3-9
tw	CP Pulse Width HIGH or LOW	5.0	2.0	4.0	4.5	ns	3-6

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{\rm CC} = 5.0 \rm V$
C _{PD}	Power Dissipation Capacitance	90	pF	$V_{CC} = 5.0 V$



Product Preview Parallel D Register with Enable

The MC74AC378/74ACT378 is a 6-bit register with a buffered common Enable. This device is similar to the MC74AC174/74ACT174, but with common Enable rather than common Master Reset.

- 6-Bit High-Speed Parallel Register
- Positive Edge-Triggered D-Type Inputs
- Fully Buffered Common Clock and Enable Inputs
- Outputs Source/Sink 24 mA

LOGIC SYMBOL

• 'ACT378 Has TTL Compatible Inputs





PIN NAMES

E	Enable Input
D0-D5	Data Inputs
CP	Clock Pulse Input
Q ₀ -Q ₅	Outputs

TRUTH TABLE

	Inputs		Outputs
Ē	СР	Dn	Qn
н	L	х	No Change
L	5	н	н
L	L	L	L
H = H	GH Volt	anele	vel

L = LOW Voltage Level X = Immaterial J = LOW-to-HIGH Transition



PARALLEL D REGISTER WITH ENABLE



	 -
Ē 1	16 VCC
Q0 2	15 Q5
D ₀ 3	14 D5
D1 4	13 D4
Q1 5	12 04
D2 6	11 D3
Q2 7	10 Q3
GND 8	9 CP

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MC74AC378 • MC74ACT378

FUNCTIONAL DESCRIPTION

The MC74AC378/74ACT378 consists of six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The Clock (CP) and Enable (\overline{E}) inputs are common to all flip-flops.

When the \overline{E} input is LOW, new data is entered into the register on the LOW-to-HIGH transition of the CP input. When the \overline{E} input is HIGH, the register will retain the present data independent of the CP input.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
lcc	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$
Ісст	Maximum Additional I _{CC} /Input ('ACT378)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V$, $T_A =$ Worst Case

DC CHARACTERISTICS (unless otherwise specified)

MC74AC378 • MC74ACT378

			$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$74AC$ $T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF		Units	Fig. No.
Symbol	Parameter	Vcc* (V)							
			Min	Тур	Max	Min	Max	1	
f _{max}	Maximum Clock Frequency	3.3 5.0		74 100				MHz	3-3
^t PLH	Propagation Delay CP to Q _n	3.3 5.0		8.5 6.0				ns	3-6
^t PHL	Propagation Delay CP to Q _n	3.3 5.0		7.5 5.5				ns	3-6

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

			74	AC	74AC		
Symbol	Parameter	V _{CC} * (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$		T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guaranteed Minimum			
ts	Setup Time, HIGH or LOW D _n to CP	3.3 5.0	4.5 3.0			ns	3-9
th	Hold Time, HIGH or LOW D _n to CP	3.3 5.0	1.5 1.0			ns	3-9
ts	Setup Time, HIGH or LOW Ē to CP	3.3 5.0	- 1.5 - 1.0			ns	3-9
t _h	Hold Time, HIGH or LOW Ē to CP	3.3 5.0	0 0			ns	3-9
tw	CP Pulse Width HIGH or LOW	3.3 5.0	8.5 6.0			ns	3-6

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

FACT DATA

MC74AC378 • MC74ACT378

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

· · ·	Parameter	Vcc* (V)	$74ACT$ $T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$74ACT$ $T_{A} = -40^{\circ}C$ $to +85^{\circ}C$ $C_{L} = 50 \text{ pF}$		Units	Fig. No.
Symbol									
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Clock Frequency	5.0		100				MHz	3-3
^t PLH	Propagation Delay CP to Ω _n	5.0		6.0				ns	3-6
^t PHL	Propagation Delay CP to Q _n	5.0		5.5				ns	3-6
*Voltage Range 5	0 is 5.0 V ± 0.5 V								

AC OPERATING REQUIREMENTS

			74/	АСТ	74ACT		
Symbol	Parameter VCC				$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF	Units	Fig. No.
			Тур	Guarante	eed Minimum		
t _s	Setup Time, HIGH or LOW D _n to CP	5.0	3.0			ns	3-9
th	Hold Time, HIGH or LOW D _n to CP	5.0	1.0			ns	3-9
ts	Setup Time, HIGH or LOW Ē to CP	5.0	-1.0			ns	3-9
th	Hold Time, HIGH or LOW Ē to CP	5.0	0		. · ·	ns	3-9
tw	CP Pulse Width HIGH or LOW	5.0	6.0			ns	3-6

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
CPD	Power Dissipation Capacitance		pF	$V_{CC} = 5.0 V$



Product Preview Quad Parallel Register with Enable

The MC74AC379/74ACT379 is a 4-bit register with a buffered common Enable. This device is similar to the MC74AC175/74ACT175 but features the common Enable rather than common Master Reset.

- Edge-Triggered D-Type Inputs
- Buffered Positive Edge-Triggered Clock
- Buffered Common Enable Input
- True and Complement Outputs
- Outputs Source/Sink 24 mA
- 'ACT379 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

Ē	Enable Input
$D_0 - D_3$	Data Inputs
CP	Clock Pulse Input
$Q_0 - Q_3$	Flip-Flop Outputs
$\overline{Q}_0 - \overline{Q}_3$	Complement Outputs

TRUTH TABLE

	Inputs	Outputs			
Ē	СР	Dn	Qn	0 _n	
н	5	х	NC	NC	
L	L	н	н	L	
L	7	L	L	н	

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial $\int = LOW-to-HIGH$ Transition

NC = No Change



OUAD PARALLEL REGISTER WITH ENABLE





FUNCTIONAL DESCRIPTION

The MC74AC379/74ACT379 consists of four edgetriggered D-type flip-flops with individual D inputs and Q and \overline{Q} outputs. The Clock (CP) and Enable (\overline{E}) inputs are common to all flip-flops. When the \overline{E} input is HIGH, the register will retain the present data independent of the CP input. When the \overline{E} is LOW, new data is entered into the register on the LOW-to-HIGH transition of the CP input.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
lcc	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$
ICCT	Maximum Additional I _{CC} /Input ('ACT379)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V$, $T_A =$ Worst Case

MC74AC379 • MC74ACT379

			$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$74AC$ $T_A = -40^{\circ}C$ $to +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units	Fig. No.
Symbol	Parameter	V _{CC} * (V)							
			Min	Тур	Max	Min	Max	1	
f _{max}	Maximum Clock Frequency	3.3 5.0		118 160				MHz	3-3
^t PLH	Propagation Delay CP to Q _n , Q _n	3.3 5.0		8.5 7.0				ns	3-6
^t PHL	Propagation Delay CP to Q_n , \overline{Q}_n	3.3 5.0		8.5 6.0				ns	3-6

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

			74	AC	74AC	Units	Fig. No.
Symbol	Parameter	Vcc* (V)	T _A = C _L =	+ 25℃ 50 pF	T _A = -40°C to +85°C C _L = 50 pF		
			Typ Guaranteed Minimum				1
ts	Setup Time, HIGH or LOW D _n to CP	3.3 5.0	4.5 3.0			ns	3-9
th	Hold Time, HIGH or LOW D _n to CP	3.3 5.0	0 0			ns	3-9
ts	Setup Time, HIGH or LOW E to CP	3.3 5.0	4.5 3.0			ns	3-9
th	Hold Time, HIGH or LOW E to CP	3.3 5.0	3.0 2.0			ns	3-9
tw	CP Pulse Width HIGH or LOW	3.3 5.0	5.5 4.0			ns	3-6

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

MC74AC379 • MC74ACT379

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

	Parameter			74ACT	1	744	АСТ			
Symbol		V _{CC} * (V)	T C	A = +25° CL = 50 p	= +25°C = 50 pF		$T_{A} = -40^{\circ}C$ to +85^{\circ}C C _L = 50 pF		Fig. No.	
			Min	Тур	Max	Min	Мах			
fmax	Maximum Clock Frequency	5.0		160				MHz	3-3	
^t PLH	Propagation Delay CP to Q_n , \overline{Q}_n	5.0		7.0				ns	3-6	
^t PHL	Propagation Delay CP to Q_n, \overline{Q}_n	5.0		6.0				ns	3-6	

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

	Parameter		74/	АСТ	74ACT			
Symbol		V _{CC} * (V)	$ \begin{array}{c} V_{CC}^{*} & T_{A} = +25^{\circ}C \\ (V) & C_{L} = 50 \ pF \end{array} $		$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF	Units	Fig. No.	
			Тур	Guarant	eed Minimum			
ts	Setup Time, HIGH or LOW D _n to CP	5.0	3.0			ns	3-9	
t _h	Hold Time, HIGH or LOW D _n to CP	5.0	0			ns	3-9	
t _s	Setup Time, HIGH or LOW Ē to CP	5.0	3.0			ns	3-9	
t _h	Hold Time, HIGH or LOW Ē to CP	5.0	2.0			ns	3-9	
tw	CP Pulse Width HIGH or LOW	5.0	4.0			ns	3-6	

*Voltage Range 5.0 is 5.0 V $\pm~$ 0.5 V

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance		pF	$V_{CC} = 5.0 V$



Product Preview Quad 2-Port Register

The MC74AC398/74ACT398 and MC74AC399/74ACT399 are the logical equivalents of a quad 2-input multiplexer feeding into four edge-triggered flip-flops. A common Select input determines which of the two 4-bit words is accepted. The selected data enters the flip-flop on the rising edge of the clock. The MC74AC399/ 74ACT399 is the 16-pin version of the MC74AC398/74ACT398, with only the Q outputs of the flip-flops available.

- Select Inputs from Two Data Sources
- Fully Positive Edge-Triggered Operation
- Both True and Complement Outputs MC74AC398/74ACT398
- Outputs Source/Sink 24 mA
- 'ACT398 and 'ACT399 Have TTL Compatible Inputs

LOGIC SYMBOL





MC74AC399/74ACT399



PIN NAMES

MC74AC398/74ACT398



MC74AC399/74ACT399

۶I	(16 VCC
0 ₈ 2		15 Q _d
I _{0а} З		14 l0d
112 4		13 l _{1d}
11b 5		12 1 _{1c}
10b 🖸		11 l0c
٥ _b ア		10 Q _C
GND 🖲		9 CP

MC74AC398 MC74ACT398 MC74AC399 MC74ACT399







This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

FUNCTIONAL DESCRIPTION

The MC74AC398/74ACT398 and MC74AC399/ 74ACT399 are high-speed quad 2-port registers. They select four bits of data from either of two sources (Ports) under control of a common Select input (S). The selected data is transferred to a 4-bit output register synchronous with the LOW-to-HIGH transition of the Clock input (CP). The 4-bit D-type output register is fully edge-triggered. The Data inputs (I_{0x}, I_{1x}) and Select input (S) must be stable only a setup time prior to and hold time after the LOW-to-HIGH transition of the Clock input for predictable operation. The MC74AC398/74ACT398 has both Q and \overline{Q} outputs.

FUNCTION TABLE

	Inp	Out	puts		
S	I ₀	l ₁	CP	۵	۵*
L	L	х	ſ	L	Н
L	і н	Х	1 5	н	L
н	Х	L	1 5	L	н
Н	X	н	1	н	L

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

 LOW-to-HIGH Clock Transition ſ

= MC74AC398/74ACT398 only

LOGIC DIAGRAM



*MC74AC398/74ACT398

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MC74AC398 • MC74ACT398 • MC74AC399 • MC74ACT399

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
ICC	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC} \text{ or Ground},$ $V_{CC} = 5.5 \text{ V}, T_A = 25^{\circ}\text{C}$
ICCT	Maximum Additional I _{CC} /Input ('ACT398/399)	1.5	mA	

DC CHARACTERISTICS (unless otherwise specified)

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

Symbol	Parameter			74AC		74	74AC			
		V _{CC} * (V)	T (A = +25° CL = 50 p	°C F	$T_{A} = -40^{\circ}C$ to +85°C CL = 50 pF			Fig. No.	
		1	Min	Тур	Max	Min	Max			
f _{max}	Maximum Clock Frequency	3.3 5.0		180 160				MHz	3-3	
^t PLH	Propagation Delay CP to Ω_0 or $\overline{\Omega}$	3.3 5.0		9.5 7.0				ns	3-6	
tphl	Propagation Delay CP to Ω_0 or $\overline{\Omega}$	3.3 5.0		8.5 6.0				ns	3-6	

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

			74	AC	74AC			
Symbol	Parameter	V _{CC} * (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$		$ \begin{array}{c} T_A = +25^\circ C \\ C_L = 50 \ pF \end{array} \qquad \begin{array}{c} T_A = -40^\circ C \\ to +85^\circ C \\ C_L = 50 \ pF \end{array} $		Fig. No.	
			Тур	Guarant	eed Minimum			
t _s	Setup Time, HIGH or LOW I _n to CP	3.3 5.0	4.5 3.0			ns	3-9	
th	Hold Time, HIGH or LOW I _n to CP	3.3 5.0	0 0			ns	3-9	
t _s	Setup Time, HIGH or LOW S to CP ('398)	3.3 5.0	4.5 3.0			ns	3-9	
t _s	Setup Time, HIGH or LOW S to CP ('399)	3.3 5.0	4.5 3.0			ns	3-9	
^t h	Hold Time, HIGH or LOW S to CP	3.3 5.0	- 1.5 - 1.0			ns	3-9	
^t w	CP Pulse Width HIGH or LOW	3.3 5.0	5.5 4.0			ns	3-6	

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

FACT DATA

5

AC CHARACTERISTICS	For Figures and Waveforms	- See Section 3)
--------------------	---------------------------	------------------

	Parameter			74ACT		74/	ACT		
Symbol		Vcc* (V)	T ($ \begin{array}{c} T_{A} = \ +25^{\circ}C & T_{A} = \ -40^{\circ}C \\ t_{O} + 85^{\circ}C & t_{O} + 85^{\circ}C \\ C_{L} = \ 50 \ pF & C_{L} = \ 50 \ pF \end{array} \ Un $					Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Input Clock Frequency	5.0		160				MHz	3-3
^t PLH	Propagation Delay CP to Q_n or \overline{Q}	5.0		7.0				ns	3-6
^t PHL	Propagation Delay CP to Q_n or \overline{Q}	5.0		6.0				ns	3-6

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

			74/	АСТ	74ACT		
Symbol	mbol Parameter V_{CC}^* $T_A = +25^{\circ}C$ (V) $C_L = 50 \text{ pF}$		+ 25℃ 50 pF	$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF		Fig. No.	
			Тур	Guarant	eed Minimum		
ts	Setup Time, HIGH or LOW I _n to CP	5.0	3.0			ns	3-9
t _h	Hold Time, HIGH or LOW I _n to CP	5.0	0			ns	3-9
t _S	Setup Time, HIGH or LOW S to CP ('398)	5.0	3.0			ns	3-9
t _s	Setup Time, HIGH or LOW S to CP ('399)	5.0	3.0			ns	3-9
th	Hold Time, HIGH or LOW S to CP	5.0	-1.0			ns	3-9
tw	CP Pulse Width HIGH or LOW	5.0	5.5			ns	3-6

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance		pF	$V_{CC} = 5.0 V$



Product Preview **8-Bit Identity Comparator**

The MC74AC534/74ACT534 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus-oriented applications. A buffered Clock (CP) and Output Enable (OE) are common to all flipflops. The MC74AC534/74ACT534 is the same as the MC74AC374/74ACT374 except that the outputs are inverted.

- Edge-Triggered D-Type Inputs
- Buffered Positive Edge-Triggered Clock
- 3-State Outputs for Bus-Oriented Applications
- Outputs Source/Sink 24 mA
- 'ACT534 Has TTL Compatible Inputs ٠
- Inverted Output Version of MC74AC374/74ACT374

LOGIC SYMBOL



PIN NAMES

A0-A7	Word A Inputs
$B_0 - B_7$	Word B Inputs
A = B	Expansion or Enable Input
$\overline{O}_{A=B}$	Identity Output

TRUTH TABLE

Inp	Outputs				
ĨA = B	Ī _{A=B} A, B				
L	A = B*	L			
L	$A \neq B$	н			
н	$A = B^*$	н			
н	$A \neq B$	н			

H = HIGH Voltage Level

L = LOW Voltage Level * $A_0 = B_0$, $A_1 = B_1$, $A_2 = B_2$, etc.









This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.



LOGIC DIAGRAM (MC74AC521/74ACT521)

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

LOGIC DIAGRAM (MC74AC520/74ACT520)



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
lcc	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$
Ісст	Maximum Additional I _{CC} /Input ('ACT520/521)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V$, T _A = Worst Case

DC CHARACTERISTICS (unless otherwise specified)

MC74AC520 • MC74ACT520 • MC74AC521• MC74ACT521

Symbol	Parameter	V _{CC} * (V)	74AC			74AC			
			T	A = +25° CL = 50 p	°C F	T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay A_n or B_n to $\overline{O}_A = B$	3.3 5.0		13 9.5		- 4 		ns	3-6
^t PHL	Propagation Delay A_n or B_n to $\overline{O}_{A=B}$	3.3 5.0		13 9.5				ns	3-6
^t PLH	Propagation Delay $\overline{I}_A = B$ to $\overline{O}_A = B$	3.3 5.0	· ·	9.0 6.5				ns	3-6
^t PHL	Propagation Delay $\overline{I}_A = B$ to $\overline{O}_A = B$	3.3 5.0		9.5 7.0				ns	3-6

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

	Parameter		$74ACT$ $T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$74ACT$ $T_A = -40°C$ $to +85°C$ $C_L = 50 \text{ pF}$		Units	Fig. No.
Symbol		V _{CC} * (V)							
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay A_n or B_n to $\overline{O}_A = B$	5.0		9.5				ns	3-6
^t PHL	Propagation Delay A_n or B_n to $\overline{O}_A = B$	5.0		9.5				ns	3-6
^t PLH	Propagation Delay $\overline{I}_A = B$ to $\overline{O}_A = B$	5.0		6.5				ns	3-6
^t PHL	Propagation Delay $\overline{I}A = B$ to $\overline{O}A = B$	5.0		7.0				ns	3-6

*Voltage Range 5.0 is 5.0 V ± 0.5 V

Symbol	Parameter	Value Typ	Units	Test Conditions	
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$	
CPD	Power Dissipation Capacitance		pF	$V_{CC} = 5.0 V$	

APPLICATIONS

RIPPLE EXPANSION



PARALLEL EXPANSION



5-159



Product Preview Octal Transparent Latch with 3-State Outputs

The MC74AC533/74ACT533 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH the bus output is in the high impedance state. The MC74AC533/74ACT533 is the same as the MC74AC533/74ACT373, except that the outputs are inverted on the MC74AC533/74ACT533. For functional description please refer to the MC74AC373/74ACT373 data sheet.

- Eight Latches in a Single Package
- 3-State Outputs for Bus Interfacing
- Outputs Source/Sink 24 mA
- ACT533 Has TTL Compatible Inputs
- Inverted Output Version of MC74ACT373

MC74AC533 MC74ACT533

OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS



D2 7

D3 8

ō3 🧕

GND 10

14 D5

13 D4

12 0₄

11 LE

LOGIC SYMBOL



PIN NAMES

	NEO .
D0-D7	Data Inputs
E	Latch Enable Input

- OE Output Enable Input
- $\overline{O}_0 \overline{O}_7$ Complementary 3-State Outputs

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MC74AC533 • MC74ACT533

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} \approx 5.5 \text{ V}, \text{ T}_{A} = \text{Worst Case}$
lcc	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC} \text{ or Ground},$ $V_{CC} = 5.5 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$
ICCT	Maximum Additional I _{CC} /Input ('ACT533)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V$, $T_A =$ Worst Case

DC CHARACTERISTICS (unless otherwise specified)

MC74AC533 • MC74ACT533

Symbol			$74AC$ $T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$74AC$ $T_{A} = -40^{\circ}C$ $to +85^{\circ}C$ $C_{L} = 50 \text{ pF}$		Units	Fig. No.
	Parameter	V _{CC} * (V)							
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay D _n to O _n	3.3 5.0		8.0 5.0				ns	3-5
^t PHL	Propagation Delay D _n to O _n	3.3 5.0		7.0 5.0				ns	3-5
tPLH	Propagation Delay LE to O _n	3.3 5.0		8.0 5.0				ns	3-6
^t PHL	Propagation Delay LE to O _n	3.3 5.0		7.0 5.0				ns	3-6
^t PZH	Output Enable Time	3.3 5.0		6.5 4.5				ns	3-7
^t PZL	Output Enable Time	3.3 5.0		6.0 4.5				ns	3-8
^t PHZ	Output Disable Time	3.3 5.0		7.0 5.0				ns	3-7
^t PLZ	Output Disable Time	3.3 5.0		5.0 3.5				ns	3-8

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

	Parameter		74/	AC	74AC	Units	Fig. No.
Symbol		Vcc* (V)	T _A = C _L =	+ 25°C 50 pF	T _A = -40°C to +85°C C _L = 50 pF		
			Тур	Guarant	eed Minimum		
ts	Setup Time, HIGH or LOW D _n to LE	3.3 5.0	3.5 2.0			ns	3-9
t _h	Hold Time, HIGH or LOW D _n to LE	3.3 5.0	- 2.5 - 1.5			ns	3-9
tw	LE Pulse Width, HIGH	3.3 5.0	3.0 2.5			ns	3-6

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

MC74AC533 • MC74ACT533

	Parameter		$74ACT$ $T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			74ACT		Units	Fig. No.
Symbol		V _{CC} * (V)				$T_{A} = -40^{\circ}C$ to +85^{\circ}C C _L = 50 pF			
			Min	Тур	Мах	Min	Max		
^t PLH	Propagation Delay D_n to \overline{O}_n	5.0		7.0				ns	3-5
^t PHL	Propagation Delay D_n to \overline{O}_n	5.0		6.5				ns	3-5
^t PLH	Propagation Delay LE to O _n	5.0		6.5				ns	3-6
^t PHL	Propagation Delay LE to O _n	5.0		6.0				ns	3-6
^t PZH	Output Enable Time	5.0		6.0				ns	3-7
^t PZL	Output Enable Time	5.0		5.5				ns	3-8
^t PHZ	Output Disable Time	5.0		7.5				ns	3-7
^t PLZ	Output Disable Time	5.0		5.0				ns	3-8

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

	Parameter		74/	ACT	74ACT		
Symbol		Vcc* (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$		$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF	Units	Fig. No.
			Тур	Guarant	eed Minimum	1	
ts	Setup Time, HIGH or LOW D _n to LE	5.0	2.0			ns	3-9
t _h	Hold Time, HIGH or LOW D _n to LE	5.0	- 1.5			ns	3-9
tw	LE Pulse Width, HIGH	5.0	2.0			ns	3-6

*Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
C _{PD}	Power Dissipation Capacitance		pF	$V_{CC} = 5.0 V$

5-163



Product Preview Octal D-Type Flip-Flop with 3-State Outputs

The MC74AC534/74ACT534 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus-oriented applications. A buffered Clock (CP) and Output Enable (\overline{OE}) are common to all flip-flops. The MC74AC534/74ACT534 is the same as the MC74AC374/74ACT374 except that the outputs are inverted.

- Edge-Triggered D-Type Inputs
- Buffered Positive Edge-Triggered Clock
- 3-State Outputs for Bus-Oriented Applications
- Outputs Source/Sink 24 mA
- 'ACT534 Has TTL Compatible Inputs
- Inverted Output Version of MC74AC374/74ACT374

LOGIC SYMBOL



PIN NAMES

D0-D7	Data Inputs
CP	Clock Pulse Input
OE	3-State Output Enable Input
$\overline{O}_0 - \overline{O}_7$	Complementary 3-State Outputs

MC74AC534 MC74ACT534

OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS





This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MC74AC534 • MC74ACT534

FUNCTIONAL DESCRIPTION

The MC74AC534/74ACT534 consists of eight edgetriggered flip-flops with individual D-type inputs and 3state complementary outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (\overline{OE}) LOW, the contents of the eight flip-flops are available at the outputs. When the \overline{OE} is HIGH, the outputs go to the high impedance state. Operation of the \overline{OE} input does not affect the state of the flip-flops.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = Worst Case$
lcc	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$
ICCT	Maximum Additional I _{CC} /Input ('ACT534)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V$, T _A = Worst Case

MC74AC534 • MC74ACT534

· · ·	Parameter			74AC			AC		
Symbol		Vcc* (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$T_{A} = -40^{\circ}C$ to +85^{\circ}C C _L = 50 pF		Units	Fig. No.
ч. 	· · ·		Min	Тур	Max	Min	Max		
fmax	Maximum Clock Frequency	3.3 5.0		125 150				MHz	3-3
^t PLH	Propagation Delay CP to O _n	3.3 5.0		10 7.0				ns	3-6
^t PHL	Propagation Delay CP to O _n	3.3 5.0		9.5 6.5				ns	3-6
^t PZH	Output Enable Time	3.3 5.0		8.5 6.5				ns	3-7
^t PZL	Output Enable Time	3.3 5.0		8.5 6.0				ns	3-8
tPHZ	Output Disable Time	3.3 5.0		9.0 7.0				ns	3-7
^t PLZ	Output Disable Time	3.3 5.0		7.5 6.0				ns	3-8

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

	Parameter		74	AC	74AC	Units	Fig. No.
Symbol		V _{CC} * (V)	T _A = C _L =	+ 25°C 50 pF	$T_{A} = -40^{\circ}C$ to +85^{\circ}C C _L = 50 pF		
			Тур	Guarant	eed Minimum		
t _s	Setup Time, HIGH or LOW D _n to CP	3.3 5.0	2.0 1.0			ns	3-9
th	Hold Time, HIGH or LOW D _n to CP	3.3 5.0	1.0 0.5			ns	3-9
tw	CP Pulse Width HIGH or LOW	3.3 5.0	3.5 2.5			ns	3-6
N/ H D 0	0: 00W . 00W						

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

MC74AC534 • MC74ACT534

	Parameter	V _{CC} * (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$74ACT$ $T_A = -40^{\circ}C$ $to +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units	Fig. No.
Symbol									
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Clock Frequency	5.0		100				MHz	3-3
^t PLH	Propagation Delay CP to \overline{O}_n	5.0		6.5				ns	3-6
^t PHL	Propagation Delay CP to O _n	5.0		6.0				ns	3-6
^t PZH	Output Enable Time	5.0		5.5			· · ·	ns	3-7
^t PZL	Output Enable Time	5.0		5.5				ns	3-8
^t PHZ	Output Disable Time	5.0		7.0				ns	3-7
tPLZ	Output Disable Time	5.0		5.0				ns	3-8

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

*Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

	Parameter	V _{CC} * (V)	74/	ACT	74ACT		
Symbol			$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$		T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guarant	eed Minimum	1	
ts	Setup Time, HIGH or LOW D _n to CP	5.0	1.0			ns	3-9
th	Hold Time, HIGH or LOW D _n to CP	5.0	- 0.5			ns	3-9
tw	CP Pulse Width HIGH or LOW	5.0	2.5			ns	3-6

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance		pF	$V_{CC} = 5.0 V$


Product Preview Octal Buffer/Line Driver with 3-State Outputs

The MC74AC540/74ACT540 and MC74AC541/74ACT541 are octal buffer/line drivers designed to be employed as memory and address drivers, clock drivers and bus oriented transmitter/receivers. The MC74AC541/74ACT541 is a noninverting option of the MC74AC540/74ACT540.

These devices are similar in function to the MC74AC240/74ACT240 and MC74AC244/74ACT244 while providing flow-through architecture (inputs on opposite side from outputs). This pinout arrangement makes these devices especially useful as output ports for microprocessors, allowing ease of layout and greater PC board density.

- 3-State Outputs
- Inputs and Outputs Opposite Side of Package, Allowing Easier Interface to Microprocessors
- Outputs Source/Sink 24 mA
- MC74AC540/74ACT540 Provides Inverted Outputs
- MC74AC541/74ACT541 Provides Noninverted Outputs
- 'ACT540 and 'ACT541 Have TTL Compatible Inputs



OE1 1

2

3

4

MC74AC541/74ACT541

20 V_{CC}

19 OE2

18

17

16

15

14

13

12

11

TRUTH TABLE

nputs	Out	puts			
OE ₂	D	′540	′541		
L	н	L	L		
х	X	Z	Z		
н	х	Z	Z		
L	L	Ĥ L			
	DE2 L X H L	Inputs DE2 D L H X X H X L L	Inputs Out; OE2 D '540 L H L X X Z H X Z L L H		

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MC74AC540 MC74ACT540 MC74AC541 MC74ACT541

OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS





DC CHARACTERISTICS	(unless	otherwise	specified)
--------------------	---------	-----------	------------

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	80	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
lcc	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$
^і сст	Maximum Additional I _{CC} /Input ('ACT540/541)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V$, $T_A =$ Worst Case

AC CHARACTERISTICS (For Figures and Waveforms --- See Section 3)

				74AC		74	AC		
Symbol	Parameter	Vcc* (V)	T C	A = +25° CL = 50 p	°C F	T _A = to + C _L =	– 40°C 85°C 50 pF	Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay Data to Output ('AC540)	3.3 5.0	1.0 1.0	5.5 4.0	7.5 6.0	1.0 1.0	8.0 6.5	ns	3-5
^t PHL	Propagation Delay Data to Output ('AC540)	3.3 5.0	1.0 1.0	5.0 4.0	7.0 5.5	1.0 1.0	7.5 6.0	ns	3-5
^t PZH	Output Enable Time ('AC540)	3.3 5.0	1.0 1.0	8.5 6.5	11 8.5	1.0 1.0	12 9.5	ns	3-7
^t PZL	Output Enable Time ('AC540)	3.3 5.0	1.0 1.0	7.5 6.0	10 7.5	1.0 1.0	11 8.5	ns	3-8
^t PHZ	Output Disable Time ('AC540)	3.3 5.0	1.0 1.0	8.5 7.5	13 10.5	1.0 1.0	14 11	ns	3-7
^t PLZ	Output Disable Time ('AC540)	3.3 5.0	1.0 1.0	7.0 6.0	10 8.0	1.0 1.0	11 9.0	ns	3-8
^t PLH	Propagation Delay Data to Output ('AC541)	3.3 5.0	1.0 1.0	5.5 4.0	8.0 6.0	1.0 1.0	9.0 6.5	ns	3-5
^t PHL	Propagation Delay Data to Output ('AC541)	3.3 5.0	1.0 1.0	5.5 4.0	8.0 6.0	1.0 1.0	8.5 6.5	ns	3-5
^t PZH	Output Enable Time ('AC541)	3.3 5.0	1.0 1.0	8.0 6.0	11.5 8.5	1.0 1.0	12.5 9.5	ns	3-7
^t PZL	Output Enable Time ('AC541)	3.3 5.0	1.0 1.0	7.0 5.5	10 7.5	1.0 1.0	11.5 8.5	ns	3-8
^t PHZ	Output Disable Time ('AC541)	3.3 5.0	1.0 1.0	9.0 7.0	12.5 9.5	1.0 1.0	14 10.5	ns	3-7
^t PLZ	Output Disable Time ('AC541)	3.3 5.0	1.0 1.0	6.5 5.5	9.5 7.5	1.0 1.0	10.5 8.5	ns	3-8

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

MC74AC540 • MC74ACT540 • MC74AC541 • MC74ACT541

				74ACT		74#	СТ		
Symbol	Parameter	V _{CC} * (V)	T _A = +25℃ C _L = 50 pF			T _A = −40°C to +85°C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay Data to Output ('ACT540)	5.0		6.0				ns	3-5
^t PHL	Propagation Delay Data to Output ('ACT540)	5.0		5.5				ns	3-5
^t PZH	Output Enable Time ('ACT540)	5.0		8.0				ns	3-7
^t PZL	Output Enable Time ('ACT540)	5.0		6.5				ns	3-8
^t PHZ	Output Disable Time ('ACT540)	5.0		10				ns	3-7
^t PLZ	Output Disable Time ('ACT540)	5.0		7.0	-			ns	3-8
^t PLH	Propagation Delay Data to Output ('ACT541)	5.0		6.0				ns	3-5
^t PHL	Propagation Delay Data to Output ('ACT541)	5.0		6.0				ns	3-5
^t PZH	Output Enable Time ('ACT541)	5.0		8.0				ns	3-7
^t PZL	Output Enable Time ('ACT541)	5.0		6.5				ns	3-8
^t PHZ	Output Disable Time ('ACT541)	5.0		10				ns	3-7
^t PLZ	Output Disable Time ('ACT541)	5.0		7.0				ns	3-8

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	30	pF	$V_{CC} = 5.0 V$



Product Preview Octal D-Type Latch with 3-State Outputs

The MC74AC563/74ACT563 is a high-speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable ($\overline{\text{OE}}$) inputs.

The MC74AC563/74ACT563 device is functionally identical to the MC74AC573/ 74ACT573, but with inverted outputs.

- Inputs and Outputs on Opposite Sides of Package Allowing Easy Interface with Microprocessors
- · Useful as Input or Output Port for Microprocessors
- Functionally Identical to MC74AC573/74ACT573 but with Inverted Outputs
- Outputs Source/Sink 24 mA
- ACT563 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

D0-D7	Data Inputs
LE	Latch Enable Input
ŌĒ	3-State Output Enable Input
$\overline{O}_0 - \overline{O}_7$	3-State Latch Outputs

MC74AC563 MC74ACT563

OCTAL D-TYPE LATCH WITH 3-STATE OUTPUTS





This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

FUNCTIONAL DESCRIPTION

The MC74AC563/74ACT563 contains eight D-type latches with 3-state complementary outputs. When the Latch Enable (LE) input is HIGH, data on the Dn inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-state buffers are controlled by the Output Enable (OE) input. When $\overline{\text{OE}}$ is LOW, the buffers are in the bi-state mode. When OE is HIGH the buffers are in the high impedance mode but that does not interfere with entering new data into the latches.

FUNCTION TABLE

	Inputs		Internal	Outputs	E
ŌĒ	LE	D	Q	0	Function
н	Х	х	X	Z	High Z
н	н	L	н	z	High Z
I H	н	н	L	z	High Z
н	L	х	NC	Z	Latched
L	н	L	н	н	Transparent
L	н	н	L	L	Transparent
L	L	х	NC	NC	Latched

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial Z = High Impedance

NC = No Change



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
ICC	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
Icc	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$
ЧССТ	Maximum Additional I _{CC} /Input ('ACT563)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V$, $T_A =$ Worst Case

	Parameter		$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			74	AC		
Symbol		V _{CC} * (V)				$T_{A} = -40^{\circ}C$ to +85^{\circ}C CL = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max	1	
^t PLH	Propagation Delay D _n to Ō _n	3.3 5.0		7.5 5.0				ns	3-5
^t PHL	Propagation Delay D_n to \overline{O}_n	3.3 5.0		7.0 4.5				ns	3-5
^t PLH	Propagation Delay LE to O _n	3.3 5.0		7.5 5.0				ns	3-6
^t PHL	Propagation Delay LE to O _n	3.3 5.0		8.0 5.5				ns	3-6
^t PZH	Output Enable Time	3.3 5.0		6.0 4.0				ns	3-7
^t PZL	Output Enable Time	3.3 5.0		6.0 4.0				ns	3-8
^t PHZ	Output Disable Time	3.3 5.0		7.0 5.0		-		ns	3-7
^t PLZ	Output Disable Time	3.3 5.0		5.0 3.5				ns	3-8

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

			74	AC	74AC	ļ	
Symbol	Parameter	V _{CC} * (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$		$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF	Units	Fig. No.
			Тур	Guarant	eed Minimum		
ts	Setup Time, HIGH or LOW D _n to LE	3.3 5.0	2.0 1.5			ns	3-9
th	Hold Time, HIGH or LOW D _n to LE	3.3 5.0	- 2.5 - 1.5			ns	3-9
tw	LE Pulse Width, HIGH	3.3 5.0	3.0 2.5			ns	3-6

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

æ

				74ACT		74/	АСТ		
Symbol	Parameter	Vcc* (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$T_{A} = -40^{\circ}C$ to +85^{\circ}C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay D _n to O _n	5.0	1.0	7.0	11.5	1.0	12.5	ns	3-5
tphl	Propagation Delay D_n to \overline{O}_n	5.0	1.0	6.0	10	1.0	11	ns	3-5
^t PLH	Propagation Delay LE to O _n	5.0	1.0	6.5	10.5	1.0	11.5	ns	3-6
^t PHL	Propagation Delay LE to O _n	5.0	1.0	5.5	9.5	1.0	10.5	ns	3-6
^t PZH	Output Enable Time	5.0	1.0	5.5	9.0	1.0	10	ns	3-7
^t PZL	Output Enable Time	5.0	1.0	5.5	8.5	1.0	9.5	ns	3-8
^t PHZ	Output Disable Time	5.0	1.0	6.5	10.5	1.0	11.5	ns	3-7
^t PLZ	Output Disable Time	5.0	1.0	4.5	8.0	1.0	8.5	ns	3-8

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

			74/	АСТ	74ACT		
Symbol	Parameter	V _{CC} * (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$		T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Түр	Guarante	eed Minimum		
t _s	Setup Time, HIGH or LOW D _n to LE	5.0	1.5	4.0	4.5	ns	3-9
^t h	Hold Time, HIGH or LOW D _n to LE	5.0	-2.0	0	0	ns	3-9
^t w	LE Pulse Width, HIGH	5.0	2.0	3.0	3.0	ns	3-6

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD Power Dissipation Capacitance		50	pF	$V_{CC} = 5.0 V$



Product Preview Octal D-Type Latch with 3-State Outputs

The MC74AC564/74ACT564 is a high-speed, low power octal flip-flop with a buffered common Clock (CP) and a buffered common Output Enable (OE). The information presented to the D inputs is stored in the flip-flops on the LOW-to-HIGH Clock (CP) transition.

The MC74AC564/74ACT564 device is functionally identical to the MC74AC574/ 74ACT574, but with inverted outputs.

- Inputs and Outputs on Opposite Sides of Package Allowing Easy Interface with Microprocessors
- Useful as Input or Output Port for Microprocessors
- Functionally Identical to MC74AC574/74ACT574 but with Inverted Outputs
- 3-State Outputs for Bus-Oriented Applications
- Outputs Source/Sink 24 mA
- 'ACT564 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

- D₀-D₇ Data Inputs
- CP Clock Pulse Input
- OE 3-State Output Enable Input

 $\overline{O}_0 - \overline{O}_7$ 3-State Outputs

MC74AC564 MC74ACT564

OCTAL D-TYPE LATCH WITH 3-STATE OUTPUTS





This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

FUNCTIONAL DESCRIPTION

The MC74AC564/74ACT564 consists of eight edgetriggered flip-flops with individual D-type inputs and 3-state complementary outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (OE) LOW, the contents of the eight flip-flops are available at the outputs. When DE is HIGH, the outputs go to the high impedance state. Operation of the OE input does not affect the state of the flip-flops.

FUNCTION TABLE

1	Inputs		Internal	Outputs	Eurotion			
ŌĒ	СР	D	Q	0	runction			
н	н	L	NC	Z	Hold			
н	н	н	NC	Z	Hold			
н	7	L	н	Z	Load			
н	ſ	н	L	Z	Load			
L	ſ	L	н	н	Data Available			
L	Г	н	L	ι	Data Available			
L	н	L	NC	NC	No Change in Data			
L	н	н	NC	NC	No Change in Data			

Z = High Impedance $\int =$ LOW-to-HIGH Transition NC = No Change



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC CHARACTERISTICS (uni	less otherwise specified)
-------------------------	---------------------------

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
lcc	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$
^і сст	Maximum Additional I _{CC} /Input ('ACT564)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V$, $T_A =$ Worst Case

FACT DATA

5

			$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$74AC$ $T_A = -40^{\circ}C$ $to +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units	
Symbol	Parameter	V _{CC} * (V)							Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Clock Frequency	3.3 5.0		110 150				MHz	3-3
^t PLH	Propagation Delay CP to O _n	3.3 5.0		10.5 7.0				ns	3-6
^t PHL	Propagation Delay CP to O _n	3.3 5.0		9.5 6.0				ns	3-6
^t PZH	Output Enable Time	3.3 5.0		8.5 6.5				ns	3-7
^t PZL	Output Enable Time	3.3 5.0		8.0 5.5				ns	3-8
^t PHZ	Output Disable Time	3.3 5.0		9.5 7.0				ns	3-7
tPLZ	Output Disable Time	3.3 5.0		7.5 5.5				ns	3-8

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

			74	AC	74AC		
Symbol	Parameter	V _{CC} * (V)	T _A = +25℃ C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guara	nteed Minimum]	
ts	Setup Time, HIGH or LOW D _n to CP	3.3 5.0	2.0 1.0			ns	3-9
th	Hold Time, HIGH or LOW D _n to CP	3.3 5.0	- 1.0 - 0.5			ns	3-9
tw	CP Pulse Width HIGH or LOW	3.3 5.0	3.5 2.5			ns	3-6

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

				74ACT			АСТ		
Symbol	Parameter	V _{CC} * (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			T _A = -40°C to +85°C C _L = 50 pF		Units	Fig. No.
1			Min	Тур	Max	Min	Max		
f _{max}	Maximum Clock Frequency	5.0	85	90		75		MHz	3-3
^t PLH	Propagation Delay CP to \overline{O}_{n}	5.0	1.0	6.5	10.5	1.0	11.5	ns	3-6
^t PHL	Propagation Delay CP to \overline{O}_{n}	5.0	1.0	6.0	9.5	1.0	10.5	ns	3-6
^t PZH	Output Enable Time	5.0	1.0	5.5	9.0	1.0	9.5	ns	3-7
^t PZL	Output Enable Time	5.0	1.0	5.5	8.5	1.0	9.5	ns	3-8
tphz	Output Disable Time	5.0	1.0	7.0	10.5	1.0	11.5	ns	3-7
^t PLZ	Output Disable Time	5.0	1.0	5.0	8.0	1.0	8.5	ns	3-8

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

			74	ACT	74ACT		
Symbol	Parameter	V _{CC} * (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$		$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF	Units	Fig. No.
			Тур	Guaranteed Minimum			
ts	Setup Time, HIGH or LOW D _n to CP	5.0	1.0	2.5	3.0	ns	3-9
th	Hold Time, HIGH or LOW D _n to CP	5.0	-0.5	1.0	1.0	ns	3-9
tw	LE Pulse Width HIGH or LOW	5.0	2.5	3.0	3.5	ns	3-6

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	50	pF	$V_{CC} = 5.0 V$



Product Preview **4-Bit Bidirectional Counters** with 3-State Outputs

The MC74AC568 and MC74AC569 are fully synchronous, bidirectional counters with 3-state outputs. The MC74AC568 is a BCD decade counter; the MC74AC569 is a modulo 16 binary counter. They feature preset capability for programmable operation, carry lookahead for easy cascading, and a U/D input to control the direction of counting. For maximum flexibility there are both synchronous and master asynchronous reset inputs as well as both Clocked Carry (CC) and Terminal Count (TC) outputs. All state changes except Master Reset are initiated by the rising edge of the clock. A HIGH signal on the Output Enable (OE) input forces the output buffers into the high-impedance state but does not prevent counting, resetting or parallel loading.

- Synchronous Counting and Loading
- Lookahead Carry Capability for Easy Cascading
- Preset Capability for Programmable Operation
- 3-State Outputs for Bus Organized Systems
- Outputs Source/Sink 24 mA
- · Synchronous and Asynchronous Resets





PIN NAMES

- P0-P3 Parallel Data Inputs CEP Count Enable Parall
- Count Enable Parallel Input
- CET Count Enable Trickle Input
- CP **Clock Pulse Input** ΡE
- Parallel Enable Input U/D
- Up/Down Count Control Input OF
- Output Enable Input MR Master Reset Input
- SR Synchronous Reset Input
- 00-03 3-State Parallel Data Outputs
- TČ Terminal Count Output
- CC **Clocked Carry Output**







This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.



LOGIC DIAGRAM (MC74AC568)

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

5

FACT DATA

LOGIC DIAGRAM (MC74AC569)



Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

5

FACT DATA







LOGIC EQUATIONS:

FUNCTIONAL DESCRIPTION

The MC74AC568 counts modulo-10 in the BCD (8421) sequence. From state 9 (HLLH) it will increment to 0 (LLLL) in the Up mode; in Down mode it will decrement from 0 to 9. The MC74AC569 counts in the modulo-16 binary sequence. From state 15 it will increment to state 0 in the Up mode; in the Down mode it will decrement from 0 to 15. The clock inputs of all flip-flops are driven in parallel through a clock buffer. All state changes (except due to Master Reset) occur synchronously with the LOW-to-HIGH transition of the Clock Pulse (CP) input signal.

The circuits have five fundamental modes of operation, in order of precedence: asynchronous reset, synchronous reset, parallel load, count and hold. Five control inputs — Master Reset (MR), Synchronous Reset (SR), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (\overline{CET}) — plus the Up/Down (U/ \overline{D}) input determine the mode of operation, as shown in the Mode Select Table. A LOW signal on MR overrides all other inputs and asynchronously forces the flip-flop Q outputs LOW. A LOW signal on SR overrides counting and parallel loading and allows the Q outputs to go LOW on the next rising edge of CP. A LOW signal on PE overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flip-flops on the next rising edge of CP. With MR, SR and PE HIGH, CEP and CET permit counting when both are LOW. Conversely, a HIGH signal on either CEP or CET inhibits counting.

the MC74AC568 and MC74AC569 use edge-triggered flip-flops and changing the \overline{SR} , \overline{PE} , \overline{CEP} , \overline{CET} or U/\overline{D} inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally HIGH and goes LOW providing CET is LOW, when the counter reaches zero in the Down mode, or reaches maximum (9 for the MC74AC568, 15 for the MC74AC569) in the Up mode. TC will then remain LOW until a state change occurs, whether by counting or presetting, or until U/D or CET is changed. To implement synchronous multistage counters, the connections between the TC output and the CEP and CET inputs can provide either slow or fast carry propagation. Figure a shows the connections for simple ripple carry, in which the clock period must be longer than the CP to TC delay of the first stage, plus the cumulative CET to TC delays of the intermediate stages, plus the CET to CP setup time of the last stage. This total delay plus setup time sets the upper limit on clock frequency. For faster clock rates, the carry lookahead connections shown in Figure b are recommended. In this scheme the ripple delay through the intermediate stages commences with the same clock that causes the first stage to tick over from max to min in the Up mode, or min to max in the Down mode, to start its final cycle. Since this final cycle takes 10 (MC74AC568) or 16

(MC74AC569) clocks to complete, there is plenty of time for the ripple to progress through the intermediate stages. The critical timing that limits the clock period is the CP to TC delay of the first stage plus the CEP to CP setup time of the last stage. The \overrightarrow{TC} output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, registers or counters. For such applications, the Clocked Carry (CC) output is provided. The \overline{CC} output is normally HIGH. When \overline{SR} and \overline{PE} are HIGH, and \overrightarrow{CEP} , \overrightarrow{CET} and \overrightarrow{TC} are LOW, the \overrightarrow{CC} output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again, as shown in the CC Truth Table. When the Output Enable (OE) is LOW, the parallel data outputs $O_0 - O_3$ are active and follow the flip-flop Q outputs. A HIGH signal on OE forces O0-O3 to the high-Z state but does not prevent counting, loading or resetting.

MODE SELECT TABLE

		Inp	Operating			
MR	SR	PE	CEP	CET	U/D	Mode
L	Х	Х	Х	Х	Х	Asynchronous Reset
н	L	х	X	X	X	Synchronous Reset
н	н	L	х	x	x	Parallel Load
н	н	н	н	х	x	Hold
н	н	н	X	н	X	Hold
н	н	н	L	L	н	Count Up
н	н	н	L	L	L	Count Down

H = HIGH Voltage Level

= LOW Voltage Level = Immaterial

x

CC TRUTH TABLE

		Output				
SR	PE	CEP	CET	TC*	CP	<u>T</u>
L	х	х	х	X	Х	н
X	L	X	x	X	X	н
X	X	н	х	X	х	н
Х	X	х	н	X	X	н
X	X	X	Х	н	X	н
н	н	L	L	L	J	J

* = TC is generated internally H = HIGH Voltage Level

= LOW Voltage Level

= Immaterial

x

L

Figure a. Multistage Counter with Ripple Carry



Figure b. Multistage Counter with Lookahead Carry



DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = Worst Case$
ICC .	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

	Parameter	V _{CC} * (V)		74AC		74AC			
Symbol			$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$T_{A} = -40^{\circ}C$ to +85^{\circ}C CL = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Clock Frequency	3.3 5.0		87 117				MHz	3-3
^t PLH	Propagation Delay CP to O _n (PE HIGH or LOW)	3.3 5.0		10 7.5				ns	3-6
^t PHL	Propagation Delay CP to O _n (PE HIGH or LOW)	3.3 5.0		11 8.0				ns	3-6
^t PLH	Propagation Delay CP to TC	3.3 5.0		16.5 12				ns	3-6
^t PHL	Propagation Delay CP to TC	3.3 5.0		16.5 12				ns	3-6
^t PLH	Propagation Delay CET to TC	3.3 5.0		10.5 7.5				ns	3-6
^t PHL	Propagation Delay CET to TC	3.3 5.0		10 7.0				ns	3-6
^t PLH	Propagation Delay U/D to TC ('568)	3.3 5.0		10.5 7.5				ns	3-6
^t PHL	Propagation Delay U/D to TC ('568)	3.3 5.0		9.0 6.5				ns	3-6

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

Symbol	Parameter			74AC		74	AC		
		V _{CC} * (V)	T (T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay U/D to TC ('569)	3.3 5.0		10.5 7.5				ns	3-6
^t PHL	Propagation Delay U/D to TC ('569)	3.3 5.0		9.0 6.5				ns	3-6
^t PLH	Propagation Delay CP to CC	3.3 5.0		11 8.0				ns	3-6
^t PHL	Propagation Delay CP to CC	3.3 5.0		9.5 7.0				ns	3-6
^t PLH	Propagation Delay CEP or CET to CC	3.3 5.0		9.5 7.0				ns	3-6
^t PHL	Propagation Delay CEP or CET to CC	3.3 5.0		9.5 7.0				ns	3-6
^t PHL	Propagation Delay MR to O _n	3.3 5.0		12.5 9.0				ns	3-6
^t PZH	Output Enable Time OE to O _n	3.3 5.0		7.5 5.5				ns	3-7
^t PZL	Output Enable Time OE to O _n	3.3 5.0		7.5 5.5				ns	3-8
^t PHZ	Output Disable Time OE to O _n	3.3 5.0		9.5 7.0				ns	3-7
^t PZL	Output Disable Time OE to O _n	3.3 5.0		11 8.0				ns	3-8

AC CHARACTERISTICS — continued (For Figures and Waveforms — See Section 3)

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

	Parameter		74	AC	74AC	Units	Fig. No.
Symbol		V _{CC} * (V)	T _A = C _L =	+25℃ 50 pF	$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF		
			Тур	Guarante	ed Minimum		
t _s	Setup Time, HIGH or LOW P _n to CP	3.3 5.0	8.0 6.0			ns	3-9
th	Hold Time, HIGH or LOW P _n to CP	3.3 5.0	0 0			ns	3-9
t _s	Setup Time, HIGH or LOW CEP or CET to CP	3.3 5.0	8.0 12.5			ns	3-9
th .	Hold Time, HIGH or LOW CEP or CET to CP	3.3 5.0	0 0			ns	3-9
t _S	Setup Time, HIGH or LOW PE to CP	3.3 5.0	12.5 9.0			ns	3-9
th	Hold Time, HIGH or LOW	3.3 5.0	0 0			ns	3-9
t _s	Setup Time, HIGH or LOW U/D to CP ('568)	3.3 5.0	12.5 9.0			ns	3-9
t _s	Setup Time, HIGH or LOW U/D to CP ('569)	3.3 5.0	12.5 9.0			ns	3-9
th	Hold Time, HIGH or LOW U/D to CP	3.3 5.0	0 0			ns	3-9
t _s	Setup Time, HIGH or LOW SR to CP	3.3 5.0	4.0 3.0			ns	3-9
th	Hold Time, HIGH or LOW SR to CP	3.3 5.0	- 1.5 - 1.0			ns	3-9

AC OPERATING REQUIREMENTS

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS — continued

	Parameter		744	C	74AC		
Symbol		V _{CC} * (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$		$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF	Units	Fig. No.
			Тур	Guarant	eed Minimum		
tw	CP Pulse Width HIGH or LOW	3.3 5.0	4.0 3.0			ns	3-6
tw	MR Pulse Width, LOW	3.3 5.0	4.0 3.0			ns	3-6
t _{rec}	MR Recovery Time	3.3 5.0	4.0 3.0			ns	3-9

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance		pF	$V_{CC} = 5.0 V$

5



Product Preview **Octal D-Type Latch** with 3-State Outputs

The MC74AC573/74ACT573 is a high-speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable (OE) inputs.

The MC74AC573/74ACT573 is functionally identical to the MC74AC373/74ACT373 but has inputs and outputs on opposite sides.

- Inputs and Outputs on Opposite Sides of Package Allowing Easy Interface with Microprocessors
- Useful as Input or Output Port for Microprocessors
- Functionally Identical to MC74AC373/74ACT373
- 3-State Outputs for Bus Interfacing
- Outputs Source/Sink 24 mA
- 'ACT573 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

D0-D7	Data Inputs
LE	Latch Enable Input
OE	3-State Output Enable Input
00-07	3-State Latch Outputs

TRUTH TABLE

1	Inputs		Outputs
ŌĒ	LE	D	0 _n
L	н	н	н
L	н	L	н
L	L	X	O0
н	х	х	Z

H = HIGH Voltage Level

L = LOW Voltage Level Z = High Impedance X = Immaterial

O₀ = Previous O₀ before LOW-to-HIGH Transition of Clock

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

OCTAL D-TYPE LATCH WITH

3-STATE OUTPUTS

N SUFFIX CASE 738-03 PLASTIC DW SUFFIX CASE 751D-03

PLASTIC



FUNCTIONAL DESCRIPTION

The MC74AC573/74ACT573 contains eight D-type latches with 3-state output buffers. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time

preceding the HIGH-to-LOW transition of LE. The 3-state buffers are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the buffers are enabled. When \overline{OE} is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
lcc	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$
¹ ССТ	Maximum Additional I _{CC} /Input ('ACT573)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V$, $T_A =$ Worst Case

MC74AC573 • MC74ACT573

Symbol				74AC		74AC			
	Parameter	V _{CC} * (V)	T _A = +25°C C _L = 50 pF			$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max	1	
^t PLH	Propagation Delay D _n to O _n	3.3 5.0		9.0 6.0				ns	3-5
tPHL	Propagation Delay D _n to O _n	3.3 5.0		9.0 6.0				ns	3-5
tPLH	Propagation Delay LE to O _n	3.3 5.0		9.0 6.0				ns	3-6
^t PHL	Propagation Delay LE to O _n	3.3 5.0		8.0 5.5				ns	3-6
^t PZH	Output Enable Time	3.3 5.0		7.0 5.5				ns	3-7
tPZL	Output Enable Time	3.3 5.0		7.5 5.5				ns	3-8
^t PHZ	Output Disable Time	3.3 5.0		8.5 6.5				ns	3-7
^t PLZ	Output Disable Time	3.3 5.0		6.5 5.0				ns	3-8

AC CHARACTERISTICS (For Figures and Waveforms --- See Section 3)

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

	Parameter	V _{CC} * (V)	744	AC .	74AC		
Symbol			T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guarant	eed Minimum		
ts	Setup Time, HIGH or LOW D _n to LE	3.3 5.0	2.0 1.0			ns	3-9
th	Hold Time, HIGH or LOW D _n to LE	3.3 5.0	0			ns	3-9
tw	LE Pulse Width, HIGH	3.3 5.0	4.0 2.5			ns	3-6

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

MC74AC573 • MC74ACT573

Symbol	Parameter		$74ACT$ $T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$74ACT$ $T_{A} = -40^{\circ}C$ $to + 85^{\circ}C$ $C_{L} = 50 \text{ pF}$		Units	Fig. No.
		V _{CC} * (V)							
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay D _n to O _n	5.0	1.0	6.0	10.5	1.0	12	ns	3-5
^t PHL	Propagation Delay D _n to O _n	5.0	1.0	6.0	10.5	1.0	12	ns	3-5
^t PLH	Propagation Delay LE to O _n	5.0	1.0	6.0	10.5	1.0	12	ns	3-6
^t PHL	Propagation Delay LE to O _n	5.0	1.0	5.5	9.5	1.0	10.5	ns	3-6
^t PZH	Output Enable Time	5.0	1.0	5.5	10	1.0	11	ns	3-7
^t PZL	Output Enable Time	5.0	1.0	5.5	9.5	1.0	10.5	ns	3-8
^t PHZ	Output Disable Time	5.0	1.0	6.5	11	1.0	12.5	ns	3-7
^t PLZ	Output Disable Time	5.0	1.0	5.0	8.5	1.0	9.5	ns	3-8

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

*Voltage Range 5.0 is 5.0 V $\pm~0.5$ V

AC OPERATING REQUIREMENTS

			74	АСТ	74ACT		
Symbol	Parameter	V _{CC} * (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$		$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF	Units	Fig. No.
			Тур	Guarant	eed Minimum		
t _s	Setup Time, HIGH or LOW D _n to LE	5.0	1.5	3.0	3.5	ns	3-9
t _h	Hold Time, HIGH or LOW D _n to LE	5.0	- 1.5	0	0	ns	3-9
tw	LE Pulse Width, HIGH	5.0	2.0	3.5	4.0	ns	3-6

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

s	iymbol	Parameter	Value Typ	Units	Test Conditions
CIN		Input Capacitance	5.0	pF	$V_{CC} = 5.0 V$
CPE	C	Power Dissipation Capacitance	25	pF	$V_{CC} = 5.0 V$



Product Preview Octal D-Type Flip-Flop with 3-State Outputs

The MC74AC574/74ACT574 is a high-speed, low power octal flip-flop with a buffered common Clock (CP) and a buffered common Output Enable (\overline{OE}). The information presented to the D inputs is stored in the flip-flops on the LOW-to-HIGH Clock (CP) transition.

The MC74AC574/74ACT574 is functionally identical to the MC74AC374/74ACT374 except for the pinouts.

- Inputs and Outputs on Opposite Sides of Package Allowing Easy Interface with Microprocessors
- Useful as Input or Output Port for Microprocessors
- Functionally Identical to MC74AC374/74ACT374
- 3-State Outputs for Bus-Oriented Applications
- Outputs Source/Sink 24 mA
- 'ACT574 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

D0-D7	Data Inputs
CP	Clock Pulse Input
ŌE	3-State Output Enable Input

 $O_0 - O_7$ 3-State Outputs

OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS





This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MC74AC574 • MC74ACT574

FUNCTIONAL DESCRIPTION

The MC74AC574/74ACT574 consists of eight edgetriggered flip-flops with individual D-type inputs and 3-state true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flipflops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOWto-HIGH Clock (CP) transition. With the Output Enable (OE) LOW, the contents of the eight flip-flops are available at the outputs. When OE is HIGH, the outputs go to the high impedance state. Operation of the OE input does not affect the state of the flip-flops.

FUNCTION TABLE

Inputs		s	Internal	Outputs	Function
ŌĒ	СР	D	۵	On	Function
н	н	L	NC	Z	Hold
H	н	н	NC	Z	Hold
н	Г	L	L	Z	Load
н	5	н	н	. Z	Load
L	L	L	L	L	Data Available
L	Л	н	Н	н	Data Available
L	. н	L	NC	NC	No Change in Data
L	н	н	NC	NC	No Change in Data

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

J = High Impedance J = LOW-to-HIGH Clock Transition NC = No Change



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC	CHAR	ACTERISTICS	(unless otherw	se specified)
----	------	-------------	----------------	---------------

Symbol	Parameter	Value	Units	Test Conditions
ICC	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
lcc	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$
ICCT	Maximum Additional I _{CC} /Input ('ACT574)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V$, T _A = Worst Case

MC74AC574 • MC74ACT574

				74AC		74AC			
Symbol	Parameter	Vcc* (V)	T _A = +25°C C _L = 50 pF			$T_{A} = -40^{\circ}C$ to +85^{\circ}C CL = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Clock Frequency	3.3 5.0		110 160				MHz	3-3
tPLH	Propagation Delay CP to O _N	3.3 5.0		10 7.0				ns	3-6
^t PHL	Propagation Delay CP to O _n	3.3 5.0		10 6.5				ns	3-6
^t PZH	Output Enable Time	3.3 5.0		6.5 5.0				ns	3-7
^t PZL	Output Enable Time	3.3 5.0		6.0 4.0				ns	3-8
^t PHZ	Output Disable Time	3.3 5.0		7.0 5.0				ns	3-7
^t PLZ	Output Disable Time	3.3 5.0		5.0 3.5				ns	3-8

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

	Parameter		74/	AC	74AC		
Symbol		Vcc* (V)	T _A = C _L =	$ \begin{array}{c} +25^{\circ}C \\ 50 \text{ pF} \end{array} \begin{array}{c} T_{A} = -40^{\circ}C \\ to +85^{\circ}C \\ C_{L} = 50 \text{ pF} \end{array} $		Units	Fig. No.
			Тур	Guarant	eed Minimum		
ts	Setup Time, HIGH or LOW D _n to CP	3.3 5.0	2.0 1.0			ns	3-9
^t h	Hold Time, HIGH or LOW D _n to CP	3.3 5.0	0 0			ns	3-9
tw	CP Pulse Width HIGH or LOW	3.3 5.0	4.0 2.5			ns	3-6

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

MC74AC574 • MC74ACT574

	Parameter			74ACT		74/	АСТ	Units	Fig. No.
Symbol		V _{CC} * (V)	T C	A = +25° CL = 50 p	°C F	T _A = to + C _L =	– 40°C 85°C 50 pF		
			Min	Тур	Max	Min	Max]	
f _{max}	Maximum Clock Frequency	5.0	100	110		85		ns	3-3
^t PLH	Propagation Delay CP to O _n	5.0	1.0	7.0	11	1.0	12	ns	3-6
^t PHL	Propagation Delay CP to O _n	5.0	1.0	6.5	10	1.0	11	ns	3-6
^t PZH	Output Enable Time	5.0	1.0	6.4	9.5	1.0	10	ns	3-7
tPZL	Output Enable Time	5.0	1.0	6.0	9.0	1.0	10	ns	3-8
tphz	Output Disable Time	5.0	1.0	7.0	10.5	1.0	11.5	ns	3-7
tPLZ	Output Disable Time	5.0	1.0	5.5	8.5	1.0	9.0	ns	3-8

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

*Voltage Range 5.0 is 5.0 V $\pm\,$ 0.5 V

AC OPERATING REQUIREMENTS

	Parameter		74/	АСТ	74ACT		
Symbol		V _{CC} * (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$		$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF	Units	Fig. No.
			Тур	Guarant	eed Minimum		
t _s	Setup Time, HIGH or LOW D _n to CP	5.0	1.5	2.5	2.5	ns	3-9
^t h	Hold Time, HIGH or LOW D _n to CP	5.0	-0.5	1.0	1.0	ns	3-9
tw	CP Pulse Width HIGH or LOW	5.0	2.5	3.0	4.0	ns	3-6

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	40	pF	$V_{CC} = 5.0 V$



Product Preview Octal Bidirectional Transceiver with 3-State Outputs

The MC74AC640/74ACT640 octal bus transceiver is designed for asynchronous two-way communication between data buses. The device transmits data from bus A to bus B when T/\overline{R} = HIGH, or from bus B to bus A when T/\overline{R} = LOW. The enable input can be used to disable the device so the buses are effectively isolated.

- Bidirectional Data Path
- A and B Outputs Sink 24 mA/Source 24 mA
- 'ACT640 Has TTL Compatible Inputs

PIN NAMES

A0-A7 Side A Inputs or 3-State Outputs

- OĚ Output Enable Input
- T/R Transmit/Receive Input
- B0-B7 Side B Inputs or 3-State Outputs

TRUTH TABLE

ŌĒ	T/R	Applied Inputs	Valid Direction I/P-→O/P	Output
н	Х	х	х	х
L	н	н	A to B	L
L	н	L	A to B	н
L	L	н	B to A	L
L	L	L	B to A	н

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial



OCTAL BIDIRECTIONAL TRANSCEIVER WITH **3-STATE OUTPUTS**





This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MC74AC640 • MC74ACT640

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
Icc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
ICC	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$
^I ССТ	Maximum Additional I _{CC} /Input ('ACT640)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V$, $T_A =$ Worst Case

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74AC		74AC			
Symbol	Parameter	V _{CC} * (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$T_{A} = -40^{\circ}C$ to +85^{\circ}C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay A _n to B _n or B _n to A _n	3.3 5.0		5.5 4.0				ns	3-5
^t PHL	Propagation Delay A _n to B _n or B _n to A _n	3.3 5.0		5.5 4.0				ns	3-5
^t PZH	Output Enable Time	3.3 5.0		8.0 6.0				ns	3-7
^t PZL	Output Enable Time	3.3 5.0		7.5 5.5				ns	3-8
^t PHZ	Output Disable Time	3.3 5.0		7.0 6.0				ns	3-7
^t PLZ	Output Disable Time	3.3 5.0		7.5 6.0				ns	3-8

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

			$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$74ACT$ $T_A = -40^{\circ}C$ $to +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units	Fig. No.
Symbol	Parameter	Vcc* (V)							
-			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay A _n to B _n or B _n to A _n	5.0		5.0				ns	3-5
^t PHL	Propagation Delay A _n to B _n or B _n to A _n	5.0		5.0				ns	3-5
^t PZH	Output Enable Time	5.0		7.0				ns	3-7
tPZL	Output Enable Time	5.0		6.0				ns	3-8
^t PHZ	Output Disable Time	5.0		6.5				ns	3-7
tplz	Output Disable Time	5.0	6.0					ns	3-8

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

Symbol	Parameter	Value Typ	Units	Test Conditions
C _{IN}	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CI/O	Input/Output Capacitance	15	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance		pF	$V_{CC} = 5.0 V$



Product Preview Octal Bidirectional Transceiver with 3-State Outputs

The MC74AC643/74ACT643 octal bus transceiver is designed for asynchronous two-way communication between data buses. The device transmits data from bus A to bus B when T/\overline{R} = HIGH, or from bus B to bus A when T/\overline{R} = LOW. The enable input can be used to disable the device so the buses are effectively isolated.

• Noninverting Buffers

- Bidirectional Data Path
- A and B Outputs Sink 24 mA/Source 24 mA
- 'ACT643 Has TTL Compatible Inputs

PIN NAMES

 A0-A7
 Side A Inputs or 3-State Outputs

 OE
 Output Enable Input

 T/R
 Transmit/Receive Input

 B0-B7
 Side B Inputs or 3-State Outputs

TRUTH TABLE

ŌĒ	T/R	Applied Inputs	Valid Direction I/P→O/P	Output
н	х	x	X	Х
L	н	Н	A to B	L
L	н	L	A to B	н
L	L	н	B to A	н
L	L	L	B to A	L

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial



OCTAL BIDIRECTIONAL TRANSCEIVER WITH 3-STATE OUTPUTS





This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MC74AC643 • MC74ACT643

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
ICC	Maximum Quiescent Supply Current	8.0	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$
Ісст	Maximum Additional I _{CC} /Input ('ACT643)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V$, $T_A =$ Worst Case

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74AC		74AC			
Symbol	Parameter	V _{CC} * (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$T_{A} = -40^{\circ}C$ to +85^{\circ}C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay A _n to B _n or B _n to A _n	3.3 5.0		5.5 4.0				ns	3-5
^t PHL	Propagation Delay A _n to B _n or B _n to A _n	3.3 5.0		5.5 4.0				ns	3-5
^t PZH	Output Enable Time	3.3 5.0		8.0 6.0				ns	3-7
^t PZL	Output Enable Time	3.3 5.0		7.5 5.5				ns	3-8
^t PHZ	Output Disable Time	3.3 5.0		7.0 6.0				ns	3-7
^t PLZ	Output Disable Time	3.3 5.0		7.5 6.0				ns	3-8

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

			$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$74ACT$ $T_A = -40^{\circ}C$ $to +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units	Fig. No.
Symbol	Parameter	V _{CC} * (V)							
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay A _n to B _n or B _n to A _n	5.0		5.0				ns	3-5
^t PHL	Propagation Delay A _n to B _n or B _n to A _n	5.0		5.0				ns	3-5
^t PZH	Output Enable Time	5.0		7.0				ns	3-7
^t PZL	Output Enable Time	5.0		6.0				ns	3-8
tPHZ	Output Disable Time	5.0		6.5				ns	3-7
tPLZ	Output Disable Time	5.0		6.0				ns	3-8

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CI/O	Input/Output Capacitance	15	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance		pF	$V_{CC} = 5.0 V$



Product Preview Octal Transceiver/Register with 3-State Outputs (Non-Inverting)

The MC74AC646 consists of registered bus transceiver circuits, with outputs, D-type flip-flops and control circuitry providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Data on the A or B bus will be loaded into the respective registers on the LOW-to-HIGH transition of the appropriate clock pin (CAB or CBA). The four fundamental data handling functions available are illustrated in the following figures.



- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data Transfers
- Choice of True and Inverting Data Paths
- 3-State Outputs
- 300 mil Slim Dual In-Line Package
- Outputs Source/Sink 24 mA

LOGIC SYMBOL











PIN NAMES

A0-A7	Data Register Inputs
	Data Register A Outputs
B0-B7	Data Register B Inputs
	Data Register B Outputs
CAB, CBA	Clock Pulse Inputs
SAB, SBA	Transmit/Receive Inputs
dir, G	Output Enable Inputs

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

5-199

FUNCTION TABLE

Inputs						Data	1/0*	On antian an Eurotian
G	DIR	CAB	CBA	SAB	SBA	A0-A7	B0-B7	Operation or Function
н н	x x	H or L	H or L	x x	X X	Input	Input	Isolation Store A and B Data
L L	L L	X X	x x	X X	L H	Output	Input	Real Time B Data to A Bus Stored B Data to A Bus
L	H H	X H or L	x x	L H	x x	Input	Output	Real Time A Data to B Bus Stored A Data to B Bus

*The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs.

 $\begin{array}{l} H = HIGH \ Voltage \ Level \\ L = LOW \ Voltage \ Level \\ X = Immaterial \\ \varGamma = LOW-to-HIGH \ Transition \end{array}$

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MC74AC646

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
lcc	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

	Parameter		$74AC$ $T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$			$74AC$ $T_{A} = -40^{\circ}C$ $to + 85^{\circ}C$ $C_{L} = 50 \text{ pF}$		Units	Fig. No.
Symbol		V _{CC} * (V)							
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay Clock to Bus	3.3 5.0	1.0 1.0	10.5 7.5	16.5 12	1.0 1.0	18.5 13	ns	3-6
^t PHL	Propagation Delay Clock to Bus	3.3 5.0	1.0 1.0	9.5 6.5	14.5 10.5	1.0 1.0	16 11.5	ns	3-6
^t PLH	Propagation Delay Bus to Bus	3.3 5.0	1.0 1.0	7.5 5.0	12 8.0	1.0 1.0	13.5 9.0	ns	3-5
^t PHL	Propagation Delay Bus to Bus	3.3 5.0	1.0 1.0	7.5 5.0	12.5 9.0	1.0 1.0	13.5 9.5	ns	3-5
^t PLH	Propagation Delay SBA or SAB to A _n or B _n (w/A _n or B _n HIGH or LOW)	3.3 5.0	1.0 1.0	8.5 6.0	13.5 10	1.0 1.0	15.5 11	ns	3-6
^t PHL	Propagation Delay SBA or SAB to A _n or B _n (w/A _n or B _n HIGH or LOW)	3.3 5.0	1.0 1.0	8.5 6.0	13.5 10	1.0 1.0	15 11	ns	3-6
^t PZH	Enable Time G to A _n or B _n	3.3 5.0	1.0 1.0	7.0 5.0	11.5 8.5	1.0 1.0	12.5 9.0	ns	3-7
^t PZL	Enable Time G to A _n or B _n	3.3 5.0	1.0 1.0	7.5 5.5	12.5 9.0	1.0 1.0	14 10	ns	3-8
^t PHZ	Disable Time G to A _n or B _n	3.3 5.0	1.0 1.0	8.0 6.5	12.5 10	1.0 1.0	13.5 11	ns	3-7
^t PLZ	Disable Time G to A _n or B _n	3.3 5.0	1.0 1.0	7.5 6.0	12 9.5	1.0 1.0	13.5 10.5	ns	3-8

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

MC74AC646

	Parameter	Vcc* (V)	$74AC$ $T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$			$74AC$ $T_{A} = -40^{\circ}C$ $to +85^{\circ}C$ $C_{L} = 50 \text{ pF}$		Units	Fig. No.
Symbol									
			Min	Тур	Max	Min	Мах		
^t PZH	Enable Time DIR to A _n or B _n	3.3 5.0	1.0 1.0	6.5 5.0	11 7.5	1.0 1.0	12 8.5	ns	3-7
^t PZL	Enable Time DIR to A _n or B _n	3.3 5.0	1.0 1.0	7.0 5.0	11.5 8.0	1.0 1.0	13 9.0	ns	3-8
^t PHZ	Disable Time DIR to A _n or B _n	3.3 5.0	1.0 1.0	7.5 5.5	11.5 9.5	1.0 1.0	12.5 10	ns	3-7
^t PLZ	Disable Time DIR to A _n or B _n	3.3 5.0	1.0 1.0	7.5 5.5	12 9.5	1.0 1.0	13.5 10.5	ns	3-8

AC CHARACTERISTICS — continued (For Figures and Waveforms — See Section 3)

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

	Parameter	Vcc* (V)	74	AC	74AC	Units	Fig. No.
Symbol			T _A = C _L =	+ 25℃ 50 pF	$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF		
			Тур	Guarante			
t _s	Setup time, HIGH or LOW Bus to Clock	3.3 5.0	2.0 1.5	5.0 4.0	5.5 4.5	ns	3-9
th	Hold Time, HIGH or LOW Bus to Clock	3.3 5.0	1.5 0.5	0 0.5	0 1.0	ns	3-9
tw	Clock Pulse Width HIGH or LOW	3.3 5.0	2.0 2.0	3.5 3.5	4.5 3.5	ns	3-6

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
C _{I/O}	Input/Output Capacitance	15	pF	$V_{CC} = 5.0 V$
CPD	Power Dissipation Capacitance	60	pF	$V_{CC} = 5.0 V$



Product Preview Octal Transceiver/Register with 3-State Outputs (Inverting)

The MC74AC648 consists of registered bus transceiver circuits, with outputs, D-type flip-flops and control circuitry providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Data on the A or B bus will be loaded into the respective registers on the LOW-to-HIGH transition of the appropriate clock pin (CAB or CBA). The four fundamental data handling functions available are illustrated in the following figures.



- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data Transfers
- Choice of True and Inverting Data Paths
- 3-State Outputs
- 300 mil Slim Dual In-Line Package
- Outputs Source/Sink 24 mA

LOGIC SYMBOL



MC74AC648

OCTAL TRANSCEIVER/REGISTER WITH 3-STATE OUTPUTS (INVERTING)



PIN NAMES

A0-A7	Data Register Inputs
	Data Register A Outputs
B0~B7	Data Register B Inputs
	Data Register B Outputs
CAB, CBA	Clock Pulse Inputs
SAB, SBA	Transmit/Receive Inputs
DIR, G	Output Enable Inputs

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.
FUNCTION TABLE

Inputs						Data	I/O*	Opporting on Function
G	DIR	CAB	СВА	SAB	SBA	A0-A7	B0-B7	Operation or Function
н н	x x	H or L 了	H or L 	x x	x x	Input	Input	Isolation Store A and B Data
L	L	x x	x x	x x	L H	Output	Input	Real Time B Data to A Bus Stored B Data to A Bus
L	H H	X H or L	x x	L H	x x	Input	Output	Real Time Ā Data to B Bus Stored Ā Data to B Bus

The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs.

 $\begin{array}{l} H = HIGH \mbox{ Voltage Level} \\ L = LOW \mbox{ Voltage Level} \\ X = Immaterial \\ \varGamma = LOW-to-HIGH \mbox{ Transition} \end{array}$

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MC74AC648

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
Icc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
ICC	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

		V _{CC} * (V)		74AC		74	AC		Fig. No.
Symbol	Parameter		т (A = +25° CL = 50 p	°C F	T _A = to + C _L =	– 40°C 85°C 50 pF	Units	
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay Clock to Bus	3.3 5.0	1.0 1.0	10 7.0	15.5 11	1.0 1.0	17 12	ns	3-6
^t PHL	Propagation Delay Clock to Bus	3.3 5.0	1.0 1.0	8.5 6.0	13.5 10.5	1.0 1.0	14.5 11.5	ns	3-6
^t PLH	Propagation Delay Bus to Bus	3.3 5.0	1.0 1.0	6.0 4.0	10 7.0	1.0 1.0	11 7.5	ns	3-5
^t PHL	Propagation Delay Bus to Bus	3.3 5.0	1.0 1.0	5.5 3.5	9.0 7.5	1.0 1.0	10 8.0	ns	3-5
^t PLH	Propagation Delay SBA or SAB to A _n or B _n (w/A _n or B _n HIGH or LOW)	3.3 5.0	1.0 1.0	7.5 5.5	12.5 9.0	1.0 1.0	14 10	ns	3-6
^t PHL	Propagation Delay SBA or SAB to A _n or B _n (w/A _n or B _n HIGH or LOW)	3.3 5.0	1.0 1.0	7.5 5.5	12.5 9.5	1.0 1.0	14 10.5	ns	3-6
^t PZH	Enable Time G to A _n or B _n	3.3 5.0	1.0 1.0	6.5 5.0	11 8.0	1.0 1.0	11.5 9.0	ns	3-7
^t PZL	Enable Time G to A _n or B _n	3.3 5.0	1.0 1.0	7.0 5.0	11 8.0	1.0 1.0	12.5 9.0	ns	3-8
^t PHZ	Disable Time G to A _n or B _n	3.3 5.0	1.0 1.0	7.5 6.0	12 10	1.0 1.0	13 11	ns	3-7
^t PLZ	Disable Time G to A _n or B _n	3.3 5.0	1.0 1.0	7.0 5.5	11.5 9.0	1.0 1.0	12.5 10	ns	3-8

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

MC74AC648

Symbol		V _{CC} * (V)		74AC		74	AC		1
	Parameter		$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$T_{A} = -40^{\circ}C$ to +85^{\circ}C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PZH	Enable Time DIR to A _n or B _n	3.3 5.0	1.0 1.0	6.0 4.5	12.5 9.5	1.0 1.0	14 10.5	ns	3-7
^t PZL	Enable Time DIR to A _n or B _n	3.3 5.0	1.0 1.0	6.5 4.5	13 9.0	1.0 1.0	14.5 10.5	ns	3-8
^t PHZ	Disable Time DIR to A _n or B _n	3.3 5.0	1.0 1.0	7.0 5.5	11.5 9.0	1.0 1.0	13.5 10	ns	3-7
^t PLZ	Disable Time DIR to A _n or B _n	3.3 5.0	1.0 1.0	7.0 50	13.5 9.5	1.0 1.0	15 10	ns	3-8

AC CHARACTERISTICS — continued (For Figures and Waveforms — See Section 3)

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

Symbol		V _{CC} * (V)	74	AC	74AC		Fig. No.
	Parameter		T _A = C _L =	+ 25℃ 50 pF	$T_{A} = -40^{\circ}C$ to +85^{\circ}C $C_{L} = 50 \text{ pF}$	Units	
			Түр	Guarante	eed Minimum		
ts	Setup time, HIGH or LOW Bus to Clock	3.3 5.0	2.0 1.5	3.0 2.0	3.5 2.0	ns	3-9
th	Hold Time, HIGH or LOW Bus to Clock	3.3 5.0	1.5 0.5	0 1.0	0 1.0	ns	3-9
tw	Clock Pulse Width HIGH or LOW	3.3 5.0	2.0 2.0	3.5 3.0	4.0 3.0	ns	3-6

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CI/O	Input/Output Capacitance	15	pF	$V_{CC} = 5.0 V$
C _{PD}	Power Dissipation Capacitance	65	pF	$V_{CC} = 5.0 V$



Product Preview 8-Bit D-Type Flip-Flop

The MC74AC825/74ACT825 and MC74AC826/74ACT826 are 8-bit buffered registers. They have Clock Enable and Clear features which are ideal for parity bus interfacing in high performance microprogramming systems. Also included are multiple enables that allow multi-use control of the interface. The MC74AC825/ 74ACT825 has noninverting outputs; the MC74AC826/74ACT826 has inverting outputs.

The MC74AC825/74ACT825 is fully compatible with AMD's AM29825.

- Outputs Source/Sink 24 mA
- Inputs and Outputs are on Opposite Sides
- 'ACT825 and 'ACT826 Have TTL Compatible Inputs

LOGIC SYMBOL (MC74AC825/74ACT825)*



PIN NAMES

Data Inputs
Data Outputs (MC74AC825/74ACT825)
Data Outputs (MC74AC826/74ACT826)
Output Enables
Clock Enable
Clear
Clock Input



MC74AC825

5

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

FUNCTIONAL DESCRIPTION

The MC74AC825/74ACT825 and MC74AC826/ 74ACT826 consist of eight D-type edge-triggered flipflops. These devices have 3-state outputs for bus systems, organized in a broadside pinning. In addition to the clock and output enable pins, the buffered clock (CP) and buffered Output Enable (OE) are common to all flip-flops. The flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH CP transition. With OE1, OE2 and OE3 LOW, the contents of the flip-flops are available at the outputs. When one of \overline{OE}_1 , \overline{OE}_2 or \overline{OE}_3 is HIGH, the outputs go to the high impedance state.

Operation of the OE input does not affect the state of the flip-flops. The MC74AC825/74ACT825 and MC74AC826/74ACT826 have Clear (CLR) and Clock Enable (EN) pins. These pins are ideal for parity bus interfacing in high performance systems.

When CLR is LOW and OE is LOW, the outputs are LOW. When CLR is HIGH, data can be entered into the flip-flops. When EN is LOW, data on the inputs is transferred to the outputs on the LOW-to-HIGH clock transition. When EN is HIGH, the outputs do not change state, regardless of the data or clock input transitions.

	h	nputs			Internal	Out	puts	Eurotian
ŌĒ	CLR	ĒN	СР	Dn	٥	O ('825)	0 ('826)	Function
н	х	L	ſ	L	L	Z	Z	High Z
н	х	L	ſ	н	н	Z	Z	High Z
н	L	х	х	х	L	Z	Z	Clear
L	L	Х	х	х	L	L	L	Clear
н	Н	н	х	х	NC	Z	Z	Hold
L	н	н	х	х	NC	NC	NC	Hold
н	н	L	Ţ	L	L	Z	Z	Load
н	H	L	L	н	н	Z	Z	Load
L	н	L	L	L	L	L	н	Load
L	н	L	ſ	н	н	н	L	Load

FUNCTION TABLE

H = HIGH Voltage Level = LOW Voltage Level

L

NC = No Change

LOGIC DIAGRAM (MC74AC825/74ACT825)



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. The MC74AC826/74ACT826 also has the same logic diagram with inverting outputs.

X = Immaterial Z = High Impedance $\mathbf{I} = LOW$ -to-HIGH Transition

MC74AC825 • MC74ACT825 • MC74AC826 • MC74ACT826

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
lcc	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC} \text{ or Ground},$ $V_{CC} = 5.5 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$
^I ССТ	Maximum Additional I _{CC} /Input ('ACT825/826)	1.5	mA	

DC CHARACTERISTICS (unless otherwise specified)

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

		Vcc* (V)		74AC		74	AC	_	
Symbol	Parameter		$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
f _{max}	Maximum Clock Frequency	3.3 5.0		100 125				MHz	3-3
^t PLH	Propagation Delay CP to O _n	3.3 5.0		9.0 6.5				ns	3-6
^t PHL	Propagation Delay CP to O _n	3.3 5.0		9.0 6.5				ns	3-6
^t PHL	Propagation Delay CLR to O _n	3.3 5.0		14.5 10.5				ns	3-6
^t PZH	Output Enable Time OE to O _n	3.3 5.0		9.0 6.0				ns	3-7
^t PZL	Output Enable Time OE to O _n	3.3 5.0		9.5 6.5				ns	3-8
^t PHZ	Output Disable Time OE to O _n	3.3 5.0		12.5 8.5				ns	3-7
^t PLZ	Output Disable Time OE to O _n	3.3 5.0		12 7.5				ns	3-8

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

Symbol			74	AC	74AC	Units	Fig. No.
	Parameter	Vcc* (V)	T _A = C _L =	+ 25°С 50 рF	$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF		
			Тур	Guaran	teed Minimum		
ts	Setup Time, HIGH or LOW D _n to CP	3.3 5.0	3.0 2.0			ns	3-9
th	Hold Time, HIGH or LOW D _n to CP	3.3 5.0	2.0 1.5			ns	3-9
ts	Setup Time, HIGH or LOW EN to CP	3.3 5.0	3.0 2.0			ns	3-9
th	Hold Time, HIGH or LOW EN to CP	3.3 5.0	2.0 1.5			ns	3-9
tw	CP Pulse Width HIGH or LOW	3.3 5.0	3.5 2.5			ns	3-6
tw	CLR Pulse Width, LOW	3.3 5.0	5.0 3.5			ns	3-6
^t rec	CLR to CP Recovery Time	3.3 5.0	2.0 1.5			ns	3-9

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

MC74AC825 • MC74ACT825 • MC74AC826 • MC74ACT826

Symbol		Vcc* (V)		74ACT		74/	АСТ		
	Parameter		$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$			$T_{A} = -40^{\circ}C$ to +85^{\circ}C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max	1	
f _{max}	Maximum Clock Frequency	5.0		110				MHz	3-3
^t PLH	Propagation Delay CP to O _n	5.0		8.0				ns	3-6
^t PHL	Propagation Delay CP to O _n	5.0		8.0				ns	3-6
^t PHL	Propagation Delay CLR to O _n	5.0		12				ns	3-6
^t PZH	Output Enable Time OE to O _n	5.0		7.5				ns	3-7
^t PZL	Output Enable Time OE to O _n	5.0		8.0				ns	3-8
^t PHZ	Output Disable Time OE to O _n	5.0		11				ns	3-7
^t PLZ	Output Disable Time OE to O _n	5.0		9.5				ns	3-8

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

			$ \begin{array}{c c c c c c c c c c c c c c c c c c c $				
Symbol	Parameter	V _{CC} * (V)			Units	Fig. No.	
			Тур	Guarant	eed Minimum] ;	
ts	Setup Time, HIGH or LOW D _n to CP	5.0	2.0			ns	3-9
th	Hold Time, HIGH or LOW D _n to CP	5.0	1.0			ns	3-9
t _s	Setup Time, HIGH or LOW EN to CP	5.0	2.0	-		ns	3-9
t _h	Hold Time, HIGH or LOW EN to CP	5.0	1.5			ns	3-9
tw	CP Pulse Width HIGH or LOW	5.0	3.0			ns	3-6
tw	CLR Pulse Width, LOW	5.0	3.5			ns	3-6
t _{rec}	CLR to CP Recovery Time	5.0	1.5			ns	3-9

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD Power Dissipation Capacitance			pF	V _{CC} = 5.0 V



Product Preview 9-Bit Transparent Latch

The MC74AC843/74ACT843 and MC74AC844/74ACT844 bus interface latch is designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity.

The MC74AC843/74ACT843 is functionally and pin compatible with AMD's AM29843.

• 'ACT843 and 'ACT844 Have TTL Compatible Inputs

LOGIC SYMBOL (MC74AC843/74ACT843)*



*The MC74AC844/74ACT844 has inverting outputs.

PIN NAMES

D0-D8	Data Inputs
00-08	Data Outputs (MC74AC843/74ACT843)
$\overline{O}_0 - \overline{O}_8$	Data Outputs (MC74AC844/74ACT844)
OE	Output Enable
LE	Latch Enable
CLR	Clear
PRE	Preset

MC74AC843 MC74ACT843 MC74AC844 MC74AC844







This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

FUNCTIONAL DESCRIPTION

The MC74AC843/74ACT843 and MC74AC844/ 74ACT844 consist of nine D-type latches with 3-state outputs. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. This allows asynchronous operation, as the output transition follows the data in transition. On the LE HIGH-to-LOW transition, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH, the bus output is in the high impedance state. In addition to the LE and $\overline{\text{OE}}$ pins, the MC74AC843/ 74ACT843 and MC74AC844/74ACT844 have a Clear ($\overline{\text{CLR}}$) pin and a Preset ($\overline{\text{PRE}}$) pin. These pins are ideal for parity bus interfacing in high performance systems. When $\overline{\text{CLR}}$ is LOW, the outputs are LOW if $\overline{\text{OE}}$ is LOW. When $\overline{\text{CLR}}$ is HIGH, data can be entered into the latch. When $\overline{\text{PRE}}$ is LOW, the outputs are HIGH if $\overline{\text{OE}}$ is LOW. Preset overides $\overline{\text{CLR}}$.

FUNCTION TABLE

	Inp	outs			Internal	Outputs		Eurotian	
CLR	PRE	ŌĒ	LE	D	۵	O ('843)	Ō ('844)	runction	
н	н	н	н	L	L	Z	Z	High Z	
н	н	н	н	н	н	Z	Z	High Z	
н	н	н	L	х	NC	Z	Z	Latched	
н	H	L	н	L	L	L	н	Transparent	
н	н	L	н	н	н	н	L	Transparent	
н	н	L	L	х	NC	NC	NC	Latched	
н	L	L	х	х	н	н	L	Preset	
L	н	L	х	х	L	L	н	Clear	
L	L	L	х	х	н	н	L	Preset	
L	н	н	L	х	L	Z	Z	Clear/High Z	
Н	L	н	L	х	н	Z	Z	Preset/High Z	

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

Z = High Impedance NC = No Change

LOGIC DIAGRAM (MC74AC843/74ACT843)



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. The MC74AC844/74ACT844 also has the same logic diagram with inverting outputs.

MC74AC843 • MC74ACT843 • MC74AC844 • MC74ACT844

Symbol	Parameter	Value	Units	Test Conditions
lcc	Maximum Quiescent Supply Current	80	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
lcc	Maximum Quiescent Supply Current		μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$
ЧССТ	Maximum Additional I _{CC} /Input ('ACT843/844)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V$, $T_A =$ Worst Case

DC CHARACTERISTICS (unless otherwise specified)

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3)

				74AC		74	AC		
Symbol	Parameter	V _{CC} * (V)	T (T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay D _n to O _n	3.3 5.0		17 12				ns	3-5
^t PHL	Propagation Delay D _n to O _n	3.3 5.0		16.5 11				ns	3-5
^t PLH	Propagation Delay LE to O _n	3.3 5.0		18.5 13				ns	3-6
^t PHL	Propagation Delay LE to O _n	3.3 5.0		17 12				ns	3-6
^t PLH	Propagation Delay PRE to O _n	3.3 5.0		17 12				ns	3-6
^t PHL	Propagation Delay CLR to O _n	3.3 5.0		17 12				ns	3-6
^t PZH	Output Enable Time OE to O _n	3.3 5.0		14.5 10				ns	3-7
^t PZL	Output Enable Time OE to O _n	3.3 5.0		11.5 8.0				ns	3-8
^t PHZ	Output Disable Time OE to O _n	3.3 5.0		13 9.0				ns	3-7
^t PLZ	Output Disable Time OE to O _n	3.3 5.0		13 9.0				ns	3-8

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC OPERATING REQUIREMENTS

			74	AC	74AC			
Symbol	Parameter	V _{CC} * (V)	T _A = C _L =	+ 25℃ 50 pF	$T_{A} = -40^{\circ}C$ to +85^{\circ}C C_{L} = 50 pF	Units	Fig. No.	
			Тур	Guarante	eed Minimum			
t _s	Setup Time, HIGH or LOW D _n to LE	3.3 5.0	4.0 2.5			ns	3-9	
t _h	Hold Time, HIGH or LOW D _n to LE	3.3 5.0	0 0			ns	3-9	
t _w	LE Pulse Width, HIGH	3.3 5.0	4.0 2.5			ns	3-6	
^t w	PRE Pulse Width, LOW	3.3 5.0	4.0 2.5			ns	3-6	
tw	CLR Pulse Width, LOW	3.3 5.0	4.0 2.5			ns	3-6	
^t rec	PRE Recovery Time	3.3 5.0	5.0 4.0			ns	3-9	
trec	CLR Recovery Time	3.3 5.0	5.0 4.0			ns	3-9	

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

				74ACT		74/	АСТ	_	
Symbol	Parameter	Vcc* (V)	Т, С	4 = +25° L = 50 pl	rC F	T _A = to + C _L =	– 40°C 85°C 50 pF	Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay D _n to O _n	5.0		12				ns	3-5
^t PHL	Propagation Delay D _n to O _n	5.0		11				ns	3-5
^t PLH	Propagation Delay LE to O _n	5.0		13				ns	3-6
^t PHL	Propagation Delay LE to O _n	5.0		12				ns	3-6
^t PLH	Propagation Delay PRE to O _n	5.0		12				ns	3-6
^t PHL	Propagation Delay CLR to O _n	5.0		12				ns	3-6
^t PZH	Output Enable Time OE to O _n	5.0		10				ns	3-7
^t PZL	Output Enable Time OE to O _n	5.0		8.0				ns	3-8
^t PHZ	Output Disable Time OE to O _n	5.0		9.0				ns	3-7
tPLZ	Output Disable Time OE to O _n	5.0		9.0				ns	3-8

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

MC74AC843 • MC74ACT843 • MC74AC844 • MC74ACT844

AC OPERATING REQUIREMENTS

			74/	ACT	74ACT		
Symbol	Parameter	V _{CC} * (V)	T _A = C _L =	+25℃ 50 рF	T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
		[Тур	Guarant	eed Minimum		
ts	Setup Time, HIGH or LOW D _n to LE	5.0	2.5			ns	3-9
th	Hold Time, HIGH or LOW D _n to LE	5.0	0			ns	3-9
tw	LE Pulse Width, HIGH	5.0	2.5			ns	3-6
tw	PRE Pulse Width, LOW	5.0	2.5			ns	3-6
tw	CLR Pulse Width, LOW	5.0	2.5			ns	3-6
t _{rec}	PRE Recovery Time	5.0	5.0			ns	3-9
t _{rec}	CLR Recovery Time	5.0	5.0			ns	3-9

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
CPD	PD Power Dissipation Capacitance		pF	$V_{CC} = 5.0 V$



Product Preview 8-Bit Transparent Latch

The MC74AC845/74ACT845 and MC74AC846/74ACT846 bus interface latches are designed to eliminate the extra packages required to buffer existing latches and provide easy expansion through multiple OE controls.

The MC74AC845/74ACT845 is functionally and pin compatible with AMD's AM29845.

'ACT845 and 'ACT846 Have TTL Compatible Inputs

LOGIC SYMBOL (MC74AC845/74ACT845)*



*The MC74AC846/74ACT846 has inverting outputs.

PIN NAMES

$D_0 - D_7$ $O_0 - O_7$ $\overline{O_0} - \overline{O_7}$ $\overline{OE}_1 - \overline{OE}_3$ LE \overline{CLR}	Data Inputs Data Outputs (MC74AC845/74ACT845) Data Outputs (MC74AC846/74ACT846) Output Enables Latch Enable Clear
LE	Latch Enable
CLR	Clear
PRE	Preset

MC74AC845 MC74ACT845 MC74AC846 MC74ACT846



This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

FUNCTIONAL DESCRIPTION

The MC74AC845/74ACT845 and MC74AC846/ 74ACT846 consist of eight D-type latches with 3-state outputs. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. This allows asynchronous operation as the output transition follows the data in tran-

sition. On the LE HIGH-to-LOW transition, the data that meets the setup times is latched. Data appears on the bus when the Output Enables $(\overline{OE}_1, \overline{OE}_2, \overline{OE}_3)$ are LOW. When any one of $\overline{OE}_1, \overline{OE}_2$ or \overline{OE}_3 is HIGH, the bus output is in the high impedance state.

FUNCTION TABLE

		Inputs			Internal	Outputs		F ormation
CLR	PRE	$\overline{OE}_1 - \overline{OE}_3$	LE	D	۵	O ('845)	Ō ('846)	Function
н	н	н	н	L	L	Z	Z	High Z
н	н	н	н	н	н	Z	Z	High Z
н	н	н	L	х	NC	Z	Z	Latched
н	н	L	н	L	L	L	н	Transparent
н	н	L	н	н	н	Н	L	Transparent
н	н	L	L	х	NC	NC	NC	Latched
н	L	L	х	х	н	н	L	Preset
L	н	L	х	х	L	L	н	Clear
L	L	L	х	х	н	н	L	Preset
L	н	Н	L	х	L	Z	Z	Clear/High Z
н	L	н	L	х	н	Z	Z	Preset/High Z

 $\begin{array}{l} H \ = \ HIGH \ Voltage \ Level \\ L \ = \ LOW \ Voltage \ Level \\ X \ = \ Immaterial \\ Z \ = \ High \ Impedance \\ NC \ = \ No \ Change \end{array}$

LOGIC DIAGRAM (MC74AC845/74ACT845)



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. The MC74AC846/74ACT846 also has the same logic diagram with inverting outputs.

Symbol	Parameter	Value	Units	Test Conditions
Icc	Maximum Quiescent Supply Current	80	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A =$ Worst Case
lcc	Maximum Quiescent Supply Current	8.0	μΑ	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^{\circ}C$
^I ССТ	Maximum Additional I _{CC} /Input ('ACT845/846)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V$, $T_A =$ Worst Case

DC CHARACTERISTICS (unless otherwise specified)

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

	Parameter		74AC			$74AC$ $T_A = -40^{\circ}C$ $to + 85^{\circ}C$ $C_L = 50 \text{ pF}$		Units	
Symbol		Vcc* (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$		Fig. No.				
			Min	Тур	Мах	Min	Max		
^t PLH	Propagation Delay D _n to O _n	3.3 5.0		17 12				ns	3-5
^t PHL	Propagation Delay D _n to O _n	3.3 5.0		16.5 11				ns	3-5
^t PLH	Propagation Delay LE to O _n	3.3 5.0		18.5 13				ns	3-6
^t PHL	Propagation Delay LE to O _n	3.3 5.0		17 12				ns	3-6
^t PLH	Propagation Delay PRE to O _n	3.3 5.0		17 12				ns	3-6
^t PHL	Propagation Delay CLR to O _n	3.3 5.0		17 12				ns	3-6
^t PZH	Output Enable Time OE to O _n	3.3 5.0		14.5 10				ns	3-7
^t PZL	Output Enable Time OE to O _n	3.3 5.0		11.5 8.0				ns	3-8
^t PHZ	Output Disable Time OE to O _n	3.3 5.0		13 9.0				ns	3-7
tPLZ	Output Disable Time OE to O _n	3.3 5.0		13 9.0				ns	3-8

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

			744	AC	74AC		
Symbol	Parameter	V _{CC} * (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$		$T_{A} = -40^{\circ}C$ to +85^{\circ}C $C_{L} = 50 \text{ pF}$	Units	Fig. No.
			Тур	Guarante	eed Minimum		
ts	Setup Time, HIGH or LOW D _n to LE	3.3 5.0	4.0 2.5			ns	3-9
th	Hold Time, HIGH or LOW D _n to LE	3.3 5.0	0 0			ns	3-9
tw	LE Pulse Width, HIGH	3.3 5.0	4.0 2.5			ns	3-6
tw	PRE Pulse Width, LOW	3.3 5.0	4.0 2.5			ns	3-6
tw	CLR Pulse Width, LOW	3.3 5.0	4.0 2.5			ns	3-6
trec	PRE Recovery Time	3.3 5.0	5.0 4.0			ns	3-9
t _{rec}	CLR Recovery Time	3.3 5.0	5.0 4.0			ns	3-9

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC CHARACTERISTICS	(For Figures and Waveforms -	- See Section 3)
--------------------	------------------------------	------------------

			74ACT			74ACT			
Symbol	Parameter	Vcc* (V)	$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$		°C F	$T_{A} = -40^{\circ}C$ to +85^{\circ}C C _L = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max		
^t PLH	Propagation Delay D _n to O _n	5.0		12				ns	3-5
^t PHL	Propagation Delay D _n to O _n	5.0		11				ns	3-5
^t PLH	Propagation Delay LE to O _n	5.0		13.5				ns	3-6
^t PHL	Propagation Delay LE to O _n	5.0		12				ns	3-6
^t PLH	Propagation Delay PRE to O _n	5.0		12				ns	3-6
^t PHL	Propagation Delay CLR to O _n	5.0		12				ns	3-6
^t PZH	Output Enable Time OE to O _n	5.0		10				ns	3-7
^t PZL	Output Enable Time OE to O _n	5.0		18				ns	3-8
^t PHZ	Output Disable Time OE to O _n	5.0		9.0				ns	3-7
^t PLZ	Output Disable Time OE to O _n	5.0		9.0				ns	3-8

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

			$T_{A} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$		74ACT		
Symbol	Parameter	V _{CC} * (V)			T _A = -40°C to +85°C C _L = 50 pF	Units	Fig. No.
			Тур	Guarant	eed Minimum	1	
ts	Setup Time, HIGH or LOW D _n to LE	5.0	2.5			ns	3-9
th	Hold Time, HIGH or LOW D _n to LE	5.0	0			ns	3-9
tw	LE Pulse Width, HIGH	5.0	2.5			ns	3-6
tw	PRE Pulse Width, LOW	5.0	2.5			ns	3-6
tw	CLR Pulse Width, LOW	5.0	2.5			ns	3-6
t _{rec}	PRE Recovery Time	5.0	5.0			ns	3-9
t _{rec}	CLR Recovery Time	5.0	5.0			ns	3-9

AC OPERATING REQUIREMENTS

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

CAPACITANCE

Symbol	Parameter	Value Түр	Units	Test Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
C _{PD}	Power Dissipation Capacitance		pF	$V_{CC} = 5.0 V$



Product Preview **14-Stage Binary Ripple Counter**

The MC74AC4020 consists of 14 master-slave flip-flops with 12 stages brought out to pins. The output of each flip-flop feeds the next and the frequency at each output is half that of the preceding one. The state of the counter advances on the negative-going edge of the Clock input. Reset is asynchronous and active-high.

State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and may have to be gated with the Clock of the MC74AC4020 for some designs.

Outputs Source/Sink 24 mA

LOGIC DIAGRAM

- Operating Voltage Range: 2.0 to 6.0 V
- High Noise Immunity





FUNCTION TABLE

Clock Reset		Output State			
L		No Change			
	L	Advance to next state			
ХН		All Outputs are low			



MC74AC4020





This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.



Product Preview **12-Stage Binary Ripple Counter**

The MC74AC4040 consists of 12 master-slave flip-flops. The output of each flipflop feeds the next and the frequency at each output is half that of the preceding one. The state of the counter advances on the negative-going edge of the Clock input. Reset is asynchronous and active-high.

State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and may have to be gated with the Clock of the MC74AC4040 for some designs.

- Outputs Source/Sink 24 mA
- Operating Voltage Range: 2.0 to 6.0 V
- High Noise Immunity

LOGIC DIAGRAM



 $\begin{array}{l} \mathsf{PIN} \ \mathsf{16} \ = \ \mathsf{V}_{\mbox{CC}} \\ \mathsf{PIN} \ \mathsf{8} \ = \ \mathsf{GND} \end{array}$

	FUN	CTION TABLE	
Clock	Reset	Output State	
	L	No Change	
	L	Advance to next state	
Х	н	All Outputs are low	



BINARY RIPPLE COUNTER

MC74AC4040



This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.



Package Outlines and Ordering Information

Package Outlines and Ordering Information

Ordering Information

The Product Index and Selection Guide in Section 1 lists only the basic device numbers. This basic number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:



Package Outlines

The package outlines indicated above are shown in the detailed outline drawings in this section.

PACKAGE OUTLINES

SOIC

Case 751A-02 D Suffix 14-Pin Plastic SO-14



NOTES:

- 1. DIMENSIONS A AND B ARE DATUMS AND T IS A DATUM SURFACE.
- 2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 3. CONTROLLING DIMENSION: MILLIMETER.
- 4. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- 5. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

	MILLIN	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	8.55	8.75	0.337	0.344
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050 BSC	
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
М	0°	7°	0°	7°
Р	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

Case 751B-03 D Suffix 16-Pin Plastic SO-16



NOTES:

- 1. DIMENSIONS A AND B ARE DATUMS AND T IS A DATUM SURFACE.
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 3. CONTROLLING DIMENSION: MILLIMETER.
- 4. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- 5. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

[MILLIMETERS		INC	HES	
DIM	MIN	MAX	MIN	MAX	
A	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
C	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050 BSC		
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
M	0°	· 7°	0°	7°	
P	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	

SOIC (continued)

Case 751D-03 DW Suffix 20-Pin Plastic SO-20



NOTES:

- DIMENSIONS A AND B ARE DATUMS AND T IS A DATUM SURFACE.
 DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982.
- 3. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- 5. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

	MILLIMETERS		INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	12.65	12.95	0.499	0.510	
В	7.40	7.60	0.292	0.299	
C	2.35	2.65	0.093	0.104	
D	0.35	0.49	0.014	0.019	
F	0.50	0.90	0.020	0.035	
G	1.27	BSC	0.050 BSC		
J	0.25	0.32	0.010	0.012	
K	0.10	0.25	0.004	0.009	
M	0°	7°	0°	7°	
P	10.05	10.55	0.395	0.415	
R	0.25	0.75	0.010	0.029	

Case 751E-02 DW Suffix 24-Pin Plastic SO-24



-A-R 13 4 🔶 0.25 (0.010) 🛞 B 🛞 -B-P 12 PL Н Н H G R X 45° SEATING ा नि С TETE TETE THHHF PLANE -D 24 PL ♦ 0.25 (0.010) T B A ③

NOTES:

- 1. DIMENSIONS A AND B ARE DATUMS AND T IS A DATUM SURFACE.
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 3. CONTROLLING DIMENSION: MILLIMETER.
- 4. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- 5. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	15.25	15.50	0.601	0.610
В	7.40	7.60	0.292	0.299
C	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.50	0.90	0.020	0.035
G	1.27 BSC		0.050 BSC	
J	0.25	0.32	0.010	0.012
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	10.05	10.55	0.395	0.415
R	0.25	0.75	0.010	0.029

6

PLASTIC DUAL-IN-LINE

Case 646-06 N Suffix 14-Pin Plastic



NOTES:

- 1. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM
- MATERIAL CONDITION. 2. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL. 3. DIMENSION "B" DOES NOT INCLUDE MOLD FLADU
- FLASH.
- 4. ROUNDED CORNERS OPTIONAL.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	18.16	19.56	0.715	0.770
8	6.10	6.60	0.240	0.260
С	3.69	4.69	0.145	0.185
D	0.38	0.53	0.015	0.021
F	1.02	1.78	0.040	0.070
G	2.54 BSC		0.100 BSC	
н	1.32	2.41	0.052	0.095
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	7.62 BSC		0.300 BSC	
M	0°	10°	0°	10°
N	0.39	1.01	0.015	0.039

Case 648-08 N Suffix **16-Pin Plastic**





NOTES:

1. DIMENSIONING AND TOLERANCING PER

- CONTROLLING DIMENSION: INCH.
 CONTROLLING DIMENSION: INCH.
 DIMENSION "L" TO CENTER OF LEADS WHEN
 FORMED PARALLEL.
- 4. DIMENSION "B", DOES NOT INCLUDE MOLD FLASH.
- 5. ROUNDED CORNERS OPTIONAL.

	MILLIN	IETERS	INCHES	
DIM	MIN	MAX	MIN	MAX
A	18.80	19.55	0.740	0.770
B	6.35	6.85	0.250	0.270
C	3.69	4.44	0.145	0.175
D	0.39	0.53	0.015	0.021
F	1.02	1.77	0.040	0.070
G	2.54 BSC		0.100 BSC	
н	1.27 BSC		0.050 BSC	
J	0.21	0.38	0.008	0.015
K	2.80	3.30	0.110	0.130
L	7.50	7.74	0.295	0.305
M	0°	10°	0°	10°
S	0.51	1.01	0.020	0.040

PLASTIC DUAL-IN-LINE (continued)

Case 738-03 N Suffix 20-Pin Plastic



NOTES:

- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION "L" TO CENTER OF LEAD WHEN FORMED PARALLEL. 4. DIMENSION "B" DOES NOT INCLUDE MOLD CLADU

- FLASH.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	25.66	27.17	1.010	1.070
В	6.10	6.60	0.240	0.260
C	3.81	4.57	0.150	0.180
D	0.39	0.55	0.015	0.022
Έ	1.27 BSC		0.050 BSC	
F	1.27	1.77	0.050	0.070
G	2.54 BSC		0.100 BSC	
J	0.21	0.38	0.008	0.015
K	2.80	3.55	0.110	0.140
L	7.62 BSC		0.300 BSC	
M	0°	15°	0°	15°
N	0.51	1.01	0.020	0.040

Case 649-03 N Suffix 24-Pin Plastic



NOTES:

- 1. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
- 2. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	31.50	32.13	1.240	1.265
B	13.21	13.72	0.520	0.540
C	4.70	5.21	0.185	0.205
D	0.38	0.51	0.015	0.020
F	1.02	1.52	0.040	0.060
G	2.54 BSC		0.100 BSC	
Η	1.65	2.16	0.065	0.085
J	0.20	0.30	0.008	0.012
K	2.92	3.43	0.115	0.135
L	14.99	15.49	0.590	0.610
M	- 10°		-	10°
N	0.51	1.02	0.020	0.040
Ρ	0.13	0.38	0.005	0.015
0	0.51	0.76	0.020	0.030

6

·



22783 6/88



Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. EUROPE: Motorola Ltd.; European Literature Center; 88 Tanners Drive, Blakelands Milton Keynes, MK145BP, England. ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; P.O. Box 80300; Cheung Sha Wan Post Office; Kowloon Hong Kong.