

## MICROPROCESSOR, MICROCONTROLLER AND PERIPHERAL DATA

**VOLUME I** 

VOL. I



Reliability
Volume I

**Data Sheets** 

Volume I and II

**Mechanical Data** Volume II

**Evaluation Modules** Volume II

**Ordering Information Forms** Volume II

Motorola's Microcontroller and Microprocessor Families

Reliability
Volume I

Data Sheets
Volume I and II

Mechanical Data
Volume II

Evaluation Modules

**Ordering Information Forms** 



### MICROPROCESSOR DATA

**VOLUME I** 

Prepared by Microprocessor Products Group

This book is intended to provide the design engineer with the technical data needed to completely and successfully design a microcomputer-based system. The Technical Summary and Advance Information data sheets for Motorola's microcontroller, microprocessor, and peripheral components are included.

The information in this book has been carefully checked; no responsibility, however, is assumed for any inaccuracies. Furthermore, this information does not convey to the purchase of microelectronic devices any license under the patent rights of the manufacturer.

Additional information on Motorola's new products and system development products are also included. For further marketing and application information, please contact:

Motorola Inc.
Microprocessor Products Group
Microcontroller Division
Austin, Texas 78735
(512) 891-2000

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola and @ are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/Affirmative Action Employer.

Motorola, Inc. general policy does not recommend the use of its components in life support applications wherein in failure or malfunction of the component may directly threaten life or injury. Per Motorola Terms and Conditions of Sale, the user of Motorola components in life support applications assumes all risks of such use and indemnifies Motorola against all damages.

Series A ©MOTOROLA INC., 1988 "All Rights Reserved"

Printed in U.S.A.

#### DATA CLASSIFICATION

#### **Product Preview**

Data sheets herein contain information on a product under development. Motorola reserves the right to change or discontinue these products without notice.

#### **Technical Summary**

Data sheets herein contain information on new products. Specifications and information are subject to change without notice.

#### Advanced Information

Data sheets herein contain information on new products. Specifications and information are subject to change without notice.

EXORciser is a register trademark of Motorola, Inc. HDS-300, MDOS, and BUFFALO are trademarks of Motorola, Inc. MS-DOS is a trademark of Microsoft, Inc. IBM is a register trademark of International Business Machines, Inc.

#### **TABLE OF CONTENTS**

The Microprocessor/Microcontroller and Peripheral Data book consist of a two volume set. Refer to the table of contents and the master index for division of the chapters and locations of devices.

	Page
Chapter 1 — Motorola's Microprocessor and Microcontroller Families  M68HC11/M6801/M6805/M6804 Families	1-4
Chapter 2 — Reliability and Quality Summary Introduction	2-1 2-2 2-23
Chapter 3 — Data Sheets (See master Index for sequence)	
Chapter 4 — Mechanical Data Introduction	
Chapter 5 — Evaluation Modules  Development Station	
Chapter 6 — Product Ordering Forms Introduction	Vol. II



#### **MASTER INDEX**

Device Number	Description	Page Number
MC2672	Programmable Video Timer Controller	3-1
MC2674	Advanced Video Display Controller	3-28
MC6800	8-Bit Microprocessor Unit	3-61
MC6801/		
MC6803	8-Bit Microcontroller Unit	3-92
MC6801U4/		
MC6803U4	8-Bit Microcontroller Unit	3-131
MC68701	8-Bit Microcontroller Unit	3-174
MC68701U4	8-Bit Microcontroller Unit	
MC6802	8-Bit Microprocessor with Clock and RAM	
MC6804J1	8-Bit Microcontroller Unit	3-278
MC6804J2	8-Bit Microcontroller Unit	
MC6804P2	8-Bit Microcontroller Unit	
MC68704P2	8-Bit Microcontroller Unit with EPROM	3-335
MC68HC04J2	8-Bit HCMOS Microcontroller Unit	3-355
MC68HC04J3	8-Bit HCMOS Microcontroller Unit	3-374
MC68HC04P4	8-Bit HCMOS Microcontroller Unit	
MC68HC704P4		
MC6805P2	8-Bit Microcontroller Unit with 1K ROM	
MC6805P6	8-Bit Microcontroller Unit	
MC6805R2	8-Bit Microcontroller Unit with A/D Converter	
MC6805R3	8-Bit Microcontroller Unit with A/D Converter	3-453
MC6805S2	8-Bit Microcontroller Unit with A/D Converter, SPI, and Three Timers	3-473
MC6805S3	8-Bit Microcontroller Unit with A/D Converter, SPI,	3-4/3
1010000000	and Three Timers	3-502
MC6805U2	8-Bit Microcontroller Unit	
MC6805U3	8-Bit Microcontroller Unit	
MC68705P3	8-Bit Microcontroller Unit with EPROM	
MC68705P5	8-Bit Microcontroller Unit with EPROM	
MC68705R3	8-Bit Microcontroller Unit with A/D Converter	3 300
141000703113	and EPROM	3-604
MC68705R5	8-Bit Microcontroller Unit with A/D Converter	0 004
141000703113	Secured EPROM	3-624
MC68705S3	8-Bit Microcontroller Unit with A/D Converter, SPI,	0 02-4
11100070000	EPROM, and Three Timers	3-643
MC68705U3	8-Bit Microcontroller Unit with EPROM	3-674
MC68705U5	8-Bit Microcontroller Unit with Secured EPROM	
MC68HC05A6	8-Bit Microcontroller Unit	
MC68HC05B4	8-Bit Microcontroller Unit	
MC68HC05B6	8-Bit Microcontroller Unit	
MC68HC05C2	8-Bit Microcontroller Unit	

#### **MASTER INDEX (Continued)**

Device Number	Description	Page Number
110001100500		
MC68HC05C3	8-Bit Microcontroller Unit	3-819
MC68HC05C4	8-Bit Microcontroller Unit	3-859
MC68HC05C8	8-Bit Microcontroller Unit	3-899
MC68HC05C9	8-Bit Microcontroller Unit	
MC68HC05L6	8-Bit Microcontroller Unit	Vol. II
MC68HC05M4	8-Bit Microcontroller Unit	Vol. II
MC68HC05P1	8-Bit Microcontroller Unit	Vol. II
	8-Bit Microcontroller Unit	Vol. II
	8-Bit Microcontroller Unit	Vol. II
	8-Bit Microcontroller Unit	Vol. II
	8-Bit Microcontroller Unit	Vol. II
	8-Bit Microcontroller Unit with OTPROM	Vol. II
	8-Bit Microcontroller Unit with OTPROM or EPROM	
	8-Bit Microcontroller Unit with Standard EPROM	Vol. II
	8-Bit Microcontroller Unit with EEPROM	
	8-Bit Microcontroller Unit with OTPROM or EEPROM	
MC146805E2	8-Bit Microcontroller Unit	
MC146805F2	8-Bit Microcontroller Unit	
MC146805G2	8-Bit Microcontroller Unit	
MC6809	8-Bit Microcontroller Unit	
MC6809E	8-Bit Microcontroller Unit	
MC6810	128 × 8 Bit Static RAM	Vol. II
MC68HC11A0	8-Bit HCMOS Microcontroller Unit with SPI, SCI,	.,
	and A/D Converter	Vol. II
MC68HC11A1	8-Bit HCMOS Microcontroller Unit with SPI, SCI, A/D Converter,	
	and EEPROM	Vol. II
MC68HC11A8	8-Bit HCMOS Microcontroller Unit with SPI, SCI, A/D Converter,	
	and EEPROM	Vol. II
MC68HC11D3	8-Bit HCMOS Microcontroller Unit SPI, SCI, and EEPROM	Vol. II
MC68HC11E1	8-Bit HCMOS Microcontroller Unit with SPI, SCI, A/D Converter,	
	and EEPROM	Vol. II
MC68HC11E9	8-Bit HCMOS Microcontroller Unit with SPI, SCI, A/D Converter,	
	and EEPROM	Vol. II
MC68HC11F1	8-Bit HCMOS Microcontroller Unit with SPI, SCI, A/D Converter,	
	and EEPROM	
	8-Bit HCMOS Microcontroller Unit with OTPROM or EEPROM	Vol. II
MC68HC811E2	8-Bit HCMOS Microcontroller Unit with SPI, SCI, A/D Converter, and EEPROM	Vol. II
MC146818	Real Time Clock with RAM	
MC146818A	Real Time Clock with RAM	
MC6821	Peripheral Interface Adapter	
MC146823	CMOS Parallel Interface	
MC68HC24	Port Replacement Module	
MC68HC34	Dual Port RAM	
MC6840	Programmable Timer Module	
MC6844	Direct Memory Access Controller	
MC6845	CRT Controller	Vol. II

#### **MASTER INDEX (Concluded)**

Device Number	Description	Page Number
MC6850	Asynchronous Communications Interface Adapter	Vol. II
MC6852	Synchronous Serial Data Adapter	Vol. II
MC6854	Advanced Data Link Controller	
MC68488	General-Purpose Interface Adapter	Vol. II
MC6898	Cable Driver and Receiver	Vol. II
MC68HC99	Hard Disk Controller	Vol. II



# Motorola's Microcontroller and Microprocessor Families Volume I



## MOTOROLA'S MICROCONTROLLER AND MICROPROCESSOR FAMILIES

Motorola manufactures the industry's most complete selection of solid-state microcontroller units (MCU) and microprocessor (MPU), providing the performance and design flexibility needed by the design engineer.

Motorola's family concept has been extremely popular in the MCU industry. This family concept was pioneered with the introduction of the M6800 Family 1974. Four families have evolved from the M6800 Family to fulfill expanding customer requirements. These families are the M68HC11, M6801, M6805, and the M6804. Figure 1-1 illustrates the family evolution.

Numerous peripheral devices have been developed and are available to support the MCUs and MPUs.

#### M68HC11/M6801/M6805/M6804 FAMILIES


The M68HC11 Family offers high performance in a single-chip MCU with Electronic Eraseable Programmable Read Only Memory (EEPROM), a 16-bit timer, a Serial Communication Interface (SCI), a Serial Peripheral Interface (SPI), and an 8-bit Analog-to-Digital (A/D) converter. The M6801 Family includes high performance in a single chip with Eraseable Programmable Read Only Memory (EPROM) and SCI. The rapidly expanding M6805 Family is available in a variety of memory and package sizes with various special Input/Output (I/O) functions. The M6805 is available in High-Density N-Channel Metal Oxide Silicon (HMOS), Complementary Metal Oxide Silicon (CMOS), and High-Density Complementary Metal Oxide Silicon (HCMOS). The M6804 Family now provides the 8-bit processing capabilities that compete in the 4-bit price arena. A One Time Programmable Read Only Memory (OTPROM) is also available in the M68HC11, M6804, and M6805 Families.

#### Technology

Motorola's first MCUs and MPUs were produced in HMOS which offered a low cost single-chip solution in high production volumes. CMOS was then introduced which offered very low power consumption and a wide power supply tolerance at performance levels similar to HMOS. The introduction of HCMOS offered the best of both worlds, with high-density and low power consumption. Tables 1-1 and 1-2 list Motorola's MCUs, MPUs, and peripheral product line by technology.

#### **ROM Size**

The mask ROM capacities of the present single-chip MCUs range from a low of 512 bytes in the M6804 Family to a high of 8K in the M68HC11 Family. Refer to Table 1-3 through 1-7 to determine what ROM is offered in the MCU product line. In selecting ROM size, the ROM usage efficiency of the instruction set should be considered, along with the application to be programmed.



MOTOROLA MICROPROCESSOR DATA

Figure 1-1. Motorla MCU/MPU Evolution

Table 1-1. MCU/MPU Technology Listing

нмоз	S/NMOS	HCM	CMOS	
MC6800	MC68705P3	MC68HC04J2	MC68HSC05C4	MC146805E2
MC6801	MC68705P5	MC68HC04J3	MC68HSC05C8	MC146805F2
MC6801U4	MC6805R2	MC68HC04P4	MC68HC705B5	MC146805G2
MC68701	MC6805R3	MC68HC704P4	MC68HC705C8	
MC68701U4	MC68705R3	MC68HC05A6	MC68HC805C4	
MC6802	MC68705R5	MC68HC05B4	MC68HC11A0	
MC6803	MC6805S2	MC68HC05B6	MC68HC11A1	
MC6803U4	MC6805S3	MC68HC805B6	MC68HC11A8	
MC6804J1	MC68705S3	MC68HC05C2	MC68HC11D3	
MC6804J2	MC6805U2	MC68HC05C3	MC68HC11E1	
MC6804P2	MC6805U3	MC68HC05C4	MC68HC11E9	
MC68704P2	MC68705U3	MC68HC05C8	MC68HC11F1	
MC6805P2	MC68705U5	MC68HC05C9	MC68HC711A8	
MC6805P6	MC6809/9E	MC68HC05L6	MC68HC711D3	
		MC68HC05M4	MC68HC711E9	
		MC68HC05P1	MC68HC811E2	
		MC68HCL05C4		
		MC68HCL05C8		

Table 1-2. Peripheral Technology Listing

HMC	S/NMOS	нс	HCMOS				
MC6810 MC6840 MC6845 MC6852 MC6898 MC2672	MC6821 MC6844 MC6850 MC6854 MC68488 MC2674	MC68HC24 MC68HC99	MC68HC34	MC146818 MC146818A MC146823			

#### Non-Mask ROM Versions

EEPROM, EPROM, OTPROM, and/or non-ROM versions are offered in practically all single-chip MCUs. These versions serve for limited to high volume applications, prototype debugging, and field trials. EEPROM and OTPROM versions are available in the M6805 and M68HC11 Families. EPROM versions are available in the M6805 and M6801 Families. Refer to Table 1-3 through 1-7 to determine what is offered in the MCU product line.

#### **RAM Size**

On-chip Random Access Memory (RAM) sizes range from 30 bytes in the M6804 Family to 512 bytes in M68HC11 Family. The M6805 has versions of 64, 104, 112, and 176 bytes. Architectures such as the M68HC11, M6801, and M6805 Families, which permit multi-level subroutines plus ROM and RAM data tables, allow trade-off ROM and RAM utilization. ROM usage can be minimized with subroutines and look-up tables, while RAM usage can be optimizes with ROM tables and fewer subroutines.

#### **Digital Input/Output**

Single-chip MCUs are available in 52-pin quad packages as well as the smaller (and lower cost) 20-pin packages. Five to fourteen pins serve power and control functions permitting up to 12 I/O

pins in a 20-pin package and up to 38 I/O pins in the 48/52 pin verions. All of the MCUs offer essentially any mix of inputs and outputs. Higher output drive current is available in the M6805 Family.

#### **Expansion Bus**

The non-ROM versions include a bus to access off-chip program memory and additional I/O. The M6801 Family also includes a three bus structure for off-chip expansion. The three bus structure permits the number of bus pins to be optimized for the amount of address space needed off-chip. The M68HC11 Family can operate in an expanded mode and address up to 64K bytes of external memory.

#### Interrupts

When an application program must synchronize with two or more external events, interrupt hardware in some form is usually necessary. The M68HC11, M6801, and M6805 Families include fully automatic interrupts (registers are saved) with programmable vectors for both an external and internal timer.

#### Timers

Timers are the most frequently used on-chip functions. Timers may generate interrupts to a program at a periodic rate, measure external events, and generate measured output waveforms. The M68HC11, M6801, and M68HC05 devices include a 16-bit timer that may be used to perform three of the preceding functions simultaneously. The M6805 and M6804 timers consist of a programmable 8-bit counter and selectable 7-bit prescaler.

#### Special Functions

Various members of the MCU Families include additional I/O functions. For example, the M68HC11, M6801, and some of the M6805 Family include a SCI. The SCI is used for long-range communications, as in data transfer from an MCU to a terminal or modem. The M68HC11 Family and some of the M6805 Family also contain a SPI. The SPI is used primarily for serial communication between chips on the same printed circuit board. Selected members of the M68HC11 and M6805 Family include multi-channel A/D converters. The MC6805R/S versions contain four analog input channels, and the M68HC11 MCUs features up to eight analog input channels.

#### **DEVELOPMENT SUPPORT**

The M68HC11, M6801, and M6804, and M6805 Families are fully supported by a series of economical evaluation modules (EVM). A more powerful development system is also available in the HDS-300. The support products are covered in more detail in **Chapter 5 Evaluation Modules**.

#### SINGLE-CHIP SELECTOR GUIDES

Tables 1-3 through 1-7 list the different features available for devices within a family. The tables provide information as to RAM, ROM, EPROM, timer, etc. Table 1-8 lists the OTPROM devices available.

Table 1-3. M6801 Family Selector Guide

DEVICE	in the state of th	150m	Now West	POM (8)	EPROM.	10 PYES,	III.	EXT (BITS)	SC, MEIN BUS	A CAR	omba.
6801	HMOS	40	128	2048	_	29	16	64K	Yes	P,S	
68701	HMOS	40	128	<u> </u>	2048	29	16	64K	Yes	S	1
6803	HMOS	40	128	_		13	16	64K	Yes	P,S	
6801U4	HMOS	40	192	4096	_	29	16	64K	Yes	P,S	
68701U4	HMOS	40	192		4096	29	16	64K	Yes	S	
6803U4	HMOS	40	192		_	13	16	64K	Yes	Р	

 $\mathsf{P} = \mathsf{Plastic}$ 

S = Cerdip

I/O = Input/Output

SCI = Serial Communication Interface

RAM = Random Access Memory

ROM = Read Only Memory

EPROM = Eraseable Programmable ROM

Table 1-4. M6804 Family Selector Guide

DEVICE	James	100m	, May	ROM (B)	FPROW.	10 (8) (0)		PAC.	Substantial Substa
6804P2	HMOS	28	30	1016	_	20	8	P,FN	
68704P2	HMOS	28	30		1020	20	8	S	
6804J1	HMOS	20	30	512		12	8	P	
6804J2	HMOS	20	30	1000	_	12	8	Р	
68HC04P4	HCMOS	28	172	3700	_	20	8	Р	
68HC04J2	HCMOS	20	30	1000	_	12	8	Р	
68HC04J3	HCMOS	20	122	1672		12	8	Р	
68HC704P4	HCMOS	28	172	_	3700	20	8	S	

Definitions:

 $\mathsf{P} = \mathsf{Plastic}$ 

S = Cerdip

FN = Plastic Leaded Chip Carrier

I/O = Input/Output

RAM = Random Access Memory

ROM = Read Only Memory

EPROM = Eraseable Programmable ROM

Table 1-5. M6805 Family Selector Guide

DEVICE	i central de la constanta de l	100x / 3/1/10	Ram	ROM (S)	(Sil.) (May 1)	10 18 PRS,		An An	2	Page,	Omo
6805P2	HMOS	28	64	1110	_	20	8	_	_	P,S,FN	
6805P6	HMOS	28	64	1804	_	20	8	_	_	P,S,FN	
68705P3	HMOS	28	112		1804	20	8		—	S	
68705P5	HMOS	28	112		1804	20	8	-		S	
6805R2	HMOS	40/44	64	2048	_	32	8	Yes	_	P,S,FN	
6805R3	HMOS	40/44	112	3776		32	8	Yes	l —	P,S,FN	
68705R3	HMOS	40	112	_	3776	32	8	Yes	_	S	
68705R5	HMOS	40	112	_	3776	32	8	Yes	_	S	
6805S2	HMOS	28	64	1480		21	8	Yes	Yes	P,S,FN	
6805S3	HMOS	28	104	2720	_	21	8	Yes	Yes	P,S,FN	
68705S3	HMOS	28	104	_	3752	21	8	Yes	Yes	S	
6805U2	HMOS	40/44	64	2048	_	32	8			P,S,FN	
6805U3	HMOS	40/44	112	3776		32	8	_	-	P,S,FN	
68705U3	HMOS	40	112	_	3776	32	8	_	-	S	Ì
68705U5	HMOS	40	112		3776	32	8		_	S	

 $\mathsf{P} = \mathsf{Plastic}$ 

S = Cerdip

FN = Plastic Leaded Chip Carrier

I/O = Input/Output

RAM = Random Access Memory

ROM = Read Only Memory

 ${\sf EEPROM} = {\sf Eraseable\ Programmable\ ROM}$ 

SPI = Serial Peripheral Interface

A/D = Analog/Digital Converter

Table 1-6. M6805 HCMOS/CMOS Family Selector Guide

DEVICE	FECHIO	150% SMA	Rain	POM POM	F. P. T. S. T. S. T. S. T. S. S. T. S.	FERD (BYTES)	10 NW (BYTES)	I I I	Sp. 19817	250	\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\	OR CERT	SMIS /
68HC05A6	HCMOS	40/44	176	4160	_	2056	32	16	Yes	Yes	_	P,FN	
68HC05B4	HCMOS	48/52	176	4160	-	l —	32	16	-	Yes	Yes	P,FN	
68HC05B6	HCMOS	40/52	176	5952		256	32	16		Yes	Yes	P,FN	
68HC05C2	HCMOS	40	176	2096	_		32	16		_	l —	P	
68HC05C3	HCMOS	40	176	2096	_	_	32	16	Yes	Yes	_	P	
68HC05C4	HCMOS	40/44	176	4160	-	-	32	16	Yes	Yes		P,FN	
68HC05C8	HCMOS	40/44	176	7700	_	_	32	16	Yes	Yes	-	P,FN	
68HC05L6	HCMOS	68	176	6208		_	32	16	Yes	*******	_	FN	
68HC05M4	HCMOS	52	128	4K	l —		32	8/16	_		Yes	FN	
68HCL05C4	HCMOS	40/44	176	4160	-		32	16	Yes	Yes	_	P,FN	
68HCL05C8	HCMOS	40/44	176	8K	_	—	32	16	Yes	Yes	—	P,FN	
68HSC05C4	HCMOS	40/44	176	4160	_		32	16	Yes	Yes	_	P,FN	
68HSC05C8	HCMOS	40/44	176	8K		_	32	16	Yes	Yes	_	P,FN	
68HC705C8	HCMOS	40/44	304	_		_	32	16	Yes	Yes		P,FN	
68HC805B6	HCMOS	48/52	176	—	8K	6208	32	16	-	Yes		P,FN	
68HC805C4	HCMOS	40/44	176		-	4160	32	16	Yes	Yes		P,FN	
146805E2	CMOS	40	112	0	_		16	8	_	_	_	P,S,FN	
146805F2	CMOS	28	64	1089	_		20	8	-			P,S,FN	
146805G2	CMOS	40	112	2106			32	8				P,S,FN	

P = Plastic

S = Cerdip

FN = Plastic Leaded Chip Carrier

I/O = Input/Output

A/D = Analog/Digital Converter

SCI = Serial Communications Interface

SPI = Serial Peripheral Interface

RAM = Random Access Memory

ROM = Read Only Memory

EPROM = Eraseable Programmable ROM

EEPROM = Electrical Eraseable ROM

Table 1-7. M68HC11 Family Selector Guide

DEVICE	FOIM	1900g	Pan.	ROW RS)	FEP.	10M (BYTES)	I I I I I I I I I I I I I I I I I I I	EXT.	AO MEN BUS	168	/05	A A CO.	Swog.
68HC11A0	HCMOS	48/52	256	_	_	38	16	64K	Yes	Yes	Yes	P,FN	
68HC11A1	HCMOS	48/52	256		512	38	16	64K	Yes	Yes	Yes	P,FN	
68HC11A8	HCMOS	48/52	256	8192	512	38	16	64K	Yes	Yes	Yes	P,FN	
68HC11D3	HCMOS	40/44	192	4096		30	16	64K	No	Yes	Yes	P,FN	
68HC11E1	HCMOS	52	512	0	512	38	16	64K	Yes	Yes	Yes	FN	
68HC11E9	HCMOS	52	512	12K	512	38	16	64K	Yes	Yes	Yes	FN	
68HC11F1	HCMOS			_	_	- 1	_	_	_	_		_	
68HC811E2	HCMOS	48/52	256		2K	38	16	64K	Yes	Yes	Yes	P,FN	

P = Plastic

FN = Plastic Leaded Chip Carrier

I/O = Input/Output

A/D = Analog/Digital Converter

SCI = Serial Communication Interface

SPI = Serial Peripheral Interface RAM = Random Access Memory

ROM = Read Only Memory

EPROM = Eraseable Programmable ROM

EEPROM = Electrical Eraseable ROM

Table 1-8. One-Time Programmable ROM (OTPROM) Devices

Device	OTPROM (Bytes)	RAM (Bytes)	I/O	Timer Bit	A/D, SCI SPI	COP Watchdog	Pin Package
68HC704P4	3740	124	20	8	_		28-DIP,DW*
68HC705B5*	6208	176	24	16	A/D, SCI	Yes	52-FN,48-DIP
68HC705C4*1	4160	176	24	16	SCI, SPI	Yes	44-FN,40-DIP
68HC705C8	7616	304	24	16	SCI, SPI	Yes	44-FN,40-DIP
68705R3	3776	112	24	8	A/D		40-P
68HC711D3*	4096	192	24	16	SCI, SPI	Yes	44-FN,40-DIP
68HC711A8*	8192	256	38	16	A/D, SCI, SPI	Yes	52-FN
68HC711E9*	12K	512	38	16	A/D, SCI, SPI	Yes	48-DIP,52-FN

#### NOTES:

- Use MC68HC705C8 for window emulation.
- 2. Definitions:

FN = Plastic Quad (PLCC)

DW = Small Outline (Wide-Body SOIC)

DIP = Dual-In-Line Package

RAM = Random Access Memory

I/O = Input/Output

A/D = Analog/Digital

SCI = Serial Communications Interface

SPI = Serial Peripheral Interface

COP = Computer Operating Properly

3. \*Available in 1989.

## Reliability Volume I



#### MICROPROCESSOR PRODUCTS GROUP RELIABILITY AND QUALITY ASSURANCE 1987 ANNUAL RELIABILITY REPORT SUMMARY

#### INTRODUCTION

The Motorola MOS Microprocessor Reliability and Quality Monitor (R&QA) Program is designed to generate an ongoing data base of reliability and quality performance for various categories of Microprocessor products. The primary purpose of the program is to identify negative trends in the data so that immediate corrective action can be taken. The program also allows Motorola to develop a large data base of reliability and quality results that can be reported quarterly to customers. The following report summarizes the reliability and quality data for 1987.

The reliability monitor tests are conducted on sample groups pulled on a quarterly basis from major categories of products representing a matrix of processing and packaging technologies. Product mix, sample availability and equipment capacity may cause the specific sample groups pulled for a given quarter to vary from quarter to quarter. Each sample group has a specific set of reliability tests associated with it that are appropriate for that product type based on our history for that classification. At the end of each quarter, results are reported for all sample groups that have completed testing. In addition at the end of each year a complete summary of the 4 quarters is reported.

The quality results that are reported are the electrical and visual/mechanical (Average Outgoing Quality (AOQ), given in parts per million defective) for the Microprocessor Group. This data represents the summary of results from the QC gate operation performed on every lot during 1987. Electrical AOQ represents any AC, DC, or functional failure at any temperature (each lot may be typically gated at hot, room or cold temperatures). Visual/mechanical AOQ represents failures such as bent leads, incorrect marking, marking permanency problems, and cracked packages. The AOQ reported is the product the process average (ratio of defective devices to largest sample size) and the lot acceptance rate.

#### **QUALITY AND RELIABILITY SYSTEM**

A complete Reliability and Quality Assurance (R&QA) system is in place to monitor and control the performance of Motorola's MOS Microprocessor Components. Incoming Quality Control inspects starting wafers, masks, chemicals, package piece parts, and molding compounds. Process Engineering and In-Process Quality Control perform step-by-step monitoring of the wafer process to check oxidation, diffusion, photolithography, ion implantation, polysilicon deposition, metallization, passivation, and other process operations. Final visual, class probe, and capacitance-voltage plots complete the wafer area inspection. Environmental monitors are also performed for air cleanliness, water quality, temperature, and humidity.

In the assembly area, In-Process Quality Control performs monitors on equipment performance and gate inspections at the major process steps on all lots. The Outgoing Quality Control group continues this philosophy in the final test area by performing electrical and visual-mechanical

gates. The electrical inspection, which consists of AC, DC, and functional tests, is performed to a 0.1% (maximum) Acceptable Quality Level (AQL) sampling plan. The visual/mechanical inspection is also performed to a 0.1% AQL sampling plan. Any lot which fails either of these gates is returned to production for 100% rescreen. An R&QA Engineering organization exists to approve final test programs and support the Outgoing Quality Control organization. Test programs are tailored to assure all required specifications are met or the devices are rejected.

The R&QA Engineering organization is also responsible for performing qualifications of new designs and process changes prior to introduction. In addition, R&QA Engineering establishes and maintains monitor programs to assure processes stay in control once they are qualified. Results from these programs provide rapid feedback to correct problems as they occur.

Supporting these efforts is the Metrology Laboratory which includes both a Standards and a Calibration Laboratory to provide National Bureau of Standards traceability to all production measurements.

Also offering required support are a Chemical Laboratory with such equipment as a gas chromatograph/mass spectrograph and X-ray fluorescent systems for detailed incoming chemical analyses; a Surface Analysis Laboratory whose equipment includes a Scanning Electron Microscope (SEM) and a Scanning Auger Microprobe (SAM); and a Product Analysis Laboratory for detailed analyses of failure modes and mechanisms for Microprocessor devices.

#### PACKAGING SYSTEM

Motorola Microprocessor devices are produced in plastic, CERDIP, PGA, and sidebraze packages. The ceramic package types are hermetically sealed to protect the integrated circuit from environmental factors and permit operation over extreme temperature ranges. Although plastic devices are not hermetic, modern epoxies exhibit extremely high moisture resistance, and long lifetimes may therefore be expected from these devices in typical environments.

In recent years, plastic encapsulated devices have gained widespread acceptance throughout the electronics industry. Improvements in materials and process controls have resulted in significant improvements in reliability performance. In addition, plastic packages have the advantage of low cost and physical strength.

Encapsulated integrated circuits incorporate the simpliest processing and package construction of the various systems available. The die is attached to a leadframe, wire bonded and encapsulated using an epoxy novolac molding compound. The die may be attached to the leadframe by epoxy or by any of a variety of eutectic forming metal preforms. Wire bonding in plastic may be thermocompression or thermosonic, but the wire is always gold. The encapsulant is the most critical component of the system since it controls contamination, moisture resistance, and stress effects. Epoxy novolacs have become the industry standard molding compound since they combine excellent characteristics in all these areas.

The plastic package is, by far, the most resistant to physical damage since the die is completely encapsulated and cavity hermeticity is not a concern. Since the package is light in weight and the plastic is less brittle than ceramic, chipping and cosmetic damage are not problems. The leadframe and plating are equivalent to CERDIP.

In comparing plastic to ceramic packages, there are two characteristics to be considered: moisture resistance and thermal characteristics. Microprocessor plastic products perform very well on

moisture resistance related tests. This is due to advances in molding compounds, the characteristic low voltages and the moderate power dissipation of Microprocessor products. In most instances plastic devices will provide excellent performance, essentially equivalent to hermetic performance. Thermal resistance has been improved dramatically through the introduction of copper lead-frames, and this results in lower junction temperatures, and subsequent improvements in electrical characteristics and reliability performance.

Many users of integrated circuits continue to have requirements or preferences for hermetically sealed ceramic packages. These requirements are usually based on applications in a highly humid environment, increased temperature range or high power dissipation. Motorola produces two different types of ceramic packaged devices: CERDIP and sidebraze.

The sidebraze, or solder seal, package is composed of three layers of alumina which are screened with refractory metal such as tungsten or moly manganese and fired together to form the package body with a cavity for the die. The refractory metal is then plated and Alloy 42 leadframes are brazed to the bottom, sides or top of the package, depending on the vendor. The advantage of the sidebraze version is accurate lead alignment without the need for forming. The final piece part operation is plating, which may be gold or tin with a selective gold plate in the cavity. Although epoxy die bonding is feasible in this package — due to the higher sealing temperature, most manufacturers, including Motorola, employ a eutectic bond. Both aluminum ultrasonic wire bonding and gold thermocompression bonding are used in this package.

The cerdip package is composed of two ceramic piece parts: the base and the cap. Sandwiched between these two layers is a leadframe composed of Alloy 42 imbeded in a sealing glass, the leadframe requires a forming operation similar to a plastic dip. The die is mounted in this package using a eutectic bond while the wire bonds are aluminum (ultrasonic). A tin plate is applied to the exterior leads of the package.

Some tradeoffs exist in the performance characteristics of the two hermetic packages as they are offered by Motorola. Both typically are ceramic, hermetic, employ a eutectic die bond, use ultrasonic aluminum wire bonding, and have tin plating on the exterior leads. The thermal resistance of the packages is very similar, with the sidebraze having a slight advantage. Both packages perform well on the standard thermal and mechanical environmental tests, but each is susceptible to handling damage. Loose shipping rail packaging or high velocity impacts during testing can chip the sidebraze package and sever the interlayer metallization. This type of handling will not effect the 10 mil thick leadframe of the CERDIP package, but hermeticity failures can occur. The CERDIP package is slightly thicker and heavier, but no conductive surfaces are exposed so the shorting potential in dense packaging is reduced. Extensive testing of 24, 28, and 40 lead CERDIP and sidebraze devices has indicated no significant differences in reliability.

#### **RELIABILITY TEST**

The following paragraphs describe the various reliability test included in Motorola's Reliability and Quality Assurance Program.

#### **High Temperature Operating Life Test**

High temperature operating life (HTOL) testing is performed to accelerate failure mechanisms which are thermally activated through the application of extreme temperatures and the use of dynamic operating conditions. The temperature and voltage conditions used in the stress are typically 125°C with the bias level at the maximum data sheet specification limit of 5.5 volts. All

devices used in the HTOL test are sampled directly after final electrical test with no prior burn-in or other special screening. Testing is performed with dynamic signals applied to the device for a minimum test duration of 1008 hours.

Device equivalent hours assume the Arrhenius relationship using an activation energy of 0.7 eV to extrapolate from the device junction temperature at 125°C (ambient) to the junction temperature at 70°C (ambient). Failure rates given in Failure in Time (FIT) are derived using the Chi-Square distribution to a 90% confidence limit. A FIT is one failure per billion device hours of 0.0001%/1000 hours.

Tables 2-1 through 2-3 show the results for the high temperature operating life test for packaging; plastic, plastic leaded chip carrier (PLCC), and ceramic. Each of these tables also lists the different technology used in the test. Table 2-4 lists the grand totals of Table 2-1 through 2-3 by technology and packaging. Figure 2-1 shows a trend chart of the high temperature operating life by technology, and Figure 2-2 is a trend chart of the total of the high temperature operating life test.

Table 2-1. High Temperature Operating Life Test PLASTIC

STRESS VOLTAGE: 5.5 Volts TEMPERATURE: 125°C

Device Type	Test Devices	125°C Device Hrs.	70°C Equiv. Device Hrs. <sup>1</sup>	Failures	FITS <sup>2</sup> 0.7 eV
NMOS DIP					
MC3870	45	45,400	6.49×10 <sup>5</sup>	1	5970
MC6800	135	136,000	1.42×10 <sup>6</sup>	0	1606
MC6802	378	380,000	5.41 × 10 <sup>6</sup>	0	421
MCM6810	45	45,400	4.13×10 <sup>5</sup>	0	5521
MC6840	135	136,000	1.37×10 <sup>6</sup>	0	1664
MC6844	45	45,400	5.00 × 10 <sup>5</sup>	0	4561
MC6845	45	45,400	4.09×10 <sup>5</sup>	0	5575
MC6846	45	45,400	4.57 × 10 <sup>5</sup>	0	4990
MC6850	135	136,000	1.63×10 <sup>6</sup>	0	1399
MC6852	45	45,400	7.22×10 <sup>5</sup>	0	3158
MC6854	45	45,400	3.87 × 10 <sup>5</sup>	0	5892
MC68661	135	136,000	1.32×10 <sup>6</sup>	0	1727
MC68652	45	45,400	3.90×10 <sup>5</sup>	0	5847
MC68901	45	45,400	8.10×10 <sup>5</sup>	0	2815
CUSTOM A	945	951,000	2.11×10 <sup>7</sup>	2	252
CUSTOM B	525	530,000	7.54×10 <sup>6</sup>	. 0	302
CUSTOM C	1834	1,820,000	3.76 × 10 <sup>7</sup>	1	103
TOTAL	4627	4,633,600	8.21×10 <sup>7</sup>	4	97
CMOS DIP					
MC146805E2	45	43,000	1.08×10 <sup>6</sup>	0	2111
MC146805F2	225	224,000	5.71×10 <sup>6</sup>	1	679
MC146805G2	89	74,200	1.88×10 <sup>6</sup>	ò	1213
MC146818	45	45,400	1.17×10 <sup>6</sup>	Ŏ.	1949
MC146818A	90	90,800	2.34×10 <sup>6</sup>	Ö	974
MC146823	340	342,000	8.82×10 <sup>6</sup>	Ō	259
TOTAL	834	819,400	2.10×10 <sup>7</sup>	1	185

<sup>1)</sup> Activation energy used in equivalent device hour calculation is 0.7 ev

<sup>2) 90%</sup> confidence.

## Table 2-1. High Temperature Operating Life Test PLASTIC (Continued)

STRESS VOLTAGE: 5.5 Volts

TEMPERATURE: 125°C

Device Type	Test Devices	125°C Device Hrs.	70°C Equiv. Device Hrs. <sup>1</sup>	Failures	FITS <sup>2</sup> 0.7 eV
HMOS DIP					
MC2674	45	45,000	6.30×10 <sup>5</sup>	0	3619
MC2681	90	90.800	1.25×10 <sup>6</sup>	0	1824
MC6801	135	136,000	1.42×10 <sup>6</sup>	0	1606
MC6801U4	412	364,000	5.09×10 <sup>6</sup>	0	448
MC6803U4	45	43,400	5.95×10 <sup>5</sup>	0	3832
MC6804J2	167	163,000	3.16×10 <sup>6</sup>	0	722
MC6804P2	90	88,800	1.82×10 <sup>6</sup>	0	1253
MC6805P2	180	182,000	2.67×10 <sup>6</sup>	0	854
MC6805P4	43	41,700	6.13×10 <sup>5</sup>	1	6321
MC6805R2	45	41,200	4.36×10 <sup>5</sup>	0	5320
MC6805R3	180	182,000	1.92×10 <sup>6</sup>	0	1188
MC6805S2	45	45,400	7.20×10 <sup>5</sup>	0	3167
MC6805S3	45	43,900	6.99×10 <sup>5</sup>	1	5543
MC6805T2	135	122,000	1.79×10 <sup>6</sup>	1	2165
MC6809	90	90,800	1.37×10 <sup>6</sup>	1	2828
MC6809E	135	136,000	2.06×10 <sup>6</sup>	0	1107
MC68000	504	468,000	7.28×10 <sup>6</sup>	0	313
MC68008	45	45,400	5.38×10 <sup>5</sup>	0	4238
MC68010	45	45,400	6.50×10 <sup>5</sup>	0	3508
MC68230	45	45,400	8.90×10 <sup>5</sup>	0	2562
MC68681	43	41,000	6.50×10 <sup>5</sup>	0	3508
TOTAL	2669	2,567,200	3.78×10 <sup>7</sup>	4	211
HCMOS DIP					
MC68HC05C4	410	389.000	9.94×10 <sup>6</sup>	1	390
MC68HC05C8	89	89,800	2.29×10 <sup>6</sup>	Ö	996
XC68HC000	134	134,000	3.20×10 <sup>6</sup>	1	1211
TOTAL	633	612,800	1.55 × 10 <sup>7</sup>	2	343
PLASTIC DIP	8763	8,633,200	1.56×10 <sup>8</sup>	11	106

<sup>1)</sup> Activation energy used in equivalent device hour calculation is 0.7 ev>

<sup>2) 90%</sup> confidence.

### Table 2-2. High Temperature Operating Life Test PLCC

STRESS VOLTAGE: 5.5 Volts TEMPERATURE: 125°C

LONGEST STRESS: 1008 Hours

Device Type	Test Devices	125°C Device Hrs.	70°C Equiv. Device Hrs. <sup>1</sup>	Failures	FITS <sup>2</sup> 0.7 eV
HMOS PLCC			`		
MC6805R2	89	81,900	8.34×10 <sup>5</sup>	0	2734
MC6805R3	450	430,000	4.38×10 <sup>6</sup>	0	512
CUSTOM D	280	279,000	5.14×10 <sup>6</sup>	0	444
CUSTOM E	1189	1,200,000	2.20×10 <sup>7</sup>	0	104
TOTAL	2008	1,990,900	3.24×10 <sup>7</sup>	0	70
HCMOS PLCC					
MC68HC11	2155	2,160,000	5.66×10 <sup>7</sup>	14	356
CUSTOM E	416	417,000	7.56×10 <sup>6</sup>	1	513
CUSTOM G	1358	1,360,000	2.46×10 <sup>7</sup>	2	216
TOTAL	3929	3,937,000	8.87×10 <sup>7</sup>	17	266
CMOS PLCC					
MC146805F2	45	45,400	1.17×10 <sup>6</sup>	0	1949
MC146805G2	90	89,000	2.26×10 <sup>6</sup>	ō l	1009
MC146818	45	45,400	1.17×10 <sup>6</sup>	Ó	1949
MC146818A	89	88,900	2.26×10 <sup>6</sup>	0	1009
TOTAL	269	268,700	6.83×10 <sup>6</sup>	0	334
PLCC	6206	6,196,600	1.28×10 <sup>8</sup>	17	184

<sup>1)</sup> Activation energy used in equivalent device hour calculation is 0.7 eV.

### Table 2-3. High Temperature Operating Life Test CERAMIC

STRESS VOLTAGE: 5.5 Volts TEMPERATURE: 125°C

Device Type	Test Devices	125°C Device Hrs.	70°C Equiv. Device Hrs. <sup>1</sup>	Failures	FITS <sup>2</sup> 0.7 eV
NMOS					
MC6821L	44	44,300	6.02×10 <sup>5</sup>	0	3788
MC6821S	45	45,400	6.18×10 <sup>5</sup>	0	3690
MC6844S	135	136,000	1.96×10 <sup>6</sup>	0	1163
MC6850	90	90,800	1.39×10 <sup>6</sup>	0	1640
MC6850S	45	45,400	6.95×10 <sup>5</sup>	0	3281
MC6852S	45	44,000	7.96×10 <sup>5</sup>	0	2865
TOTAL	404	405,900	6.06×10 <sup>6</sup>	0	376
HCMOS	,				
MC68020R	542	541,000	9.59×10 <sup>6</sup>	2	554
MC68605R	77	77,000	1.80×10 <sup>6</sup>	0	1267
MC68824R	135	136,000	3.00×10 <sup>6</sup>	0	760
MC68851R	144	145,000	3.19×10 <sup>6</sup>	1	1215
MC68882R	604	597,000	1.40 × 10 <sup>7</sup>	2	379
TOTAL	230	230,000	5.30×10 <sup>6</sup>	0	430
TOTAL	1732	1,726,000	3.69×10 <sup>7</sup>	5	251

<sup>1)</sup> Activation energy used in equivalent device hour calculation is 0.7 eV.

<sup>2) 90%</sup> confidence.

<sup>2) 90%</sup> confidence.

#### Table 2-3. High Temperature Operating Life Test CERAMIC (Continued)

STRESS VOLTAGE: 5.5 Volts TEMPERATURE: 125°C

LONGEST STRESS: 1008 Hours

Device Type	Test Devices	125°C Device Hrs.	70°C Equiv. Device Hrs. <sup>1</sup>	Failures	FITS <sup>2</sup> 0.7 eV
CMOS					
MC1468705F2	45	34,400	8.57 × 10 <sup>6</sup>	0	2661
MC1468705F2S	90	908,000	$2.28 \times 10^{6}$	0	1000
TOTAL	135	942,000	3.14×10 <sup>6</sup>	0	726
HMOS					
MC6803L	45	45,400	6.40×10 <sup>5</sup>	0	3563
MC6809EL	45	45,400	$7.07 \times 10^{5}$	0	3225
MC6809ES	45	45,400	6.25 × 10 <sup>5</sup>	0	3648
MC6809S	90	90,800	1.25×10 <sup>6</sup>	1	3100
MC68701S	45	45,400	4.74×10 <sup>5</sup>	0	4811
MC68701U4L	45	45,400	6.22×10 <sup>5</sup>	0	3666
XC68704P2S	300	301,000	$6.62 \times 10^{6}$	1	585
MC68705P3	45	45,400	7.00×10 <sup>5</sup>	0	3258
MC68705S3	45	45,400	4.78×10 <sup>5</sup>	0	4770
MC68000L	170	171,000	$2.53 \times 10^{6}$	0	901
MC68000R	248	245,000	3.93×10 <sup>6</sup>	0	580
MC68010L	94	94,000	1.52×10 <sup>6</sup>	0	1500
MC68010R	45	45,400	$7.30 \times 10^{5}$	0	3124
MC68230L	90	90,800	1.74×10 <sup>6</sup>	1	2227
TOTAL	1352	1,355,800	2.28×10 <sup>7</sup>	3	293
CERAMIC	3623	4,433,700	6.89 × 10 <sup>7</sup>	8	189

<sup>1)</sup> Activation energy used in equivalent device hour calculation is 0.7 eV.


#### Table 2-4. High Temperature Operating Life Test TECHNOLOGY and PACKAGING

STRESS VOLTAGE: 5.5 Volts TEMPERATURE: 125°C

Device Type	Test Devices	125°C Device Hrs.	70°C Equiv. Device Hrs. <sup>1</sup>	Failures	FITS <sup>2</sup> 0.7 eV
NMOS	5,031	5.039.500	8.82×10 <sup>7</sup>	4	91
HMOS	6.029	5,913,900	9.30×10 <sup>7</sup>	7	127
CMOS	1,238	2.030.100	3.10×10 <sup>7</sup>	1	125
HCMOS	6,294	6,275,000	1.41×10 <sup>8</sup>	24	224
DIP	( 8,763 )	( 8,633,000 )	1.56×10 <sup>8</sup>	11	106
PLCC	( 6,206 )	( 6.196.600 )	1.28×10 <sup>8</sup>	17	184
PLASTIC	([14,969])	([14.829.800])	2.84×10 <sup>8</sup>	28	127
CERAMIC	[ 3,623]	[ 4,433,700]	6.89×10 <sup>8</sup>	8	189
GRAND TOTAL	18,592	19,259,300	3.53×10 <sup>8</sup>	36	117

<sup>1)</sup> Activation energy used in equivalent device hour calculation is 0.7 eV. 2) 90% confidence.

<sup>2) 90%</sup> confidence.






Figure 2-1. High Temperature Operating Life Trend Chart (By Technology)

#### TOTALS 1985-1987




Figure 2-2. High Temperature Operating Life Trend Chart (Total)

#### **Temperature Humidity Bias Test**

Temperature humidity bias (THB) is an environmental test performed at a temperature of 85°C and a relative humidity of 85%. The test is designed to measure the moisture reistance of plastic encapsulated circuits. A nominal voltage of 5 volts static bias is applied to the device to create the electrolytic cells necessary to accelerate corrosion of the metallization. Testing is performed to JEDEC Standard 22, Method A101. Most groups are tested to 1008 hours with some groups extended beyond to look for longer term effects.

Table 2-5 shows the results of the temperature humidity bias test. Table 2-6 lists the grand total of the devices tested in Table 2-5. Figure 2-3 shows the trend chart for the temperature humidity bias test.

Table 2-5. Temperature Humidity Bias Test

TEMPERATURE: 85°C

HUMIDITY: 85%

Davidso Tours	— Failures Per Sample —				
Device Type	168 Hrs	504 Hrs	1008 Hrs	% Failures	
NMOS DIP					
MC6800	0/68	0/68	0/68	0.00	
MC6802	0/34	1/34	0/33	2.94	
MC6840	0/68	0/68	0/68		
				0.00	
MC6845	0/34	0/34	0/34	0.00	
MC6850	0/34	0/34	0/34	0.00	
MC6852	0/34	0/34	0/34	0.00	
TOTAL	0/272	1/272	0/271	0.37	
HMOS DIP					
MC6801	0/68	0/67	0/66	0.00	
MC6802	0/34	0/34	0/34	0.00	
MC6803U4	0/34	0/34	0/34		
				0.00	
MC6804J2	0/222	0/222	0/222	0.00	
MC6805P2	0/34	0/34	0/34	0.00	
MC6805P4	0/34	2/34	0/32	5.88	
MC6805P3	0/68	0/67	0/67	0.00	
MC6805T2	0/68	0/65	0/65	0.00	
MC6809	0/34	0/34	0/34	0.00	
MC6809E	0/102	0/102	0/102	0.00	
MC68000	0/136	0/134	0/134	0.00	
MC68008	0/94	0/94	1/93	1.08	
MC68010	0/34	0/34	0/29	0.00	
TOTAL	0/962	2/955	1/946	0.32	
HMOS PLCC					
MC68000	0/45	0.45	0/45	0.00	
MC68705R3	0/454	0.254	0/254	0.00	
TOTAL	0/299	0/299	0/299	0.00	
CMOS DIP					
MC146804E2	0/68	0/68	0/68	0.00	
MC146805F2	0/34	0/34	0/34	0.00	
MC146805G2	0/68	0/68	0/68	0.00	
MC146818A	0/34	0/34	0/34	0.00	
MC146823	0/34	0/34	0/34	0.00	
TOTAL	0/238	0/238	0/238	0.00	
HCMOS DIP				-	
MC68HC05C4	0/102	0/102	0/102	0.00	
TOTAL	0/102	0/102	0/102	0.00	
HCMOS PLCC					
XC68HC11A8	0/231	0/231	0/231	0.00	
MC68HC11	0/615	0/615	0/615	0.00	
MC68HC000	0/135	0/135	0/135	0.00	
MC68605	0/133	1/231	0/133		
				0.43	
TOTAL	0/1212	1/1212	0/1211	0.083	

Table 2-6. Temperature Humidity Bias Test GRAND TOTAL

TEMPERATURE: 85°C HUMIDITY: 85%

LONGEST STRESS: 1008 Hours

Davis Ton		— Failures P	er Sample —				
Device Type	168 Hrs	504 Hrs	1008 Hrs	% Failures			
NMOS	0/272	1/272	0/272	0.37			
HMOS	0/1261	2/1254	1/1245	0.24			
HCMOS	0/1314	1/1314	0/1313	0.08			
CMOS	0/238	0/238	0/238	0.00			
DIP	0/1574	3/1567	1/1558	0.26			
PLCC	0/1511	1/1511	0/1510	0.07			
GRAND TOTAL	0/3085	4/3078	1/3068	0.163			




Figure 2-3. Temperature Humidity Bias Trend Chart

#### **Autoclave Test**

Autoclave, like THB, is an environmental test which measures device resistance to moisture penetration along the leadframe-plastic interface. Conditions employed during the test include 121°C, 100% relative humidity, and 15 psig. Corrosion of the die is the expected failure mechanism. Autoclave is a highly accelerated and destructive test performed per JEDEC Standard 22, Method A102. Testing is routinely performed for 144 hours.

Table 2-7 lists the results of the autoclave test. Table 2-8 lists the grand total of the devices tested in Table 2-7. Figure 2-4 shows the trend chart for the autoclave test.

Table 2-7. Autoclave Test

TEMPERATURE: 121°C

PRESSURE: 15 psig LONGEST STRESS: 144 Hours

Davids Towl	— Failures Per Sample —					
Device Type	48 Hrs	96 Hrs	144 Hrs	% Failures		
NMOS DIP						
MC6800	0/44	0/44	0/44	0.00		
MC6802			0/44			
	0/22	0/22		0.00		
MC6840	0/44	0/44	0/44	0.00		
MC6845	0/22	0/22	0/22	0.00		
MC6846	0/22	0/22	0/22	0.00		
MC6850	0/65	0/65	0/65	0.00		
MC6852	0/22	0/22	0/22	0.00		
MC6854	0/44	0/44	0/44	0.00		
MC68661	0/22	0/22	0/22	0.00		
MC68901	0/22	0/22	0/22	0.00		
CUSTOM A	0/330	0/327	0/326	0.00		
CUSTOM B	0/462	0/462	0/462	0.00		
CUSTOM C	0/847	2/846	0/843	0.24		
TOTAL	0/1968	2/1964	0/1960	0.10		
HCMOS DIP						
MC68HC21	0/22	0/22	0/22	0.00		
MC68HC05C4	0/114	0/114	0/114	0.00		
·						
TOTAL	0/136	0/136	0/136	0.00		
CMOS DIP						
MC146805F2	0/65	0/65	0/65	0.00		
MC146805G2	0/44	0/44	0/44	0.00		
MC146818	0/192	0/192	0/192	0.00		
MC146818A	0/394	0/394	0/394	0.00		
MC146805E2	0/334	0/334	0/394	0.00		
MC146805F2	0/43	0/43	0/43	0.00		
MC146805G2	0/66	0/66	0/66	0.00		
MC146823	0/534	0/534	0/534	0.00		
MC1468705F2	0/34	0/34	0/34	0.00		
TOTAL	0/1394	0/1394	0/1394	0.00		
HMOS DIP						
MC2674	0/22	0/22	0/22	0.00		
MC6801						
	0/297	0/297	0/297	0.00		
MC6801U4	1/777	0/776	1/776	0.13		
MC6802	0/22	0/22	0/22	0.00		
MC6803U4	0/44	0/44	0/44	0.00		
MC6804J2	0/354	0/354	0/354	0.00		
MC6804P2	0/66	0/66	0/66	0.00		
MC6805P2	0/44	1/44	0/43	2.32		
MC6805R2	0/34	0/34	0/34	0.00		
MC6805R3	0/98	0/98	0/98	0.00		
MC6805S2	0/44	0/44	0/44	0.00		
MC6805S3	0/22	0/22	0/22	0.00		
MC6805T2	0/66	0/66	0/66	0.00		
MC6809	0/44	0/43	0/43	0.00		
MC6809E	0/44	0/44	0/44	0.00		
MC68000	0/110	0/110	0/110	0.00		
MC68008	0/110	0/110	0/110	0.00		
MC68010	0/22	0/22	0/22	0.00		
MC68230	0/22	0/22	0/22	0.00		
MC68661	0/44	0/44	0/44	0.00		
MC68681	0/65	0/64	0/64	0.00		

**Table 2-7. Autoclave Test (Continued)** 

TEMPERATURE: 121°C PRESSURE: 15 psig

LONGEST STRESS: 144 Hours

D T		— Failures Per Sample —				
Device Type	48 Hrs	96 Hrs	144 Hrs	% Failures		
HMOS PLCC MC6805R2 MC68705R3 CUSTOM D CUSTOM E TOTAL	0/170 0/255 0/434 1/693	0/170 0/255 0/433 0/692	0/170 0/255 0/432 0/691 0/1548	0.00 0.00 0.00 0.14 		
	1/1332	0/1000	0/1346	0.00		
HCMOS PLCC MC68HC11 MC68HC11A8 MC68HC000 MC68605 CUSTOM E CUSTOM G	1/1150 0/320 0/135 0/45 1/363 0/770	0/1148 0/320 0/135 0/45 1/361 0/770	2/1146 0/320 0/135 0/44 0/359 0/770	0.26 0.00 0.00 0.00 0.55 0.00		
CMOS PLCC						
MC146805F2 MC146805G2 MC146818 MC146818A	0/102 0/68 0/102 0/33	0/102 0/68 0/101 0/33	0/102 0/68 0/101 0/33	0.00 0.00 0.00 0.00		
TOTAL	0/305	0/304	0/304	0.00		

#### Table 2-8. Autoclave Test **GRAND TOTAL**

TEMPERATURE: 121°C PRESSURE: 15 psig LONGEST STRESS: 144 Hours

Davis Tons		— Failures Per Sample —				
Device Type	48 Hrs	48 Hrs 96 Hrs 1				
NMOS	0/1968	2/1963	0/1959	0.10		
HMOS	2/3815	1/3810	1/3807	0.10		
HCMOS	2/2919	1/2915	2/2909	0.17		
CMOS	0/1699	0/1698	0/1698	0.00		
DIP	1/5761	3/5753	1/5748	0.09		
PLCC	3/4640	1/4633	2/4625	0.13		
GRAND TOTAL	4/10401	4/10386	3/10373	0.106		




Figure 2-4. Autoclave Trend Chart

#### **Temperature Cycle Test**

Temperature cycle testing accelerates the effects of thermal expansion mismatch among the different components within a specific packaging system. During temperature cycle testing, devices are inserted into a cycling system and held at the cold ( $-65^{\circ}$ C) dwell temperature for at least ten minutes. Following this cold dwell, the devices are heated to the hot ( $+105^{\circ}$ C) dwell where they remain for another ten minute minimum time period. The system employs a circulating air environment to assure rapid stabilization at the specified temperature. The dwell at each extreme, plus the two transition times of five minutes each (one up to the hot dwell temperature, another down to the cold dwell temperature), constitutes one cycle. Test duration is for 1000 cycles with some tests extended to look for longer term effects.

Table 2-9 lists the test results of the temperature cycle test testing at a temperature range of a  $-65^{\circ}$ C to  $150^{\circ}$ C. Table 2-10 lists the grand total of the devices tested in Table 2-9. Table 2-11 lists the test results of the temperature cycle test testing at a temperature range of a  $-50^{\circ}$ C to  $150^{\circ}$ C. Table 2-12 lists the grand total of the devices and results of Table 2-11. Figure 2-5 shows the trend chart for the temperature cycle test.

**Table 2-9. Temperature Cycle Test** 

TEMPERATURE: -65°C to +150°C STRESS METHOD: Air to Air LONGEST STRESS: 1000 Cycles

Device Type		— Failures I	Per Sample —	44.
Device Type	100 cyc	500 cyc	1К сус	% Failures
NMOS DIP				
MC3870	0/38	0/38	0/38	0.00
MC6800	0/114	0/114	0/114	0.00
MCM6810	0/38	0/37	0/37	0.00
MC6840	0/114	0/37	0/37	0.00
MC6844				
	0/38	0/38	0/38	0.00
MC6845	0/38	0/38	1/38	2.63
MC6846	0/38	0/38	0/38	0.00
MC6850	0/114	0/114	1/114	0.88
MC6852	0/76	0/76	0/76	0.00
MC6854	0/38	0/38	0/38	0.00
MC68661	0/38	0/38	0/38	0.00
CUSTOM A	0/307	0/307	0/307	0.00
CUSTOM B	0/115	0/115	0/115	0.00
CUSTOM C	0/1306	0/1306	3/1306	0.23
TOTAL	0/2412	0/2411	5/2411	0.21
NMOS CERAMIC				
MC6821S	0/38	0/38	0/38	0.00
MC6821L	0/38	0/38	0/38	0.00
MC6844S	0/114	0/114	0/114	0.00
MC6850	0/114	0/114	0/114	0.00
TOTAL	0/304	0/304	0/304	0.00
HMOS PLCC				
MC6805R2	0/152	3/152	4/149	4.61
MC6805R3	0/38	0/38	0/38	0.00
CUSTOM E	0/153	1/153	0/152	0.65
TOTAL	0/343	4/343	4/339	2.36
HMOS DIP	0.07	0.07	0.07	0.00
MC2674	0/37	0/37	0/37	0.00
MC6801	0/546	1/546	2/542	0.55
MC6801U4	0/668	0/653	0/638	0.00
MC6802	0/38	0/38	0/38	0.00
MC6803U4	0/114	0/114	0/114	0.00
MC6804J2	0/76	0/76	0/76	0.00
MC6804P2	0/114	0/114	0/114	0.00
MC6805P2	0/76	0/76	0/75	0.00
MC6805P4	0/38	0/38	0/38	0.00
MC6805P6	1/432	2/429	0/427	0.69
MC6805S2	1/38	0/37	0/37	2.63
MC6805R2	0/38	0/38	0/38	0.00
MC6805R3	0/152	0/152	3/152	1.97
MC6805S2	0/38	0/38	0/38	0.00
MC6805S3	0/38	0/37	0/37	0.00
MC6805T2	0/37	0/37	0/37	0.00
MC6809E MC6809	1/114 0/76	0/113 0/76	0/113 0/76	0.88 0.00
TOTAL	3/2746	3/2726	5/2704	.0.40

# **Table 2-9. Temperature Cycle Test (Continued)**

TEMPERATURE: −65°C to +150°C STRESS METHOD: Air to Air LONGEST STRESS: 1000 Cycles

Davisa Tura		— Failures P	er Sample —	
Device Type	100 cyc	500 cyc	1K cyc	% Failures
HMOS CERAMIC				
MC6801L	0/38	0/38	0/38	0.00
MC6809EL	0/38	0/38	0/38	0.00
MC6809ES	0/38	0/38	3/38	7.89
MC6809S	0/76	0/76	2/76	2.63
MC68120L	0/76	0/76	0/76	0.00
MC68701	0/38	0/38	0/38	0.00
MC68701U4L	0/38	0/37	0/37	0.00
MC68705P3	0/38	0/38	1/38	2.63
MC68705S3S	0/38	0/38	0/38	0.00
MC68000L	0/113	0/112	0/112	0.00
MC68000R	0/38	0/38	0/37	0.00
MC68010R	0/38	0/38	0/38	0.00
MC68230L	0/38	0/38	0/38	0.00
MC68451L	0/36	0/36	0/36	0.00
MC68901L	0/38	0/38	0/38	0.00
TOTAL	0/719	0/717	6/716	0.84
HCMOS PLCC				
MC68HC11	1/538	0/537	2/535	0.56
MC68881	0/78	0/78	0/78	0.00
XC68882	1/135	0/134	0/134	0.74
CUSTOM E	0/253	4/252	5/246	3.56
CUSTOM G	0/1153	1/1153	2/1150	0.26
TOTAL	2/2157	5/2154	9/2143	
	2/2 15/	5/2 154	9/2143	0.74
HCMOS DIP	0.000	0.000	0.000	
MC68HC05C4	0/223	0/223	0/223	0.00
MC68HC05C8	0/338	0/338	3/338	0.89
MC68HC21	0/109	0/109	0/109	0.00
TOTAL	0/670	0/670	3/670	0.45
HCMOS CERAMIC				
MC68020R	0/77	0/77	0/77	0.00
MC68605R	0/231	0/231	0/231	0.00
MC68824R	0/231	0/231	1/230	0.43
MC68851R	0/77	0/77	0/77	0.00
MC68881R	0/74	0/74	0/74	0.00
MC68704P2	0/135	0/135	0/135	0.00
TOTAL	0/825	0/825	1/824	0.12
CMOS PLCC				
MC146805F2	0/76	0/76	0/76	0.00
MC146805G2	0/114	0/114	0/113	0.00
MC146818	0/38	0/38	0/38	0.00
MC146818A	0/76	0/76	0/76	0.00
TOTAL	0/304	0/304	0/303	0.00
CMOS DIP				0.00
MC146805E2	0/38	0/38	0/38	0.00
MC146805F2	0/38	0/38	0/38	0.00
MC146805F2 MC146805G2				
MC146805G2 MC146818	0/152	0/152	0/152	0.00
MC146818A	0/38	0/38	0/38	0.00
MC146818A MC146823	0/76	0/76	0/76	0.00
MC146823 MC1468705F2	0/76 0/38	0/76 0/38	0/76 0/38	0.00 0.00
TOTAL	0/608	0/607	0/607	0.00

# Table 2-10. Temperature Cycle Test GRAND TOTAL

TEMPERATURE: -65°C to +150°C STRESS METHOD: Air to Air LONGEST STRESS: 1000 Cycles

Davidso Toma	— Failures Per Sample —			
Device Type	100 сус	500 cyc	1K cyc	% Failures
NMOS	0/2716	0/2715	5/2715	0.18
HMOS	3/3808	7/3786	15/3759	0.67
CMOS	0/912	0/911	0/910	0.00
HCMOS	2/3652	5/3649	10/3637	0.47
PLCC	2/2804	9/2801	13/2785	0.86
DIP	3/6436	3/6414	10/6392	0.25
PLASTIC	5/9240	12/9215	23/9177	0.44
CERMAIC	0/1848	0/1846	7/1844	0.38
GRAND TOTAL	5/11088	12/11061	30/11021	0.43

**Table 2-11. Temperature Cycle Test** 

TEMPERATURE: -50°C to +150°C STRESS METHOD: Air to Air LONGEST STRESS: 1000 Cycles

D. J. T.			— Failures P	er Sample —	
Device Type		100 сус	500 cyc	1K cyc	% Failures
NMOS DIP					
MC68661		0/114	0/114	0/114	0.00
MC68901		0/38	0/38	0/38	0.00
	TOTAL	0/152	0/152	0/152	0.00
HMOS DIP					
MC6801		0/231	0/231	0/231	0.00
MC6801U4		0/77	0/77	0/77	0.00
MC68000		0/114	0/114	0/107	0.00
MC68008		0/38	0/38	1/38	2.63
MC68230		0/38	0/38	1/38	2.63
MC68681		0/112	0/111	0/111	0.00
	TOTAL	0/610	0/609	2/602	0.33
HMOS PLCC					
MC68HC11		0/384	0/384	0/384	0.00
MC68705R3		0/107	0/107	0/107	0.00
CUSTOM G		0/737	1/737	0/736	0.14
CUSTOM E	)	0/154	0/154	0/154	0.00
	TOTAL	0/1382	1/1382	0/1381	0.07
HMOS PLCC					
MC68HC11A8		0/80	0/80	0/80	0.00
MC68881	1	1/76	0/75	0/75	1.32
CUSTOM E		2/198	2/195	1/191	2.53
CUSTOM G		0/308	0/308	0/308	0.00
	TOTAL	3/662	2/658	1/654	0.92

# Table 2-12. Temperature Cycle Test GRAND TOTAL

TEMPERATURE: -50°C to +150°C STRESS METHOD: Air to Air LONGEST STRESS: 1000 Cycles

B	— Failures Per Sample —			
Device Type	100 сус	500 cyc	1K cyc	% Failures
NMOS	0/152	0/152	0/152	0.00
HMOS	0/1992	1/1991	2/1983	0.15
HCMOS	3/662	2/658	1/654	0.92
PLCC	3/2044	3/2040	1/2035	0.34
DIP	0/762	0/761	2/754	0.27
GRAND TOTAL	3/2806	3/2801	3/2789	0.32




Figure 2-5. Temperature Cycle Trend Chart

#### Thermal Shock Test

The objective of thermal shock testing is the same as that for temperature cycle testing — to emphasize differences in expansion coefficients for components of the packaging system. However, thermal shock provides additional stress in that the device is exposed to a sudden change in temperature due to the transfer time of ten seconds maximum as well as the increased thermal conductivity of a liquid ambient. Devices are placed in a flourocarbon bath and cooled to  $-65^{\circ}$ C. After being held in the cold chamber for five minutes minimum, the devices are transferred to an adjacent chamber filled with flourocarbon at  $+150^{\circ}$ C for an equivalent time. Two five minute dwells plus two ten second transitions constitute one cycle. Test duration is normally for 1000 cycles with some tests being extended to look for longer term effects.

Table 2-13 lists the results of the thermal shock test and Table 2-14 lists the grand total of Table 2-13. Figure 2-6 shows the trend chart for the thermal chart for the thermal shock test.

Table 2-13. Thermal Shock Test

TEMPERATURE: -65°C to +150°C STRESS METHOD: Liquid to Liquid LONGEST STRESS: 1000 Cycles

Davisa Tuna			— Failures P	er Sample —	
Device Type		100 сус	500 cyc	1К сус	% Failures
NMOS DIP					
MC2674		0/34	0/34	0/34	0.00
MC3870		0/135	2/135	0/34	1.48
MC6800	i	0/34	0/34	0/34	0.00
MC6802	1	0/34	0/34	0/34	0.00
MCM6810		0/34	0/34	0/34	0.00
MC6846	1	0/34	0/34	0/29	0.00
MC6850		0/68	0/68	0/67	0.00
MC68488		0/34	0/34	0/34	0.00
MC68661		0/68	0/68	1/68	1.47
IVICO800 I	}	0/66		1/00	1.47
	TOTAL	0/475	2/474	1/467	0.64
IMOS DIP	[				1
MC6801		0/432	0/431	0/431	0.00
MC6803U4		0/68	0/68	0/68	0.00
MC6804J2		0/343	0/343	0/343	0.00
MC6804P2		0/34	0/34	0/34	0.00
					0.00
MC6805P2		0/68	0/68	0/68	
MC6805P4		0/34	0/34	0/34	0.00
MC6805P6	1	0/432	4/432	0/428	0.93
MC6805R3	i i	0/34	0/34	0/34	0.00
MC6805S2	1	0/68	0/68	0/68	0.00
MC6805S3	ļ	0/34	0/34	2/32	5.88
MC6805T2	1	0/34	0/34	0/34	0.00
	1				
MC68661		0/34	0/34	0/33	0.00
MC68681	1	0/102	0/102	0/95	0.00
MC68901		0/33	0/34	0/33	0.00
	TOTAL	0/1750	4/1750	2/1735	0.34
HMOS CERAMIC					
MC6801L	}	0/38	0/38	0/37	0.00
MC6850	1	0/38	0/38	0/37	0.00
MC68000L	ì	0/38	0/36	0/36	0.00
MC68010R	1	0/38	0/38	0/38	0.00
MC68451L	-	0/38	0/38	0/36	0.00
	TOTAL	0/190	0/188	0/184	0.00
ICMOS DIP					
XC68HC01		0/34	0/34	0/34	0.00
	)				
MC68HC05C8	-	0/68	0/68	0/68	0.00
	TOTAL	0/102	0/102	0/102	0.00
HMOS PLCC					
MC68HC11		0/615	2/614	0/612	0.33
HCMOS CERAMIC					
MC68020R		0/462	0/461	1/459	0.22
MC68881R	1	0/402	0/205	0/199	0.00
		<del></del>			
	TOTAL	0/667	0/666	1/658	0.15
CMOS DIP					
MC146805G2	1	0/34	0/34	0/31	0.00
MC146805F2	1	0/68	0/68	0/68	0.00
MC14680312 MC146818		0/34	0/34	0/33	0.00
MC146823	İ	0/34	0/34	0/34	0.00
	TOTAL	0/170	0/170	0/166	0.00

#### Table 2-14. Thermal Shock Test GRAND TOTAL

TEMPERATURE: -65°C to +150°C STRESS METHOD: Liquid to Liquid LONGEST STRESS: 1000 Cycles

Davis Ton		— Failures Per Sample —			
Device Type	100 сус	500 cyc	1K cyc	% Failures	
NMOS	0/475	2/474	1/467	0.64	
HMOS	0/1941	4/1938	2/1919	0.31	
CMOS	0/170	0/170	0/166	0.00	
HCMOS	0/769	0/768	1/760	0.13	
PLCC	0/615	2/614	0/612	0.33	
DIP	0/3355	6/3350	4/3312	0.30	
PLASTIC	0/3113	8/3110	3/3082	0.35	
CERAMIC	0/857	0/854	1/842	0.12	
GRAND TOTAL	0/3970	8/3964	4/3924	0.30	




Figure 2-6. Thermal Shock Trend Chart

#### **Data Retention Test**

Data retention testing or high temperature storage is performed to measure the stability of the programmed EPROM and EEPROM devices during storage at elevated temperatures with no electrical stress applied. The devices are stored at an ambient of 150°C. An acceleration of charge loss from the storage cell is the expected result. All groups are typically tested to 1008 hours.

Table 2-15 lists the results and the grand total of the data retention test. Figure 2-7 shows the trend chart for the data retention bake test.

Table 2-15. Data Retention Test

TEMPERATURE: 150°C

LONGEST STRESS: 1008 Hours

D: T		— Failures P	er Sample —	
Device Type	168 Hrs.	504 Hrs.	1008 Hrs.	% Failures
HMOS CERAMIC MC1468705F2 MC68701U4 MC68705R3 MC68704P2 MC68701	0/78 0/44 0/45 0/442 0/45	0/78 0/44 0/45 0/442 0/45	0/78 0/44 0/45 0/442 0/45	0.00 0.00 0.00 0.00 0.00
TOTAL	0/654	0/654	0/654	0.00
HMOS DIP MC68000	0/100	0/100	0/100	0.00
HMOS PLCC MC68705R3	1/2044	0/2043	1/2043	0.10
HCMOS PLCC XC68HC11A8* MC68HC11A8*	1/385 2/1668 3/2053	0/381 2/1667 <b>2/2048</b>	0/377 2/1665 <b>2/2042</b>	0.26 0.36 0.34
HMOS HCMOS	1/2798 3/2053	0/2797 2/2048	1/2797 2/2042	0.07 0.3 45
GRAND TOTAL	4/4851	2/4845	3/4839	0.19

<sup>\*</sup>These EEPROM units were prestressed through 10K write/erase cycles.




Figure 2-7. Data Retention Bake Trend Chart

### **EEPROM Write/Erase Cycling Test**

The write/erase endurance test measures EEPROM cell operation over an expected life time. All cells are alternately cycled for 10,000 cycles between an erased state "1" and a write state "0" at the device high temperature specification of 85°C. The most common failure mode is failure to write a "0" within the 10 msec specification limit.

Table 2-16 lists the results and grand total of the EEPROM write/erase cycling test. Table 2-17 lists the average outgoing quality from year 1979 through 1987.

## Table 2-16. EEPROM Write/Erase Cycling Test

VOLTAGE: 5.5 Volts TEMPERATURE: 85°C

LONGEST STRESS: 10K Cycles

Davisa Toma			— Failures P	er Sample —		
Device Type	1K cyc	2K cyc	5К сус	8К сус	10K cyc	Failure
HCMOS PLCC						
XC68HC11A8 (Mask: 1B96D)	1/288	1/287	3/286	0/283	1/283	2.10
XC68HC11A8	3/642	2/633	2/629	2/627	0/625	1.42
(Mask: 2B96D) MC68HC11A8 (Mask: 2B96D)	1/314	1/313	0/312	0/312	0/312	0.64
MC68HC11A8 (Mask: 7B96D)	3/1289	0/1286	0/1286	1/1286	1/1285	0.39
TOTAL	8/2533	4/2519	5/2513	3/2508	2/2505	0.87
	1	Vrite/Erase Cycli	ng Failure Rate Ca	alculation		
Device Typ	ре	Test Device	85°C Device Hrs.	70°C Equiv. Device cyc <sup>1</sup>	Failures	% 1K cyc 0.53 eV <sup>2</sup>
HCMOS PLCC						
MC68HC11A8		1244	12,440,000	2.58 × 10 <sup>7</sup>	17	0.090
(Mask: 1 & 2B96D) MC68HC11A8 (Mask: 7B96D (Currer	nt Mask))	1289	12,900,000	2.67 × 10 <sup>7</sup>	5	0.035
GRAND TOTAL		2533	25,340,000	5.24×10 <sup>7</sup>	22	0.056

<sup>1)</sup> Activation energy used in equivalent device cycle calculation is  $0.53~{\rm eV}.$  2) 90% confidence.

Table 2-17. Average Outgoing Quality

Time Frame	Goal (PPM)	Electrical AOQ (PPM) Actual	Visual/Mech. AOQ (PPM) Actual
Year 1979	3000	(~)4000	(∼)4500
Year 1980	2500	(~)2000	(∼)2500
Year 1981	1500	1725	1920
Year 1982	900	717	1103
Year 1983	425	383	380
Year 1984	200	419	403
Year 1985	80	272	137
Year 1986	50	291	509
Year 1987	50	232	190

#### RESULTS AND CONCLUSION

The 1987 Microprocessor Reliability results indicate that the major product lines have excellent overall reliability performance. The reliability performance of our products is evaluated through extensive stress/testing which includes life test, temperature cycle, thermal shock, THB, autoclave, and data retention bake. This year's results indicate there are many areas where significant gains were made in reliability performance as compared to the 1986 results.

The overall High Temperature Operating Life test result for the year was excellent with a failure rate of 117 FITs compared to the 1986 yearly total of 264 FITs (based on 0.7 eV). Failure rate improvements were seen in all of the key process technologies during the year. The life test failure rate for NMOS was 91 FITs which is a 55% improvement compared to the previous yearly results. The HMOS failure rate improved to a 127 FIT level as compared to the 467 FIT level this technology achieved in 1986. The HCMOS failure rate was 224 FITs which is a 16% improvement in the 1986 figure. The 5 micron CMOS technology achieved a failure rate of 125 FITs which is excellent and a significant improvement over 1986.

The environmental results for 1987 indicate that our products lines are capable of meeting rigid environmental extremes with very low failure rates. The actual stress results for the various thermal cycling and moisture tests are detailed below.

The temperature cycle results for 1987 improved to an overall **0.43**% cumulative failure rate through 1000 cycles. This is a **51**% gain over the 1986 figures. Thermal shock results for this period also improved substantially to a **0.30**% level. These figures are excellent.

Both temperature humidity bias and autoclave produced improved failure rate performance during 1987. Temperature humidity bias achieved a **0.16**% cumulative failure rate through 1008 hours. The autoclave test for this time frame resulted in a **0.11**% figure which is a **56**% improvement over 1986.

Data retention bake, which is used to evaluate the ability of the MCU EPROM and EEPROM devices to store charge over an extended period of time, has a cumulative percent fallout of **0.19**%. This figure has improved **42**% during 1987 as compared to the previous years results.

Write/erase cycling, which was begun this year to measure the MCU EEPROM arrays operational endurance over an expected life time, resulted in an overall failure rate of 0.056%/1K cycles at 70°C. The most recent material evaluated in the 4th quarter of 1987 achieved a 0.035%/1K cycles failure rate.

Average Outgoing Quality levels for both electrical and visual/mechanical performance improved for 1987. The yearly figures are **232** ppm for electrical and **190** ppm for visual/mechanical.

In summary, the Motorola Microprocessor Product Group's products are achieving very high levels of reliability and quality performance. Improvements in many key areas have been made during the course of the year, and as a group our goal will be to continually upgrade the Reliability and Quality of our products.

For more information, contact Microprocessor Reliability Engineering at 512/440-2530 or write to:

Microprocessor Reliability Engineering Motorola Inc. 6501 William Cannon Drive West Austin, Texas 78735-8598

#### **FAILURE RATE CALCULATIONS**

Environmental tests are designed to measure device resistance to unusual and severe stress not expected under normal operating conditions. Device performance under these conditions is expressed as a percent of devices defective and compared to previous results. Life tests, on the other hand, accelerate the use conditions of the device with temperature and voltage in a manner which is more quantitatively correlatable to system operation. Life test failure rates are expressed as failures per unit time and are calculated using established principles or probability and statistics.

The principles of reliability engineering have indicated that failure rates for semiconductor devices will take the form of the "bathtub" curve (Figure 2-8).




Figure 2-8. Device Failure Rate as a Function of Time

The following three regions are represented in the curve:

- 1. Infant Mortality a region of high bur rapidly declining failure rates, usually associated with manufacturing defects.
- 2. Random Failures a region of low, random failures caused by more subtle defects. This area of the curve represents the useful part of device life.
- 3. Wearout a region of rapidly rising failure rates related to device wearout. Most semiconductors will not reach this stage before they are replaced because of changes in technology.

Techniques for calculating life test failure rates assume that the devices being tested have passed infant mortality and entered the stable random failure portion of the life curve. Failures which occur in this area are few and are known to approximate specific probability distributions. These probability distributions are used to calculate sample failure rates which can be projected to the population in general through the application of confidence limits. Techniques used to calculate life test failure rates for micorprocessors are discussed below.

A failure rate for any sample of life tested devices can be determined by dividing the number of failures by the number of device hours. However, this rate will apply to that sample only. Ff you are interested in projecting from the sample to the population in general, you must establish confidence limits. The application of confidence limits is a statement of how "confident" you are that the sample failure rate approximates that for the population in general. To obtain rates with different confidence levels, it is necessary to make use of specific probability distributions which take the same form as the actual failure distribution.

It has been determined that failures in semiconductors that have entered the middle portion of the bathtub curve will approximate a Poisson distribution; this distribution applies when one has a large sample with an extremely small number of events of interest, such as device failures. Given a Poisson failure process, a Chi-Square distribution can be used to establish confidence limits for failure rates. R&QA Engineering has determined that the following general formula, which utilizes values from a Chi-Square table, can be used to calculate failure rates for semiconductors:

$$\lambda \leq X^2 \frac{(\alpha , d.f)}{2t} \tag{1}$$

where:

$$\begin{array}{ll} \lambda & = \text{Failure Rate} \\ x^2 & = \text{Chi-Square Function} \\ \alpha & = \frac{100 - \text{Confidence Level}}{100} \\ \text{d.f.} & = \text{Degrees of Freedom} = 2\text{r} + 2 \\ \text{r} & = \text{Number of Rejects} \\ \text{t} & = \text{Device Hours} \end{array}$$

To calculate the failure rate, first determine the level of confidence you require and calculate degrees of freedom. Select the Chi-Square value for a Chi-Square distribution table with the appropriate degrees of freedom and confidence level. Divide that value by twice the actual device hours, at the temperature of interest.

The above formula applies for calculating a device failure rate, provided that the test is conducted at system temperature. However, since we are unable to observe long-term effects which develop over time, the test is accelerated through the application of a high temperature. In oder to calculate a failure rate at the ambient temperature of a system, a factor must be supplied to compensate for the acceleration. The factor (Fa) which equates test temperature with rated temperature is derived from the Arrhenius relationship:

Fa = exp(
$$(\phi/k)$$
 •  $\frac{(1-1)}{Tr}$   $\frac{1}{Tt}$  (2)

where:

Fa = Acceleration Factor
 φ = Activation Energy, eV
 k = Boltzman's Constant, 8.62 × 10<sup>-5</sup> eV/K
 Tr = Junction Temperature, K at the Rated Ambient of 70°C
 Tt = Junction Temperature, K at the Life Test Ambient of 125°C

Motorola uses 70°C for the system temperature (To) to more closely approximate the actual temperature of the device during system operation and to supply a degree of conservatism to the failure rate calculation.

Motorola uses an activation energy value of 0.7 electron volt. A 0.7 eV was selected as an average value because a variety of different failure mechanisms exist for microprocessor and other VLSI

devices, with activation energies ranging from 0.40 eV for oxide related failures to 1.0 eV or greater for contamination and metal related failures. Tr and Tt of the equation are the average junction temperatures present at the rated and test ambients. Motorola uses junction, rather than ambient temperature, because they produce acceleration factors that are more conservative and representative of actual conditions. These temperatures are calculated as follows:

$$T_{J} = T_{A} + P_{D} \cdot \theta_{J} A \tag{3}$$

where:

TJ = Junction Temperature, °C

TA = Ambient Temperature, °C
PD = Average Power Dissipation, Watts

θJA = Thermal Resistance — Junction to Ambient,

°C Per Watt

Once this step has been completed, the acceleration factor can be calculated and applied as a multiplier to the number of device test hours under accelerated test conditions to determine the equivalent number of hours at rated operating conditions. To determine the failure rate at the operating temperature use equation (1) substituting the equivalent device hours at rated temperature for t in the equation.

Equation (1) provides a failure rate expressed in percent per thousand hours. This number, stated as a percentage per each thousand hours of operation, is one way Motorola R&QA Engineering expresses failure rates for Microprocessors. One other way of expressing failure rates is Failures In Time (FITs) which refers to failed units per  $10^9$  device hours (1 FIT= $\lambda \times 10^4$ ).

Mean Time To Failure (MTTF) is another parameter frequently used to express failure rates. MTTF is the average time to a failure of a nonrepairable item such as a semiconductor and is expressed as the reciprocal of the failure rate:

$$MTTF = \frac{1}{\lambda}$$
 (4)

# Data Sheets Volume I and II

This chapter (found in both Volume I and Volume II) contains the data sheets for the Microprocessors, Microcontrollers, and Peripheral devices. For information on packaging, refer to Chapter 4. Ordering forms are located in Chapter 6.

# MC2672

# Advance Information

# Programmable Video Timing Controller (PVTC)


The MC2672 programmable video timing controller (PVTC) is a programmable device designed for use in CRT terminals and displays systems that employ raster scan techniques. The PVTC generates the vertical and horizontal timing signals necessary for the display of interlaced or non-interlaced data on a CRT monitor. It provides consecutive addressing to a user specified display buffer memory domain and controls the CPU-display buffer interface for various buffer configuration modes. A variety of operating modes, display formats, and timing profiles can be implemented by programming the control registers in the PVTC. Applications include CRT terminals, word-processing systems, small business computers, and home computers.

- 4 MHz Character Rate
- Up to 256 Characters Per Row
- 1 to 16 Raster Lines Per Character Row
- Up to 128 Character Rows Per Frame
- Programmable Horizontal and Vertical Sync Generators
- Interlaced or Non-Interlaced Operation
- Up to 16K RAM Addressing for Multiple Page Operation
- Automatic Wraparound of RAM
- Addressable, Incrementable, and Readable Cursor
- Programmable Cursor Size, Position, and Blink
- Split Screen and Horizontal Scroll Capability
- Light Pen Register
- Selectable Buffer Interfce Modes
- Dynamic RAM Refresh
- Completely TTL Compatible
- Single +5-Volt Power Supply
- Power-On Reset Circuit

3

This document contains information on a new product. Specifications and information herein are subject to change without notice.

#### **BLOCK DIAGRAM**



### ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to $+7.0$	V
Input Voltage	V <sub>in</sub>	-0.3 to $+7.0$	V
Operating Temperature Range	TA	0 to 70	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Rating
Thermal Resistance Plastic Package	θJA	50	°C/W

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. For proper operation it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $\text{GND} = (V_{in} \text{ or } V_{out}) = V_{CC}$ . Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ).

#### **POWER CONSIDERATIONS**

The average chip-junction temperature, T<sub>J</sub>, in °C can be obtained from:

$$T_{,j} = T_{A} + (P_{D} \cdot \theta_{,jA}) \tag{1}$$

where:

 $\begin{array}{ll} T_{\mbox{$\mbox{$\Lambda$}$}} &= \mbox{Ambient Temperature, } ^{\mbox{$\mbox{$\mbox{$\circ$}$}$}} C \\ \theta_{\mbox{$\mbox{$\mbox{$\partial$}$}} &= \mbox{Package Thermal Resistance,} \\ & \mbox{Junction-to-Ambient, } ^{\mbox{$\mbox{$\mbox{$\circ$}$}$}} C/W \\ \end{array}$ 

PD = PINT + PPORT

PINT = ICC × VCC, Watts — Chip Internal Power

PPORT = Port Power Dissipation, Watts — User Determined

For most applications PPORT<PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

$$P_D = K \div (T_J + 273^{\circ}C)$$
 (2)

Solving equations (1) and (2) for K gives:

$$K = P_{D^{\bullet}}(T_{A} + 273^{\circ}C) + \theta_{JA} \cdot P_{D}^{2}$$
 (3)

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving equations (1) and (2) iteratively for any value of  $T_A$ 

#### DC ELECTRICAL CHARACTERISTICS ( $T_A = 0$ °C to 70°C, $V_{CC} = 5.0 \text{ V } \pm 5\%$ )

Parameter	Symbol	Min	Max	Unit
Input Low Voltage	VIL	-0.3	0.8	V
Input High Voltage	VIH	2.0	Vcc	V
Output Low Voltage (I <sub>Load</sub> = 2.4 mA)	VOL	_	0.4	V
Output High Voltage (Except INTR Output) I <sub>Load</sub> = -200 μA	Voн	2.4	_	V
Input Leakage Current V <sub>in</sub> =0 to V <sub>CC</sub>	lin	- 10	10	μА
Hi-Z (Offstate) Input Current V <sub>In</sub> =0.4 to 2.4 V	ITSI	- 10	10	μΑ
INTR Open-Drain Output Leakage Current VOH = 2.4 VCC	<sup>I</sup> LOH		10	μΑ
Internal Power Dissipation	PINT	_	800	mW

NOTE: All voltage measurements are referenced to ground. All time measurements are at the 0.8 V to 2.0 V level for inputs and outputs. Input levels are 0.4 V to 2.4 V.


AC ELECTRICAL CHARACTERISTICS — BUS TIMING (TA = 0° to 70°C, V<sub>CC</sub> = 5.0 V ±5%, See Note 1)

		MC26	572B3	MC2	572B4	
Parameter	Symbol	Min	Max	Min	Max	Unit
A0-A2 Setup Time to W, R Low	tAS	30	_	30	_	ns
A0-A2 Hold Time from W, R High	t <sub>AH</sub>	0 .	_	0	_	ns
CE Setup Time to W, R Low	tCS	0		0	_	nŝ
CE Hold Time from W, R High	tCH	0		0		ns
W, R Pulse Width	t <sub>RW</sub>	250	-	250	-	ns
Data Valid after R Low	t <sub>DD</sub>	_	200	_	200	ns
Data Bus Floating after R High	tDF	_	100	_	100	ns
Data Setup Time to W High	tDS	150	-	150	_	ns
Data Hold Time from W High	tDH	10	-	5	_	ns
High Time from CE to CE (see Note 2)  Consecutive Commands	tcc	600	_	600	,—	ns
Other Commands		300		300	-	ns

#### NOTES:

- Timing is illustrated and specified referenced to W and R inputs. Device may also be operated with CE as the "strobing" input. In this ase, all timing specifications apply referenced to falling and rising edges of CE.
- 2. This specification requires that the  $\overline{\text{CE}}$  input be negated (high) between read and/or write cycles.
- 3. All voltage measurements are referenced to ground. All time measurements are at the 0.8 V to 2.0 V level for inputs and outputs. Input levels are 0.4 V to 2.4 V.

#### **BUS TIMING DIAGRAM**




AC ELECTRICAL CHARACTERISTICS — CHARACTER CLOCK TIMING (TA = 0°C to 70°C, V<sub>CC</sub> = 5.0 V ±5%, See Note 1)

		MC2672B3		M26		
Parameter	Symbol	Min	Max	Min	Max	Unit
CCLK Period	tCCP	370	_	250	_	ns
CCLK High Time	<sup>t</sup> CCH	125	_	100	_	ns
CCLK Low Time	tCCL	125		100	_	ns
Output Delay Time from <u>CCLK</u> Edge DADD0-DADD13, <u>BCE, WDB, RDB,</u> MBC BLANK, HSYNC, VSYNC/CSYNC, CURSOR, <u>BEXT, BREO, BACK</u>	tCCD	40 40	175 225	40 40	150 200	ns

#### NOTES:

- 1. BCE, WDB, and RDB delays track each other within 10 nanoseconds. Also, these output delays will tend to follow the direction (minimum/maximum) of DADD0-DADD13 delays.
- 2. All voltage measurements are referenced to ground. All time measurements are at the 0.8 V to 2.0 V level for inputs and outputs. Input levels are 0.4 V to 2.4 V.

#### CHARACTER CLOCK TIMING DIAGRAM



#### NOTES:


- 1. DADDO-DADD13, BLANK, HSYNC, CSYNC/VSYNC, CURSOR, BEXT, BREQ, BCE, MBC, BACK.
- 2. BCE changes state on both CCLK edges.

#### AC ELECTRICAL CHARACTERISTICS — OTHER TIMINGS (TA = 0°C to 70°C, V<sub>CC</sub> = 5.0 V ±5%)


		MC2672B3		MC2672B4			
Parameter	Symbol	Min :	Max	Min	Max	Unit	
READY/RDFLG Low from W HIGH	tRDL	_	t <sub>CCP</sub> + 30	_	t <sub>CCP</sub> + 30	ns	
BACK High from PBREQ Low	†BAK	_	225	_	200	ns	
BEXT High from PBREQ High	tBXT		225	_	200	ns	
Light Pen Strobe Setup Time to CCLK Low	tLPS	120		120	_	ns	
Light Pen Strobe Hold Time from CCLK Low	tLPH	- 10	_	- 10	-	ns	
INTR Low from CCLK Low	tIRL	-	225		200	ns	
INTR High from W, R High	tirh	_	600	_	600	ns	


#### NOTES:

- 1. Timing is illustrated and specified referenced to W and R inputs. Device may also be operated with CE as the "strobing" input. In this case, all timing specifications apply referened to falling and rising edges of CE.
- All voltage measurements are referenced to ground. All time measurements are at the 0.8 V to 2.0 V level for inputs and outputs. Input levels are 0.4 V to 2.4 V.





#### OTHER TIMING DIAGRAMS (Continued)





#### COMPOSITE SYNC TIMING DIAGRAM





#### NOTES:

- 1. In non-interlaced operation the even field is repeated continuously, and the odd field is not.
- 2. Interlaced operation the even field alternates with the odd field.
- 3. All voltage measurements are referenced to ground. All time measurements are at the 0.8 V to 2.0 V level for inputs and outputs. Input levels are 0.4 V to 2.4 V.

#### SIGNAL DESCRIPTION

The input and output signals for the PVTC are described in the following paragraphs.

#### V<sub>CC</sub> AND GND

Power is supplied to the PVTC using these two pins. V<sub>CC</sub> is the +5 volts  $\pm5\%$  power input and GND is the ground connection.

#### ADDRESS LINES (A0-A2)

These lines are used to select PVTC internal registers for read/write operations and for commands.

#### DATA BUS (D0-D7)

These lines comprise the 8-bit bidirectional three-state data bus. Bit 0 is the least significant bit and bit 7 is the most significant bit. All data, command, and status transfers between the CPU and the PVTC take place over this bus. The direction of the transfer is controlled by the read and write inputs when the chip enable input is low. When the chip enable input is high the data bus is in the high-impedance state.

#### READ STROBE (R)

This pin is an active low input. A low on this pin while chip enable is low causes the contents of the register selected by A0-A2 to be placed on the data bus. The read cycle begins on the falling edge of  $\overline{\rm R}$ .

#### WRITE STROBE (W)

This pin is an active low input. A low on this pin while chip enable is also low causes the contents of the data bus to be transferred to the register selected by A0-A2. The transfer occurs on the rising edge of  $\overline{W}$ .

#### CHIP ENABLE (CE)

This pin is an active low input. When low, data transfers between the CPU and the PVTC are enabled on D0-D7 as controlled by the  $\overline{W}$ ,  $\overline{R}$ , and A0-A2 inputs. When  $\overline{CE}$  is high, the PVTC is effectively isolated from the data bus and D0 through D7 are placed in the high-impedance state.

#### CHARACTER CLOCK (CCLK)

This pin is the timing signal derived from the video dot clock which is used to synchronize the PVTC's timing functions.

#### HORIZONTAL SYNC (HSYNC)

This pin is an active high output which provides video horizontal sync pulses. The timing parameters are programmable.

#### VERTICAL SYNC/COMPOSITE SYNC (VSYNC/CSYNC)

A control bit selects either vertical or composite sync pulses on this active high output. When CSYNC is selected, equalization pulses are included. The timing parameters are programmable.

#### BLANK (BLANK)

This active high output defines the horizontal and vertical borders of the display. Display control signals which are output on DADD3 through DADD13 are valid on the trailing edge of BLANK.

#### CURSOR GATE (CURSOR)

This active high output becomes active for a specified number of scan lines when the address contained in the cursor registers matches the address output on the display address (DADD0 through DADD13). The first and last lines of the cursor and a blink option are programmable.

#### INTERRUPT REQUEST (INTR)

This pin is an open-drain output which supplies an active low interrupt request from any of five maskable sources. This pin is inactive after power-on reset or a master reset command.

#### LIGHT PEN STROBE (LPS)

This positive edge triggered input indicates a light pen 'hit' causing the current value of the display address to be strobed into the light pen register.

#### HANDSHAKE CONTROL 1 (CTRL1)

In independent mode, this pin provides an active low write data buffer  $(\overline{WDB})$  output which strobes data from the interface latch into the display memory. In transparent and shared modes, this is an active low processor bus request  $(\overline{PBREQ})$  input which indicates that the CPU desires to access the display memory. This pin must be tied high when operating in row-buffer mode.

#### HANDSHAKE CONTROL 2 (CTRL2)

In independent mode, this pin provides an active low read data buffer  $(\overline{RDB})$  output which strobes data from the display memory into the interface latch. In transparent and shared modes, CTRL2 is an active low bus external enable  $(\overline{BEXT})$  output which indicates that the PVTC has relinquished control of the display memory (DADD0-DADD13 are in the high-impedance state) in response to a CPU bus request.  $\overline{BEXT}$  also goes low in response to a ''display off and float DADD'' command. In row-buffer mode, CTRL2 is an active low bus request  $(\overline{BREQ})$  output which halts the CPU during a line DMA.

#### HANDSHAKE CONTROL 3 (CTRL3)

In independent mode, this pin provides the active low buffer chip enable  $(\overline{BCE})$  signal to the display memory. In transparent and shared modes, CTRL3 provides an active low bus acknowledge  $(\overline{BACK})$  output which serves as a ready signal to the CPU in response to a processor bus request. In row buffer mode, CTRL3 is an active high memory bus control (MBC) output which configures the system for the DMA transfer of one row of character codes from system memory to the row display buffer.

#### **DISPLAY ADDRESS (DADD0-DADD13)**

The display address is used by the PVTC to address up to 16K of display memory. These outputs are floated at various times depending on the buffer mode. Various control signals are multiplexed on DADD3 through DADD13 and are valid at the trailing edge of BLANK. The following paragraphs describe these control signals.

**LINE INTERLACE (DADD3/LI)** — Replaces DADD4/LA0 as the least significant line address for interlaced sync and video applications. A low indicates an even row of an even field or an odd row of an odd field.

LINE ADDRESS (DADD4-DADD7/LA0-LA3) — Provides the number of the current scan line within each character row

LINE ZERO (DADD8/LNZ) — Asserted before the first scan line in each character row.

**LIGHT PEN LINE (DADD9/LPL)** — Asserted before the scan line which matches the programmed light pen line position (line three, five, seven, or nine).

**UNDERLINE (DADD10/UL)** — Asserted before the scan line which matches the programmed underline position (line 0 through 15).

**BLINK FREQUENCY (DADD11/BLINK)** — Provides an output divided down from the vertical sync rate.

ODD FIELD (DADD12/ODD) — Active high signal which is asserted before each scan line of the odd field when interlace is specified.

 ${\bf LAST\ LINE\ (DADD13/LL)}-{\bf Asserted\ before\ the\ last\ scan}$  line of character row.

#### **FUNCTIONAL DESCRIPTION**

The following paragraphs describe the major blocks (databus buffer, interface logic, operation control, timing, display control, and buffer control) which comprise the PVTC.

#### **DATA-BUS BUFFER**

The data-bus buffer provides the interface between the external and internal data buses. It is controlled by the operation control block to allow read and write operations to take place between the controlling CPU and the PVTC.

#### **INTERFACE LOGIC**

The interface logic contains address decoding and read and write circuits to permit communications with the microprocessor via the data-bus buffer. The functions performed by the CPU read and write operations are as shown in Table 1.

#### TABLE 1 - PVTC ADDRESSING

A2	A1	. A0	Read (R=0)	Write ( <del>W</del> = 0)
0	.0	0	Interrupt Register	Initialization Registers*
0	0 .	1	Status Register	Command Register
0	1	0	Screen Start Address Lower Register	Screen Start Address Lower Register
0	1	1	Screen Start Address Upper Register	Screen Start Address Upper Register
1	0	0	Cursor Address Lower Register	Cursor Address Lower Register
1	0	1	Cursor Address Upper Register	Cursor Address Upper Register
1	1	0	Light Pen Address Lower Register	Display Pointer Address Lower Register
1	1	-1	Light Pen Address Upper Register	Display Pointer Address Upper Register

<sup>\*</sup>There are 11 initialization registers which are accessed sequentially via a simple address. The PVTC maintains an internal pointer to these registers which is incremented after each write at this address until the last register (IR10, the split-screen register) is accessed. The pointer then continues to point to the split-screen register. Upon power-up or a master reset command, the internal pointer is reset to point to the first register (IR0) of the initialization register group. The internal pointer can also be preset to any register of the group via the "load IR address pointer" command.

#### **OPERATION CONTROL**

The operation control section decodes configuration and operation commands from the CPU and generates appropriate signals to other internal sections to control the overall device operation. It contains the timing and display registers which configure the display format and operating modes, the interrupt logic, and the status register which provides operational feedback to the CPU.

#### TIMING

The timing section contains the cursors and decoding logic necessary to generate and monitor timing outputs and to control the display format. These timing parameters are selected by programming of the initialization registers.

#### DISPLAY CONTROL

The display control section generates linear addressing of up to 16K bytes of display memory. Internal comparators limit the portion of the memory which is displayed to programmed values. Additional functions performed in this section include cursor positioning, storage of light pen "hit" locations, and address comparisons required for generation of timing signals and the split-screen interrupt.

#### **BUFFER CONTROL**

The buffer control section generates three signals which control the transfer of data between the CPU and the display buffer memory. Four system configurations requiring four different handshaking schemes are supported. These are described in SYSTEM CONFIGURATIONS.

#### SYSTEM CONFIGURATIONS

Figure 1 illustrates the block diagram of a typical display terminal that uses an MC2672, character ROM, a keyboard interface, and an attribute controller. In this system, the CPU examines inputs from the data communications line and the keyboard and places the data to be displayed in the display buffer memory. The buffer is typically a RAM wich holds the data for a single or multiple screenload (page) or for a single character row.

The PVTC supports four common system configurations of display buffer memory, designated the independent, transparent, shared, and row-buffer modes. The first three

modes utilize a single or multiple page RAM and differ primarily in the means used to transfer display data between the RAM and the CPU. The row-buffer mode makes use of a single row buffer (which can be shift register or a small RAM) that is updated in real time to contain the appropriate display data.

The user program bits 0 and 1 of IR0 to select the mode best suited for the system environment. The CNTRL1-CNTRL3 outputs perform different functions for each mode and are named accordingly in the description of each mode given in the following paragraphs.

#### INDEPENDENT MODE

The CPU-to-RAM interface configuration for this mode is illustrated in Figure 2. Transfer of data between the CPU and display memory is accomplished via a bidirectional latched port and is controlled by the signals read data buffer ( $\overline{\text{RDB}}$ ), write data buffer ( $\overline{\text{WDB}}$ ), and buffer chip enable ( $\overline{\text{BCE}}$ ). This mode provides a non-contention type of operation that does not address the memory directly. The read or write operation is performed at the address contained in the cursor address register or the pointer address register as specified by the CPU. The PVTC enacts the data transfers during blanking intervals in order to prevent visual disturbances of the displayed data.

The CPU manages the data transfers by supply commands to the PVTC. The commands used are:

- 1. Read/write at pointer address.
- Read/write at cursor address (with optional increment of address).
- 3. Write from cursor address to pointer address.

The operational sequence for a write operation is:

- CPU checks RDFLG status bit to assure that any previous operation has been completed.
- CPU loads data to be written to display memory into the interface latch.
- 3. CPU writes address into cursor or pointer registers.
- CPU issues "write at cursor with/without increment" or "write at pointer" command.
- 5. PVTC generates control signals and outputs specified address to perform requested operation. Data is copied from the interface latch into the memory.

PVTC sets RDFLG status to indicate that the write is completed.

Similarly, a read operation proceeds as follows:

- 1. Steps 1, and 3, as above
- CPU issues "read at cursor with/without increment" or "read at pointer" command.
- PVTC generates control signals and outputs specified address to perform requested operation. Data is copied from memory to the interface latch and PVTC sets RDFLG status to indicate that the read is complete.
- CPU checks RDFLG status to see if operation is completed.
- 5. CPU reads data from interface latch.

Loading the same data into a block of display memory is accomplished via the "write from cursor-to-pointer" command:

- CPU checks RDFLG status bit to assure that any previous operation has been completed.
- 2. CPU loads data to be written to display memory into the interface latch.
- CPU writes beginning address of memory block into cursor address register and ending address of block into pointer address register.
- CPU issues "write from cursor-to-pointer" command.

- PVTC generates control signals and outputs block addresses to copy data from the interface latch into the specified block of memory.
- PVTC sets RDFLG status to indicate that the block write is completed.

Similar sequences can be implemented on an interrupt driven basis using the READY interrupt output to advise the CPU that a previously requested command has been completed.

Two timing sequences are possible for the "read/write at cursor/pointer" commands. If the command is given during the active display window (defined as first scan line of the first character row to the last scan line of the last character row), the operation takes place during the next horizontal blanking interval, as illustrated in Figure 3. If the command is given during the vertical blanking interval, or while the display has been commanded blanked, the operation takes place immediately. In the latter case, the execution time for the command is approximately one microsecond plus six character clocks (see Figure 4).

Timing for the "write from cursor-to-pointer" operation is shown in Figure 5. The BLANK output is asserted automatically and remains asserted until the vertical retrace interval following completion of the command. The memory is filed at a rate of one location per two character times, plus a small amount of overhead.





FIGURE 1 - CRT TERMINAL BLOCK DIAGRAM

FIGURE 2 - INDEPENDENT BUFFER-MODE CONFIGURATION






FIGURE 4 — READ/WRITE AT CURSOR/POINTER COMMAND TIMING DIAGRAM (Command Received While Display is Blanked)





FIGURE 5 - WRITE FROM CURSOR-TO-POINTER COMMAND TIMING



#### SHARED AND TRANSPARENT BUFFER MODES

In these modes the display buffer RAM is a part of the CPU memory domain and is addressed directly by the CPU. Both modes use the same hardware configuration with the CPU accessing the display buffer via three-state drivers (see Figure 6). The processor bus request (PBREQ) control signal informs the PVTC that the CPU is requesting access to the display buffer. In response to this request, the PVTC raises bus acknowledge (BACK) until its bus external (BEXT) output has freed the display address and data buses for CPU ac-

cesses. BACK, which can be used as a "hold" input to the CPU, is then lowered to indicate that the CPU can access the buffer.

In transparent mode, the PVTC delays the granting of the buffer to the CPU until a vertical or horizontal blanking interval, thereby causing minimum disturbance of the display. In shared mode, the PVTC will blank the display and grant immediate access to the CPU. Timing for these modes is illustrated in Figures 7, 8, and 9.

FIGURE 6. - PVTC SHARED OR TRANSPARENT BUFFER MODES






FIGURE 7 - TRANSPARENT-BUFFER MODE TIMING



- NOTES:
- 1. PBREQ must be asserted prior to the rising edge of BLANK in order for sequence to begin during that blanking period.

  2. If PBREQ is negated after the next to last CCLK of the horizontal blanking interval, the next scan line will also be blanked.


#### FIGURE 8 - SHARED-BUFFER MODE TIMING



NOTE:

<sup>1.</sup> If PBREQ is negated after the next to last CCLK of the horizontal blanking interval, the next scan line will also be blanked

FIGURE 9 - SHARED AND TRANSPARENT MODE TIMING





#### **ROW-BUFFER MODE**

Figures 10 and 11 show the timing and a typical hardware implementation for the row-buffer mode. During the first scan line (line 0) of each character row, the PVTC halts the CPU and DMA's the next row of character data from the system memory to row-buffer memory. The PVTC then releases the CPU and displays the row-buffer data for the

programmed number of scan lines. The bus-request control (BREQ) signal informs the CPU that character addresses and the memory bus control (MBC) signal will start at the next falling edge of BLANK. The CPU must release the address and data buses before this time to prevent bus contention. After the row of character data is transferred to the CPU,  $\overline{\text{BREQ}}$  returns high to grant memory control back to the CPU.

FIGURE 10 - ROW-BUFFER MODE CONFIGURATION





#### **OPERATION**

After power is applied, the PVTC will be in an inactive state. Two consecutive "master reset" commands are necessary to release this circuitry and ready the PVTC for operation. Two register groups exist within the PVTC: the initialization registers and the display control registers. The initialization registers select the system configuration, monitor timing, cursor shape, display memory domain, and screen format. These are loaded first and normally require no modification except for certain special visual effects. The display control registers specify the memory address of the base character (upper left corner of screen), the cursor position, and the pointer address for independent memory access mode. These usually require modification during operation

After initial loading of the two register groups, the PVTC is ready to control the monitor screen. Prior to executing the PVTC commands which turn on the display and cursor, the user should load the display memory with the first data to be displayed. During operation, the PVTC will sequentially address the display memory within the limits programmed into its registers. The memory outputs character codes to the system character and graphics generation logic, where they are converted to the serial video stream necessary to display

the data on the CRT. The user effects changes to the display by modifying the contents of the display memory, the PVTC display control and command registers, and the initialization registers, if required. Interrupts and status conditions generated by the PVTC supply the "handshaking" information necessary for the CPU to effect the display changes in the proper time frame.

#### INITIALIZATION REGISTERS

There are 11 initialization registers (IR0-IR10) which are accessed sequentially via a single address. The PVTC maintains an internal pointer to these registers which is incremented after each write at this address until the last register (IR10, the split-screen register) is accessed. The pointer then continues to point to the split-screen register. Upon power-up or a master reset command, the internal pointer is reset to point to the first register (IR0) of the initialization register group. The internal pointer can also be preset to any register of the group via the "load IR address pointer" command. These registers are write only and are used to specify parameters such as the system configuration, display format, cursor shape, and monitor timing. Register formats are shown in Figure 12 and described in the following paragraphs.

FIGURE 12 - INITIALIZATION REGISTER FORMATS (Page 1 of 3)

	7	6	5	4	3	2	1	0
IR0		Si	can Lines Pe	r Character Ro	W			
	Not Used	Non-Int	erlaced	Inter	laced	Sync Select	Buffer-Mo	de Select
	0000 = 1 Line 0001 = 2 Lines 0010 = 3 Lines		es es	0000 = Under 0001 = 5 Line 0010 = 7 Line	es es		00 = Indepen 01 = Transpa 10 = Shared 11 = Row	
		1110=15 Lin 1111=16 Lin		1110=31 Lir 1111=Unde				

#### FIGURE 12 — INITIALIZATION REGISTER FORMATS (Page 2 of 3)

	7 .	6	5	4	3	2	1	0			
IR1	Interlace Enable			. Eq	ualizing Const	ant					
	0= Non- Interlace 1= Interlace	0000000 = 1 0000001 = 2	CCLK Cal	Calculated from: EC=0.5 (HACT+HFP+HSYNC+HBP) - 2(HSYNC)							
		11111110 = 12									

	7	6	5	4	3	2	1 .	0	
IR2	Not Used		Horizontal	Sync Width		Hor	izontal Back Po	orch	
		,	0000 = 2	CCLK			000 = 1 CCLK		
	1		0001 = 4	CCLK	001 = 5 CCLK				
			4	•		•			
			1110=3	30 CCLK			110 = 25 CCLK		
			1111 = 32 CCLK 111 = 29 CC						

	7	6	- 5	4	3	2	. 1	0	
IR3	Ver	rtical Front Po	rch		Vei	rtical Back Po	orch		
	000	= 4 Scan Lin	es		0000	0=4 Scan Li	nes		
	001	l=8 Scan Lin	es	00001 = 6 Scan Lines					
		• '				•			
		•				•		1	
	110	)=28 Scan Li	nes		1111	0 = 64 Scan I	_ines		
	111	I = 32 Scan Li	nes		1111	1=66 Scan I	ines		

	7	6	5	4	3	2	11	0
IR4	Character Blink Rate			Active Cha	racter Rows F	er Screen*		
	0=1/16 VSYNC 1=1/32 VSYNC			000	00000 = 1 Row 00001 = 2 Row • 111110 = 127 Ro 111111 = 128 Ro	ows .	,	

<sup>\*</sup>In interlace mode with odd total character rows per screen the last character row will be the programmed scan lines per character row minus one.

	7	6	5	4	3	2	1	0			
IR5				Active Chara	cters Per Row						
-	00000010=2 Characters 00000011=4 Characters										
l					•						
l				111111110 = 2	55 Characters						
				111111111 = 2	56 Characters						

## FIGURE 12 — INITIALIZATION REGISTER FORMATS (Page 3 of 3)

_	7	6	5	4	3	2	1	0
IR6		First Line	of Cursor			Last Line	of Cursor	
		0000 = Sca	an Line 0			0000 = Sc	an Line 0	
1		0001 = Sca	an Line 1			0001 = Sc	an Line 1	
1		•	•			•	•	
1		•	•			•	•	1
		1110 = Sca	an Line 14			1110 = Sc	an Line 14	ŀ
Ĺ		1111 = Sca	an Line 15			1111 = Sc	an Line 15	

	7	6	5	4	3	2	1	0
IR7	Light Pen Line		Cursor Blink	Double Height Char.	Underline Position			
	00 = Scan Line 3 01 = Scan Line 5 10† Scan Line 7 11† Scan Line 9		0 = No 1 = Yes	0 = No 1 = Yes				

	7	6	5	4	3	2	1	0		
IR8		Display Buffer First Address LSBs								
				H''000'						
H"001" = 1 • NOTE: MSBs a										
						Bs are in IR9	[3:0]			
	•									
H"FFE" = 4,094										
				H"FFF	′ = 4,095					

	7	6	5	4	3	2	1	0	
IR9	D	isplay Buffer L	ast Address		Display Buffer First Address MSBs				
	0000 = 1,023 0001 = 2,047								
		•			See IR8				
		1110 = 15 1111 = 16							

	7	6	5	4	3	2	1	0		
IR10	Cursor Blink									
	Rate	Split-Screen Interrupt Row								
	0 = 1/16	0000000 = Row 0								
	VSYNC	0000001 = Row 1								
	1 = 1/32	•								
	VSYNC	. •								
		1111110 = Row 126								
	ļ			11	11111 = Row	127				

SCAN LINES PER CHARACTER ROW (IR0[6:3]) — Both interlaced and non-interlaced scanning are supported by the PVTC. For interlaced mode, two different formats can be implemented, depending on the interconnection between the PVTC and the character generator (see IR1[7]). This field defines the number of scan lines used to compose a character row for each technique. As scanning occurs, the scan line count is output on the LAO-LA3 and LI pins.

VS/CS ENABLE (IR0[2]) — This bit selects either vertical sync pulses or composite sync pulses on the VSYNC/CSYNC output (pin 18). The composite sync waveform conforms to EIA RS170 standards, with the vertical interval composed of six equalizing pulses, six vertical sync pulses, and six more equalizing pulses.

BUFFER MODE SELECT (IR0[1:0]) — Four buffer memory modes may be selectively enabled to accommodate the desired system configuration. See SYSTEM CONFIGURATION.


INTERLACE ENABLE (IR1[7]) - Specifies interlaced or

non-interlaced timing operation. Two modes of interlaced operation are available, depending on whether L0-L3 or L1, L0-L2 are used as the line address for the character generator. The resulting displays are shown in Figure 13.

For "interlaced sync" operation, the same information is displayed in both odd and even fields, resulting in enhanced readability. The PVTC outputs successive line numbers in ascending order on the LA0-LA3 lines, one per scan line for each field.

The "interlaced sync and video" format doubles the character density on the screen. The PVTC outputs successive line numbers in ascending order on the LI, LA0-LA2 lines, one per scan line for each field, but alternates beginning the count with even and odd line numbers. This displays the odd field with even scan lines in even character rows and odd scan lines in odd character rows, and the even field with odd scan lines in even character rows and even scan lines on odd character rows. This provides balanced beam currents in the odd and even fields, thus minimizing character variations due to different loading of the CRT anode supply between fields.





**EQUALIZING CONSTANT (IR1[6:0])** — This field indirectly defines the horizontal front porch and is used internally to generate the equalizing pulses for the RS170 compatible CSYNC. The value for this field is the total number of character clocks ( $\overline{CCLK}$ ) during a horizontal line period divided by two, minus two times the number of character clocks in the horizontal sync pulse:

$$EC = \frac{HACT + HFP + HSYNC + HBP}{2} - 2(HSYNC)$$

The definition of the individual parameters is illustrated in Figure 14. The minimum value of HFP is two character clocks.

Note that when using the attributes controller the blank pulse is delayed three CCLKs relative to the HSYNC pulse.

HORIZONTAL SYNC PULSE WIDTH (IR2[6:3]) - This field specifies the width of the HSYNC pulse in  $\overline{\text{CCLK}}$  periods.

**HORIZONTAL BACK PORCH (IR2[2:0])** — This field defines the number of  $\overline{CCLK}$ s between the trailing edge of HSYNC and the trailing edge of BLANK.

VERTICAL FRONT PORCH (IR3[7:5]) — Programs the number of scan line periods between the rising edges of BLANK and VSYNC during a vertical retrace interval. The width of the VSYNC pulse is fixed at three scan lines.

VERTICAL BACK PORCH (IR3[4:0]) — This field determines the number of scan line periods between the falling edges of the VSYNC and BLANK outputs.


CHARACTER BLINK RATE (IR4[7]) — Specifies the frequency for the character blink attribute timing. The blink rate can be specified as 1/16 or 1/32 of the vertical field rate. The timing signal has a duty cycle of 75% and is multiplexed onto the DADD11/BLINK output at the falling edge of each RI ANK

CHARACTER ROWS PER SCREEN (IR4[6:0]) — This field defines the number of character rows to be displayed. This value multiplied by the scan lines per character row, plus the vertical front and back porch values, and the vertical sync pulse width (three scan lines) is the vertical scan period in scan lines.

ACTIVE CHARACTERS PER ROW (IR5[7:0]) — This field determines the number of characters to be displayed on each row of the CRT screen. The sum of this value, the horizontal front porch, the horizontal sync width, and the horizontal back porch is the horizontal scan period is  $\overline{\text{CCLK}}$ s.

FIRST AND LAST SCAN LINE OF CURSOR (IR6[7:4] AND IR6[3:0]) — These two fields specify the height and position of the cursor on the character block. The "first" line is the topmost line when scanning from the top to the bottom of the screen.

FIGURE 14 - HORIZONTAL AND VERTICAL TIMING



**LIGHT PEN LINE POSITION (IR7(7:6))** — This field defines which of four scan lines of the character row will be used for the light pen strike — through attribute by the MC2673 VAC. The timing signal is multiplexed onto the DADD9/LPL output during the falling edge of BLANK.

CURSOR BLINK ENABLE (IR7[5]) — This bit controls whether or not the cursor output pin will be blinked at the selected rate (IR10[7]). The blink duty cycle for the cursor is 50%.

#### DOUBLE HEIGHT CHARACTER ROW ENABLE (IR7[4])

— If enabled, the number of each scan line will be repeated twice in succession, causing the height of the character row to double. This bit can be changed at any time but will only become effective at the beginning of the character row following the time it is changed. This allows selected character rows to be of double height. The split-screen interrupt can be used to notify the CPU when the effectuate changes to this bit. For each double height row which replaces a normal row, one row count should be subtracted from the "character rows per screen" field (IR4) to maintain the same total number of scan lines per field.

UNDERLINE POSITION (IR7[3:0]) — This field defines which scan line of the character row will be used for the underline attributes by the attributes controller. The timing signal is multiplexed onto the DADD10/UL output during the falling edge of BLANK.

DISPLAY BUFFER FIRST ADDRESS (IR9[3:0] AND IR8[7:0]) AND DISPLAY BUFFER LAST ADDRESS (IR9[7:4]) — These two fields define the area within the buffer memory where the display data will reside. When the data at the "display buffer last address" is displayed, the PVTC will wrap-around and obtain the data to be displayed at the next screen position from the "display buffer first address"

If "last address" is the end of a character row and a new screen start address has been loaded into the screen start register, or if "last address" is the last character position of the screen, the next data is obtained from the address contained in the screen start register.

Note that there is no restriction in displaying data from other areas of the addressable memory. Normally, the area between these two bounds is used for data which can be overwritten (e.g., as a result of scrolling), while data that is not to be overwritten would be contained outside these bounds and accessed by means of the split-screen interrupt feature of the PVTC.

CURSOR BLINK RATE (IR10[7]) — The cursor blink rate can be specified at 1/16 or 1/32 of the vertical scan frequency. Blink is effective only if blink is enabled by IR7[5].

SPLIT-SCREEN INTERRUPT (IR10[6:0]) — The split-screen interrupt can be used to provide special screen effects such as a row of double height characters or to change the normal addressing sequence of the display memory. The contents of this field is compared, in real time, to the current character row number. Upon a match, the PVTC sets the split-screen status bit, and issues an interrupt request if so programmed. The status change/interrupt request is made at the beginning of scan line zero of the split-screen character row.

#### TIMING CONSIDERATIONS

Normally, the contents of the initialization registers are not changed during operation. However, this may be necessary to implement special display features such as multiple cursors, smooth scrolling, horizontal scrolling, and double height character rows. Table 2 describes the timing details for these registers which should be considered when implementing these features.

**TABLE 2 - TIMING CONSIDERATIONS** 


Parameter	Timing Considerations
Field Line of Cursor Last Line of Cursor Light Pen Line Underline	These parameters must be established at a minimum of two characters times prior to their occurrence.
Double Height Characters	Set/reset during the character row prior to the row which is to be/not to be double height.
Cursor Blink Cursor Blink Rate Character Blink Rate	New values become effective within one field after values are changed.
Split-Screen Interrupt Row	Change anytime prior to line zero of desired row.
Character Rows Per Screen	Change only during vertical blanking period.
Vertical Front Porch	Change prior to first line of VFP.
Vertical Back Porch	Change prior to fourth line after VSYNC.
Screen-Start Register	Change prior to the horizontal blanking interval of the last line of character row before row where new value is to be used.

#### DISPLAY CONTROL REGISTERS

There are nine registers in this group, each with an individual address. Their formats are illustrated in Figure 15. The command register is used to invoke one of 16 possible PVTC commands as described in COMMANDS. The remainders of the commands are commanded in COMMANDS.

ing registers in the group store address values which specify the cursor and buffer pointer locations, the location of the first character to be displayed on the screen, and the location of a light pen "hit". With the exception of the light pen register, the user initializes these registers after powering on the system and changes their values to control the data which is displayed.

FIGURE 15 - DISPLAY CONTROL REGISTER FORMATS




#### **SCREEN-START REGISTERS**

The screen-start registers contain the address of the first character of the first row (upper left corner of the active display). At the beginning of the first scan line of the first row, this address is transferred to the row-start register (RSR) and into the memory-address counter (MAC). The counter is then advanced sequentially at the character rate the number of times programmed into the active charactersper-row register (IRS) thus reaching the address of the last character of the row plus one. At the beginning of each subsequent scan line of the first row, the MAC is reloaded from the RSR and the above sequence is repeated. At the end of the last scan line of the first row, the contents of the MAC is loaded into the RSR to serve as the starting memory address for the second character row. This process is repeated for

the programmed number of rows per screen. Thus, the data in the display memory is displayed sequentially starting from the address contained in the screen start register. After the ensuing vertical retrace interval, the entire process repeats again.

The sequential operation described above will be modified upon the occurrence of either of two events. First, if during the incrementing of the memory address counter the "display buffer last address" (IR9[7:4]) is reached, the MAC will be loaded from the "display buffer first address" register (IR9[3:0]), (IR8[7:0]) at the next character clock. Sequential operation will then resume starting form this address. This wraparound operation allows portions of the display buffer to be used for purposes other than storage of displayable data and is completely automatic without any CPU intervention (see Figure 16a).

FIGURE 16 - DISPLAY ADDRESSING OPERATION



(b) Display Memory Split Screen With Wraparound

The sequential row-to-row addressing can also be modified under CPU control. If the contents of the screenstart register (upper, lower, or both) are changed during any character row (say row "n"), the starting address of the next character row (row "n+1") will be the next value of the screen-start register and addressing will continue sequentially from there. This allows features such as split-screen operation, partial scroll, or status line display to be implemented. The split-screen interrupt feature of the PVTC is useful in controlling this type of operation. Note that in order to obtain the correct screen display, the screen-start register must be reloaded with the original value prior to the end of the vertical retrace. See Figure 16b.

During vertical blanking the address counter operation is modified by stopping the automatic load of the contents of the RSR into the counter, thereby allowing the address outputs to free-run. This allows dynamic memory refresh to occur during the vertical retrace interval. The refresh addressing starts at the last address displayed on the screen and increments by one for each character clock during the retrace interval. If the display buffer last address is encountered refreshing continues from the display buffer first address.

#### **CURSOR ADDRESS REGISTERS**

The contents of these registers define the buffer memory address of the cursor. If enabled, the cursor output will be asserted when the memory address counter matches the value of the cursor address registers. The cursor address registers may be read or written by the CPU or incremented via the "increment cursor address" command. In independent buffer mode, these registers define a buffer memory address for PVTC controlled access in response to "read/write at cursor with/without increment" commands, or the first address to be used in executing the "write for cursor to pointer" command.

#### **DISPLAY POINTER ADDRESS REGISTERS**

These registers define a buffer memory address for PVTC controlled accesses in response to "read/write at pointer" commands. They also define the last buffer memory address to be written for the "write from cursor to pointer" command.

#### LIGHT PEN ADDRESS REGISTERS

If the light pen input is enabled, these registers are used to

store the current character address upon receipt of a light pen strobe input. Several sources of delay between the display of a character upon the screen and the receipt of a light pen hit can be expected to exist in a system environment. These delays include address pipelining in the character generation circuits, delays in the video generation circuits, and delays in the light detection circuitry itself. These delays cause the value stored in the light pen register to differ from the actual address of the character at which the light pen hit actually was detected. Software must be used to correct this condition.

#### INTERRUPT/STATUS REGISTERS

The interrupt and status registers provide information to the CPU to allow it to interface with the PVTC to effect desired changes to implement various display operations. The interrupt register provides information on five possible interrupting conditions, as shown in Figure 17. These conditions may be selectively enabled or disabled (masked) from causing interrupts by certain PVTC commands. An interrupt condition which is enabled (mask bit equal to one) will cause the INTR output to be asserted and will cause the corresponding bit in the interrupt register to be set upon occurrence of interrupt condition. An interrupt condition which is disabled (mask bit equal to zero) has no effect on either the INTR output or the interrupt register.

The status register provides six bits of status information; the five possible interrupting conditions plus the NOT BUSY bit. For this register, however, the contents are not effected by the state of the mask bits.

Descriptions of each interrupt/status register bit follows. Unless otherwise indicated, a bit, once set, will remain set until reset by the CPU by issuing a "reset interrupt/status bits" command. The bits are also reset by a "master reset" command and upon power-up.

RDFLG (SR[5]) — This bit is present in the status register only. A zero indicates that the PVTC is currently executing the previously issued command. A one indicates that the PVTC is ready to accept a new command.

**VBLANK** (I/SR[4]) — Indicates the beginning of a vertical blanking interval, is set to a one at the beginning of the first scan line of the vertical front porch.

**LINE ZERO** (I/SR[3]) — Is set to a one at the beginning of the first scan line (line zero) of each active character row.

SPLIT SCREEN (I/SR[2]) — This bit is set when a match occurs between the current character row number and the value contained in the split-screen interrupt register, IR10(6:0). The equality condition is only checked at the beginning of line zero of each character row. This bit is reset when either of the screen-start registers is loaded by the CPU.

**READY (I/SR[1])** — Certain PVTC commands affect the display and may require the PVTC to wait for a blanking interval before enacting the command. This bit is set to one when execution of the command has been completed. No command should be invoked until the prior command is completed.

**LIGHT PEN (I/SR[0])** — A one indicates that a light pen hit has occurred and that the contents of the light pen register have been updated. This bit will be reset when either of the light pen registers is read.

#### COMMANDS

The PVTC commands are divided into two classes: the instantaneous commands, which are executed immediately after they are invoked, and the delayed commands which may need to wait for a blanking interval prior to their execution. Command formats are shown in Table 3. The commands are asserted by performing a write operation to the command register with the appropriate bit pattern as the data byte.

FIGURE 17 - INTERRUPT AND STATUS REGISTER FORMAT

7	6	5	4	3	2	1	0
Not	Used	RDFLG	VBLANK	Line Zero	Split Screen	Ready	Light Pen
1	ys Read Zero	0 = Busy 1 = Ready	0 = No 1 = Yes	0 = No 1 = Yes	0 = No 1 = Yes	0 = Busy 1 = Ready	0 = No 1 = Yes

#### TABLE 3 - PVTC COMMAND FORMATS

D7	D6	D5	D4	D3	D2	D1	D0	Hex	Command					
								Insta	antaneous Commands					
0	0	0	0	0	0	0	0		Master Reset					
0	0	0	1	V	V	V	V		Load IR Pointer with Value V (V=0 to 10)					
0	0	1	d	d	d	1.	0*		Disable Light Pen					
0	0	1	d	d	d	1	1*		Enable Light Pen					
0	0	1	d	1	N	d	0*		Display Off — Float DADD Bus If N=1					
. 0	0	1	ď	1	N	d	1*		Display On — Next Field (N=1) or Scan Line (N=0)					
0	0	1	1	d	d	d	- 0*		Cursor Off					
0	0	1	1 -	d	d	d	1*.		Cursor On					
0	1	0	Ν	.N	N	N	N		Reset Interrupt/Status — Bit Reset where N = 1					
1	0	0	Ν	N	N	N	Ν		Disable Interrupt — Disable where N = 1					
0	1	1	N	N	N	N	Ν		Enable Interrupt — Enables Interrupts and Resets the Corresponding					
					}				Interrupt/Status Bits where N = 1					
			V	L	S	R	L							
			В	Z	S	D	P							
								D	elayed Commands					
1	0	1	0	0	1	0	0	A4	Reset at Pointer Address					
1	0	1	0	0	0	1	0	A2	Write at Pointer Address					
1	0	1	0	1	0	0	1	A9	Increment Cursor Address					
1	0	1	0 ·	1	1	0	0	AC	Read at Cursor Address					
1	0	1	0	1	0	1	0	AA	Write at Cursor Address					
1	0	1	0	1	1	0	1	AD	Read at Cursor Address and Increment Address					
1	0	1	0	1	0	1	1	AB	Write at Cursor Address and Increment Address					
_ 1	0	1	1	1	0	1	1	ВВ	Write from Cursor Address to Pointer Address					

<sup>\*</sup>Any combination of these three commands is valid.

#### INSTANTANEOUS COMMANDS

The instantaneous commands are executed immediately after the trailing edge of the write pulse during which the command is issued. These commands do not affect the state of the RDFLG or READY interrupt/status bits. However, a command should not be invoked if the RDFLG bit is low.

#### MASTER RESET

This command initializes the PVTC and may be invoked at any time to return the PVTC to its initial state. Upon power-up, two successive master reset commands must be applied to release the PVTC's internal power on circuits. In transparent and shared buffer modes, the CNTRL1 input must be high when the command is issued. The command causes the following:

- VSYNC and HSYNC are driven low for the duration of reset and BLANK goes high. BLANK remains high until a "display on" command is received.
- 2. The interrupt and status bits and masks are set to zero, except for the RDFLG flag which is set to a one.
- 3. The transparent mode, cursor off, display off, and light pen disable states are set.
- 4. The initialization register pointer is set to address IRO.

#### LOAD IR ADDRESS

This command is used to preset the initialization register pointer with the value "V" defined by D3-D0. Allowable values are 0 to 10.

#### **ENABLE LIGHT PEN**

After invoking this command, receipt of a light pen strobe input will cause the light pen register to be loaded with the current buffer memory address and the corresponding interrupt and status flag to be set. Once loaded, further loads are inhibited until either one of the light pen registers are read or a reset function is performed.

#### DISABLE LIGHT PEN

Light pen hits will not be recognized.

#### DISPLAY OFF

Asserts the BLANK output. The DADD0 through DADD13 display address bus outputs may be optionally placed in the high-impedance state by setting bit 2 to a one when invoking the command.

#### DISPLAY ON

Restores normal blanking operation either at the beginning of the next field (bit 2=1) or at the beginning of the next scan line (bit 2=0). Also returns the DADD0-DADD13 drivers to their active state.

#### CURSOR OFF

Disables cursor operation. Cursor output is placed in the low state.

#### CURSOR ON

Enables normal cursor operation.

d= Don't Care

#### **RESET INTERRUPT/STATUS BITS**

This command resets the designated bits in the interrupt and status registers. The bit positions correspond to the bit positions in the registers:

Bit 0 - Light Pen

Bit 1 - Ready

Bit 2 - Split Screen

Bit 3 - Line Zero

Bit 4 - Vertical Blank

#### **DISABLE INTERRUPTS**

Sets the interrupt mask to zeros for the designated conditions, thus disabling these conditions from asserting the INTR output. Bit position correspondence is as above.

#### **ENABLE INTERRUPTS**

Resets the selected interrupt and status register bits and writes the associated interrupt mask bits to a one. This enables the corresponding conditions to assert the INTR output. Bit position correspondence is as above.

#### DELAYED COMMANDS


This group of commands is utilized for the independent buffer mode of operation, although the "increment cursor" command can also be used in other modes. With the exception of the "write from cursor to pointer" and "increment cursor" commands, all the commands of this type will be executed immediately or will be delayed depending on when the command is invoked. If invoked during the active screen time, the command is executed at the next horizontal blanking blanking interval. If invoked during a vertical retrace interval or a "display off" state, the command is executed immediately.

#### **MECHANICAL DATA**

### ORDERING INFORMATION (TA = 0°C to 70°C)

Package Type	Package Type Frequency	
Plastic	2.7 MHz	MC2672B3P
P Suffix	4.0 MHz	MC2672B4P

#### PIN ASSIGNMENTS



# MC2674

## Advance Information

# Advanced Video Display Controller (AVDC)


The MC2674 advanced video display controller (AVDC) is a programmable device designed for use in CRT terminals and display systems that employ raster-scan techniques. The AVDC generates the vertical and horizontal timing signals necessary for the display of interlaced or non-interlaced data on a CRT monitor. It provides consecutive addressing to a user specified display buffer memory domain and controls the CPU-display buffer interface for various buffer configuration modes. A variety of operating modes, display formats, and timing profiles can be implemented by programming the control registers in the AVDC.

A minimum CRT terminal system configuration consists of an AVDC, a keyboard controller, an asynchronous communications interface adapter, character ROM, and an attributes controller. Other necessary parts of the system are a single-chip microcomputer such as the MC6809, display buffer RAM, and a small amount of TTL for miscellaneous address decoding, interface, and control. System complexity can be enhanced by upgrading the microprocessor and expanding via the system address and data buses.

- 4 MHz Character Rate
- 1 to 256 Characters Per Row
- 1 to 16 Raster Lines Per Character Row
- Bit Mapped Graphics Mode
- Programmable Horizontal and Vertical Sync Generators
- Interlaced or Non-Interlaced Operation
- Up to 64K RAM Address for Multiple-Page Operation
- Readable, Writeable, and Incrementable Cursor
- Programmable Cursor Size and Blink
- AC Line Lock
- Automatic Wraparound of RAM
- Automatic Split Screen
- Automatic Bidirectional Soft Scrolling
- Programmable Scan Line Increment
- Row Table Addressing Mode
- Double Height Tops and Bottoms
- Double Width Control Output
- Selectable Buffer Interface Modes
- Dynamic RAM Refresh
- Completely TTL Compatible
- Single +5-Volt Power Supply
- Power-On Reset Circuit
- Applications Include: CRT Terminals, Word Processing Systems, Small Business Computers, and Home Computers

This document contains information on a new product. Specifications and information herein are subject to change without notice.

#### **BLOCK DIAGRAM**



#### ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3  to  +7.0	V
Input Voltage	V <sub>in</sub>	-0.3  to  +7.0	V
Operating Temperature Range	TA	0 to 70	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Rating
Thermal Resistance	ΑLθ		°C/W
Plastic Package		50	

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximumrated voltages to this high-impedance circuit. For proper operation it is recommended that Vin and Vout be constrained to the range GND≤(Vin or V<sub>out</sub>)≤V<sub>CC</sub>. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either GND or VCC).

#### **POWER CONSIDERATIONS**

The average chip-junction temperature, T<sub>J</sub>, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \cdot \theta_{JA}) \tag{1}$$

where:

 $\mathsf{T}_\mathsf{A}$ = Ambient Temperature, °C

 $\mathsf{AL}^\theta$ = Package Thermal Resistance, Junction-to-Ambient, °C/W

 $\dot{P_D}$ 

P<sub>INT</sub>

= PINT+PPORT = I<sub>CC</sub> × V<sub>CC</sub>, Watts — Chip Internal Power = Port Power Dissipation, Watts — User Determined PPORT

For most applications  $P_{\mbox{PORT}} < P_{\mbox{INT}}$  and can be neglected.  $P_{\mbox{PORT}}$  may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

$$P_D = K \div (T_J + 273^{\circ}C)$$
 (2)

Solving equations (1) and (2) for K gives:

$$K = P_D \cdot (T_A + 273^{\circ}C) + \theta JA \cdot P_D^2$$

where K is a constant pertaining to the particular part, K can be determined from equation (3) by measuring PD (at equilibrium) for a known TA. Using this value of K, the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA


DC ELECTRICAL CHARACTERISTICS ( $T_{\Delta} = 0$ °C to 70°C,  $V_{CC} = 5.0 \text{ V} \pm 5\%$ )

Parameter	Symbol	Min	Max	Unit
Input Low Voltage	VIL	-0.3	0.8	V
Input High Voltage	VIH	2.0	Vcc	V
Output Low Voltage (I <sub>OL</sub> = 2.4 mA)	V <sub>OL</sub>	_	0.4	V
Output High Voltage (Except INTR Output) (IOH = -200 μA)	Voh	2.4	_	٧
Input Leakage Current (Vin=0 to VCC)	lin	- 10	10	μΑ
Hi-Z (Off-State) Leakage Current (V <sub>CC</sub> =5.25 V, V <sub>in</sub> =0.4 to 2.4 V)	ITSI	- 10	10	μΑ
INTR Open-Drain Output Leakage Current (VO = 0 to VCC)	IOD	_	10	μΑ
Internal Power Dissipation (Measured at T <sub>A</sub> = 0°C)	PINT	_	800	mW

AC ELECTRICAL CHARACTERISTICS — BUS TIMING ( $T_A = 0$  °C to 70 °C,  $V_{CC} = 5 \text{ V} \pm 5\%$ )

		2.7 MHz		4.0 1	ViHz	
Parameter	Symbol	Min	Max	Min	Max	Unit
A0-A2 Setup Time to W, R Low	tAS	30	_	30	_	ns
A0-A2 Hold Time from $\overline{W}$ , $\overline{R}$ High	tAH	0		0	_	ns
CE Setup Time to W, R Low	tCS	0	_	0	_	ns
CE Hold Time from W, R High	t <sub>CH</sub>	0	_	0	_	ns
W, R Pulse Width	tRW	250	-	200	_	ns
Data Valid after R Low	t <sub>DD</sub>	_	200	_	200	ns
Data Bus Floating after R High	tDF	_	100	_	100	ns
Data Setup Time to W High	tDS	150	_	150	_	ns
Data Hold Time from W High	tDН	10	_	5	_	пŝ
High Time from CE to CE	tCC					
Consecutive Commands *		tCCP	-	tCCP	-	ns
Other Accesses		300	_	300	_	ns





#### NOTES:


- Any two must be high for tcc.
   All voltage measurements are referenced to ground. All time measurements are at the 0.8 V to 2.0 V level for inputs and outputs. Input levels are 0.4 V to 2.4 V.

#### AC ELECTRICAL CHARACTERISTICS — CHARACTER CLOCK ( $\overline{\text{CCLK}}$ ) TIMING ( $\text{T_A} = 0^{\circ}\text{C}$ to $70^{\circ}\text{C}$ , $\text{V}_{\text{CC}} = 5 \text{ V} \pm 5\%$ )

		2.7	MHz	4.0	MHz	
Parameter	Symbol	Min	Max	Min	Max	Unit
CCLK Period	tCCP	370	10000	250	10000	ns
CCLK High Time	tCCH	125	_	100	-	ns
CCLK Low Time.	tCCL	125	-	100		ns
Output Delay Time from CCLK Edge						
DADD0-13, MBC	tCCD1	40	175	40	150	ns
BLANK, HSYNC, VSYNC/CSYNC, CURSOR, BEXT, BREQ,	tCCD2	40	225	40	200	ns
BACK, BCE, WDB, RDB*				ĺ		

<sup>\*</sup> BCE, WDB, and RDB delays track each other within 10 nanoseconds. Also, these output delays will tend to follow direction (minimum/maximum) of DADD0-DADD13 delays.

#### CCLK TIMING DIAGRAM



#### NOTES:


- 1. DADD0-DADD13, BLANK, HSYNC, CSYNC/VSYNC, CURSOR, BEXT, BREQ, BCE, MBC, BACK.
- 2. BCE changes state on both CCLK edges.
- 3. All voltage measurements are referenced to ground. All time measurements are at the 0.8 V to 2.0 V level for inputs and outputs. Input levels are 0.4 V to 2.4 V.


### AC ELECTRICAL CHARACTERISTICS – OTHER TIMING ( $T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{CC} = 5 \text{ V } \pm 5\%$ )

		2.7	MHz	4.0		
Parameter	Symbol	Min	Max	Min	Max	Unit
READY/RDFLG low from W High*	tRDL		tCCP+30		tCCP+30	ns
BACK High from PBREQ Low	†BAK		225		200	ns
BEXT High from PBREQ High	tBXT		225	_	200	ns
INTR Low from CCLK Low	tIRL		225	_	200	ns
INTR High from W, R High*	tIRH		600		600	ns
ACLL from HSYNC	tAC	3×tCCP	_	3×tCCP		ns

<sup>\*</sup>Timing is illustrated and specified referenced to  $\overline{W}$  and  $\overline{R}$  inputs. Device may also be operated with  $\overline{CE}$  as the "strobing" input. In this case, all timing specifications apply referenced to falling and rising edges of  $\overline{CE}$ .


#### OTHER TIMING DIAGRAMS (Sheet 2 of 2)





NOTE: All voltage measurements are referenced to ground. All time measurements are at the 0.8 V to 2.0 V level for inputs and outputs. Input levels are 0.4 V to 2.4 V.

#### OTHER TIMING DIAGRAMS (Sheet 2 of 2)




NOTE: All voltage measurements are referenced to ground. All time measurements are at the 0.8 V to 2.0 V level for inputs and outputs. Input levels are 0.4 V to 2.4 V.


## AC ELECTRICAL CHARACTERISTICS — ROW TABLE INPUT TIMING (TA = 0 °C to 70 °C, $V_{CC}$ = 5 $V \pm 5\%$ )

		2.7 MHz 4.0 MHz		MHz		
Parameter	Symbol	Min	Max	Min	Max	Unit
Data Setup Time to CCLK Low	†DSRT	100	_	60	-	ns
Data Hold Time from CCLK Low	<sup>t</sup> DHRT	60	-	60	-	ns

#### **ROW TABLE FETCH I/O TIMING DIAGRAM**



NOTE: All voltage measurements are referenced to ground. All time measurements are at the 0.8 V to 2.0 V level for inputs and outputs. Input levels are 0.4 V to 2.4 V.



- 2. In interlaced operation the even field alternates with the odd field.

#### SIGNAL DESCRIPTION

The input and output signals for the AVDC are described in the following paragraphs.

#### ADDRESS LINES (A0-A2)

These input lines are used to select AVDC internal register for read/write operations and for commands.

#### DATA BUS (D0-D7)

The 8-bit bidirectional three-state data bus controls all data, command, and status transfers between the CPU and the AVDC. Bit 0 is the least significant bit and bit 7 is the most significant bit. The direction of the transfer is controlled by the read  $(\overline{R})$  and write  $(\overline{W})$  inputs when chip enable  $(\overline{CE})$  input is low. When the  $\overline{CE}$  input is high, the data bus is in the three-state condition.

#### READ STROBE (R)

This pin is an active low input. A low on this pin while  $\overline{\text{CE}}$  is low causes the contents of the register selected by the address lines to be placed on the data bus. The read cycle begins on the leading (falling) edge of  $\overline{\text{R}}$ .

#### WRITE STROBE (W)

This is an active low input. A low on this pin while  $\overline{CE}$  is also low causes the contents of the data bus to be transferred to the register selected by the address lines. The transfer occurs on the trailing (rising) edge of  $\overline{W}$ .

#### CHIP ENABLE (CE)

This is an active low input. When low, data transfers between the CPU and the AVDC are enabled on the data bus as controlled by the write strobe, read strobe, and address lines. When  $\overline{\text{CE}}$  is high, effectively, the AVDC is isolated from the data bus and D0-D7 are placed in the three-state condition.

#### CHARACTER CLOCK (CCLK)

This input is the timing signal derived from the video dot clock which is used to synchronize the AVDC's timing functions

#### HORIZONTAL SYNC (HSYNC)

This active high output provides video horizontal sync pulses. The timing parameters are programmable.

#### VERTICAL SYNC/COMPOSITE SYNC (VSYNC/CSYNC)

A control bit selects either vertical or composite sync pulses on this active high output. When CSYNC is selected, equalization pulses are included. The timing parameters are programmable.

#### **BLANK (BLANK)**

This active high output defines the horizontal and vertical borders of the display. Display control signals which are output on display addresses DADD0 and DADD3 through DADD13 are valid on the trailing edge of BLANK.

#### CURSOR GATE (CURSOR)

This output becomes active for a specified number of scan lines when the address continued in the cursor register matches the address output on DADD0 through DADD13 for displayable character addresses. The first and last lines of the cursor and a blink option are programmable. When the row table addressing mode is enabled, this output is active for a portion of the blanking interval prior to the first scan line of a character row, while the AVDC is fetching the starting address for that row.

#### INTERRUPT REQUEST (INTR)

This is an open-drain output which supplies an active low interrupt request from any of five maskable sources. This pin is inactive after a power-on reset or a master reset command.

#### AC LINE LOCK (ACLL)

If this input is low after the programmed vertical front porch interval, the vertical front porch will be lengthened by increments of horizontal scan line times until this input goes high.

#### HANDSHAKE CONTROL 1 (CTRL1)

In independent mode, provides an active low write data buffer (WDB) output which strobes data from the interface latch into the display memory. In transparent and shared modes, this is an active low processor bus request (PBREQ) input which indicates that the CPU desires to access the display memory.

#### HANDSHAKE CONTROL 2 (CTRL2)

In independent mode, provides an active low read data buffer (\$\overline{RDB}\$) output which strobes data from the display memory into the interface latch. In transparent and shared modes, this is an active low bus external enable (\$\overline{BEXT}\$) output which indicates that the AVDC has relinquished control of the display memory (DADD0-DADD13 are in the three-state condition) in response to a CPU bus request. \$\overline{BEXT}\$ also goes low in response to a 'display off and float DADD' command. In row buffer mode, it is an active low bus request (\$\overline{BREQ}\$) output which halts the CPU during a line DMA.

#### HANDSHAKE CONTROL 3 (CTRL3)

In independent mode, provides the active low buffer chip enable  $(\overline{BCE})$  signal to the display memory. In transparent and shared modes, provides an active low bus acknowledge  $(\overline{BACK})$  output which serves as a ready signal to the CPU in response to a processor bus request. In row buffer mode, this is an active high memory bus control (MBC) output which configures the system for the DMA transfer of one row of character codes from system memory to the row display buffer.

#### DISPLAY ADDRESS (DADD0-DADD13)

These outputs are used by the AVDC to address up to 16K of display memory directly, or to 64K of memory by demultiplexing DADD14 and DADD15. These outputs are floated at various times depending on the buffer mode. Various control

signals are multiplexed on DADD0 through DADD13 and are valid at the trailing edge of BLANK. The following paragraphs describes the control signals.

**LINE GRAPHICS (DADDO/LG)** — This is the output which denotes bit-mapped graphics mode.

**DISPLAY ADDRESS 14 (DADD1/DADD14)** — This is the multiplexed address bit used to extend addressing to 64K.

**DISPLAY ADDRESS 15 (DADD2/DADD15)** — This is the multiplexed address bit used to extend addressing to 64K.

**LAST ROW (DADD3/LR)** — This is the output which indicates the last active character row of each field.

LINE ADDRESS (DADD4-DADD7/LA0-LA3) — These outputs provide the number of the current scan line count for each character row.

FIRST LINE (DADD8/FL) — This output is asserted during the blanking interval just prior to the first scan line of each character row.

**DOUBLE WIDTH (DADD9/DW)** - This output denotes a double width character row.

**UNDERLINE (DADD10/UL)** — This output is asserted during the blanking interval just prior to the scan line which matches the programmed underline position (line 0 through 15).

**BLINK FREQUENCY (DADD11/BLINK)** — Blink frequency provides an output divided down from the vertical sync rate.

ODD FIELD (DADD12/ODD) — This active high signal is asserted before each scan line of the odd field when interlace is specified. Replaces DADD4/LAO as the least significant line address for interlaced sync and video applications.

LAST LINE (DADD13/LL) - This output is asserted during the blanking interval just prior to the last scan line of each character row.

#### VCC AND GND

Power is supplied to the AVDC using these two pins. V<sub>CC</sub> is the +5 volts  $\pm 5\%$  power input and GND is the ground connection.

#### **FUNCTIONAL DESCRIPTION**

As shown in the block diagram, the AVDC contains the following major blocks: data bus buffer, interface logic, operation control, timing, display control, and buffer con-

trol. The major blocks are described in the following paragraphs.

#### DATA BUS BUFFER

The data bus buffer provides the interface between the external and internal data buses. It is controlled by the operation control block to allow read and write operations to take place between the controlling CPU and the AVDC.

#### INTERFACE LOGIC

The interface logic contains address decoding and read and write circuits to permit communications with the microprocessor via the data buffer. The functions performed by the CPU read and write operations are shown in Table 1.

#### OPERATION CONTROL

The operation control section decodes configuration and operation commands from the CPU and generates appropriate signals to other internal sections to control the overall device operation. It contains the timing and display registers which configure the display format and operating mode, the interrupt logic, and the status register which provides operational feedback to the CPU.

#### TIMING

The timing section contains the counters and decoding logic necessary to generate the monitor timing outputs and to control the display format. These timing parameters are selected by programming of the initialization registers.

#### **DISPLAY CONTROL**

The display control section generates linear addressing of up to 16K bytes of display memory. Internal comparators limit the portion of the memory which is displayed to programmed values. Additional functions performed in this section include cursor positioning and address comparisons required for generation of timing signals, double-height tops and bottoms, smooth scrolling, and the split-screen interrupts

#### **BUFFER CONTROL**

The buffer control section generates three signals which control the transfer of data between the CPU and the display buffer memory. Four system configurations requiring four different 'handshaking' schemes are supported. These are described in SYSTEM CONFIGURATIONS.

TABLE 1 - AVDC ADDRESSING

A2	A1	A0	Read (R = 0)	Write (W=0)
0	0	0	Interrupt Register	Initialization Registers*
0	0	1	Status Register	Command Register
0	1	0	Screen Start 1 Lower Register	Screen Start 1 Lower Register
0	1	1	Screen Start 1 Upper Register	Screen Start 1 Upper Register
1	0	0	Cursor Address Lower Register	Cursor Address Lower Register
1	0	1	Cursor Address Upper Register	Cursor Address Upper Register
1	1	0	Screen Start 2 Lower Register	Screen Start 2 Lower Register
1	1	1	Screen Start 2 Upper Register	Screen Start 2 Upper Register

<sup>\*</sup>There are 15 initialization registers which are accessed sequentially via a single address. The AVDC maintains an internal pointer to these registers which is incremented after each write at this address until the last register (IR14) is accessed. The pointer then continues to point to IR14 for additional accesses. Upon a power-on or a master reset command, the internal pointer is reset to point to the first register (IR0) of the initialization register group. The internal pointer can also be preset to any register of the group via the 'load IR address pointer' command.

#### SYSTEM CONFIGURATIONS

Figure 1 illustrates the block diagram of a typical display terminal that uses an MC2674, character ROM, a keyboard interface, and an attribute controller. In this system, the CPU examines inputs from the data communications line and the keyboard and places the data to be displayed in the display buffer memory. This bufferis typically a RAM which holds the data for a single or multiple screenload (page) or for a single character row.

The AVDC supports four common system configurations of display-buffer memory, designated the independent, transparent, shared, and row-buffer modes. The first three modes utilize a single or multiple page RAM and differ primarily in the means used to transfer display data between the RAM and the CPU. The row-buffer mode makes use of a single row buffer (which can be a shift register or a small RAM) that is updated in real time to contain the appropriate display data.

The user programs IR0 bits 0 and 1 select the mode best suited for the system environment. The CTRL1, CTRL2, and CTRL3 outputs perform different functions for each mode and are named accordingly in the description of each mode.

#### INDEPENDENT MODE

The CPU-to-RAM interface configuration for this mode is illustrated in Figure 2. Transfer of data between the CPU and display memory is accomplished via a bidirectional latched port and is controlled by read data buffer ( $\overline{\text{RDB}}$ ), write data buffer ( $\overline{\text{WDB}}$ ), and buffer chip enable ( $\overline{\text{BCE}}$ ). This mode provides a non-contention type of operation that does not require address multiplexers. The CPU does not address the memory directly — the read or write operation is performed at the address contained in the cursor address register or the pointer address register as specified by the CPU. The AVDC enacts the data transfers during blanking intervals in order to prevent visual disturbances of the displayed data.

The CPU manages the data transfers by supplying commands to the AVDC. The commands used are:

- 1. Read/write at pointer address,
- Read/write at cursor address (with optional increment of address), and
- 3. Write from cursor address to pointer address.

The operational sequence for a write operation is:

- CPU checks RDFLG status bit to assure that any delayed commands have been completed.
- 2. CPU loads data to be written to display memory into the interface latch.
- 3. CPU writes address into cursor or pointer registers.
- CPU issues "write at cursor with/without increment" or "write at pointer" command.
- AVDC generates control signals and outputs specified address to perform requested operation. Data is copied from the interface latch into the memory.

AVDC sets RDFLG status to indicate that the write is completed.

Similarly, a read operation proceeds as follows:

- 1. Steps 1. and 3. as above.
- CPU issues "read at cursor with/without increment" or "read at pointer" command.
- AVDC generates control signals and outputs specified address to perform requested operation. Data is copied from memory to the interface latch and AVDC sets RDFLG status to indicate that the read is completed.
- CPU checks RDFLG status to see if operation is completed.
- 5. CPU reads data from interface latch.

Loading the same data into a block of display memory is accomplished via the "write from cursor to pointer" command:

- CPU checks RDFLG status bit to assure that any delayed commands have been completed.
- 2. CPU loads data to be written to display memory into the interface latch.
- CPU writes beginning address of memory block into cursor address register and ending address of block into pointer address register.
- 4. CPU issues "write from cursor to pointer" command.
- AVDC generates control signals and outputs block addresses to copy data from the interface latch into the specified block of memory.
- AVDC sets RDFLG status to indicate that the block write is completed.

Similar sequences can be implemented on an interrupt driven basis using the READY interrupt output to advise the CPU that a previously asserted delayed command has been completed.

Two timing sequences are possible for the "read/write at cursor/pointer" commands. If the command is given during the active display window (defined as first scan line of the first character row), the operation takes place during the next horizontal blanking interval, as illustrated in Figure 3. If the command is given during the vertical blanking interval, or while the display has been commanded blanked, the operation takes place immediately. In the latter case, the execution time for the command is approximately five character clocks (see Figure 4).

Timing for the "write from cursor to pointer" operation is shown in Figure 5. The memory is filled at a rate of one location per two character times. The command will execute only during blanking intervals and may require many horizontal or vertical blanking intervals to complete. Additional delayed commands can be asserted immediately after this command has completed.

Immediately commands can be asserted at any time regardless of the state of the ready state/interrupt.

FIGURE 1 - CRT TERMINAL BLOCK DIAGRAM




FIGURE 2 - INDEPENDENT BUFFER MODE CONFIGURATION






FIGURE 3 — READ/WRITE AT CURSOR/POINTER COMMAND TIMING (Command Received During Active Display Window)



#### NOTES:

- 1. Write waveforms shown in dotted lines.
- If command execution occurs just prior to the first scan line of a character row and row table addressing mode is enabled, execution of the command is delayed by two character clocks from the timing illustrated.
- 3. All voltage measurements are referenced to ground. All time measurements are at the 0.8 V to 2.0 V level for inputs and outputs. Input levels are 0.4 V to 2.4 V.

FIGURE 4 — READ/WRITE AT CURSOR/POINTER COMMAND TIMING (Command Received While Display Is Blanked)



NOTE: All voltage measurements are referenced to ground. All time measurements are at the 0.8 V to 2.0 V level for inputs and outputs. Input levels are 0.4 V to 2.4 V.

#### SHARED AND TRANSPARENT BUFFER MODES

In these modes, the display buffer RAM is a part of the CPU memory domain and is addressed directly by the CPU. Both modes use the same hardware configuration with the CPU accessing the display buffer via three-state drivers (see Figure 6). The processor bus request  $(\overline{PBREQ})$  control signal informs the AVDC that the CPU is requesting access to the display buffer. In response to this request, the AVDC raises bus acknowledge  $(\overline{BACK})$  until its bus external  $(\overline{BEXT})$  output has freed the display address and data buses for CPU access.  $\overline{BACK}$ , which can be used as a "hold" input to the CPU, is then lowered to indicate that the CPU can access the buffer.

In transparent mode, the AVDC delays the granting of the buffer to the CPU until a vertical or horizontal blanking interval, thereby causing minimum disturbance of the display. In shared mode, the AVDC will blank the display and grant immediate access to the CPU. Timing for these modes is illustrated in Figures 7, 8, and 9.

### **ROW BUFFER MODE**

Figures 10 and 11 show the timing and a typical hardware implementation for the row buffer mode. During the first scan line (line 0) of each character row, the AVDC halts the CPU and DMA's the next row of character data from the system memory to the row buffer memory. The AVDC then releases the CPU and displays the row buffer data for the programmed number of scan lines. The control signal BREQ informs the CPU that character addresses and the MBC signal will start at the next falling edge of BLANK. The CPU must release the address and data buses before this time to prevent bus contention. After the row of character data is transferred to the CPU, BREQ returns high to grant memory control back to the CPU.

#### **ROW TABLE ADDRESS MODE**


In this mode, each character row in the screen image memory has a unique starting address. This provides greater flexibility with respect to screen operations, such as editing, than the sequential addressing mode. The row table, Figure 12, is a list of starting addresses for each character row and may reside anywhere in the AVDC's addressable memory space. Each entry in the table consists of two bytes: the first byte contains the eight least significant bits of the row starting address and the second byte contains, in its six least significant bits, the six most significant bits of the row starting address. The function of the two most significant bits of the second byte is selected by programming IR0[7]. They may be used either as row attribute bits to control double width and double height for that character row, or as an additional two address bits to extend the usable display memory to 64K.

The first address of the row table operation is designated in screen start register 2 (SSR2). If row table addressing is enabled via IR2[7], the AVDC fetches the next row's starting address from the table during the blanking interval prior to the first scan line of each character row, while simultaneously incrementing the contents of SSR2 by two so as to point to the next table entry. The fetching of the row starting address from the row table is indicated by the assertion of the CURSOR output during BLANK. The address read from the table by the AVDC is loaded into screen start register 1 (SSR1) for use internally. Since the contents of SSR2 changes as the table entries are fetched, it must be reinitialized to point to the first table entry during each vertical retrace interval.

Row table addressing is intended primarily for use in conjunction with the row buffer mode of operation and requires no additional circuitry in that case. It may also be used with



FIGURE 5 - WRITE FROM CURSOR TO POINTER COMMAND TIMING




NOTE:

If command execution occurs just prior to the first scan line of a character row and row table addressing mode is enabled, execution of the command is delayed by two character clocks from the timing illustrated.

Refresh MC2674 RAM AVDC Display Address ADR CTRL1 PBREQ CE CPU w CTRL3 Data I/O BEXT CTRL2 Display Data Bus SN74LS244 Select SN74LS245 Decode CPU Lower Upper System Address Bus System Data Bus

FIGURE 6 - AVDC SHARED OR TRANSPARENT BUFFER MODES


FIGURE 7 - TRANSPARENT BUFFER MODE TIMING



#### NOTES:

- 1. PBREQ must be asserted prior to the rising edge of BLANK in order for sequence to begin during that blanking period.
- 2. If PBREQ is negated after the next to last CCLK of the horizontal blanking interval, the next scan line will also be blanked.
- 3. Accesses during vertical blank or "display off" are granted only at the beginning of the horizontal front porch.
- 4. If row table addressing is enabled, CPU access is delayed by two character clocks prior to the first scan line of each character row.
- 5. All voltage measurements are referenced to ground. All time measurements are at the 0.8 V to 2.0 V level for inputs and outputs. Input levels are 0.4 V to 2.4 V.


#### FIGURE 8 - SHARED BUFFER MODE TIMING




NOTES:

- 1. If PBREQ is negated after the next to last CCLK of the horizontal blanking interval, the next scan line will also be blanked.
- 2. All voltage measurements are referenced to ground. All time measurements are at the 0.8 V to 2.0 V level for inputs and outputs. Input levels are 0.4 V to 2.4 V.

FIGURE 9 - SHARED AND TRANSPARENT MODE TIMING



a) During Vertical Blank or after 'display off' command in shared mode only. See Figure 7 for transparent timing.



b) After 'display off and 3-state' command.

the other modes, but circuitry must be added to route the data from the display memory to the data bus inputs of the AVDC. Additionally, when not operating in row buffer mode, care must be taken to assure that the CPU does not attempt to access the AVDC while it is reading the row table. One way of preventing this is to latch prior to reading or writing the AVDC. The AVDC should only be accessed if the latch is low, indicating that the last line of the row is not active.

Figure 13 illustrates a typical hardware implementation for use in conjunction with independent and transparent modes, and Figure 14 shows the timing for row table operation.

#### **OPERATION**

After power is applied, the AVDC will be in an inactive state. Two consecutive "master reset" commands are necessary to release this circuitry and ready the AVDC for operation. Two register groups exist within the ADC; the initialization registers and the display control registers. The initialization registers select the system configuration, monitor timing, cursor shape, display memory domain, pointer address, scrolling region, double height and width condition, and screen format. These are loaded first and normally require no modification except for certain special visual

FIGURE 10 - ROW BUFFER MODE CONFIGURATION





FIGURE 11 — ROW BUFFER MODE TIMING



#### **NOTES**

- If row table addressing is enabled, BREQ will be asserted at the middle of the last scan line of the prior row, and MBC will be asserted at the beginning of BLANK.
- 2. All voltage measurements are referenced to ground. All time measurements are at the 0.8 V to 2.0 V level for inputs and outputs. Input levels are 0.4 V to 2.4 V.

FIGURE 12 - ROW TABLE ADDRESS FORMAT




FIGURE 13 - ROW TABLE MODE CONFIGURATION (NON-ROW BUFFER MODES)





FIGURE 14 - ROW TABLE MODE TIMING



<sup>=</sup> Multiplexed Control Signals= Equalizing Constant

EC

HSW = Horizontal SYNC Width

effects. The display control registers specify the memory address of the base character (upper left corner of screen), the cursor position, and the split screen addresses associated with the scrolling area or an alternate memory. These may require modification during operation.

After initial loading of the two register groups, the AVDC is ready to control the monitor screen. Prior to executing the AVDC commands which turn on the display cursor, the user should load the display memory with the first data to be displayed. During operation, the AVDC will sequentially address the display memory within the limits programmed into its registers. The memory outputs character codes to the system character and graphics generation logic, where they are converted to the serial video stream necessary to display the data on the CRT. The user effects changes to the CRT. The user effects changes to the CRT. The user effects of the display memory, the AVDC display control and command registers, and the initialization registers, if required. Interrupts and status con-

ditions generated by the AVDC supply the "handshaking" information necessary for the CPU to effect real time display changes in the proper time frame if required.

#### **INITIALIZATION REGISTERS**

There are 15 initialization registers (IR0-IR14) which are accessed sequentially via a single address. The AVDC maintains an internal pointer to these registers which is incremented after each write at this address until the last register (IR14) is accessed. The pointer then continues to point to IR14 for further accesses. Upon a power-on or a master reset command, the internal pointer reset to point to the first register (IR0) of the initialization register group. The internal pointer can also be preset to any register of the group via the "load IR address pointer" command. These registers are write only and are used to specify parameters such as the system configuration, display format, cursor shape, and monitor timing. Register formats are shown in Figure 15.

FIGURE 15 - INITIALIZATION REGISTER FORMATS (Sheet 1 of 4)

	7	6	5	4	3	2	1	0
IR0	Double	Sc	an Lines Per	Character Ro	N	Sync	Buffe	r-Mode
	Height/	Non-Inte	erlaced	Interl	aced	Select	Se	elect
	Width	0000 = 1	Line	0000=2	2 Lines	0 = VSYNC	00 = Ind	ependent
		0001 = 2	Lines	0001 = 4	1 Lines	1 = CSYNC	01 = Tra	nsparent
		0010 = 3	Lines	0010=6	3 Lines		10 = 3	Shared
		•		•			11 =	Row
				•			Bu	uffer
		1110 = 15	5 Lines	1110 = 3	0 Lines		1	
		1111 = 16	5 Lines	1111 = U	ndefined		İ	

	7	6	5	4	3	2	1	0
IR1	Interlace Enable	0000000 = 1	CCLK	Eq	ualizing Const	ant		
	0 = Non- Interlace 1 = Inter- Iace	0000001 = 2 1111110 = 1 1111111 = 1	27 CCLK		culated from: 5 (HACT + HFI	P+HSYNC+H	H <sub>BP</sub> ) — 2(H <sub>SY</sub>	NC)

	. 7	6	5	4	3	2	1	0
IR2	Row Table		Horizontal	Sync Width		Hori	zontal Back P	larah
	0= Off			2 CCLK			0 = Not Allow	
	1 = On		0000 = 2				0 = 1001  Allow 001 = 3  CCLK	
	1-011		0001-	• COER			•	
		1		•			•	l
				O CCLK			110=23 CCLk	₹
			1111 = 3	2 CCLK			$111 = 27 \overline{CCLk}$	₹

#### FIGURE 15 — INITIALIZATION REGISTER FORMATS (Sheet 2 of 4)

	7	6	5	4	3	2	1	0
IR3	Ve	rtical Front Por	ch	1	Ve	rtical Back Po	rch	
	00	0=4 Scan Line	es		000	00=4 Scan Li	nes	
	00	1 = 8 Scan Line	es		000	01=6 Scan Li	nes	
	l	•				•		1
		•				•		Í
	110	0=28 Scan Lin	nes	ł	111	10 = 64 Scan L	ines	1
	11	1=32 Scan Lin	nes		111	11 = 66 Scan L	ines	

	7	6	5	4	3	2	1	0
IR4	Character							
	Blink Rate			Active Ch	aracter Rows	Per Screen		
	0=1/64			O	000000 = 1 Rov	v		
VSYNC					000001 = 2 Rov	ws		
	1 = 1/128				•			
	VSYNC				•			
					•			
		ļ		11	11110 = 127 Ro	ows		
				11	11111 = 128 Ro	ows		

	7	6	5	4	3	2	1	0
IR5				Active Chara	cters Per Row	,		
Ī				00000010=	3 Characters			
1				00000011=	4 Characters			
1					•			1
ì					•			
				111111110 = 2	55 Characters			
l				111111111 = 2	56 Characters			

	7	6	5	4	3	2	1	0
IR6		First Line	of Cursor			Last Line	of Cursor	
Γ		0000 = Sc	an Line 0			0000 = Sc	can Line 0	
		0001 = Sc	an Line 1			0001 = Sc	can Line 1	
		•	•				•	
- 1		•	•		i		•	
		1110 = Sca	en Line 14			1110 = Sc	an Line 14	
L		1111 = Sca	an Line 15			1111 = Sc	an Line 15	

	7	6	5	4	3	2	1	0
IR7			Cursor	Cursor			\	
	Light Pe	en Line	Blink	Rate		Underline	e Position	
	00 = Sca	n Line 3	0 = Off	0=1/32		0000 = Sc	an Line 0	
	01 = Sca	n Line 1	1 = On	1 = 1/64		0001 = Sc	an Line 1	1
	10 = Sca					•	•	1
	11 = Sca	n Line 7				•	•	
				ì		1110= Sc	an Line 14	1
						1111 = Sc	an Line 15	

#### FIGURE 15 - INITIALIZATION REGISTER FORMATS (Sheet 3 of 4)

	7	6	5	4	3	2	1	0
IR8			Dis	splay Buffer Fi	rst Address LS	SBs		
		100		H,00	0' = 0			
				H'00	11' = 1			
					•	NOTE: N	ASBs are in I	R9[3:0]
					•			
				H'FFE'	= 4,094			
				H'FFF'	= 4,095			

	7	6	5	4	3	2	. 1	0
IR9		Display Buffer	Last Address	3	Dis	play Buffer Fir	st Address M	SBs
		0000 = 0001 =						
		•				See	IR8	
		•						
1		1110=						
		1111 = 1	16,383					

7 6 5 4 3 2 1 0

IR10 Display Pointer Address Lower

See IR11

| R12 | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state | The state

FIGURE 15 - INITIALIZATION REGISTER FORMATS (Sheet 4 of 4)

	7	6	5	4	3	2	1	0		
IR13	Scroll End	-			Split Register 2	2				
	0 = Off			0	000000 = Row	1				
	1 = On			0	000001 = Row	2				
					•					
	1				•			1		
			1111111 = Row 128							

	7	6	5	4	3	2	1	0
IR14	Doub	ole 1	Dou	ble 2		Lines to	Scroll	
	00 = Normal		00 = Normal			0000	= 1	
	01 = Double \	Width	01 = Double	Width	ĺ	0001	= 2	
	10 = Double Width		10 = Double	Width	I	•		
	and Top	S	and Top	os	•			
	11 = Double Width		11 = Double Width		1110=15			
	and Bot	toms	and Bot	toms	1	1111	= 16	

**DOUBLE HEIGHT/WIDTH ENABLE (IR0[7])** — When this bit is set, the value in IR14(7:6) is used to control the double height and width conditions of each character row. Assertion of this bit also allows IR14[7:6] to be programmed in two ways:

- 1. By the CP writing to IR14 directly.
- 2. When the contents of screen start register 1 (SSR1) upper are changed, either by the CPU writing to this register or by the automatic loading of SSR1 when operating in row table mode, the two most significant bits of SSR1 upper are copied into IR14[7:6]. Thus, the most significant bits of each row table entry can be used to control double height and double width attributes on a row-by-row basis.

IR14[5:4] are not active when this bit is set. When this bit is reset, the double height and width attributes operate as described in IR141

SCAN LINES PER CHARACTER ROW (IR0[6:3]) — Both interlaced and non-interlaced scanning are supported by the AVDC. For interlaced mode, two different formats can be implemented, depending on the interconnection between the AVDC and the character generator (see IR1[7]). This field defines the number of scan lines used to compose a character row for each technique. As scanning occurs, the scan line count is output on the LAO-LA3 and ODD pins.

VSYNC/CSYNC (IR0[2]) — This bit selects either vertical sync pulses or composite sync pulses on the VSYNC/CSYNC output (pin 18). The composite sync waveform conforms to EIA RS170 standards, with the vertical interval composed of six equalizing pulses, six vertical sync pulses, and six more equalizing pulses.

**BUFFER MODE SELECT (IR0[1:0])** — Four buffer memory modes may be selectively enabled to accommodate the desired system configuration. See SYSTEM CONFIGURATIONS

INTERLACE ENABLE (IR1[7]) — Specifies interlaced or non-interlaced timing operation. Two modes of interlaced operation are available, depending on whether L0-L3 or

ODD, L0-L2 are used as the line address for the character generator. The resulting displays are shown in Figure 16.

For "interlaced sync" operation, the same information is displayed in both odd and even fields, resulting in enhanced readability. The AVDC outputs successive line numbers in ascending order on the LA0-LA3 lines, one per scan line for each field

The "interlaced sync and video" format doubles the character density on the screen. The AVDC outputs successive line numbers in ascending order on the odd and LA0-LA2 lines, one per scan line for each field.

**EQUALIZING CONSTANT (IR1[6:0])** — This field indirectly defines the horizontal front porch and is used internally to generate the equalizing pulses for the RS170 compatible CSYNC. The value for this field is the total number of character clocks (CCLKs) during a horizontal line period divided by two, minus two times the number of character clocks in the horizontal sync pulse:

$$EC = \frac{H_{ACT} + H_{FP} + H_{SYNC} + H_{SP}}{2} - 2 (H_{SYNC})$$


The definition of the individual parameters is illustrated in Figure 17.

Note that when using the attributes controller it will delay the blank pulse three CCLKs relative to the HSYNC pulse.

ROW TABLE MODE ENABLE (IR2[7]) — Assertion/negation of this bit causes the AVDC to begin/terminate operating in row table mode starting at the next character row. See ROW TABLE ADDRESS MODE. By using the split interrupt capability of the AVDC, this mode can be enabled and disabled on a particular character row. This allows a combination of row table and sequential addressing to be utilized to provide maximum flexibility in generating the display.

HORIZONTAL SYNC PULSE WIDTH (IR2[6:3]) - This field specifies the width of the HSYNC pulse in  $\overline{\text{CCLK}}$  periods.

#### FIGURE 16 - INTERLACED DISPLAY MODES



**HORIZONTAL BACK PORCH (IR2[2:0])** — This field defines the number of  $\overline{\text{CCLK}}$ s between the trailing edge of HSYNC and the trailing edge of BLANK.

VERTICAL FRONT PORCH (IR3[7:3]) — This field specifies the number of scan line periods between the rising edges of BLANK and VSYNC during the vertical retrace interval. The vertical front porch is extended in increments of scan lines if the ACLL input is low at the end of the programmed value.

**VERTICAL BACK PORCH (IR3[4:0])** — This field determines the number of scan line periods between the falling edges of the VSYNC and BLANK outputs.

CHARACTER BLINK RATE (IR4[7]) — Specifies the frequency for the character blink attribute timing. The blink rate can be specified as 1/64 or 1/128 of the vertical field rate. The timing signal has a duty cycle of 50% and is multiplexed onto the DADD1/BLINK output at the falling edge of each BLANK.

CHARACTER ROWS PER SCREEN (IR4[6:0]) — This field defines the number of character rows to be displayed. The value multiplied by the scan lines per characte row, plus the vertical front porch, the vertical back porch values, and the vertical sync pulse width is the vertical scan period in scan lines.

ACTIVE CHARACTERS PER ROW (IR5[7:0]) — This field determines the number of characters to be displayed on each row of the CRT screen. The sum of this value, the horizontal front porch, the horizontal sync width, and the horizontl back porch is the horizontal scan period in CCLKs.

FIRST AND LAST SCAN LINE OF CURSOR (IR6[7:4], IR6[3:0]) — These two field specify the height and position of the cursor on the character block. The "first" line is the topmost line when scanning from the top to the bottom of the screen.

Character Row **HBLANK** Front Porch (IR1) Back Porch (IR2) -**HSYNC** HSYNC (IR2) Character Rows/Screen (IR4) - Scan Lines Per Row (IR0) VBLANK Front Porch (IR3) Back Porch (IR3) -VSYNC (IR7) Faualizina Lines/Row Constant IRO IR1 **HSYNC HBACK** VFRONT VRACK VSYNC Width Porch Porch Porch Width IR2 IR3 Character Rows/Screen Characters per Row IR5

FIGURE 17 - HORIZONTAL AND VERTICAL TIMING

**VERTICAL SYNC PULSE WIDTH (IR7[7:6])** — This field specifies the width of the VSYNC pulse in scan line periods.

CURSOR BLINK ENABLE (IR7[5]) — This bit controls whether or not the cursor output pin will be blinked at the selected rate (IR7[4]). The blink duty cycle for the cursor is 50%.

**CURSOR BLINK RATE (IR7[4])** — The cursor blink rate can be specified at 1/32 or 1/64 of the vertical scan frequency. Blink is effective only if blink is enabled by IR7[5].

UNDERLINE POSITION (IR7[3:0]) — This field defines which scan line of the character row will be used for the underline attribute by the attributes controller. The timing signal is multiplexed onto the DADD10/UL output during the falling edge of BLANK.

DISPLAY BUFFER FIRST ADDRESS (IR9[3:0]), IR8[7:0] AND DISPLAY BUFFER LAST ADDRESS (IR9[7:4]) — These two fields define the area within the buffer memory where the display data will reside. When the data at the "display buffer last address" is displayed, the AVDC will wraparound and obtain the data to be displayed at the next screen position from the "display buffer first address". If "last address" is the end of a character row and a new screen start address has been loaded into the screen start register, or if "last address" is the last character position of the screen, the next data is obtained from the address contained in the screen start register.

Note that there is no restriction in displaying data from other areas of the addressable memory. Normally, the area

between these two bounds is used for data which can be overwritten (e.g., as a result of scrolling), while data that is not to be overwritten would be contained outside these bounds and accessed by means of the automatic split screen or split screen interrupt features of the AVDC.

DISPLAY POINTER ADDRESS LOWER (IR10[7:0] AND DISPLAY POINTER ADDRESS UPPER (IR11[5:0]) — These two fields define a buffer memory address for AVDC controlled accesses in response to "read/write at pointer" commands. They also define the last buffer memory address to be written for the "write from cursor to pointer" command.

SCAN LINE ZERO DURING SCROLL DOWN (IRZ11[7]) — This field specifies normal scan line count or all scan line zero counts for the new character row that occurs at the top of the scrolling area during soft scroll down operation. If the character generator provides blanks during scan line zero, this will cause the new row to be automatically blanked on the display. This feature can be used, if necessary, to blank the new row until the CPU places "blank data" into the display buffer.

SCAN LINE ZERO DURING SCROLL UP (IR11[6]) — This field specifies normal scan line count or all scan line counts for the new character row that occurs at the bottom of the scrolling area during soft scroll up operation.

**SCROLL START (IR12[7])** — This bit is asserted when soft scroll is to take place. The scrolling area begins at the row specified in split register 1 (IR12[6:0]). If set, the first

row to scroll scan line count will be reduced by the value in the lines to scroll register (IR14[3:0]). The scan line count of this row will start at the programmed offset value. When this bit is asserted, scroll end IR13[7] must be set before split register 2.

SPLIT REGISTER 1 (IR12[6:0]) — Split register 1 can be used to provide special screen effects such as soft (scan line by scan line) scrolling, double height/width rows, or to change the normal addressing sequence of the display memory. The contents of this field is compared, in real time, to the current row number. Upon a match, the AVDC sets the split screen 1 status bit, and issues an interrupt request if so programmed. The status change/interrupt request is made at the beginning of the scan line zero of the split screen character row. If enabled by the SPL1 bit of screen start register 2, an automatic split screen to the address specified in screen start register 2 will be made for the designated character row. During a scroll operation, this field defines the first character row of the scrolling area.

SCROLL END (IR13[7]) — This field specifies that the row programmed in split register 2 (IR13[6:0]) is to be the last scrolling row of the scrolling area. Note that this bit must be asserted for a valid row only when the scroll start bit IR12[7] is also asserted.

**SPLIT REGISTER 2 (IR13[6:0])** — This field is similar to the split register 1 field except for the following:

- 1. Split screen 2 status bit is set.
- 2. During a scroll operation, this field defines the last character row of the scrolling area. This row will be followed by a partial row. The LTSR (IR14) value replaces the normal scan lines/row value for the partial row, thus keeping the total scan lines/screen the same.
- 3. If enabled by the SPL2 bit of screen start register 2, an automatic split to the address contained in screen start register 2 will occur in one of two ways:
  - a) If not scrolling an automatic split will occur for the next character row.
  - b) If scrolling, the automatic split will occur after the partial row being scrolled onto or off the screen.

- 4. The specified double width and height conditions (IR14) are also asserted in two possible ways:
  - a) Automatic split will assert the programmed condition for the current row.
  - b) During soft scroll operation the programmed conditions are asserted for the partial row scrolling onto or off the screen.

DOUBLE 1 (IR14[7:6]) - This field specifies the conditions (double width/height or normal) of the row designated in split register 1 (IR12[6:0]). When double height tops or bottoms has been specified, the AVDC will automatically toggle between tops and bottoms until another split 1 or 2 occurs which changes the double height/width condition. If a double height top row is specified, the scan line count will start at zero and increment the scan line every other scan line. If a double height bottom row is specified, the AVDC will start a one half the normal scan line total. If double width is specified, the AVDC will assert the DADD9/DW output at the falling edge of blank. This condition will also remain active until the next split 1 or 2. When IRO[7] = 1, the values written into bits 7 and 6 of screen start 1 upper will also be written into IR14[7:6] and the automatic toggling between tops and bottoms is disabled.

**DOUBLE 2 (IR14[5:4])** — This field specifies the conditions (double width/height or normal) of the row designated in split register 2 (IR13[6:0]). Not used with IR0[7] = 1.

**LINES TO SCROLL (IR14[3:0])** — This field defines the scan line increment to be used during a soft scroll operation. This value will only be used when scroll start (IR12[7]) and scroll end (IR13[7]) are enabled.

#### TIMING CONSIDERATIONS

Normally, the contents of the initialization registers are not changed during normal operation. However, this may be necessary to implement special display features such as multiple cursors and horizontal scrolling. Table 2 describes timing details for these registers which should be considered when implementing these features.

TABLE 2 - TIMING CONSIDERATIONS

Parameter	Timing Considerations						
First Line of Cursor Last Line of Cursor Underline Line	These parameters must be established at a minimum of two character times prior to their occurrence.						
Double Height Character Rows Double Width Character Rows Rows to Scroll	Set/reset prior to the row specified in split 1 or 2 registers.						
Cursor Blink Cursor Blink Rate Character Blink Rate	New values become effective within one field after values are changed.						
Split Register 1 Split Register 2	Change anytime prior to line zero of desired row.						
Character Rows Per Screen	Change only during vertical blanking period.						
Vertical Front Porch	Change prior to first line of VFP.						
Vertical Back Porch	Change prior to four line after VSYNC.						
Screen Start Register 1 Row Table Mode Enable	Change prior to the horizontal blanking interval of the last line of character row before row where new value is to be used.						

#### **DISPLAY CONTROL REGISTERS**

There are seven registers in this group, each with an individual address. Their formats are illustrated in Figure 18. The command register is used to invoke one of 19 possible AVDC commands as described in COMMANDS. The remaining registers in the group store address values which specify the cursor location, the location of the first character to be be displayed on the screen, and any split screen address locations. The user initializes these registers after powering on the system and changes their values to control the data which is displayed.

#### SCREEN START REGISTERS 1 AND 2

The screen start 1 registers contain the address of the first character of the first row (upper left corner of the active display). At the beginning of the first scan line of the first row, this address is transferred to the row start register (RSR) and into the memory address counter (MAC). The counter is then advanced sequentially at the character clock rate for the number of times programmed into the active characters per row register (IR5), thus reaching the address of the last character of the row plus one. At the beginning of each subsequent scan line of the first row, the MAC is reloaded from the RSR and the above sequence is repeated. At the end of the last scan line of the first row, the contents of the MAC is loaded into the RSR to serve as the starting memory address for the second character row. This process is repeated for the programmed number of rows per screen. Thus, the data in the display memory is displayed sequentially starting from the address contained in the screen start register. After the ensuing vertical retrace interval, the entire process repeats again.

During vertical blanking, the address counter operation is modified by stopping the automatic load of the contents of the RSR into the counter, thereby allowing the address outputs to free-run. This allows dynamic memory refresh to occur during the vertical retrace interval. The refresh address-


ing starts at the last address displayed on the screen and increments by one for each character clock during the retrace interval. If the display buffer last address is encountered, refreshing continues from the display buffer first address.

The sequential operation described above will be modified upon the occurrence of any of three events. First, if during the incrementing of the memory address counter the "display buffer last address" (IR9[7:4]) is reached, the MAC will be loaded from the "display buffer first address" register (IR9[3:0] and IR8[7:0]) at the next character clock. Sequential operation will then resume starting from this address. This wraparound operation allows portions of the display buffer to be used for purposes other than storage of displayable data and is completely automatic without any CPU intervention (see Figure 19a).

The sequential row to row addressing can also be modified via split register 1 (IR12) and split register 2 (IR13), under CPU control, or by enabling the row table addressing mode. If bit 6 of screen start register 2 upper (SPL1) is set, the screen start register 2 contents will be loaded automatically into the RSR at the beginning of the first scan line of the row designated by split register 1 (IR12[6:0]). If bit 7 of screen start 2 upper (SPL2) is set, the screen start register 2 contents is automatically loaded into the RSR at the end of the last scan line of the row designated by split register 2 (IR13[6:0]). SPL1 and SPL2 are write only bits and will read as zero when reading screen start register 2.

If the contents of screen start register 1 (upper, lower, or both) are changed during any character row (e.g., row 'n'), the starting address of the next character row (row 'n+1') will be the new value of the screen start register and addressing will continue sequentially from there. This allows features such as split screen operation, partial scroll, or status line display to be implemented. The split screen interrupt feature of the AVDC is useful in controlling the CPU initiated operations. Note that in order to obtain the correct screen display, screen start register 1 must be reloaded with the original (origin of display) value prior to the end of the vertical retrace. See Figure 19b.

FIGURE 18 — DISPLAY CONTROL REGISTER FORMATS (Sheet 1 of 2)



7	6	5	4	3	2	. 1	0
			Upper	Register			
DADD15	DADD14			Most Signi	ificant Bits		

#### FIGURE 18 - DISPLAY CONTROL REGISTER FORMATS (Sheet 2 of 2)

	7 .	6	5	4	. 3	2	. 1	0
Г			Lowe	er Register (Le	ast Significan	t Bit)		
	H'0000' = 0 H'0001' = 1 Through H'3FFE' = H'3FFF' =	l 1 16,382	NOTE: Mos	t significant b	its are in uppe	er register [5:0	1	

#### NOTES:

- 1. Bits 7 and 6 of upper register are not used in the cursor address register.
- 2. Bits 7 and 6 of upper register are always zero when read by the CPU.
- 3. When IR0[7] = 1, the values written into bits 7 and 6 of screen start 1 upper will also be written into IR14[7:6] to control the double width and double height attributes of the display as follows:

<u> 7</u>	<u>6</u>	Attribute
0	0	None
0	1	Double Width Only
1	0	Double Width and Double Height Tops
1	1	Double Width and Double Height Bottoms

# Screen Start 1 Register (Read and Write) and Cursor Address Registers (Read and Write)

	7	6	5	. 4	3		2	1	0
Г				Upper	Register				
	SPL2 0= Off 1= On	SPL1 0= Off 1= On			Most Si	gnifica	nt Bits		

7	6	5	4	3	2	1	0
		Lowe	er Register (Le	ast Significar	nt Bit)		
H'0000' = 0 H'0001' = 1 Through H'3FFE' = 1 H'3FFF' = 1	ı 16,382	NOTE: Most s	ignificant bits	are in upper	register [5:0]		

#### NOTE:

Bit 7 and bit 6 are always zero when read by the CPU.

#### Screen Start 2 Registers (Read and Write)

When row table addressing mode is enabled, the first address of the row table is designated in SSR2. The AVDC fetches the next row's starting address from the table during the blanking interval prior to the first scan line of each character row and loads it into SSR1 for use as the starting address of the next row. Since the contents of SSR2 changes as the table entries are fetched, it must be re-initialized to point to the first table entry during each vertical retrace interval.


The values of the two most significant bits of SSR1 upper are multiplexed onto the DADD1/DADD14 and DADD2/DADD15 outputs during the falling edge of BLANK. If IR0[7] = 0, these two bits act as memory page select bits which may be used to extend the display memory addressing

range of the AVDC up to 64K. In that case, these two bits act as a two-bit counter which is incremented each time that "wraparound" occurs (see above). Note that the counter is incremented at the falling edge of BLANK and that for proper display operation the wraparound address should be programmed to occur at the last character position of a row. Also, the first address accessed in the new page will be the address contained in the display buffer first address register (IR9[3:0] and IR8[7:0]).

#### **CURSOR ADDRESS REGISTERS**

The contents of these registers define the buffer memory address of the cursor. The cursor output will be asserted when the memory address counter matches the value of the

FIGURE 19 - DISPLAY ADDRESSING OPERATION



(b) Display Memory Split Screen With Wraparound

cursor address registers for the scan lines specified in IR6. The cursor address registers can be read or written by the CPU or incremented via the "increment cursor address" command. In independent buffer mode, these registers define a buffer memory address for AVDC controlled access in response to "read/write at cursor with/without increment" commands, or the first address to be used in executing the "write from cursor to pointer" command.

#### INTERRUPT/STATUS REGISTERS

The interrupt and status registers provide information to the CPU to allow it to interact with the AVDC to effect desired changes that implement various display operations. The interrupt register provides information on five display operations. The interrupt register provides information on five possible interrupt conditions, as shown in Figure 20. These conditions can be selectively enabled or disabled

(masked) from causing interrupts by certain AVDC commands. An interrupt condition which is enabled (masked bit equal to one) will cause the INTR output to be asserted and will cause the corresponding bit in the interrupt register to be set upon the occurrence of the interrupting condition. An interrupt condition which is disabled (mask bit equal to zero) has no effect on either the INTR output or the interrupt register.

The status register provides six bits of status information: the five possible interrupt conditions plus the RDFLG bit. For this register, however, the contents are not affected by the state of the mask bits.

Descriptions of each interrupt/status register bit follow. Unless otherwise indicated, a bit, once set, will remain set until reset by the CPU by issuing a "reset interrupt/status bits" command. The bits are also reset by a "master reset" command and upon power-up.

#### FIGURE 20 - INTERRUPT AND STATUS REGISTER FORMAT

	7	6	5	4	. 3	2	1	0
Γ			RDFLG	VBLANK	Line Zero	Split 1	Ready	Split 2
	Not Used Always Read		0 = Busy 1 = Ready	0 = No 1 = Yes	0= No 1= Yes	0= No 1 = Yes	0 = Busy 1 = Ready	0 = No 1 = Yes

RDFLG (I/SR[5]) — This bit is present in the status register only. A zero indicates that the AVDC is currently executing the previously issued delayed command. A one indicates that the AVDC is ready to accept a new delayed command.

**VBLANK (I/SR[4])** — Indicates the beginning of a vertical blanking interval. Set to one at the beginning of the first scan line of the vertical front porch.

LINE ZERO (I/SR[3]) — Set to one at the beginning of the first scan line (line 0) of each active character row.

SPLIT SCREEN 1 (I/SR[2]) — This bit is set when a match occurs between the current character row number and the value contained in split register 1, IR12[6:0]. The equality condition is only checked at the beginning of line zero of each character row.

**READY (I/SR[1])** — The delayed commands affect the display and may require the AVDC to wait for a blanking interval before enacting the command. This bit is set to one

when execution of a delayed command has been completed. No other delayed command should be invoked until the prior delayed command is completed.

**SPLIT SCREEN 2 (I/SR[0])** — This bit is set when a match occurs between the current character row number and the value contained in split register 2 (IR13[6:0]).

#### **COMMANDS**

The AVDC commands are divided into two classes: the instantaneous commands which are executed immediately after they are invoked, and the delayed commands which may need to wait for a blanking interval prior to their execution. Command formats are shown in Table 3. The commands are asserted by performing a write operation to the command register with the appropriate bit pattern as the data byte.

TABLE 3 — AVDC COMMAND FORMATS

D7	D6	D5	D4	D3	D2	D1	D0	Hex	Command
						Insta	ntaneo	ıs Comi	mands
0	0	0	0	0	0	0	0		Master Reset
0	0	0	1	V	V	V	V		Load IR Pointer with Value V (V = 0 to 14)
0	0	1	d	d	d	1	0*		Disable Graphics
0	0	1	d	d	d	1	. 1*.		Enable Graphics
0	0	1 .	d	1	N	d	0*		Display Off — Float DADD Bus if N = 1
0	0	1	d	1	N	d	1*		Display On — Next Field (N = 1) or Scan Line (N = 0)
0	0	1	1	d	d	d	0*		Cursor Off
0	0	1	1	d	d	, d .	1*		Cursor On
0	1	0	. N	N	N	N	N		Reset Interrupt/Status: bit Reset where N = 1
1	0	0	N	N	N	N	N		Disable Interrupt: Disable where N = 1
0	1	1	N	N	N	· N	N		Enable Interrupt: Enables Interrupts where N = 1
			V	L.	s	R	s		Interrupt Bit
			•В	Z	Р	D	Р		Assignments
					1	Υ	2		
						C	elayed	Comma	nds
1	0	1	0	0	1	0	0	A4	Read at Pointer Address
1	0	1	0	0	0	1	0	A2 .	Write at Pointer Address
1	. 0	1	0	1	0	0	1	A9	Increment Cursor Address
1	0	1	0	1	1	0 .	0	AC	Read at Cursor Address
1	0	1	0	1	0	1 -	0	AA	Write at Cursor Address
1	0	1	0	1	1 -	0	1	AD	Read at Cursor Address and Increment Address
1	0	1	0	1	0	. 1	1	AB	Write at Cursor Address and Increment Address
1	0	1	1	1	0	1	1	BB	Write from Cursor Address to Pointer Address
1	0	1	1	1	1	0	1.	BD	Read from Cursor Address to Pointer Address

#### NOTES:

<sup>\*</sup>Any combination of these three commands is valid.

d = Don't care.

#### INSTANTANEOUS COMMANDS

The instantaneous commands are executed immediately after the trailing edge of the write pulse during which the command is issued. These commands do not affect the state of the RDFLG or READY interrupt/status bits and can be invoked at any time.

#### MASTER RESET

This command initializes the AVDC and can be invoked at any time to return the AVDC to its initial state. Upon power-up, two successive master reset commands must be applied to release the AVDC's internal power-on circuits. In transparent and shared buffer modes, the CTRL1 input must be high when the command is issued. The command causes the following:

- VSYNC and HSYNC are driven low for the duration of the command and BLANK goes high. After command completion, HSYNC and VSYNC will begin operation and BLANK will remain high until a "display on" command is received.
- 2. The interrupt and status bits and masks are set to zero, except for the RDFLG flag which is set to a one.
- The row buffer mode, cursor-off, display-off, and line graphics disable states are set.
- 4. The initialization register pointer is set to address IRO.
- 5. IR2[7] is reset.

#### LOAD IR ADDRESS

This command is used to preset the initialization register pointer with the value "V" defined by D3-D0. Allowable values are 0 to 14.

#### **ENABLE GRAPHICS**

After invoking this command, the AVDC will increment the MAC to the next consecutive memory address for each scan line even if more than one scan line per row is programmed. This mode can be used for bit-mapped graphics where each location in the display buffer within the defined area contains the bit pattern to be displayed. This command is row buffered and should be asserted during the character row prior to the row where this feature is required. This allows the user to enter and exit graphics mode on character row boundaries.

To perform split screen operations while in graphics mode use SSR2 only.

DADD0/LG is asserted during the trailing edge of BLANK for each scan line while this mode is active.

#### **DISABLE GRAPHICS**

Normal addressing resumes at the next row boundary.

#### DISPLAY OFF

Asserts the BLANK output. The DADD0 through DADD13 display address bus outputs can be optionally placed in the three-state condition by setting bit 2 to a one when invoking the command.

#### DISPLAY ON

Restores normal blanking operation either at the beginning of the next field (bit 2=1) or at the beginning of the next scan line (bit 2=0). Also returns the DADD0-DADD13 drivers to their active state.

#### CURSOR OFF

Disables cursor operation. Cursor output is placed in the low state.

#### CURSOR ON

Enables normal cursor operation.

#### RESET INTERRUPT/STATUS BITS

This command resets the designated bits in the interrupt and status registers. The bit positions correspond to the bit positions in the registers:

Bit 0 - Split 2

Bit 1 - Ready

Bit 2 - Split 1

Bit 3 - Line Zero

Bit 4 - Vertical Blank

#### **DISABLE INTERRUPTS**

Sets the interrupt mask to zeros for the designated conditions, thus disabling these conditions from being set in the interrupt register and asserting the INTR output. Bit position correspondence is as above.

#### **ENABLE INTERRUPTS**

This command writes the associated interrupt mask bit to a one. This enables the corresponding conditions to be set in the interrupt register and asserts the INTR output. Bit position correspondence is as above.

#### **DELAYED COMMANDS**

This group of commands is utilized for the independent buffer mode of operation, although the "increment cursor" command can also be used in other modes. With the exception of the "write from cursor to pointer" and "increment cursor" commands, all the commands of this type will be executed immediately or will be delayed depending on when the command is invoked. If invoked during the active screen time, the command is executed at the next horizontal blanking interval. If invoked during a vertical retrace interval or a "display off" state, the command is executed immediately.

The "increment cursor" command is executed immediately after it is issued and requires approximately three CCLK periods for completion. The "write from cursor to pointer" command executes during blanking intervals. The AVDC will execute as many writes as possible during each blanking interval. If the command is not completed during the current blanking interval, the command will be held in suspension during the next active portion of the screen and continues during the next blanking interval until the command is completed.

### ORDERING INFORMATION ( $V_{CC} = 5 \text{ V} \pm 5\%$ , $T_A = 0$ °C to 70°C)

Package Type	Frequency	Order Number
Plastic	2.7 MHz	MC2674B3P
P Suffix	4.0 MHz	MC2674B4P

## PIN ASSIGNMENT

R	<b>[</b> 1:●	$\cup$	40 V <sub>CC</sub>
CE	<b>[</b> 2		39 1 A2
$\overline{W}$	<b>d</b> 3		38 1 A1
CTRL1	₫4		<b>37 A</b> 0
CTRL2	<b>d</b> 5		36 ACLL
CTRL3	<b>[</b> 6		35 INTR
CURSOR	<b>d</b> 7		34 DADDO/LG
D0	<b>d</b> 8		33 DADD1/ DADD14
D1	<b>d</b> 9		32 DADD2/ DADD15
D2	10		31 DADD3/LR
D3	<b>d</b> 11		30 DADD4/LA0
D4	<b>d</b> 12		29 DADD5/LA1
D5	13		28 DADD6/LA2
D6	<b>d</b> 14		27 DADD7/LA3
D7	15		26 DADD8/FL
CCLK	16		25 DADD9/DW
BLANK	17		24 DADD10/UL
VSYNC/ CSYNC	18		23 DADD11/
	19		22 DADD12/
GND	20		21 DADD13/LL
	L		

## MC6800

# 8-Bit Microprocessing Unit (MPU)

The MC6800 is a monolithic 8-bit microprocessor forming the central control function for Motorola's M6800 Family. Compatible with TTL, the MC6800, as with all M6800 system parts, requires only one +5.0-volt power supply and no external TTL devices for bus interface.

The MC6800 is capable of addressing 64K bytes of memory with its 16-bit address lines. The 8-bit data bus is bidirectional as well as three-state, making direct memory addressing and multiprocessing applications realizable.

- 8-Bit Parallel Processing
- Bidirectional Data Bus
- 16-Bit Address Bus 64K Bytes of Addressing
- 72 Instructions Variable Length
- Seven Addressing Modes Direct, Relative, Immediate, Indexed, Extended, Implied, and Accumulator
- Variable Length Stack
- Vectored Restart
- Maskable Interrupt Vector
- Separate Nonmaskable Interrupt Internal Registers Saved in Stack
- Six Internal Registers Two Accumulators, Index Register, Program Counter, Stack Pointer and Condition Code Register
- Direct Memory Addressing (DMA) and Multiple Processor Capability
- Simplified Clocking Characteristics
- · Clock Rates as High as 2.0 MHz
- · Simple Bus Interface without TTL
- Halt and Single Instruction Execution Capability

3

This document contains information on a new product. Specifications and information herein are subject to change without notice.

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	V
Input Voltage	V <sub>in</sub>	0.3 to + 7.0	V
Operating Temperature Range MC6800, MC68A00, MC68B00, MC6800C, MC68A00C	TA	T <sub>L</sub> to T <sub>H</sub> - 0 to 70 - 40 to +85	°C
Storage Temperature Range	T <sub>stq</sub>	−55 to +150	°C

#### THERMAL RESISTANCE

Rating	Symbol	Value	Unit
Plastic Package Cerdip Package	ΑLθ	100 60	°C/W

#### **POWER CONSIDERATIONS**

The average chip-junction temperature, TJ, in °C can be obtained from:

 $T_{J} = T_{A} + (P_{D} \cdot \theta_{JA}) \tag{1}$ 

where:

T<sub>A</sub> = Ambient Temperature, °C θ<sub>JA</sub> = Package Thermal Resistance, Junction-to-Ambient, °C/W

PD = PINT + PPORT

 $PINT = ICC \times VCC$ , Watts — Chip Internal Power

PPORT = Port Power Dissipation, Watts — User Determined

For most applications PPORT<PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

$$P_D = K \div (T_1 + 273^{\circ}C)$$
 (2)

Solving equations (1) and (2) for K gives:

$$K = P_{D^{\bullet}}(T_{\Delta} + 273^{\circ}C) + \theta_{J\Delta} \cdot P_{D}^{2}$$
(3)

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $P_D$  can be obtained by solving equations (1) and (2) iteratively for any value of  $P_D$ 


#### DC ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5.0 \text{ Vdc}, \pm 5\%, V_{SS} = 0, T_A = T_L \text{ to } T_H \text{ unless otherwise noted}$ )

Characteristic		Symbol	Min	Тур	Max	Unit
Input High Voltage	Logic φ1, φ2	VIHC	V <sub>SS</sub> + 2.0 V <sub>CC</sub> - 0.6		V <sub>CC</sub> + 0.3	٧
Input Low Voltage	Logic φ1, φ2	V <sub>IL</sub> V <sub>ILC</sub>	V <sub>SS</sub> - 0.3 V <sub>SS</sub> - 0.3		V <sub>SS</sub> +0.8 V <sub>SS</sub> +0.4	V
Input Leakage Current (V <sub>in</sub> = 0 to 5.25 V, V <sub>CC</sub> = Max) (V <sub>in</sub> = 0 to 5.25 V, V <sub>CC</sub> = 0 V to 5.25 V)	Logic <i>ф</i> 1, <i>ф</i> 2	lin	-	1.0	2.5 100	μΑ
Hi-Z Input Leakage Current (V <sub>in</sub> = 0.4 to 2.4 V, V <sub>CC</sub> = Max)	D0-D7 A0-A15, R/W	ΙΙΖ	_ _	2.0 —	10 100	μΑ
Output High Voltage (I_Load = -205 µA, VCC = Min) (I_Load = -145 µA, VCC = Min) (I_Load = -100 µA, VCC = Min)	D0-D7 A0-A15, R/W, VMA BA	Vон	V <sub>SS</sub> +2.4 V <sub>SS</sub> +2.4 V <sub>SS</sub> +2.4	_	- - -	٧
Output Low Voltage (I <sub>Load</sub> = 1.6 mA, V <sub>CC</sub> = Min)		VOL	_	_	Vss+0.4	V
Internal Power Dissipation (Measured at TA=TL)		PINT	-	0.5	1.0	W
Capacitance $(V_{in} = 0, T_A = 25^{\circ}C, f = 1.0 \text{ MHz})$	φ1 φ2 D0-D7 Logic Inputs	C <sub>in</sub>	_ _ _ _	25 45 10 6.5	35 70 12.5 10	pF
	A0-A15, R/W, VMA	Cout	_		12	pF

**CLOCK TIMING** ( $V_{CC} = 5.0 \text{ V}, \pm 5\%, V_{SS} = 0, T_A = T_L \text{ to } T_H \text{ unless otherwise noted}$ )

Characteristic		Symbol	Min	Тур	Max	Unit
Frequency of Operation	MC6800		0.1	_	1.0	
	MC68A00	f	0.1	-	1.5	MHz
	MC68B00		0.1	_	2.0	
Cycle Time (Figure 1)	MC6800		1.000	-	10	
·	MC68A00	tcyc	0.666	-	10	μS
	MC68B00		0.500	-	10	
Clock Pulse Width	φ1, φ2 - MC6800		400	_	9500	
(Measured at V <sub>CC</sub> – 0.6 V)	$\phi$ 1, $\phi$ 2 - MC68A00	PWøH	230	- 1	9500	ns
	$\phi$ 1, $\phi$ 2 — MC68B00	• • •	180	-	9500	ł
Total φ1 and φ2 Up Time	MC6800		900	_	_	
	MC68A00	tut	600	67		ns
	MC68B00		440	-	-	
Rise and Fall Time (Measured between VSS+0.4 and VCC-	0.6)	t <sub>f</sub> , t <sub>f</sub>	_	-	100	ns
Delay Time or Clock Separation (Figure 1)						i
(Measured at $V_{OV} = V_{SS} + 0.6 \text{ V@t}_r = \text{tf} \le 100 \text{ ns}$ )		t <sub>d</sub>	0	-	9100	ns
(Measured at $V_{OV} = V_{SS} + 1.0 \text{ V@t}_r = t_f \le 35 \text{ ns}$ )			0	-	9100	

#### FIGURE 1 — CLOCK TIMING WAVEFORM




#### NOTES:

- 1. Voltage levels shown are V<sub>L</sub>≤0.4, V<sub>H</sub>≥2.4 V, unless otherwise specified.
- 2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise noted.

## READ/WRITE TIMING (Reference Figures 2 through 6, 8, 9, 11, 12 and 13)


Characteristic	Symbol		MC680	0	N	1C68A0	00	N	1C68B0	00	Unit
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	01111
Address Delay											
C = 90 pF	tAD	-	-	270	-	-	180	-	-	150	ns
C = 30 pF			-	250		_	165	_		135	
Peripheral Read Access Time								050			
$t_{ACC} = t_{\psi t} - (t_{AD} + t_{DSR})$	t <sub>acc</sub>	530	-	_	360	_	_	250	_	_	ns
Data Setup Time (Read)	tDSR	100	-	-	60	_	_	40	-	_	ns
Input Data Hold Time	tH	10	_	_	10	_	-	10	-	-	ns
Output Data Hold Time	tH	10	25	_	10	25	-	10	25	_	ns
Address Hold Time (Address, R/W, VMA)	<sup>t</sup> AH	30	50	_	30	50	-	30	50	_	ns
Enable High Time for DBE Input	t <sub>EH</sub>	450	_	_	280	_	_	220	-	-	ns
Data Delay Time (Write)	tDDW	_	-	225	-	-	200	-	-	160	ns
Processor Controls											
Processor Control Setup Time	tPCS	200	-	-	140	_	l –	110	-	_	
Processor Control Rise and Fall Time	tPCr, tPCf	-	l –	100	-	-	100	-	-	100	
Bus Available Delay	tBA		-	250	l –	-	165		l –	135	ns
Hi-Z Enable	tTSE	0	-	40	0	-	40	0	l –	40	""
Hi-Z Delay	tTSD		-	270	-	_	270	_	l –	220	l
Data Bus Enable Down Time During \$\phi\$1 Up Time	tDBE	150	-	-	120	-	-	75	-	-	l
Data Bus Enable Rise and Fall Times	tDBEr, tDBEf	-	_	25	_	-	25	-	-	25	

FIGURE 2 - READ DATA FROM MEMORY OR PERIPHERALS



Data Not Valid


FIGURE 3 - WRITE IN MEMORY OR PERIPHERALS




#### NOTES:

- 1. Voltage levels shown are V<sub>L</sub>≤0.4, V<sub>H</sub>≥2.4 V, unless otherwise specified.
- 2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise noted.


## FIGURE 4 — TYPICAL DATA BUS OUTPUT DELAY Versus CAPACITIVE LOADING (TDDW)



## FIGURE 5 — TYPICAL READ/WRITE, VMA, AND ADDRESS OUTPUT DELAY VOISUS CAPACITIVE LOADING (TAD)



#### FIGURE 6 - BUS TIMING TEST LOADS



C = 130 pF for D0-D7, E

- = 90 pF for A0-A15,  $R/\overline{W}$ , and VMA (Except  $t_{AD2}$ )
- = 30 pF for A0-A15,  $R/\overline{W}$ , and VMA  $(t_{AD2} \text{ only})$
- = 30 pF for BA

R = 11.7  $k\Omega$  for D0-D7


- = 16.5 k $\Omega$  for A0-A15, R/ $\overline{W}$ , and VMA
- = 24 k $\Omega$  for BA

#### **TEST CONDITIONS**

The dynamic test load for the Data Bus is 130 pF and one standard TTL load as shown. The Address, R/W, and VMA outputs are tested under two conditions to allow optimum operation in both buffered and unbuffered systems. The resistor (R) is chosen to insure specified load currents during  $V_{OH}$  measurement.

Notice that the Data Bus lines, the Address lines, the Interrupt Request line, and the DBE line are all specified and tested to guarantee 0.4 V of dynamic noise immunity at both "1" and "0" logic levels.

#### FIGURE 7 - EXPANDED BLOCK DIAGRAM



#### MPU SIGNAL DESCRIPTION

Proper operation of the MPU requires that certain control and timing signals be provided to accomplish specific functions and that other signal lines be monitored to determine the state of the processor.

Clocks Phase One and Phase Two  $(\phi 1, \phi 2)$  — Two pins are used for a two-phase non-overlapping clock that runs at the  $V_{CC}$  voltage level.

Figure 1 shows the microprocessor clocks. The high level is specified at VI<sub>I</sub>C, and the low level is specified at VI<sub>I</sub>C. The allowable clock frequency is specified by f (frequency). The minimum  $\phi 1$  and  $\phi 2$  high level pulse widths are specified by PW $_{\phi H}$  (pulse width high time). To guarantee the required access time for the peripherals, the clock up time,  $t_{ut}$ , is specified. Clock separation,  $t_d$ , is measured at a maximum voltage of VOV (overlap voltage). This allows for a multitude of clock variations at the system frequency rate.

Address Bus (A0-A15) — Sixteen pins are used for the address bus. The outputs are three-state bus drivers capable of driving one standard TTL load and 90 pF. When the output is turned off, it is essentially an open circuit. This permits the MPU to be used in DMA applications. Putting TSC in its high state forces the Address bus to go into the three-state mode.

**Data Bus (D0-D7)** — Eight pins are used for the data bus. It is bidirectional, transferring data to and from the memory and peripheral devices. It also has three-state output buffers capable of driving one standard TTL load and 130 pF. Data Bus is placed in the three-state mode when DBE is low.

Data Bus Enable (DBE) — This level sensitive input is the three-state control signal for the MPU data bus and will enable the bus drivers when in the high state. This input is TTL compatible; however in normal operation, it would be driven by the phase two clock. During an MPU read cycle, the data bus drivers will be disabled internally. When it is desired that another device control the data bus, such as in Direct Memory Access (DMA) applications, DBE should be held low

If additional data setup or hold time is required on an MPU write, the DBE down time can be decreased, as shown in Figure 3 (DBE $\neq \phi$ 2). The minimum down time for DBE is tDBE as shown. By skewing DBE with respect to E, data setup or hold time can be increased.

Bus Available (BA) — The Bus Available signal will normally be in the low state; when activated, it will go to the high state indicating that the microprocessor has stopped and that the address bus is available. This will occur if the  $\overline{\text{HALT}}$  line is in the low state or the processor is in the WAIT state as a result of the execution of a WAIT instruction. At such time, all three-state output drivers will go to their off state and other outputs to their normally inactive level. The processor is removed from the WAIT state by the occurrence of a maskable (mask bit I=0) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30 pF. If TSC is in the high state, Bus Available will be low.

**Read/Write** ( $R/\overline{W}$ ) — This TTL compatible output signals the peripherals and memory devices wether the MPU is in a

Read (high) or Write (low) state. The normal standby state of this signal is Read (high). Three-State Control going high will turn Read/Write to the off (high impedance) state. Also, when the processor is halted, it will be in the off state. This output is capable of driving one standard TTL load and 90 pF.

**RESET** — The RESET input is used to reset and start the MPU from a power down condition resulting from a power failure or initial start-up of the processor. This level sensitive input can also be used to reinitialize the machine at any time after start-up.


If a high level is detected in this input, this will signal the MPU to begin the reset sequence. During the reset sequence, the contents of the last two locations (FFFE, FFFF) in memory will be loaded into the Program Counter to point to the beginning of the reset routine. During the reset routine, the interrupt mask bit is set and must be cleared under program control before the MPU can be interrupted by IRQ. While RESET is low (assuming a minimum of 8 clock cycles have occurred) the MPU output signals will be in the following states: VMA = low, BA = low, Data Bus = high impedance,  $R/\overline{W}$  = high (read state), and the Address Bus will contain the reset address FFFE. Figure 8 illustrates a power up sequence using the RESET control line. After the power supply reaches 4.75 V, a minimum of eight clock cycles are required for the processor to stabilize in preparation for restarting. During these eight cycles, VMA will be in an indeterminate state so any devices that are enabled by VMA which could accept a false write during this time (such as battery-backed RAM) must be disabled until VMA is forced low after eight cycles. RESET can go high asynchronously with the system clock any time after the eighth cycle.

RESET timing is shown in Figure 8. The maximum rise and fall transition times are specified by  $tp_{Cr}$  and  $tp_{Cf}$ . If RESET is high at  $tp_{CS}$  (processor control setup time), as shown in Figure 8, in any given cycle then the restart sequence will begin on the next cycle as shown. The RESET control line may also be used to reinitialize the MPU system at any time during its operation. This is accomplished by pulsing RESET low for the duration of a minimum of three complete  $\phi 2$  cycles. The RESET pulse can be completely asynchronous with the MPU system clock and will be recognized during  $\phi 2$  if setup time  $tp_{CS}$  is met.

Interrupt Request (IRQ) - This level sensitive input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that is being executed before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The Index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. Next, the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFF8 and FFF9. An address loaded at these locations causes the MPU to branch to an interrupt routine in memory. Interrupt timing is shown in Figure 9.

3-68





The  $\overline{\text{HALT}}$  line must be in the high state for interrupts to be serviced. Interrupts will be latched internally while  $\overline{\text{HALT}}$  is low

The  $\overline{\text{IRQ}}$  has a high-impedance pullup device internal to the chip; however, a 3 k $\Omega$  external resistor to VCC should be used for wire-OR and optimum control of interrupts.

Non-Maskable Interrupt (NMI) and Wait for Interrupt (WAI) - The MC6800 is capable of handling two types of interrupts: maskable (IRQ) as described earlier, and nonmaskable (NMI) which is an edge sensitive input. IRQ is maskable by the interrupt mask in the condition code register while NMI is not maskable. The handling of these interrupts by the MPU is the same except that each has its own vector address. The behavior of the MPU when interrupted is shown in Figure 9 which details the MPU response to an interrupt while the MPU is executing the control program. The interrupt shown could be either IRQ or NMI and can be asynchronous with respect to  $\phi 2$ . The interrupt is shown going low at time tpcs in cycle #1 which precedes the first cycle of an instruction (OP code fetch). This instruction is not executed but instead the Program Counter (PC), Index Register (IX), Accumulators (ACCX), and the Condition Code Register (CCR) are pushed onto the stack.

The Interrupt Mask bit is set to prevent further interrupts. The address of the interrupt service routine is then fetched from FFFC, FFFD for an  $\overline{\text{NMI}}$  interrupt and from FFF8, FFF9 for an  $\overline{\text{IRQ}}$  interrupt. Upon completion of the interrupt service routine, the execution of RTI will pull the PC, IX, ACCX, and CCR off the stack; the Interrupt Mask bit is restored to its condition prior to Interrupts (see Figure 10).

Figure 11 is a similar interrupt sequence, except in this case, a WAIT instruction has been executed in preparation for the interrupt. This technique speeds up the MPU's response to the interrupt because the stacking of the PC, IX, ACCX, and the CCR is already done. While the MPU is waiting for the interrupt, Bus Available will go high indicating the following states of the control lines: VMA is low, and the Address Bus, R/W and Data Bus are all in the high impedance state. After the interrupt occurs, it is serviced as previously described.

A 3-10 kg external resistor to VCC should be used for wire-OR and optimum control of interrupts.

#### MEMORY MAP FOR INTERRUPT VECTORS

tor	Ved	Description	
LS	MS	Description	
FFFF	FFFE	Reset	
	FFFC	Non-Maskable Interrupt	
FFFB	FFFA	Software Interrupt	
FFF9	FFF8	Interrupt Request	

Refer to Figure 10 for program flow for Interrupts.

Three-State Control (TSC) — When the level sensitive Three-State Control (TSC) line is a logic "1", the Address Bus and the  $R/\overline{W}$  line are placed in a high-impedance state. VMA and BA are forced low when TSC="1" to prevent false reads or writes on any device enabled by VMA. It is necessary to delay program execution while TSC is held high. This is done by insuring that no transitions of  $\phi 1$  (or  $\phi 2$ ) occur during this period. (Logic levels of the clocks are irrelevant so long as they do not change). Since the MPU is a dynamic device, the  $\phi 1$  clock can be stopped for a maximum

time  $PW_{\phi H}$  without destroying data within the MPU. TSC then can be used in a short Direct Memory Access (DMA) application.

Figure 12 shows the effect of TSC on the MPU. TSC must have its transitions at  $t_{TSE}$  (three-state enable) while holding  $\phi 1$  high and  $\phi 2$  low as shown. The Address Bus and  $R/\overline{W}$  line will reach the high-impedance state at  $t_{TSD}$  (three-state delay), with VMA being forced low. In this example, the Data Bus is also in the high-impedance state while  $\phi 2$  is being held low since DBE= $\phi 2$ . At this point in time, a DMA transfer could occur on cycles \$3 and \$4\$. When TSC is returned low, the MPU Address and  $R/\overline{W}$  lines return to the bus. Because it is too late in cycle \$5 to access memory, this cycle is dead and used for synchronization. Program execution resumes in cycle \$6\$.

Valid Memory Address (VMA) — This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not three-state. One standard TTL load and 90 pF may be directly driven by this active high signal.

HALT — When this level sensitive input is in the low state, all activity in the machine will be halted. This input is level sensitive

The HALT line provides an input to the MPU to allow control of program execution by an outside source. If HALT is high, the MPU will execute the instructions; if it is low, the MPU will go to a halted or idle mode. A response signal, Bus Available (BA) provides an indication of the current MPU status. When BA is low, the MPU is in the process of executing the control program; if BA is high, the MPU has halted and all internal activity has stopped.

When BA is high, the Address Bus, Data Bus, and  $R/\overline{W}$  line will be in a high-impedance state, effectively removing the MPU from the system bus. VMA is forced low so that the floating system bus will not activate any device on the bus that is enabled by VMA.

While the MPU is halted, all program activity is stopped, and if either an  $\overline{\text{NMI}}$  or  $\overline{\text{IRO}}$  interrupt occurs, it will be latched into the MPU and acted on as soon as the MPU is taken out of the halted mode. If a  $\overline{\text{RESET}}$  command occurs while the MPU is halted, the following states occur: VMA=low, BA=low, Data Bus=high impedance, R/ $\overline{\text{W}}$ =high (read state), and the Address Bus will contain address FFFE as long as  $\overline{\text{RESET}}$  is low. As soon as the  $\overline{\text{RESET}}$  line goes high, the MPU will go to locations FFFE and FFFF for the address of the reset routine.


Figure 13 shows the timing relationships involved when halting the MPU. The instruction illustrated is a one byte, 2 cycle instruction such as CLRA. When  $\overline{HALT}$  goes low, the MPU will halt after completing execution of the current instruction. The transition of  $\overline{HALT}$  must occur tpcs before the trailing edge of  $\phi 1$  of the last cycle of an instruction (point A of Figure 13).  $\overline{HALT}$  must not go low any time later than the minmum tpcs specified.

The fetch of the  $\overrightarrow{OP}$  code by the MPU is the first cycle of the instruction. If HALT had not been low at Point A but went low during  $\phi 2$  of that cycle, the MPU would have halted after completion of the following instruction. BA will go high by time  $t_{BA}$  (bus available delay time) after the last instruction cycle. At this point in time, VMA is low and  $R/\overline{W}$ , Address Bus, and the Data Bus are in the high-impedance state.

To debug programs it is advantageous to step through programs instruction by instruction. To do this, HALT must be brought high for one MPU cycle and then returned low as shown at point B of Figure 13. Again, the transitions of HALT must occur tpcs before the trailing edge of  $\phi$ 1. BA will go low at tpA after the leading edge of the next  $\phi$ 1, indicating that the Address Bus, Data Bus, VMA and R/W


lines are back on the bus. A single byte, 2 cycle instruction such as LSR is used for this example also. During the first cycle, the instruction Y is fetched from address M+1. BA returns high at  $t_{BA}$  on the last cycle of the instruction indicating the MPU is off the bus. If instruction Y had been three cycles, the width of the BA low time would have been increased by one cycle.

#### FIGURE 10 - MPU FLOWCHART



3-71





#### FIGURE 12 - THREE-STATE CONTROL TIMING





FIGURE 13 - HALT AND SINGLE INSTRUCTION EXECUTION FOR SYSTEM DEBUG



Note: Midrange waveform indicates high impedance state.

#### MPU REGISTERS

The MPU has three 16-bit registers and three 8-bit registers available for use by the programmer (Figure 14).

**Program Counter** — The program counter is a two byte (16 bits) register that points to the current program address.


Stack Pointer — The stack ponter is a two byte register that contains the address of the next available location in an external push-down/pop-up stack. This stack is normally a random access Read/Write memory that may have any location (address) that is convenient. In those applications that require storage of information in the stack when power is lost, the stack must be nonvolatile.

**Index Register** — The index register is a two byte register that is used to store data or a sixteen bit memory address for the Indexed mode of memory addressing.

**Accumulators** — The MPU contains two 8-bit accumulators that are used to hold operands and results from an arithmetic logic unit (ALU).

Condition Code Register — The condition code register indicates the results of an Arithmetic Logic Unit operation: Negative (N), Zero (Z), Overflow (V), Carry from bit 7 (C), and half carry from bit 3 (H). These bits of the Condition Code Register are used as testable conditions for the conditional branch instructions. Bit 4 is the interrupt mask bit (I). The unused bits of the Condition Code Register (b6 and b7) are ones.

FIGURE 14 — PROGRAMMING MODEL OF THE MICROPROCESSING UNIT



#### MPU INSTRUCTION SET

The MC6800 instructions are described in detail in the M6800 Programming Manual. This Section will provide a brief introduction and discuss their use in developing MC6800 control programs. The MC6800 has a set of 72 different executable source instructions. Included are binary and decimal arithmetic, logical, shift, rotate, load, store, conditional or unconditional branch, interrupt and stack manipulation instructions.

Each of the 72 executable instructions of the source language assembles into 1 to 3 bytes of machine code. The number of bytes depends on the particular instruction and on the addressing mode. (The addressing modes which are available for use with the various executive instructions are discussed later.)

The coding of the first (or only) byte corresponding to an executable instruction is sufficient to identify the instruction and the addressing mode. The hexadecimal equivalents of the binary codes, which result from the translation of the 72 instructions in all valid modes of addressing, are shown in Table 1. There are 197 valid machine codes, 59 of the 256 possible codes being unassigned.

When an instruction translates into two or three bytes of code, the second byte, or the second and third bytes contain(s) an operand, an address, or information from which an address is obtained during execution.

Microprocessor instructions are often divided into three general classifications: (1) memory reference, so called because they operate on specific memory locations; (2) operating instructions that function without needing a memory reference; (3) I/O instructions for transferring data between the microprocessor and peripheral devices.

In many instances, the MC6800 performs the same operation on both its internal accumulators and the external memory locations. In addition, the MC6800 interface adapters (PIA and ACIA) allow the MPU to treat peripheral devices exactly like other memory locations, hence, no I/O instructions as such are required. Because of these features, other classifications are more suitable for introducing the MC6800's instruction set: (1) Accumulator and memory operations; (2) Program control operations; (3) Condition Code Register operations.

TABLE 1 - HEXADECIMAL VALUES OF MACHINE CODES

10   NOP	00				40	NEG	Δ		80	CLID		INANA	C0	CUID		18.48.4
	01	NOP				, VLC	^									
103   1	02	•														
14	03					COM	Α				.,				_	
15	04	•			44	LSR	Α			AND	Α	IMM		AND	В	IMM
17	05	•			45	•			85	BIT	Α		C5	BIT	В	IMM
18	06									LDA	Α	IMM		LDA	В	IMM
DEX										•				•		
AA   DEC   A   BA   ODAA   A   IMM   CA   ODAA   B   IMM   ODA   B   IMM   ODA   ODAA   B   IMM   ODAA   ODAA   B   IMM   ODAA   ODAA   ODAA   ODAA   B   IMM   ODAA   O												IMM				
SEV																
CC   CC   CC   CC   CC   CC   CC   C						DEC	А			OHA						
DO   SEC						INC								ADU	В	IMM
SEC   CLI											Α.					
OF   SEI														LDY		18484
10	0F					CLB	Α					1101101				HVHVI
11   CBA	10									SUB	Α	DIR		SUB	В	DIR
12	11	CBA			51				91							
13	12				52	•			92	SBC	A	DIR	D2			
15	13	•			53				93	•				•		
16	14	•				LSR	В				Α				В	DIR
17   TBA	15	•				•										
18																
19		TBA														
1A																
18		DAA														
1C -		A D A				DEC	В									
100		. ADA				INC	<b>D</b>				А			ADD	В	DIR
1E												DIN				
1F	1E						U			LDS		DIR		IDX		DIB
BRA	1F					CLR	В									
21	20	BRA		REL			-	IND			Α				В	
22	21				61	•			A1	CMP	Α	IND				
24	22	BHI		REL	62	•			A2	SBC	Α	IND				
25	23									•			E3	•		
228   BNE   REL   66   ROR	24					LSR		IND								
27   BEO						•										
28																
298   BVS																
2A BPL REL 6A DEC IND AA ORA A IND EA GOA B IND REL 6B - COM B IND REL 6B - COM B IND REL 6B - COM B IND REL 6B - COM B IND REL 6C INC IND AC CPX IND EC - COM B IND REL 6C INC IND AC CPX IND EC - COM B IND REL 6C INC IND AC CPX IND EC - COM B IND REL 6C INC IND AC CPX IND EC - COM B IND REL 6C INC IND AC CPX IND EC - COM B IND REL 6C IND AC CPX IND REL 6C IND AC CPX IND REL 6C IND AC CPX IND REL 6C IND AC																
28																
2C BGE REL 8C INC IND AC CPX IND EC  2E BGT REL 8C INC IND AC CPX IND EC  2E BGT REL 8C INC IND AC LPX IND EC  2E BGT REL 8C INC IND AC LPX IND EC  3D TSX IND EC  3						DEC		טאוו								
2D						INC		IND			^			ADD	В	IND
2E         BGT         REL         6E         JMP         IND         AE         LDS         IND         EE         LDX         IND         AB         LDS         IND         EE         LDX         IND         AB         LDS         IND         EE         LDX         IND         AB         LDS         IND         AB         AB <td>2D</td> <td></td>	2D															
REL	2E													1 DX		IND
1	2F	BLE														
31 INS	30	TSX			70						Α				В	EXT
32 PUL A 72 . B2 SBC A EXT F2 SBC B EXT S3 . B2 SBC B EXT S4 SBC B EXT S5 SBC B EXT S6 SBC B EXT	31	INS			71	•			B1	CMP	Α		F1			EXT
34 DES	32					•				SBC	Α	EXT		SBC	В	EXT
35 TXS	33		В							•				•		
36 PSH A 76 ROR EXT B6 LDA A EXT F6 LDA B EXT 37 PSH B 77 ASR EXT B6 LDA A EXT F7 STA B EXT 38 PSH B 77 ASR EXT B8 EOR A EXT F8 EOR B EXT S9 ADC B E	34					LSR		EXT								EXT
37																
38 · 78 ASL EXT B8 EOR A EXT F8 EOR B EXT F8 FOR B EXT F8 FOR B EXT F8 FOR F8 F8 F8 F8 F8 F8 F8 F8 F8 F8 F8 F8 F8																
99 RTS		PSH	В													
3A - 7A DEC EXT BA ORA A EXT FA ORA B EXT 3B RTI 7B - 8B ADD A EXT FB ADD B EXT 3C - 7C INC EXT BC CPX EXT FC - 3D - 7D TST EXT BD USR EXT FD - 3D -		DTS														
3B RTI		419														
3C · 7C INC EXT BC CPX EXT FC · 30 · 7D TST EXT BC USA EXT FD · 3E WAI 7E JMP EXT BE LDS EXT FE LDX EXT		RTI				DEC		EVI								
3D ·						INC		FXT			^			,	0	EVI
3E WAI 7E JMP EXT BE LDS EXT FE LDX EXT	3D															
	3E	WAI				JMP		EXT						LDX		FXT
	3F															EXT
													1			

Notes: 1. Addressing Modes:

A = Accumulator A
B = Accumulator B
REL = Relative
IND = Indexed
IMM = Immediate
DIR = Direct

2. Unassigned code indicated by " \* ".

TABLE 2 - ACCUMULATOR AND MEMORY OPERATIONS

							_	DRES	SING	MO				,			BOOLEAN/ARITHMETIC OPERATION	-		-	_	~
		- 11	MME	D	D	IREC	T	-	NDE)	(	E	XTN	D	IM	PLIE	D	(All register labels		4			
OPERATIONS	MNEMONIC	OP	~	=	OP	~	=	OP	~	=	OP	~	=	OP	~	=	refer to contents)	н	1	N Z	zν	/ C
Add	ADDA	88	2	2	9B	3	2	AB	5	2	ВВ	4	3				A + M · A	1:		1		1 1
	ADDB	СВ	2	2	DB	3	2	EB	5	2	FB	4	3				B + M - B				1 1	
Add Acmitrs	ABA													18	2	1	A + B - A					
Add with Carry	ADCA ADCB	89 C9	2	2	99 D9	3.	2	A9 E9	5 5	2	B9 F9	4	3				A + M + C - A B + M + C - B					
And	ANDA	84	2	2	94	3	2	A4	5	2	B4	4	3				A·M·A				F	
····=	ANDB	C4	2	2	D4	3	2	E4	5	2	F4	4	3				8 · M · B	1 1	- 1		1 F	
Bit Test	BITA	85	2	2	95	3	2	A5	5	2	85	4	3				A · M	•	•	i	i F	
	BITB	C5	2	2	05	3	2	E5	5	2	F5	4	3				B - M				1 F	
Clear	CLR							6F	7	2	7F	6	3				00 - M				SF	
	CLRA							l						4F	2	1	00 A	1 - 1			SF	
Compare	CLRB CMPA	81	2	2	91	3	2	A1	5	2	B1	4	3	5F	2	1	00 · B				S   F	
Compare	CMPB	Ci	2	2	01	3	2	E1	5	2	F1	4	3				B - M	1 . 1			ili	
Compare Acmitrs	CBA	"	-	-	"	·	•	- '					·	11	2	1	A · B	1 1	- 1	il		
Complement, 1's	COM	l						63	7	2	73	6	3				₩·W	•	•	1	t B	₹Ìs
	COMA							1						43	2	1	A A	•	•	:	· I ·	
	COMB													53	2	1	B ⋅B				1 B	
Complement, 2's	NEG	1						60	7	2	70	6	3	١			00 · M • M			1		
(Negate)	NEGA	1												40	2	1	00 · A * A					00
Decimal Adjust, A	NEGB													50 19	2	1	00 · B · B				1 0	
occimal Aujust, A	UMA	١.												19	2	'	Converts Binary Add. of BCD Characters into BCD Format		1	١.	.   ,	14
Decrement	DEC							6A	7	2	7A	6	3				M - 1 · M			1	1 4	
	DECA												•	4A	2	1	A - 1 • A				1 4	
	DECB													5A	2	1	B - 1 • B				1 4	
Exclusive OR	EORA	88	2	2	98	3	2	A8	5	2	B8	4	3				A⊕M → A	•	•	:	1   R	≀ •
	EORB	C8	2	2	D8	3	2	E8	5	2	F8	4	3				B⊕M → B	1 - 1	. 1		:   <u>F</u>	
Increment	INC							6C	7	2	7 C	6	3				M + 1 • M			:		
	INCA				l									4C	2	1	A+1 -A			1		
Load Acmitr	INCB LDAA	86	2	2	96	3	2	A6		,	В6	4	3	5C	2	1	B + 1 · B			1		
LUAU ACIIIII	LDAA	C6	2	2	06	3	2	E6	5	2	F6	4	3				M - A   M - B			:		
Or, Inclusive	ORAA	8A	2	2	9A	3	2	AA	5	2	BA	4	3				A+M +A	1	- 1		- 1	- 1
OT, INCIDATE	ORAB	CA	2	2	DA	3	2	EA	5	2	FA	4	3				B + M → B	1 1	- 1	i		
Push Data	- PSHA	-	_	-		-	-			-			-	36	4	1	A → M <sub>SP</sub> , SP 1 → SP					
	PSHB				١.									37	4	1	B · MSP, SP - 1 · SP			•	٠.	۰.
Pull Data	PULA	1			1									32	4	1	SP + 1 - SP, MSP - A	•	•	•	• •	۰ •
	. PULB													33	4	1.	SP + 1 - SP, MSP - B	1 - 1	- 1		• •	
Rotate Left	ROL							69	7	2	79	6	3		_		M) [				: 6	
	ROLA ROLB				1									49 59	2	1	A C + 67 + 60				: 0	1 (6
Rotate Right	ROR	1						66	7	2	76	6	3	33	2	'	M)	i I			1 (6	
Trotter riight	ROBA							"	,	•	,,,	٠	,	46	2	1	A} -0 + (1111111)				1 (6	
	RORB													56	2	1	B C b7 - b0				: 6	
Shift Left, Arithmetic	ASL							68	7	2	78	6	3				M)				:  Ğ	
	ASLA													48	2	1	A} 0	•	•	:	1 6	1 (3
	ASLB	l						1						58	2	1	B C 67 60				1 6	
Shift Right, Arithmetic	ASR							6/	7	2	77	6	3	١			M]				‡ (E	
	ASRA													47	2	1	A >				: (6	
Shift Right, Logic	ASRB LSR							64	7	2	74	6	3	57	2	1	B				: (E	
Sillit Hight, Logic	LSRA				1			04	′	2	/"	0	3	44	2	1	A 0-00000 - 0					3 :
	LSRB				1			1						54	2	1	B 67 60 C					Ď :
Store Acmitr.	STAA				97	4	2	A7	6	2	B7	5	3	"	٠		A→M				t F	
	STAB				07	4	2	E7	6	2	F7	5	3				B - M	•			t F	
Subtract	SUBA	80	2	2	90	3	2	A0	5	2	80	4	3				A - M - A	•			t t	
	SUBB	CO	2	2	D0	3	2	E0	5	2	FQ.	4	3				B M - B	•	•	1	1 1	1   1
Subtract Acmitrs.	SBA				1			1						10	2	1	A - B → A	1 1	- 1		1 1	
Subtr. with Carry	SBCA	82	2	2	92	3	2	A2	5	2	B2	4	3				A M - C A	1 1	•	* I	1 1	
Tennelos Assolas	SBCB	C2	2	2	D2	3	2	E2	5	2	F2	4	3		,		B - M - C - B				1 1	
Transfer Acmitrs	TAB TBA	1												16	2	1	A · B B · A				1 F	
Test, Zero or Minus	TST							60	7	2	70	6	3	"	2	'	W = 00	1 1		. 1	1   F	
, 2010 01 1111100	TSTA	1						"	,		'		3	40	2	1	A 00	1 - 1			1 6	
	TSTB	1												50	2	1	8 - 00	1 - 1	- 1		i F	

#### LEGENO:

- OP Operation Code (Hexadecimal);
- Number of MPU Cycles; Number of Program Bytes;
- Arithmetic Plus;
- Arithmetic Minus;
- Boolean AND;
- MSP Contents of memory location pointed to be Stack Pointer;
- Boolean Inclusive OR;
- Boolean Exclusive OR; Complement of M;
- Transfer Into;
- Rit = Zero: Byte = Zero;

## CONDITION CODE SYMBOLS:

- Half-carry from bit 3;
- Interrupt mask
- Negative (sign bit) Zero (byte)
- Overflow, 2's complement
- Carry from bit 7 Reset Always
- Set Always
  - Test and set if true, cleared otherwise Not Affected

#### CONDITION CODE REGISTER NOTES:

(Bit set if test is true and cleared otherwise)

- 1 (Bit V) Test: Result = 10000000?
- 2 (Bit C) Test: Result = 00000000?
  3 (Bit C) Test: Decimal value of most significant BCD
  - Character greater than nine?
  - (Not cleared if previously set.)
  - 4 (Bit V) Test: Operand = 10000000 prior to execution? 5 (Bit V) Test: Operand = 01111111 prior to execution?
- . 6 (Bit V) Test: Set equal to result of N⊕C after shift has occurred.

Note — Accumulator addressing mode instructions are included in the column for IMPLIED addressing

#### PROGRAM CONTROL OPERATIONS

Program Control operation can be subdivided into two categories: (1) Index Register/Stack Pointer instructions; (2) Jump and Branch operations.

#### Index Register/Stack Pointer Operations

The instructions for direct operation on the MPU's Index Register and Stack Pointer are summarized in Table 3. Decrement (DEX, DES), increment (INX, INS), load (LDX, LDS), and store (STX, STS) instructions are provided for both. The Compare instruction, CPX, can be used to compare the Index Register to a 16-bit value and update the Condition Code Register accordingly.

The TSX instruction causes the Index Register to be loaded with the address of the last data byte put onto the "stack." The TXS instruction loads the Stack Pointer with a value equal to one less than the current contents of the Index Register. This causes the next byte to be pulled from the "stack" to come from the location indicated by the Index Register. The utility of these two instructions can be clarified by describing the "stack" concept relative to the M6800 system.

The "stack" can be thought of as a sequential list of data stored in the MPU's read/write memory. The Stack Pointer contains a 16-bit memory address that is used to access the list from one end on a last-in-first-out (LIFO) basis in contrast to the random access mode used by the MPU's other addressing modes.

The MC6800 instruction set and interrupt structure allow extensive use of the stack concept for efficient handling of data movement, subroutines and interrupts. The instructions can be used to establish one or more "stacks" anywhere in read/write memory. Stack length is limited only by the amount of memory that is made available.

Operation of the Stack Pointer with the Push and Pull instructions is illustrated in Figures 15 and 16. The Push instruction (PSHA) causes the contents of the indicated accumulator (A in this example) to be stored in memory at the location indicated by the Stack Pointer. The Stack Pointer is automatically decremented by one following the storage operation and is "pointing" to the next empty stack location. The Pull instruction (PULA or PULB) causes the last byte stacked to be loaded into the appropriate accumulator. The

Stack Pointer is automatically incremented by one just prior to the data transfer so that it will point to the last byte stacked rather than the next empty location. Note that the PULL instruction does not "remove" the data from memory; in the example, 1A is still in location (m+1) following execution of PULA. A subsequent PUSH instruction would overwrite that location with the new "pushed" data.

Execution of the Branch to Subroutine (BSR) and Jump to Subroutine (JSR) instructions cause a return address to be saved on the stack as shown in Figures 18 through 20. The stack is decremented after each byte of the return address is pushed onto the stack. For both of these instructions, the return address is the memory location following the bytes of code that correspond to the BSR and JSR instruction. The code required for BSR or JSR may be either two or three bytes, depending on whether the JSR is in the indexed (two bytes) or the extended (three bytes) addressing mode. Before it is stacked, the Program Counter is automatically incremented the correct number of times to be pointing at the location of the next instruction. The Return from Subroutine Instruction, RTS, causes the return address to be retrieved and loaded into the Program Counter as shown in Figure 21.

There are several operations that cause the status of the MPU to be saved on the stack. The Software Interrupt (SWI) and Wait for Interrupt (WAI) instructions as well as the maskable ( $\overline{\text{IRO}}$ ) and non-maskable ( $\overline{\text{NMI}}$ ) hardware interrupts all cause the MPU's internal registers (except for the Stack Pointer itself) to be stacked as shown in Figure 23. MPU status is restored by the Return from Interrupt, RTI, as shown in Figure 22.

### Jump and Branch Operation

The Jump and Branch instructions are summarized in Table 4. These instructions are used to control the transfer or operation from one point to another in the control program.

The No Operation instruction, NOP, while included here, is a jump operation in a very limited sense. Its only effect is to increment the Program Counter by one. It is useful during program development as a "stand-in" for some other instruction that is to be determined during debug. It is also used for equalizing the execution time through alternate paths in a control program.

TABLE 3 - INDEX REGISTER AND STACK POINTER INSTRUCTIONS

											CO	NO	). CC	)DE	RE	G.							
		11	име	D	D	IREC	T:	11	NDE	x	E	XTN	D	IN	IPLII	D	]	5	4	3	2	1	0
POINTER OPERATIONS	MNEMONIC	OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	±	BOOLEAN/ARITHMETIC OPERATION	н	1	N	z	٧	C
Compare Index Reg	CPX	8C	3	3	9 C	4	2	AC	6	2'	BC	5	3				X <sub>H</sub> - M, X <sub>L</sub> - (M + 1)	•	•	1	1	0	•
Decrement Index Reg	DEX				-			İ			1			09	4	1	X – 1 → X	•		•	1	•	•
Decrement Stack Pntr	DES					ĺ		)			1	1		34	4	1	SP - 1 → SP		•	•	•	•	•
Increment Index Reg	INX		ļ		ļ	ļ		į.	1					08	4	1	X + 1 → X	•	•	•	1	•	•
Increment Stack Potr	INS	1			1	1		1			-			31	4	1	SP + 1 → SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	6	2	FE	5	3	ĺ	ĺ		$M \rightarrow X_H$ , $(M + 1) \rightarrow X_L$			3		R	•
Load Stack Pntr	LDS	8E	3	3	9E	4	2	ΑE	6	2	BE	5	3				$M \rightarrow SP_H$ , $(M + 1) \rightarrow SP_L$			3	1	R	•
Store Index Reg	STX				DF	5	2	EF	7	2	FF	6	3				$X_H \rightarrow M$ , $X_L \rightarrow (M+1)$	•		3	1	R	•
Store Stack Potr	STS				9F	5	2	AF	7	2	BF	6	3				$SP_H \rightarrow M$ , $SP_L \rightarrow (M + 1)$			3	1	R	•
Indx Reg → Stack Pntr	TXS			1				l			1			35	4	1	X − 1 → SP			•	•	•	•
Stack Pntr → Indx Reg	TSX											l	]	30	4	1	SP + 1 → X	•		•	•	•	•

<sup>(</sup>Bit N) Test: Sign bit of most significant (MS) byte of result = 1?

<sup>(</sup>Bit V) Test: 2's complement overflow from subtraction of ms bytes?

<sup>(</sup>Bit N) Test: Result less than zero? (Bit 15 = 1)




TABLE 4 - JUMP AND BRANCH INSTRUCTIONS

								COND. CODE REG.													
		RE	LAT	IVE	I	NDE	x	E	XTN	D	IN	IPLII	ED	]		5	4	3	2	1	0
OPERATIONS	MNEMONIC	OP	~	#	OP	~	#	OP	~	#	OP	~	#	]	BRANCH TEST	н	ı	N	Z	٧	C
Branch Always	BRA	20	4	2									Г		None	•	•	•	•	•	•
Branch If Carry Clear	BCC	24	4	2								1		İ	C = 0	•	•	•	•	•	•
Branch If Carry Set	BCS	25	4	2								1			C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ	27	4	2			ł	1						ŀ	Z = 1	•	•	•	•	•	•
Branch If ≥ Zero	BGE	2 C	4	2				l							N ⊕ V = 0	•	•	•	•	•	•
Branch If > Zero	BGT	2E	4	2				1				1		ŀ	Z + (N   V) = 0	•	•	•	•	•	•
Branch If Higher	ВНІ	22	4	2							ļ			ł	$C +_{c} Z = 0$	•	•	•	•	•	•
Branch If ≤ Zero	BLE	2F	4	2					ŀ		1				Z + (N + V) = 1	•	•	•	•	•	•
Branch If Lower Or Same	BLS	23	4	2								ļ		1	C + Z = 1	•	•	•	•	•	•
Branch If < Zero	BLT	2D	4	2				1						ļ	N ⊕ V = 1	•	•	•	•	•	•
Branch If Minus	BMI	2B	4	2	i i		İ	i			İ	ĺ		1	N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE	26	4	2					İ		1			i	Z = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC	28	4	2											V = 0	•	•	•	•	•	•
Branch If Overflow Set	BVS	29	4	2			1				1				V = 1	•	•	•	•	•	•
Branch If Plus	BPL	2A	4	2					1						N = 0	•	•	•	•	•	•
Branch To Subroutine	BSR	8D	8	2										1		•	•	•	•	•	•
Jump	JMP				6E	4	2	7E	3	3				1.5	See Special Operations	•	•	•	•	•	•
Jump To Subroutine	JSR		1		AD	8	2	BD	9	3				١)		•	•	•	•	•	•
No Operation	NOP			1							01	2	1	^	Advances Prog. Cntr. Only	•	•	•	•	•	•
Return From Interrupt	RTI										3B	10	1			<u> </u> _		- (	D -	·	
Return From Subroutine	RTS										39	5	1	1		•	•	•	•	•	
Software Interrupt	SWI										3F	12	1	}	See Special Operations	•	•	•	•	•	
Wait for Interrupt *	WAI										3E	9	1		•	•	2	•	•	•	•

<sup>\*</sup>WAI puts Address Bus, R/W, and Data Bus in the three-state mode while VMA is held low.

(Bit 1) Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait state.


Execution of the Jump Instruction, JMP, and Branch Always, BRA, affects program flow as shown in Figure 17. When the MPU encounters the Jump (Indexed) instruction, it adds the offset to the value in the Index Register and uses the result as the address of the next instruction to be executed. In the extended addressing mode, the address of the next instruction to be executed is fetched from the two locations immediately following the JMP instruction. The Branch Always (BRA) instruction is similar to the JMP (extended) instruction except that the relative addressing mode applies and the branch is limited to the range within — 125 or + 127 bytes of the branch instruction itself. The opcode for the BRA instruction requires one less byte than JMP (extended) but takes one more cycle to execute.

The effect on program flow for the Jump to Subroutine (JSR) and Branch to Subroutine (BSR) is shown in Figures 18 through 20. Note that the Program Counter is properly incremented to be pointing at the correct return address before it is stacked. Operation of the Branch to Subroutine and Jump to Subroutine (extended) instruction is similar except for the range. The BSR instruction requires less opcode than JSR (2 bytes versus 3 bytes) and also executes one cy-

cle faster than JSR. The Return from Subroutine, RTS, is used as the end of a subroutine to return to the main program as indicated in Figure 21.


The effect of executing the Software Interrupt, SWI, and the Wait for Interrupt, WAI, and their relationship to the hardware interrupts is shown in Figure 22. SWI causes the MPU contents to be stacked and then fetches the starting address of the interrupt routine from the memory locations that respond to the addresses FFFA and FFFB. Note that as in the case of the subroutine instructions, the Program Counter is incremented to point at the correct return address before being stacked. The Return from Interrupt instruction, RTI, (Figure 22) is used at the end of an interrupt routine to restore control to the main program. The SWI instruction is useful for inserting break points in the control program, that is, it can be used to stop operation and put the MPU registers in memory where they can be examined. The WAI instruction is used to decrease the time required to service a hardware interrupt; it stacks the MPU contents and then waits for the interrupt to occur, effectively removing the stacking time from a hardware interrupt sequence.

FIGURE 17 - PROGRAM FLOW FOR JUMP AND BRANCH INSTRUCTIONS




<sup>(</sup>All) Load Condition Code Register from Stack. (See Special Operations)


#### FIGURE 18 - PROGRAM FLOW FOR BSR



## FIGURE 19 - PROGRAM FLOW FOR JSR (EXTENDED)



#### FIGURE 20 - PROGRAM FLOW FOR JSR (INDEXED)



(b) After Execution

FIGURE 21 - PROGRAM FLOW FOR RTS






FIGURE 22 - PROGRAM FLOW FOR RTI



#### FIGURE 23 — PROGRAM FLOW FOR INTERRUPTS



#### FIGURE 24 - CONDITIONAL BRANCH INSTRUCTIONS

BMI	:	N = 1 ;	BEQ :	Z = 1 ;
BPL	:	$N = \phi$ ;	BNE :	$Z = \phi$ ;
BVC		<b>V</b> = φ ;	BCC :	C = ø :
BVS	:	V = 1 ;	BCS :	C = 1 ;
BHI	:	$C + Z = \phi$ ;	BLT :	N⊕V=1;
BLS	:	C + Z = 1 ;	BGE :	$N \oplus V = \phi$ ;
		BLE :	Z + (N + V) = 1	;
		BGT :	$Z + (N \oplus V) = \phi$	;

The conditional branch instructions, Figure 24, consists of seven pairs of complementary instructions. They are used to test the results of the preceding operation and either continue with the next instruction in sequence (test fails) or cause a branch to another point in the program (test succeeds)

Four of the pairs are used for simple tests of status bits N, Z. V. and C:

- 1. Branch on Minus (BMI) and Branch On Plus (BPL) tests the sign bit, N, to determine if the previous result was negative or positive, respectively.
- 2. Branch On Equal (BEQ) and Branch On Not Equal (BNE) are used to test the zero status bit, Z, to determine whether or not the result of the previous operation was equal to zero. These two instructions are useful following a Compare (CMP) instruction to test for equality between an accumulator and the operand. They are also used following the Bit Test (BIT) to determine whether or not the same bit positions are set in an accumulator and the operand.
- 3. Branch On Overflow Clear (BVC) and Branch On Overflow Set (BVS) tests the state of the V bit to determine if the previous operation caused an arithmetic overflow.
- 4. Branch On Carry Clear (BCC) and Branch On Carry Set (BCS) tests the state of the C bit to determine if the previous operation caused a carry to occur. BCC and BCS are useful

for testing relative magnitude when the values being tested are regarded as unsigned binary numbers, that is, the values are in the range 00 (lowest) to FF (highest). BCC following a comparison (CMP) will cause a branch if the (unsigned) value in the accumulator is higher than or the same as the value of the operand. Conversely, BCS will cause a branch if the accumulator value is lower than the operand.

The fifth complementary pair, Branch On Higher (BHI) and Branch On Lower or Same (BLS) are, in a sense, complements to BCC and BCS. BHI tests for both C and Z=0; if used following a CMP, it will cause a branch if the value in the accumulator is higher than the operand. Conversely, BLS will cause a branch if the unsigned binary value in the accumulator is lower than or the same as the operand.

The remaining two pairs are useful in testing results of operations in which the values are regarded as signed two's complement numbers. This differs from the unsigned binary case in the following sense: in unsigned, the orientation is higher or lower; in signed two's complement, the comparison is between larger or smaller where the range of values is between – 128 and + 127.

Branch On Less Than Zero (BLT) and Branch On Greater Than Or Equal Zero (BGE) test the status bits for  $N \oplus V = 1$  and  $N \oplus V = 0$ , respectively. BLT will always cause a branch following an operation in which two negative numbers were added. In addition, it will cause a branch following a CMP in which the value in the accumulator was negative and the operand was positive. BLT will never cause a branch following a CMP in which the accumulator value was positive and the operand negative. BGE, the complement to BLT, will cause a branch following operations in which two positive values were added or in which the result was zero.

The last pair, Branch On Less Than Or Equal Zero (BLE) and Branch On Greater Than Zero (BGT) test the status bits for  $Z \oplus (N+V) = 1$  and  $Z \oplus (N+V) = 0$ , respectively. The action of BLE is identical to that for BLT except that a branch will also occur if the result of the previous result was zero. Conversely, BGT is similar to BGE except that no branch will occur following a zero result.

# CONDITION CODE REGISTER OPERATIONS

The Condition Code Register (CCR) is a 6-bit register within the MPU that is useful in controlling program flow during system operation. The bits are defined in Figure 25.

The instructions shown in Table 5 are available to the user for direct manipulation of the CCR.

A CLI-WAI instruction sequence operated properly, with early MC6800 processors, only if the preceding instruction was odd (Least Significant Bit = 1). Similarly it was advisable

to precede any SEI instruction with an odd opcode — such as NOP. These precautions are not necessary for MC6800 processors indicating manufacture in November 1977 or later

Systems which require an interrupt window to be opened under program control should use a CLI-NOP-SEI sequence rather than CLI-SEI.

#### FIGURE 25 - CONDITION CODE REGISTER BIT DEFINITION

b5	b4	p3	b <sub>2</sub>	b <sub>1</sub>	p0
Н	1	N	Z	٧	С

- H = Half-carry; set whenever a carry from b<sub>3</sub> to b<sub>4</sub> of the result is generated by ADD, ABA, ADC; cleared if no b<sub>3</sub> to b<sub>4</sub> carry; not affected by other instructions
- I = Interrupt Mask; set by hardware or software interrupt or SEI instruction; cleared by CLI instruction. (Normally not used in arithmetic operations.) Restored to a zero as a result of an RT1 instruction if I<sub>m</sub> stored on the stacked is low.
- N = Negative; set if high order bit (b<sub>7</sub>) of result is set; cleared otherwise.
- Z = Zero; set if result = 0; cleared otherwise.
- V = Overlow; set if there was arithmetic overflow as a result of the operation; cleared otherwise.
- C = Carry; set if there was a carry from the most significant bit (b<sub>7</sub>) of the result; cleared otherwise.

TABLE 5 - CONDITION CODE REGISTER INSTRUCTIONS

					•		CON	D. CO	DE	REG.	
		1N	PLI	D		5	4	3	2	1	0
OPERATIONS	MNEMONIC	OP	~	#	BOOLEAN OPERATION	н	1	N	z	٧	C
Clear Carry	CLC	0C	2	1	0 → C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	2	1	0 → 1	•	R	•	•	•	•
Clear Overflow	CLV	0A	2	1	0 → V	•	•	•	•	R	•
Set Carry	SEC	OD	2	1	1 → C	•	•	•	•	•	S
Set Interrupt Mask	SEI	0F	2	1	1 → I	•	s	•	•	•	•
Set Overflow	SEV	0B	2	1	1 → V	•	•	•	•	s	
Acmltr A → CCR	TAP	06	2	1	A → CCR			—(	1)-		
CCR → Acmltr A	TPA	07	2	1	CCR → A	•	•	•	•	•	

R = Reset

S = Set

= Not affected

(ALL) Set according to the contents of Accumulator A.

#### ADDRESSING MODES

The MPU operates on 8-bit binary numbers presented to it via the data bus. A given number (byte) may represent either data or an instruction to be executed, depending on where it is encountered in the control program. The M6800 has 72 unique instructions; however, it recognizes and takes action on 197 of the 256 possibilities that can occur using an 8-bit word length. This larger number of instructions results from the fact that many of the executive instructions have more than one addressing mode.

These addressing modes refer to the manner in which the program causes the MPU to obtain its instructions and data. The programmer must have a method for addressing the MPU's internal registers and all of the external memory locations.

Selection of the desired addressing mode is made by the user as the source statements are written. Translation into appropriate opcode then depends on the method used. If manual translation is used, the addressing mode is inherent in the opcode. For example, the immediate, direct, indexed, and extended modes may all be used with the ADD instruction. The proper mode is determined by selecting (hexadecimal notation) 8B, 9B, AB, or BB, respectively.

The source statement format includes adequate information for the selection if an assembler program is used to generate the opcode. For instance, the immediate mode is selected by the assembler whenever it encounters the "#" symbol in the operand field. Similarly, an "X" in the operand field causes the indexed mode to be selected. Only the relative mode applies to the branch instructions; therefore, the mnemonic instruction itself is enough for the assemble to determine addressing mode.

For the instructions that use both Direct and Extended modes, the Assembler selects the Direct mode if the operand value is in the range 0-255 and Extended otherwise. There are a number of instructions for which the Extended mode is valid but the Direct is not. For these instructions, the Assembler automatically selects the Extended mode even if the operand is in the 0-255 range. The addressing modes are summarized in Figure 26.

#### Inherent (Includes "Accumulator Addressing" Mode)

The successive fields in a statement are normally separated by one or more spaces. An exception to this rule occurs for instructions that use dual addressing in the operand field and for instructions that must distinguish between the two accumulators. In these cases, A and B are

"operands" but the space between them and the operator may be omitted. This is commonly done, resulting in apparent four character mnemonics for those instructions.

The addition instruction, ADD, provides an example of dual addressing in the operand field:


 Operator
 Operand
 Comment

 ADDA
 MEM12
 ADD CONTENTS OF MEM12 TO ACCA

 or
 ADDB
 MEM12
 ADD CONTENTS OF MEM12 TO ACCB

The example used earlier for the test instruction, TST, also applies to the accumulators and uses the "accumulator addressing mode" to designate which of the two accumulators is being tested:

#### FIGURE 26 - ADDRESSING MODE SUMMARY



Operator Comment
TSTB TEST CONTENTS OF ACCB
or

TSTA TEST CONTENTS OF ACCA

A number of the instructions either alone or together with an accumulator operand contain all of the address information that is required, that is, "inherent" in the instruction itself. For instance, the instruction ABA causes the MPU to add the contents of accmulators A and B together and place the result in accumulator A. The instruction INCB, another example of "accumulator addressing," causes the contents of accumulator B to be increased by one. Similarly, INX, increment the Index Register, causes the contents of the Index Register to be increased by one.

Program flow for instructions of this type is illustrated in Figures 27 and 28. In these figures, the general case is shown on the left and a specific example is shown on the right. Numerical examples are in decimal notation. Instructions of this type require only one byte of opcode. Cycle-by-cycle operation of the inherent mode is shown in Table 6.

Immediate Addressing Mode — In the Immediate addressing mode, the operand is the value that is to be operated on. For instance, the instruction

Operator Operand Comment
LDAA #25 LOAD 25 INTO ACCA

causes the MPU to "immediately load accumulator A with the value 25"; no further address reference is required. The Immediate mode is selected by preceding the operand value with the "#" symbol. Program flow for this addressing mode is illustrated in Figure 29.

The operand format allows either properly defined symbols or numerical values. Except for the instructions CPX, LDX, and LDS, the operand may be any value in the range 0 to 255. Since Compare Index Register (CPX), Load Index Register (LDX), and Load Stack Pointer (LDS), require 16-bit values, the immediate mode for these three instructions require two-byte operands. In the Immediate addressing

mode, the "address" of the operand is effectively the memory location immediately following the instruction itself. Table 7 shows the cycle-by-cycle operation for the immediate addressing mode.

Direct and Extended Addressing Modes — In the Direct and Extended modes of addressing, the operand field of the source statement is the *address* of the value that is to be operated on. The Direct and Extended modes differ only in the range of memory locations to which they can direct the MPU. Direct addressing generates a single 8-bit operand and, hence, can address only memory locations 0 through 255; a two byte operand is generated for Extended addressing, enabling the MPU to reach the remaining memory locations, 256 through 65535. An example of Direct addressing and its effect on program flow is illustrated in Figure 30.

The MPU, after encountering the opcode for the instruction LDAA (Direct) at memory location 5004 (Program Counter = 5004), looks in the next location, 5005, for the address of the operand. It then sets the program counter equal to the value found there (100 in the example) and fetches the operand, in this case a value to be loaded into accumulator A, from that location. For instructions requiring a two-byte operand such as LDX (Load the Index Register), the operand bytes would be retrieved from locations 100 and 101. Table 8 shows the cycle-by-cycle operation for the direct mode of addressing.

Extended addressing, Figure 31, is similar except that a two-byte address is obtained from locations 5007 and 5008 after the LDAB (Extended) opcode shows up in location 5006. Extended addressing can be thought of as the "standard" addressing mode, that is, it is a method of reaching any place in memory. Direct addressing, since only one address byte is required, provides a faster method of processing data and generates fewer bytes of control code. In most applications, the direct addressing range, memory locations 0-255, are reserved for RAM. They are used for data buffering and temporary storage of system variables, the area in which faster addressing is of most value. Cycle-by-cycle operation is shown in Table 9 for Extended Addressing.

FIGURE 27 - INHERENT ADDRESSING





FIGURE 28 - ACCUMULATOR ADDRESSING



Relative Address Mode - In both the Direct and Extended modes, the address obtained by the MPU is an absolute numerical address. The Relative addressing mode, implemented for the MPU's branch instructions, specifies a memory location relative to the Program Counter's current location. Branch instructions generate two bytes of machine code, one for the instruction opcode and one for the "relative" address (see Figure 32). Since it is desirable to be able to branch in either direction, the 8-bit address byte is interpreted as a signed 7-bit value; the 8th bit of the operand is treated as a sign bit, "0" = plus and "1" = minus. The remaining seven bits represent the numerical value. This results in a relative addressing range of ± 127 with respect to the location of the branch instruction itself. However, the branch range is computed with respect to the next instruction that would be executed if the branch conditions are not satisfied. Since two bytes are generated, the next instruction is located at PC+2. If D is defined as the address of the branch destination, the range is then:

$$(PC + 2) - 127 \le D \le (PC + 2) + 127$$

or

$$PC - 125 \le D \le PC + 129$$

that is, the destination of the branch instruction must be within -125 to +129 memory locations of the branch instruction itself. For transferring control beyond this range,

the unconditional jump (JMP), jump to subroutine (JSR), and return from subroutine (RTS) are used.

In Figure 32, when the MPU encounters the opcode for BEQ (Branch if result of last instruction was zero), it tests the Zero bit in the Condition Code Register. If that bit is "0," indicating a non-zero result, the MPU continues execution with the next instruction (in location 5010 in Figure 32). If the previous result was zero, the branch condition is satisfied and the MPU adds the offset, 15 in this case, to PC+2 and branches to location 5025 for the next instruction.

The branch instructions allow the programmer to efficiently direct the MPU to one point or another in the control program depending on the outcome of test results. Since the control program is normally in read-only memory and cannot be changed, the relative address used in execution of branch instructions is a constant numerical value. Cycle-by-cycle operation is shown in Table 10 for relative addressing.

Indexed Addressing Mode — With Indexed addressing, the numerical address is variable and depends on the current contents of the Index Register. A source statement such as

Operator	Operand	Comment
STAA	X	PUT A IN INDEXED LOCATION

causes the MPU to store the contents of accumulator A in

TABLE 6 - INHERENT MODE CYCLE-BY-CYCLE OPERATION

Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
ABA DAA SEC	<del></del>	1	1	Op Code Address	1 1	Op Code
ASL DEC SEI ASR INC SEV CBA LSR TAB CLC NEG TAP CLI NOP TBA CLR ROL TPA CLV ROR TST COM SBA	2	2	1	Op Code Address + 1	1	Op Code of Next Instruction
DES		1	1	Op Code Address	1	Op Code
DEX INS	4	2	1	Op Code Address + 1	1	Op Code of Next Instruction
INX	1	3	0	Previous Register Contents	1	Irrelevant Data (Note 1)
		4	0	New Register Contents	1	Irrelevant Data (Note 1)
PSH		1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Op Code of Next Instruction
	1	3	1	Stack Pointer	0	Accumulator Data
		4	0	Stack Pointer — 1	1	Accumulator Data
PUL		1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Op Code of Next Instruction
	"	3	0	Stack Pointer	1	Irrelevant Data (Note 1)
	1	4	1	Stack Pointer + 1	1	Operand Data from Stack
TSX		1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Op Code of Next Instruction
	1	3	0	Stack Pointer	1	Irrelevant Data (Note 1)
	1	4	0	New Index Register	] 1	Irrelevant Data (Note 1)
TXS		1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Op Code of Next Instruction
	"	3	0	Index Register	1	Irrelevant Data
	1	4	0	New Stack Pointer	1	Irrelevant Data
RTS		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Data (Note 2)
	5	3	0	Stack Pointer	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer + 1	1	Address of Next Instruction (High Order Byte)
		5	1	Stack Pointer + 2	1	Address of Next Instruction (Low Order Byte)

TABLE 6 - INHERENT MODE CYCLE-BY-CYCLE OPERATION (CONTINUED)

Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
WAI		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Op Code of Next Instruction
		3	1	Stack Pointer	0	Return Address (Low Order Byte)
		4	1	Stack Pointer — 1	0	Return Address (High Order Byte)
	9	5	1.	Stack Pointer — 2	0	Index Register (Low Order Byte)
		6	1	Stack Pointer - 3	0	Index Register (High Order Byte)
		7	1	Stack Pointer — 4	0	Contents of Accumulator A
		8	1	Stack Pointer — 5	0	Contents of Accumulator B
		9	1	Stack Pointer - 6 (Note 3)	1	Contents of Cond. Code Register
RTI		1	1	Op Code Address	1	Op Code
	ĺ	2	1	Op Code Address + 1	1	Irrelevant Data (Note 2)
		3	0	Stack Pointer	1	Irrelevant Data (Note 1)
		4	. 1	Stack Pointer + 1	1	Contents of Cond. Code Register from Stack
	10	5	1	Stack Pointer + 2	1	Contents of Accumulator B from Stack
	l	6	1	Stack Pointer + 3	1	Contents of Accumulator A from Stack
		7	1	Stack Pointer + 4	1	Index Register from Stack (High Order Byte)
	ļ	8	1	Stack Pointer + 5	1	Index Register from Stack (Low Order Byte)
		9	1	Stack Pointer + 6	1	Next Instruction Address from Stack (High Order Byte)
and the state of t		10	1	Stack Pointer + 7	1	Next Instruction Address from Stack (Low Order Byte)
ŚWI		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Data (Note 1)
}		3	1	Stack Pointer	0	Return Address (Low Order Byte)
		4	1	Stack Pointer — 1	0	Return Address (High Order Byte)
	ļ	5	1	Stack Pointer — 2	0	Index Register (Low Order Byte)
	12	6	1	Stack Pointer — 3	0	Index Register (High Order Byte)
	i -	7	1	Stack Pointer — 4	0	Contents of Accumulator A
		8	1	Stack Pointer - 5	0	Contents of Accumulator B
1		9	1	Stack Pointer — 6	0	Contents of Cond. Code Register
	1	10	0	Stack Pointer - 7	1	Irrelevant Data (Note 1)
		11	1	Vector Address FFFA (Hex)	1	Address of Subroutine (High Order Byte)
		12	1	Vector Address FFFB (Hex)	1	Address of Subroutine (Low Order Byte)

Note 1. If device which is addressed during this cycle uses VMA, then the Data Bus will go to the high impedance three-state condition.

Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus.

Note 2. Data is ignored by the MPU.

Note 3. While the MPU is waiting for the interrupt, Bus Available will go high indicating the following states of the control lines: VMA is low; Address Bus, R/W, and Data Bus are all in the high impedance state.


the memory location specified by the contents of the Index Register (recall that the label "X" is reserved to designate the Index Register). Since there are instructions for manipulating X during program execution (LDX, INX, DEC, etc.), the Indexed addressing mode provides a dynamic "on the fly" way to modify program activity.

The operand field can also contain a numerical value that will be automatically added to X during execution. This format is illustrated in Figure 33.

When the MPU encounters the LDAB (Indexed) opcode in

location 5006, it looks in the next memory location for the value to be added to X (6 in the example) and calculates the required address by adding 5 to the present Index Register value of 400. In the operand format, the offset may be represented by a label or a numerical value in the range 0-255 as in the example. In the earlier example, STAA X, the operand is equivalent to 0, X, that is, the 0 may be omitted when the desired address is equal to X. Table 11 shows the cycle-by-cycle operation for the Indexed Mode of Addressing.

## FIGURE 29 - IMMEDIATE ADDRESSING MODE



### FIGURE 30 - DIRECT ADDRESSING MODE




TABLE 7 - IMMEDIATE MODE CYCLE-BY-CYCLE OPERATION

Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	2	1 2	1	Op Code Address Op Code Address + 1	1 1	Op Code Operand Data
CPX LDS LDX	3	1 2 3	1 1 1	Op Code Address Op Code Address + 1 Op Code Address + 2	1 1 1	Op Code Operand Data (High Order Byte) Operand Data (Low Order Byte)

TABLE 8 - DIRECT MODE CYCLE-BY-CYCLE OPERATION

Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
ADC EOR		1	1	Op Code Address	1	Op Code
ADD LDA AND ORA	3	2	1 1	Op Code Address + 1	1 1	Address of Operand
BIT SBC CMP SUB		3	1	Address of Operand	1	Operand Data
CPX		1	1	Op Code Address	1	Op Code
LDS LDX	4	2	1	Op Code Address + 1	1 1	Address of Operand
LUX	1	3	1	Address of Operand	1	Operand Data (High Order Byte)
		4	1	Operand Address + 1	1	Operand Data (Low Order Byte)
STA		1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Destination Address
		3	0	Destination Address	1	Irrelevant Data (Note 1)
		4	1	Destination Address	0	Data from Accumulator
STS		1	1	Op Code Address	1	Op Code
STX		2	1	Op Code Address + 1	1	Address of Operand
	5	3	0	Address of Operand	1	Irrelevant Data (Note 1)
		4	1	Address of Operand	0	Register Data (High Order Byte)
		5	1	Address of Operand + 1	0	Register Data (Low Order Byte)

Note 1. If device which is address during this cycle uses VMA, then the Data Bus will go to the high impedance three-state condition.

Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus.




TABLE 9 - EXTENDED MODE CYCLE-BY-CYCLE

Address Mode and Instructions	Cycles	Cycle	VMA Line	Address Bus	R/W Line	Data Bus
STS STX		1	1	Op Code Address	1	Op Code
017		-2	1	Op Code Address + 1	1	Address of Operand (High Order Byte)
	6	. 3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	0	Address of Operand	1	Irrelevant Data (Note 1)
•		5	1	Address of Operand	0	Operand Data (High Order Byte)
		6	1	Address of Operand + 1	0	Operand Data (Low Order Byte)
JSR		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Address of Subroutine (High Order Byte)
		3	1	Op Code Address + 2	1	Address of Subroutine (Low Order Byte)
		4	1	Subroutine Starting Address	1	Op Code of Next Instruction
	9	5	1	Stack Pointer	0	Return Address (Low Order Byte)
		6	1	Stack Pointer – 1	0	Return Address (High Order Byte)
		7	0	Stack Pointer – 2	1	Irrelevant Data (Note 1)
		8	0	Op Code Address + 2	1	Irrelevant Data (Note 1)
		. 9	1 .	Op Code Address + 2	1	Address of Subroutine (Low Order Byte)
JMP		1	1	Op Code Address	1	Op Code
,	3	2	1	Op Code Address + 1	1	Jump Address (High Order Byte)
		3	1	Op Code Address + 2	. 1	Jump Address (Low Order Byte)
ADC EOR		1	1	Op Code Address	1	Op Code
ADD LDA	4	2	1	Op Code Address + 1	1	Address of Operand (High Order Byte)
AND ORA BIT SBC	4	3	1	Op Code Address + 2	1 .	Address of Operand (Low Order Byte)
CMP SUB		4	1	Address of Operand	1	Operand Data
CPX		1	1	Op Code Address	1	Op Code
LDS		2	1	Op Code Address + 1	1	Address of Operand (High Order Byte)
LDX	- 5	3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte)
	-	4	1	Address of Operand	1	Operand Data (High Order Byte)
		5	1	Address of Operand + 1	1	Operand Data (Low Order Byte)
STA A		1	1	Op Code Address	1	Op Code
STA B		2	1	Op Code Address + 1	1	Destination Address (High Order Byte)
*	. 5	3	1	Op Code Address + 2	1	Destination Address (Low Order Byte)
		4	0	Operand Destination Address	1	Irrelevant Data (Note 1)
		5	1	Operand Destination Address	0	Data from Accumulator
ASL LSR		1	1	Op Code Address	1	Op Code
ASR NEG		2	1	Op Code Address + 1	1	Address of Operand (High Order Byte)
CLR ROL COM ROR		3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte)
DEC TST	6	4	1	Address of Operand	1	Current Operand Data
INC		5	0	Address of Operand	1	Irrelevant Data (Note 1)
		6	1/0 (Note 2)	Address of Operand	0	New Operand Data (Note 2)

Note 1. If device which is addressed during this cycle uses VMA, then the Data Bus will go to the high impedance three-state condition.

Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus.

Note 2. For TST, VMA = 0 and Operand data does not change.

FIGURE 32 - RELATIVE ADDRESSING MODE




FIGURE 33 — INDEXED ADDRESSING MODE




TABLE 10 - RELATIVE MODE CYCLE-BY-CYCLE OPERATION

Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
BCC BHI BNE BCS BLE BPL		1 2	1	Op Code Address Op Code Address + 1	1	Op Code Branch Offset
BEQ BLS BRA BGE BLT BVC BGT BMI BVS	4	3 4	0	Op Code Address + 1 Op Code Address + 2 Branch Address	1	Irrelevant Data (Note 1)
BSR		1 2	1	Op Code Address Op Code Address + 1	1	Op Code Branch Offset
		3	0	Return Address of Main Program	1	Irrelevant Data (Note 1)
	8	5	1.	Stack Pointer Stack Pointer — 1	0	Return Address (Low Order Byte) Return Address (High Order Byte)
		7	0	Stack Pointer — 2 Return Address of Main Program	1	Irrelevant Data (Note 1) Irrelevant Data (Note 1)
		8	0	Subroutine Address	1	Irrelevant Data (Note 1)

Note 1. If device which is addressed during this cycle uses VMA, then the Data Bus will go to the high impedance three-state condition.

Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus.

TABLE 11 - INDEXED MODE CYCLE-BY-CYCLE

Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
INDEXED						
JMP		1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Offset
	"	3	0	Index Register	1	Irrelevant Data (Note 1)
		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
ADC EOR		1	1	Op Code Address	1	Op Code
ADD LDA AND ORA	1	2	1	Op Code Address + 1	1	Offset
BIT SBC	5	3	0	Index Register	1	Irrelevant Data (Note 1)
CMP SUB	i	4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	- 1	Index Register Plus Offset	1	Operand Data
CPX		1	1	Op Code Address	1	Op Code
LDS LDX		2	1	Op Code Address + 1	1	Offset
	6	3	0	Index Register	1	Irrelevant Data (Note 1)
	•	4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	1	Index Register Plus Offset	1	Operand Data (High Order Byte)
		6	1	Index Register Plus Offset + 1	1	Operand Data (Low Order Byte)
STA		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Offset
	6	3	0	Index Register	1	Irrelevant Data (Note 1)
	•	4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
	ļ	5	0	Index Register Plus Offset	1	Irrelevant Data (Note 1)
		6	1	Index Register Plus Offset	0	Operand Data
ASL LSR		1	1	Op Code Address	1	Op Code
ASR NEG CLR ROL		2	1	Op Code Address + 1	1	Offset
COM ROR	7	3	0	Index Register	1	Irrelevant Data (Note 1)
DEC TST INC	,	4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
1140		5	1	Index Register Plus Offset	1	Current Operand Data
		6	0	Index Register Plus Offset	1	Irrelevant Data (Note 1)
		7	1/0 (Note 2)	Index Register Plus Offset	0	New Operand Data (Note 2)
STS	<b>†</b>	1	1	Op Code Address	1	Op Code
STX		2	1	Op Code Address + 1	1	Offset
	_	3	0	Index Register	1	Irrelevant Data (Note 1)
	7	4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	0	Index Register Plus Offset	1	Irrelevant Data (Note 1)
	1	6	1	Index Register Plus Offset	0	Operand Data (High Order Byte)
		7	1	Index Register Plus Offset + 1	0	Operand Data (Low Order Byte)
JSR		1	1	Op Code Address	1	Op Code
	1	2	1	Op Code Address + 1	1	Offset
		3	0	Index Register	1	Irrelevant Data (Note 1)
	8	4	1	Stack Pointer	0	Return Address (Low Order Byte)
	"	5	1	Stack Pointer - 1	0	Return Address (High Order Byte)
		6	0	Stack Pointer — 2	1	Irrelevant Data (Note 1)
		7	0	Index Register	1	Irrelevant Data (Note 1)
		8	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)


Note 1. If device which is addressed during this cycle uses VMA, then the Data Bus will go to the high impedance three-state condition. Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus.

Note 2. For TST, VMA = 0 and Operand data does not change.

### ORDERING INFORMATION

Package Type	Frequency (MHz)	Temperature	Order Number
Cerdip	1.0	0°C to 70°C	MC6800S
S Suffix	1.0	-40°C to 85°C	MC6800CS
	1.5	0°C to 70°C	MC68A00S
	1.5	-40°C to 85°C	MC68A00CS
	2.0	0°C to 70°C	MC68B00S
Plastic	1.0	0°C to 70°C	MC6800P
P Suffix	1.0	-40°C to 85°C	MC6800CP
	1.5	0°C to 70°C	MC68A00P
	1.5	-40°C to 85°C	MC68A00CP
	2.0	0°C to 70°C	MC68B00P

#### PIN ASSIGNMENT



## MC6801 MC6803


# Microcontroller/Microprocessor (MCU/MPU)

The MC6801 is an 8-bit single-chip microcontroller unit (MCU) which significantly enhances the capabilities of the M6800 Family of parts. It includes an upgraded M6800 microprocessor unit (MPU) with upward-source and object-code compatibility. Execution times of key instructions have been improved and several new instructions have been added including an unsigned multiply. The MCU can function as a monolithic microcontroller or can be expanded to a 64K byte address space. It is TTL compatible and requires one +5-volt power supply. On-chip resources include 2048 bytes of ROM, 128 bytes of RAM, a serial communications interface (SCI), parallel I/O, and a three-function programmable timer. The MC6803 can be considered as an MC6801 operating in modes 2 or 3. An EPROM version of the MC6801, the MC68701 microcontroller, is available for systems development. The MC68701 is pin and code compatible with the MC6801/MC6803 and can be used to emulate the MC6801/MC6803. The MC68701 is described in a separate Advanced Information publication.

- Enhanced MC6800 Instruction Set
- 8×8 Multiply Instruction
- Serial Communications Interface (SCI)
- Upward Source and Object Code Compatibility with the M6800
- 16-Bit Three-Function Programmable Timer
- Single-Chip or Expanded Operation to 64K Byte Address Space
- Bus Compatibility with the M6800 Family
- 2048 Bytes of ROM (MC6801 Only)
- 128 Bytes of RAM
- 64 Bytes of RAM Retainable During Powerdown
- 29 Parallel I/O and Two Handshake Control Lines
- Internal Clock Generator with Divide-by-Four Output
- -40 to 85°C Temperature Range

This document contains information on a new product. Specifications and information herein are subject to change without notice.

FIGURE 1 - M6801 MICROCOMPUTER FAMILY BLOCK DIAGRAM



#### **POWER CONSIDERATIONS**

The average chip-junction temperature, T<sub>J</sub>, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \cdot \theta_{JA}) \tag{1}$$

where:

 $\mathsf{T}_\mathsf{A}$ = Ambient Temperature, °C

 $\theta$ JA = Package Thermal Resistance, Junction-to-Ambient, °C/W

 $\dot{P_D}$ = PINT + PPORT

PINT

= ICC VCC, Watts — Chip Internal Power = Port Power Dissipation, Watts — User Determined

For most applications PPORT<PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

$$P_D = K \div (T_J + 273^{\circ}C)$$
 (2)

Solving equations (1) and (2) for K gives:

$$K = P_D \cdot (T_A + 273^{\circ}C) + \theta_{JA} \cdot P_D^2$$
(3)

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring PD (at equilibrium) for a known T $_{
m A}$ . Using this value of K, the values of P $_{
m D}$  and T $_{
m J}$  can be obtained by solving equations (1) and (2) iteratively for any value of TA

# 3

# **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	٧
Input Voltage	V <sub>in</sub>	-0.3  to  +7.0	٧
Operating Temperature Range MC6801, MC6803 MC6801C, MC6803C	TA	T <sub>L</sub> to T <sub>H</sub> 0 to 70 -40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended the  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \leqslant (V_{in}$  or  $V_{out}) \leqslant V_{C}$ . Input protection is enhanced by connecting unused inputs to either  $V_{DD}$  or  $V_{SS}$ .

# THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance	ΑLθ		°C/W
Plastic		50	1
Cerdip	1	50	

CONTROL TIMING ( $V_{CC} = 5.0 \text{ V } \pm 5\%$ ,  $V_{SS} = 0$ )

Oh	C	MC	6801	MC6	801-1	MC6	8B01	Unit
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Frequency of Operation	f <sub>o</sub>	0.5	1.0	0.5	1.25	0.5	2.0	MHz
Crystal Frequency	fXTAL	2.0	4.0	2.0	5.0	2.0	8.0	MHz
External Oscillator Frequency	4f <sub>O</sub>	2.0	4.0	2.0	5.0	2.0	8.0	MHz
Crystal Oscillator Start Up Time	t <sub>rc</sub>		100	_	100	_	100	ms
Processor Control Setup Time	tPCS	200		170	_	110	_	ns

# DC ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5.0 \text{ Vdc } \pm 5\%$ , $V_{SS} = 0$ , $T_A = T_L \text{ to } T_H$ , unless otherwise noted)


Characteristic		Symbol	MC6 MC6		MC6 MC6		Unit
		·	Min	Max	Min	Max	
Input High Voltage	RESET Other Inputs	VIH	V <sub>SS</sub> + 4.0 V <sub>SS</sub> + 2.0	VCC VCC	V <sub>SS</sub> + 4.0 V <sub>SS</sub> + 2.2	V <sub>C</sub> C	>
Input Low Voltage	All Inputs	VIL	V <sub>SS</sub> - 0.3	V <sub>SS</sub> +0.8	V <sub>SS</sub> -0.3	V <sub>SS</sub> + 0.8	<b>V</b>
Input Load Current (Vin = 0 to 2.4 V)	Port 4 SC1	lin	_	0.5 0.8	_	0.8 1.0	mA
Input Leakage Current (V <sub>in</sub> = 0 to 5.25 V)	NMI, IRQ1, RESET	l <sub>in</sub>	_	2.5	_	5.0	μΑ
Hi-Z (Off State) Input Current (Vin = 0.5 to 2.4 V)	Ports 1, 2, and 3	İTSI	_	10	_	20	μΑ
Output High Voltage (I <sub>Load</sub> = -65 μA, V <sub>CC</sub> = Min)* (I <sub>Load</sub> = -100 μA, V <sub>CC</sub> = Min)	Port 4, SC1, SC2 Other Outputs	VOH	V <sub>SS</sub> +2.4 V <sub>SS</sub> +2.4	_	V <sub>SS</sub> +2.4 V <sub>SS</sub> +2.4		٧ .
Output Low Voltage (I <sub>Load</sub> = 2.0 mA, V <sub>CC</sub> = Min)	All outputs	VOL	_	V <sub>SS</sub> + 0.5	-	V <sub>SS</sub> + 0.6	V
Darlington Drive Current (VO = 1.5 V)	Port 1	Іон	1.0	4.0	1.0	5.0	mA
Internal Power Dissipation (Measured at $T_A = T_L$ in Steady-State Operation)			, —	1200		1500	mW
Input Capacitance (V <sub>in</sub> =0, T <sub>A</sub> =25°C, f <sub>O</sub> =1.0 MHz)	Port 3, Port 4, SC1 Other Inputs	C <sub>in</sub>	_	12.5 10		12.5 10	pF
V <sub>CC</sub> Standby	Powerdown Powerup		4.0 4.75	5.25 5.25	4.0 4.75	5.25 5.25	٧
Standby Current	Powerdown	ISBB	_	6.0		8.0	mA

<sup>\*</sup>Negotiable to  $-100 \mu A$  (for further information contact the factory)

# PERIPHERAL PORT TIMING (Refer to Figures 2-5)


Characteristic	Symbol	MC6801 MC6803		MC6801-1 MC6803-1		MC68B01 MC68B03		Unit	
		Min	Max	Min	Max	Min	Max		
Peripheral Data Setup Time	tPDSU	200	_	200		100	_	ns	
Peripheral Data Hold Time	tPDH	200	_	200	_	100		ns	
Delay Time, Enable Positive Transition to OS3 Negative Transition	tOSD1	_	350	_	350	_	250	ns	
Delay Time, Enable Positive Transition to OS3 Positive Transition		_	350	_	350	_	250	ns	
Delay Time, Enable Negative Transition to Peripheral Data Valid	tPWD	_	350		350	_	250	ns	
Delay Time, Enable Negative Transition to Peripheral CMOS Data Valid		_	2.0	_	2.0	_	2.0	μs	
Input Strobe Pulse Width		200		200	_	100	_	ns	
Input Data Hold Time		50	_	50		30		ns	
Input Data Setup Time	tIS	20		20		20	_	ns	

FIGURE 2 — DATA SETUP AND HOLD TIMES (MPU READ)



\*Port 3 non-latched operation (LATCH ENABLE=0)


FIGURE 3 — DATA SETUP AND HOLD TIMES (MPU WRITE)



#### NOTES:


- 1. 10 k pullup resistor required for port 2 to reach 0.7 V<sub>CC</sub>.
- 2. Not applicable to P21.
- 3. Port 4 cannot be pulled above VCC.

# FIGURE 4 — PORT 3 OUTPUT STROBE TIMING (MC6801 SINGLE-CHIP MODE)



\* Access matches output strobe select (OSS=0, a read; OSS=1, a write)

# FIGURE 5 — PORT 3 LATCH TIMING (MC6801 SINGLE-CHIP MODE)




NOTE: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

# BUS TIMING (See Notes 1 and 2)

ldent. Number	Characteristics	Symbol		6801 6803		801-1 803-1	MC6 MC6		Unit
Number			Min	Max	Min	Max	Min	Max	
1	Cycle Time	t <sub>cyc</sub>	1.0	2.0	0.8	2.0	0.5	2.0	μs
2	Pulse Width, E Low	PWEL	430	1000	360	1000	210	1000	ns
3	Pulse Width, E High	PWEH	450	1000	360	1000	220	1000	ns
4	Clock Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>		25		25		20	ns
9	Address Hold Time	tAH	20	_	20		10		ns
12	Non-Muxed Address Valid Time to E*	tAV	200	. —	150	_	70		ns
17	Read Data Setup Time	tDSR	80	_	70	_	40		ņs
18	Read Data Hold Time	tDHR	-10	_	10		10	_	ns
19	Write Data Delay Time	tDDW	-	225		200		120	ns
21	Write Data Hold Time	tDHW	20	_	20	_	10		ns
22	Muxed Address Valid Time to E Rise*	tAVM	200	_	150		80		. ns
24	Muxed Address Valid Time to AS Fall*	tASL	60	_	50	_	20	_	ns
25	Muxed Address Hold Time	tAHL	20	_	20		10	_	ns
26	Delay time, E to AS Rise*	tASD	90**	_	70**	_	45**	_	ns
27	Pulse Width, AS High*	PWASH	220	_	170	_	110		ns
28	Delay Time, AS to E Rise*	tASED	90	_	70	_	45		ns
29	Usable Access Time*	tACC	595		465		270		ns

<sup>\*</sup>At specified cycle time.

<sup>\*\*</sup>tASD parameters listed assume external TTL clock drive with 50% ±5% duty cycle. Devices driven by an external TTL clock with 50% ± 1% duty cycle or which use a crystal have the following tASD specifications: 100 nanoseconds minimum (1.0 MHz devices), 80 nanoseconds minimum (1.25 MHz device), 50 nanoseconds minimum (2.0 MHz devices).



- 1. Voltage levels shown are V<sub>L</sub>  $\leq$  0.5 V, V<sub>H</sub> $\geq$  2.4 V, unless otherwise specified. 2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified.
- 3. Usable access time is computed by: 12+3-17+4.
- 4. Memory devices should be enabled only during E high to avoid port 3 bus contention.

FIGURE 7 - CMOS LOAD





FIGURE 8 - TIMING TEST LOAD PORTS 1, 2, 3, 4



# INTRODUCTION

The MC6801 is an 8-bit monolithic microcomputer which can be configured to function in a wide variety of applications. The facility which provides this extraordinary flexibility is its ability to be hardware programmed into eight different operating modes. The operating mode controls the configuration of 18 of the 40 MCU pins, available on-chip resources, memory map, location (internal or external) of interrupt vectors, and type of external bus. The configuration of the remaining 22 pins is not dependent on the operating mode.


Twenty-nine pins are organized as three 8-bit ports and one 5-bit port. Each port consists of at least a data register and a write-only data direction register. The data direction register is used to define whether corresponding bits in the data register are configured as an input (clear) or output (set).

The term "port," by itself, refers to all of the hardware associated with the port. When the port is used as a "data port" or "I/O port," it is controlled by the port data direction register and the programmer has direct access to the port pins using the port data register. Port pins are labeled as Pij where i identifies one of four ports and j indicates the particular bit

The microprocessor unit (MPU) is an enhanced MC6800 MPU with additional capabilities and greater throughput. It is upward source and object code compatible with the MC6800. The programming model is depicted in Figure 9, where accumulator D is a concatenation of accumulators A and B. A list of new operations added to the M6800 instruction set are shown in Table 1.

The MC6803 can be considered an MC6801 that operates in Modes 2 and 3 only.

#### FIGURE 9 - PROGRAMMING MODEL



# **OPERATING MODES**

The MC6801 provides eight different operating modes (0 through 7) and the MC6803 provides two operating modes (2 and 3). The operating modes are hardware selectable and determine the device memory map, the configuration of port 3, port 4, SC1, SC2, and the physical location of the interrupt vectors.

# **FUNDAMENTAL MODES**

The eight operating modes can be grouped into three fundamental modes which refer to the type of bus it supports: single chip, expanded non-multiplexed, and expanded multiplexed. Single-chip modes include 4 and 7, expanded non-multiplexed mode is 5, and the remaining five modes are

expanded multiplexed modes. Table 2 summarizes the characteristics of the operating modes.

# MC6801 Single-Chip Modes (4, 7)

In the single-chip mode, the four MCU ports are configured as parallel input/output data ports, as shown in Figure 10. The MCU functions as a monolithic microcomputer in these two modes without external address or data buses. A maximum of 29 I/O lines and two port 3 control lines are provided. Peripherals or another MCU can be interfaced to port 3 in a loosely coupled dual processor configuration, as shown in Figure 11.

TABLE 1 - NEW INSTRUCTIONS

Instruction	Description
ABX	Unsigned addition of accumulator B to index register
ADDD	Adds (without carry) the double accumulator to memory and leaves the sum in the double accumulator
ASLD or LSLD	Shifts the double accumulator left (towards MSB) one bit; the LSB is cleared and the MSB is shifted into the C bit
BHS	Branch if higher or same; unsigned conditional branch (same as BCC)
BLO	Branch if lower; unsigned conditional branch (same as BCS)
BRN	Branch never
JSR	Additional addressing mode: direct
LDD	Loads double accumulator from memory
LSL	Shifts memory or accumulator left (towards MSB) one bit; the LSB is cleared and the MSB is shifted into the C bit (same as ASL)
LSRD	Shifts the double accumulator right (towards LSB) one bit; the MSB is cleared and the LSB is shifted into the C bit
MUL	Unsigned multiply; multiplies the two accumulators and leaves the product in the double accumulator
PSHX	Pushes the index register to stack
PULX	Pulls the index register from stack
STD	Stores the double accumulator to memory
SUBD	Subtracts memory from the double accumulator and leaves the difference in the double accumulator
CPX	Internal processing modified to permit its use with any conditional branch instruction

In single-chip test mode (4), the RAM responds to \$XX80 through \$XXFF and the ROM is removed from the internal address map. A test program must first be loaded into the RAM using modes 0, 1, 2, or 6. If the MCU is reset and then programmed into mode 4, execution will begin at \$XXFE:XXFF. Mode 5 can be irreversibly entered from mode 4 without asserting RESET by setting bit 5 of the port 2 data register. This mode is used primarily to test ports 3 and 4 in the single-chip and non-multiplexed modes.

# MC6801 Expanded Non-Multiplexed Mode (5)

A modest amount of external memory space is provided in the expanded non-multiplexed mode while significant onchip resources are retained. Port 3 functions as an 8-bit bidirectional data bus and port 4 is configured initially as an input data port. Any combination of the eight least-significant address lines may be obtained by writing to the port 4 data direction register. Stated alternatively, any combination of A0 to A7 may be provided while retaining the remainder as input data lines. Internal pullup resistors pull the port 4 lines high until the port is configured.

Figure 12 illustrates a typical system configuration in the expanded non-multiplexed mode. The MCU interfaces directly with M6800 Family parts and can access 256 bytes of external address space at \$100 through \$1FF. IOS provides an address decode of external memory (\$100-\$1FF) and can be used as a memory-page select or chip-select line

TABLE 2 - SUMMARY OF MC6801/03 OPERATING MODES

#### Common to all Modes: Reserved Register Area Port 1 Port 2 Programmable Timer Serial Communications Interface Single Chip Mode 7 128 bytes of RAM; 2048 bytes of ROM Port 3 is a parallel I/O port with two control lines Port 4 is a parallel I/O port SC1 is Input Strobe 3 (IS3) SC2 is Output Strobe 3 (OS3) Expanded Non-Multiplexed Mode 5 128 bytes of RAM; 2048 bytes of ROM 256 bytes of external memory space Port 3 is an 8-bit data bus Port 4 is an input port/address bus SC1 is Input/Output Select (IOS) SC2 is Read/Write (R/W) Expanded Multiplexed Modes 1, 2, 3, 6\* Four memory space options (64K address space): (1) No internal RAM or ROM (Mode 3) (2) Internal RAM, no ROM (Mode 2) (3) Internal RAM and ROM (Mode 1) (4) Internal RAM, ROM with partial address bus (Mode 6) Port 3 is a multiplexed address/data bus Port 4 is an address bus (inputs/address in Mode 6) SC1 is Address Strobe (AS) SC2 is Read/Write (R/W) Test Modes 0 and 4 Expanded Multiplexed Test Mode 0 May be used to test RAM and ROM Single Chip and Non-Multiplexed Test Mode 4 (1) May be changed to Mode 5 without going through Reset (2) May be used to test Ports 3 and 4 as I/O ports

<sup>\*</sup>The MC6803 operates only in modes 2 and 3.



FIGURE 10 - SINGLE-CHIP MODE




FIGURE 11 - SINGLE-CHIP DUAL PROCESSOR CONFIGURATION





FIGURE 12 - EXPANDED NON-MULTIPLEXED CONFIGURATION



#### Expanded-Multiplex Modes (0, 1, 2, 3, 6)

A 64K byte memory space is provided in the expanded-multiplex modes. In each of the expanded-multiplexed modes port 3 functions as a time multiplexed address/data bus with address valid on the negative edge of address strobe (AS), and data valid while E is high. In modes 0 to 3, port 4 provides address lines A8 to A15. In mode 6, however, port 4 initially is configured at RESET as an input data port. The port 4 data direction register can then be changed to provide any combination of address lines, A8 to A15. Stated alternatively, any subset of A8 to A15 can be provided while retaining the remaining port 4 lines as input data lines. Internal pullup resistors pull the port 4 lines high until software configures the port.

In mode 0, the reset vector is external for the first two E cycles after the positive edge of RESET, and internal thereafter. In addition, the internal and external data buses are connected so there must be no memory map overlap in order to avoid potential bus conflicts. Mode 0 is used primarily to verify the ROM pattern and monitor the internal data bus with the automated test equipment.

Only the MC6801 can operate in each of the expanded-multiplexed modes. The MC6803 operates only in modes 2 and 3.

Figure 13 depicts a typical configuration for the expanded-multiplexed modes. Address strobe can be used to control a transparent D-type latch to capture addresses A0-A7, as shown in Figure 14. This allows port 3 to function as a data bus when E is high.

#### PROGRAMMING THE MODE

The operating mode is determined at RESET by the levels asserted on P22, P21, and P20. These levels are latched into PC2, PC1, and PC0 of the program control register on the positive edge of RESET. The operating mode may be read from the port 2 data register as shown below, and programming levels and timing must be met as shown in Figure 15. A brief outline of the operating modes is shown in Table 3. Note that if diodes are used to program the mode, the diode forward voltage drop must not exceed the VMPPDD minimum.

#### **PORT 2 DATA REGISTER**

7	6	5	4	3	2	1	0	
PC2	PC1	PC0	P24	P23	P22	P21	P20	\$0003

Circuitry to provide the programming levels is dependent primarily on the normal system usage of the three pins. If configured as outputs, the circuit shown in Figure 16 may be used; otherwise, three-state buffers can be used to provide isolation while programming the mode.

TABLE 3 - MODE SELECTION SUMMARY

Mode*	P22 PC2	P21 PC1	P20 PC0	ROM	RAM	Interrupt Vectors	Bus Mode	Operating Mode
7	Н	Н	Н	1	-	-	1	Single Chip
6	н	Н	L	1	1	1	MUX <sup>(5, 6)</sup>	Multiplexed/Partial Decode
5	н	L	н	1	1	1	NMUX(5,6)	Non-Multiplexed/Partial Decode
4	н	L	L	<sub>1</sub> (2)	J(1)	1	l l	Single-Chip Test
3	L	н	н	Е	E	E	M∪X <sup>(4)</sup>	Multiplexed/No RAM or ROM
2	L	Н	L	E	1	E	MUX <sup>(4)</sup>	Multiplexed/RAM
1	L	L	Н	1	1	E	MUX <sup>(4)</sup>	Multiplexed/RAM and ROM
0	L	L	L	1 :	- 1	J(3)	MUX <sup>(4)</sup>	Multiplexed Test

# Legend:

I – Internal

E - External

MUX - Multiplexed

NMUX - Non-Multiplexed

L - Logic Zero

H - Logic One


#### NOTES:


(1) Internal RAM is addressed at \$XX80.

- (2) Internal ROM is disabled.
- (3) RESET vector is external for two cycles after RESET goes high.
- (4) Addresses associated with ports 3 and 4 are considered external in modes 0,
- (5) Addresses associated with port 3 are considered external in modes 5 and 6.
- (6) Port 4 default is user data input; address output is optional by writing to port 4 data direction register.


<sup>\*</sup>The MC6803 operates only in modes 2 and 3.

FIGURE 13 - EXPANDED MULTIPLEXED CONFIGURATION






NOTE: To avoid data bus (port 3) contention in the expanded multiplexed modes, memory devices should be enabled only during E high time.



#### FIGURE 15 - MODE PROGRAMMING TIMING




# MODE PROGRAMMING (Refer to Figure 15)

Characteristic	Symbol	Min	Max	Unit
Mode Programming Input Voltage Low* (for T <sub>A</sub> = 0 to,70°C)	VMPL	_	1.7	V
Mode Programming Input Voltage High	VMPH	4.0	-	V
Mode Programming Diode Differential (If Diodes are Used) (for T <sub>A</sub> = 0 to 70°C)	VMPDD	0.4	_	V
RESET Low Pulse Width	PWRSTL	3.0	_	E Cycles
Mode Programming Setup Time	tMPS	2.0		E Cycles
Mode Programming Hold Time	tMPH	0	_	ns
RESET Rise Time≥1 μs		100	_	
RESET Rise Time<1 μs				1

Note: For  $T_A = -40$  to 85°C, Maximum  $V_{MPL} = 1.7$ , and Minimum  $V_{MPDD} = 0.4$ .

FIGURE 16 - TYPICAL MODE PROGRAMMING CIRCUIT



# **MEMORY MAPS**

The M6801 Family can provide up to 64K byte address space depending on the operating mode. A memory map for each operating mode is shown in Figure 17. The first 32 locations of each map are reserved for the internal register area, as shown in Table 4, with exceptions as indicated.

#### FIGURE 17 - MC6801/03 MEMORY MAPS (Sheet 1 of 3)




FIGURE 17 - MC6801/03 MEMORY MAPS (Sheet 2 of 3)





FIGURE 17 - MC6801/03 MEMORY MAPS (Sheet 3 of 3)



3-10

#### MC6801/03 INTERRUPTS

The M6801 Family supports two types of interrupt requests: maskable and non-maskable. A non-maskable interrupt ( $\overline{\text{NMI}}$ ) is always recognized and acted upon at the completion of the current instruction. Maskable interrupts are controlled by the condition code register I bit and by individual enable bits. The I bit controls all maskable interrupts. Of the maskable interrupts, there are two types:  $\overline{\text{IRO1}}$  and  $\overline{\text{IRO2}}$ . The programmable timer and serial communications interface use an internal  $\overline{\text{IRO2}}$  interrupt line, as shown in Figure 1. External devices (and IS3) use  $\overline{\text{IRO1}}$ . An  $\overline{\text{IRO1}}$  interrupt is serviced before  $\overline{\text{IRO2}}$  if both are pending.

All IRQ2 interrupts use hardware prioritized vectors. The single SCI interrupt and three timer interrupts are serviced in a prioritized order and each is vectored to a separate location. All interrupt vector locations are shown in Table 5.

The interrupt flowchart is depicted in Figure 18 and is common to every interrupt excluding reset. During interrupt servicing the program counter, index register, A accumulator, B accumulator, and condition code register are pushed to the stack. The I bit is set to inhibit maskable interrupts and a vector is fetched corresponding to the current highest priority interrupt. The vector is transferred to the program counter and instruction execution is resumed. Interrupt and RESET timing are illustrated in Figures 19 and 20.

#### **FUNCTIONAL PIN DESCRIPTIONS**

# VCC AND VSS

V<sub>CC</sub> and V<sub>SS</sub> provide power to a large portion of the MCU. The power supply should provide +5 volts ( $\pm5\%$ ) to V<sub>CC</sub>, and V<sub>SS</sub> should be tied to ground. Total power dissipation (including V<sub>CC</sub> standby), will not exceed P<sub>D</sub> milliwatts.

# VCC STANDBY

V<sub>CC</sub> standby provides power to the standby portion (\$80 through \$BF) of the RAM and the STBY PWR and RAME bits of the RAM control register. Voltage requirements depend on whether the device is in a powerup or powerdown state. In the powerup state, the power supply should provide +5 volts (±5%) and must reach V<sub>SB</sub> volts before RESET reaches 4.0 volts. During powerdown, V<sub>CC</sub> standby must remain above V<sub>SBB</sub> (min) to sustain the standby RAM and STBY PWR bit. While in powerdown operation, the standby current will not exceed I<sub>SBB</sub>.

It is typical to power both V<sub>CC</sub> and V<sub>CC</sub> standby from the same source during normal operation. A diode must be used

between them to prevent supplying power to  $V_{CC}$  during powerdown operation.  $V_{CC}$  standby should be tied to ground in mode 3.

TABLE 4 - INTERNAL REGISTER AREA

Register	Address
Port 1 Data Direction Register* * *	00
Port 2 Data Direction Register* * *	01
Port 1 Data Register	02
Port 2 Data Register	03
Port 3 Data Direction Register* * *	04*
Port 4 Data Direction Register***	05**
Port 3 Data Register	06*
Port 4 Data Register	07**
Timer Control and Status Register	08
Counter (High Byte)	09
Counter (Low Byte)	0A
Output Compare Register (High Byte)	0B
Output Compare Register (Low Byte)	0C
Input Capture Register (High Byte)	0D
Input Capture Register (Low Byte)	OE
Port 3 Control and Status Register	OF*
Rate and Mode Control Register	10
Transmit/Receive Control and Status Register	11
Receive Data Register	12
Transmit Data Register	13
RAM Control Register	14
Reserved	15-1F

- \*External addresses in modes 0, 1, 2, 3, 5, and 6; cannot be accessed in mode 5 (no  $\overline{\text{IOS}}$ ).
- \*\*External addresses in modes 0, 1, 2, and 3.
- \* \* \* 1 = Output, 0 = Input.


TABLE 5 - MCU INTERRUPT VECTOR LOCATIONS

MSB	LSB	Interrupt
FFFE	FFFF	RESET
FFFC	FFFD	NMI
FFFA	FFFB	Software Interrupt (SWI)
FFF8	FFF9	ĪRQ1 (or ĪS3)
FFF6	FFF7	ICF (Input Capture)*
FFF4	FFF5	OCF (Output Capture) *
FFF2	FFF3	TOF (Timer Overflow)*
FFF0	FFF1	SCI (RDRF + ORFE + TDRE)*

<sup>\*</sup> IRQ2 Interrupt




FIGURE 18 - INTERRUPT FLOWCHART




3-109

#### FIGURE 19 - INTERRUPT SEQUENCE



#### FIGURE 20 - RESET TIMING



#### **XTAL AND EXTAL**

These two input pins interface either a crystal or TTL-compatible clock to the MCU internal clock generator. Divide-by-four circuitry is included which allows use of the inexpensive 3.58 MHz or 4.4336 MHz Color Burst TV crystals. A 20 pF capacitor should be tied from each crystal pin to ground to ensure reliable startup and operation. Alternatively, EXTAL may be driven by an external TTL-compatible clock at 4f<sub>0</sub> with a duty cycle of 50% ( ± 5%) with XTAL connected to ground.

The internal oscillator is designed to interface with an AT-cut quartz crystal resonator operated in parallel resonance mode in the frequency range specified for fxTAL. The crystal should be mounted as close as possible to the input pins to minimize output distortion and startup stabilization time.\* The MCU is compatible with most commercially available crystals. Nominal crystal parameters are shown in Figure 21.

#### RESET

This input is used to reset the internal state of the device and provide an orderly startup procedure. During powerup,  $\overline{\text{RESET}}$  must be held below 0.8 volts: (1) at least  $t_{RC}$  after  $V_{CC}$  reaches 4.75 volts in order to provide sufficient time for the clock generator to stabilize, and (2) until  $V_{CC}$  standby reaches 4.75 volts.  $\overline{\text{RESET}}$  must be held low at least three E cycles if asserted during powerup operation.

#### E (ENABLE)

This is an output clock used primarily for bus synchronization. It is TTL compatible and is the slightly skewed divideby-four result of the device input clock frequency. It will drive one Schottky TTL load and 90 pF, and all data given in cycles is referenced to this clock unless otherwise noted.

#### NON-MASKABLE INTERRUPT (NMI)

An  $\overline{\text{NMI}}$  negative edge requests an MCU interrupt sequence, but the current instruction will be completed before it responds to the request. The MCU will then begin an interrupt sequence. Finally, a vector is fetched from \$FFFC and \$FFFD, transferred to the program counter and instruction execution is resumed.  $\overline{\text{NMI}}$  typically requires a 3.3 k $\Omega$  (nominal) resistor to VCC. There is no internal  $\overline{\text{NMI}}$  pullup resistor.  $\overline{\text{NMI}}$  must be held low for at least one E cycle to be recognized under all conditions.

# MASKABLE INTERRUPT REQUEST 1 (IRQ1)

IRQ1 is a level-sensitive input which can be used to request an interrupt sequence. The MPU will complete the current instruction before it responds to the request. If the interrupt mask bit (I bit) in the condition code register is clear, the MCU will begin an interrupt sequence. A vector is fetched from \$FFF8 and \$FFF9, transferred to the program counter, and instruction execution is resumed.

 $\overline{IRQ1}$  typically requires an external 3.3 k $\Omega$  (nominal) resistor to VCC for wire-OR applications.  $\overline{IRQ1}$  has no internal pullup resistor.

#### STROBE CONTROL 1 AND 2 (SC1 AND SC2)

The function of SC1 and SC2 depends on the operating mode. SC1 is configured as an output in all modes except single-chip mode, whereas SC2 is always an output. SC1 and SC2 can drive one Schottky load and 90 pF.

#### SC1 and SC2 In Single-Chip Mode

In single-chip mode, SC1 and SC2 are configured as an input and output, respectively, and both function as port 3 control lines. SC1 functions as  $\overline{\text{IS3}}$  and can be used to indicate that port 3 input data is ready or output data has been accepted. Three options associated with  $\overline{\text{IS3}}$  are controlled by port 3 control and status register and are discussed in the PORT 3 (P30-P37). If unused,  $\overline{\text{IS3}}$  can remain unconnected.

SC2 is configured as  $\overline{OS3}$  and can be used to strobe output data or acknowledge input data. It is controlled by output strobe select (OSS) in the port 3 control and status register. The strobe is generated by a read (OSS=0) or write (OSS=1) to the port 3 data register.  $\overline{OS3}$  timing is shown in Figure 4.

#### SC1 and SC2 In Expanded Non-Multiplexed Mode

In the expanded non-multiplexed mode, both SC1 and SC2 are configured as outputs. SC1 functions as input/output select ( $\overline{\text{IOS}}$ ) and is asserted only when \$0100 through \$01FF is sensed on the internal address bus.

SC2 is configured as read/write and is used to control the direction of data bus transfers. An MPU read is enabled when read/write and E are high.

# SC1 and SC2 In Expanded-Multiplexed Mode

In the expanded-multiplexed mode, both SC1 and SC2 are configured as outputs. SC1 functions as address strobe and can be used to demultiplex the eight least-significant addresses and the data bus. A latch controlled by address strobe captures address on the negative edge, as shown in Figure 14.


SC2 is configured as read/write and is used to control the direction of data bus transfers. An MPU read is enabled when read/write and E are high.

#### PORT 1 (P10-P17)

Port 1 is a mode independent 8-bit I/O port with each line an input or output as defined by the port 1 data direction register. The TTL compatible three-state output buffers can drive one Schottky TTL load and 30 pF, Darlington transistors, or CMOS devices using external pullup resistors. It is configured as a data input port by RESET. Unused lines can remain unconnected.

#### PORT 2 (P20-P24)

# **PORT 2 DATA REGISTER**



Port 2 is a mode-independent, 5-bit, multi-purpose I/O port. The voltage levels present on P20, P21, and P22 on the rising edge of RESET determine the operating mode of the MCU. The entire port is then configured as a data input port. The port 2 lines can be selectively configured as data output lines by setting the appropriate bits in the port 2 data direction register. The port 2 data register is used to move data through the port. However, if P21 is configured as an output, it will be tied to the timer output compare function and cannot be used to provide output from the port 2 data register.

<sup>\*</sup>Devices made with masks subsequent to M5G, M8D, and T5P incorporate an advanced clock with improved startup characteristics.


# FIGURE 21 - M6801 FAMILY OSCILLATOR CHARACTERISTICS

# (a) Nominal Recommended Crystal Parameters

#### Nominal Crystal Parameters\*

	3.58 MHz	4.00 MHz	5.0 MHz	6.0 MHz	8.0 MHz
R <sub>S</sub>	60 Ω	50 Ω	30-50 Ω	30-50 Ω	20-40 Ω
C <sub>0</sub>	3.5 pF	6.5 pF	4-6 pF	4-6 pF	4-6 pF
C <sub>1</sub>	0.015 pF	0.025 pF	0.01-0.02 pF	0.01-0.02 pF	0.01-0.02 pF
Q	>40 K	>30 K	> 20 K	>20 K	>20 K

<sup>\*</sup>NOTE: These are representative AT-cut crystal parameters only. Crystals of other types of cut may also



 $C_L = 20 pF (typical)$ 

# $C_0$

Equivalent Circuit


# NOTE

TTL-compatible oscillators may be obtained from:

Motorola Component Products Attn: Data Clock Sales 2553 N. Edgington St. Franklin Park, IL 60131 Tel: 312-451-1000

Telex: 433-0067

#### (b) Oscillator Stabilization Time (tRC)



Port 2 can also be used to provide an interface for the serial communications interface and the timer input edge function. These configurations are described in PROGRAM-MABLE TIMER and SERIAL COMMUNICATIONS INTER-FACE (SCI).

The port 2 high-impedance TTL-compatible output buffers are capable of driving one Schottky TTL load and 30 pF, or CMOS devices using external pullup resistors.

#### PORT 3 (P30-P37)

Port 3 can be configured as an I/O port, a bidirectional 8-bit data bus, or a multiplexed address/data bus depending on the operating mode. The TTL-compatible highimpedance output buffers can drive one Schottky TTL load and 90 pF. Unused lines can remain unconnected.

#### Port 3 In Single-Chip Mode

Port 3 is an 8-bit I/O port in the single-chip mode, with each line configured by the port 3 data direction register. There are also two lines, IS3 and OS3, which can be used to control port 3 data transfers.

Three port 3 options are controlled by the port 3 control and status register and are available only in single-chip mode: (1) port 3 input data can be latched using IS3 as a control signal, (2) OS3 can be generated by either an MPU read or write to the port 3 data register, and (3) an IRQ1 interrupt can be enabled by an IS3 negative edge. Port 3 latch timing is shown in Figure 5.

#### PORT 3 CONTROL AND STATUS REGISTER

7	6	5	4	3	2	1	0	
IS3 Flag	IS3 IRQ1 Enable	X	oss	Latch Enable	х	х	X	\$000F
Bit 0-2	2		No	t used				

Bit 3 LATCH ENABLE. This bit controls the input latch for port 3. If set, input data is latched by an IS3 negative edge. The latch is transparent after a read of the port 3 data register. LATCH ENABLE

is cleared during reset.

Bit 4 OSS (Output Strobe Select). This bit determines whether OS3 will be

> generated by a read or write of the port 3 data register. When clear, the strobe is generated by a read; when set, it is generated by a write. OSS is cleared

during reset.

Bit 5 Not used.

Bit 6

Bit 7

IS3 IRQ1 ENABLE. When set, an IRQ1

interrupt will be enabled whenever IS3 FLAG is set; when clear, the interrupt is inhibited. This bit is cleared during

IS3 FLAG. This read-only status bit is set by an IS3 negative edge. It is

cleared by a read of the port 3 control and status register (with IS3 FLAG set) followed by a read or write to the port 3 data register or during reset.

#### Port 3 In Expanded Non-Multiplexed Mode

Port 3 is configured as a bidirectional data bus (D7-D0) in the expanded non-multiplexed mode. The direction of data transfers is controlled by read/write (SC2). Data is clocked by E (enable).

#### Port 3 In Expanded-Multiplexed Mode

Port 3 is configured as a time multiplexed address (A0-A7) and data bus (D7-D0) in the expanded-multiplexed modes. where address strobe (AS) can be used to demultiplex the two buses. Port 3 is held in a high-impedance state between valid address and data to prevent bus conflicts.

# PORT 4 (P40-P47)

Port 4 is configured as an 8-bit I/O port, as address outputs, or as data inputs depending on the operating mode. Port 4 can drive one Schottky TTL load and 90 pF and is the only port with internal pullup resistors. Unused lines can remain unconnected

# Port 4 In Single-Chip Mode

In single-chip mode, port 4 functions as an 8-bit I/O port with each line configured by the port 4 data direction register. Internal pullup resistors allow the port to directly interface with CMOS at 5 volt levels. External pullup resistors to more than 5 volts, however, cannot be used.

#### Port 4 In Expanded Non-Multiplexed Mode

Port 4 is configured from reset as an 8-bit input port, where the port 4 data direction register can be written to provide any or all of eight address lines, A0 to A7. Internal pullup resistors pull the lines high until the port 4 data direction register is configured.

#### Port 4 In Expanded-Multiplexed Mode

In all expanded-multiplexed modes except mode 6, port 4 functions as half of the address bus and provides A8 to A15. In mode 6, the port is configured from reset as an 8-bit parallel input port, where the port 4 data direction register can be written to provide any or all of upper address lines A8 to A15. Internal pullup resistors pull the lines high until the port 4 data direction register is configured, where bit 0 controis A8

# RESIDENT MEMORY

The MC6801 provides 2048 bytes of on-chip ROM and 128 bytes of on-chip RAM.

One half of the RAM is powered through the VCC standby pin and is maintainable during VCC powerdown. This standby portion of the RAM consists of 64 bytes located from \$80 through \$BF.

Power must be supplied to VCC standby if the internal RAM is to be used regardless of whether standby power operation is anticipated.

The RAM is controlled by the RAM control register.

#### RAM CONTROL REGISTER (\$14)

The RAM control register includes two bits which can be used to control RAM accesses and determine the adequacy of the standby power source during powerdown operation. It is intended that RAME be cleared and STBY PWR be set as part of a powerdown procedure.

#### RAM CONTROL REGISTER

7	6	5	4	3_	2	1	0
STBY PWR	RAME	Х	Х	Х	Х	Х	Х

Bit 0-5 Bit 6 RAMF Not used.

RAM Enable. This read/write bit can be used to remove the entire RAM from the internal memory map. RAME is set (enabled) during reset provided standby power is available on the positive edge of RESET. If RAME is clear, any access to a RAM address is external. If RAME is set and not in mode 3, the RAM is included in the internal map.

Bit 7 STBY PWR

Standby Power. This bit is a read/write status bit which, when once set, remains set as long as V<sub>CC</sub> standby remains above V<sub>SBB</sub> (minimum). As long as this bit is set following a period of standby operation, the standby power supply has adequately preserved the data in the standby RAM. If this bit is cleared during a period of standby operation, it indicates that V<sub>CC</sub> standby had fallen to a level sufficiently below V<sub>SBB</sub> (minimum) to suspect that data in the

standby RAM is not valid. This bit can be set only by software and is not affected during reset.

#### PROGRAMMABLE TIMER


The programmable timer can be used to perform input waveform measurements while independently generating an output waveform. Pulse widths can vary from several microseconds to many seconds. A block diagram of the timer is shown in Figure 22.

# COUNTER (\$09:0A)

The key timer element is a 16-bit free-running counter which is incremented by E (enable). It is cleared during reset and is read-only with one exception: a write to the counter (\$09) will preset it to \$FFF8. This feature, intended for testing, can disturb serial operations because the counter provides the SCI internal bit rate clock. TOF is set whenever the counter contains all ones.

# OUTPUT COMPARE REGISTER (\$0B:0C)

The output compare register is a 16-bit read/write register used to control an output waveform or provide an arbitrary timeout flag. It is compared with the free-running counter on each E cycle. When a match occurs, OCF is set and OLVL is clocked to an output level register. If port 2, bit 1, is configured as an output, OLVL will appear at P21 and the output compare register and OLVL can then be changed for the next



ICF OCF TOF EICH EOCH ETOH IEDG OLVL

compare. The function is inhibited for one cycle after a write to its high byte (\$0B) to ensure a valid compare. The output compare register is set to \$FFFF at RESET.

#### INPUT CAPTURE REGISTER (\$0D:0E)

The input capture register is a 16-bit read-only register used to store the free-running counter when a "proper" input transition occurs as defined by IEDG. Port 2, bit 0 should be configured as an input, but the edge detect circuit always senses P20 even when configured as an output. An input capture can occur independently of ICF: the register always contains the most current value. Counter transfer is inhibited, however, between accesses of a double byte MPU read. The input pulse width must be at least two E cycles to ensure an input capture under all conditions.

#### TIMER CONTROL AND STATUS REGISTER (\$08)

The timer control and status register (TCSR) is an 8-bit register of which all bits are readable, while only bits 0-4 can be written. The three most-significant bits provide the timer status and indicate if:

- a proper level transition has been detected,
- a match has occurred between the free-running counter and the output compare register, and
- the free-running counter has overflowed

Each of the three events can generate an  $\overline{\text{IRO2}}$  interrupt and is controlled by an individual enable bit in the TCSR.

#### TIMER CONTROL AND STATUS REGISTER (TCSR)

Bit 0 OLVL	Output Level. OLVL is clocked to the output level register by a successful output compare and will appear at P21 if bit 1 of the port 2 data direction register is set. It is cleared during reset.
Bit 1 EIDG	Input Edge. IEDG is cleared during reset and controls which level transition will trigger a counter transfer to the input capture register:  IEDG = 0 Transfer on a negative-edge IEDG = 1 Transfer on a positive-edge.
Bit 2 ETOI	Enable Timer Overflow Interrupt. When set, an IRO2 interrupt is enabled for a timer overflow; when clear, the interrupt is inhibited. It is cleared during reset.
Bit 3 EOCI	Enable Output Compare Interrupt. When set, an IRO2 interrupt is enabled for an output compare; when clear, the interrupt is inhibited. It is cleared during reset.
Bit 4 EICI	Enable Input Capture Interrupt. When set, an $\overline{\text{IRO2}}$ interrupt is enabled for an input capture; when clear, the interrupt is inhibited. It is cleared during reset.

Bit 5 TOF Timer Overflow Flag. TOF is set when the counter contains all ones. It is cleared by reading the TCSR (with TOF set) then reading the counter high byte (\$09), or during reset Bit 6 OCF Output Compare Flag. OCF is set when the output compare register matches the free-running counter. It is cleared by reading the TCSR (with OCF set) and then writing to the output compare register (\$0B or \$0C), or during reset. Bit 7 ICF Input Capture Flag. ICF is set to in-

dicate a proper level transition; it is cleared by reading the TCSR (with ICF set) and then the input capture register high byte (\$0D), or during reset.

#### SERIAL COMMUNICATIONS INTERFACE (SCI)

A full-duplex asynchronous serial communications interface (SCI) is provided with two data formats and a variety of rates. The SCI transmitter and receiver are functionally independent, but use the same data format and bit rate. Serial data formats include standard mark/space (NRZ) and Biphase and both provide one start bit, eight data bits, and one stop bit. "Baud" and "bit rate" are used synonymously in the following description.

#### WAKE-UP FEATURE

In a typical serial loop multi-processor configuration, the software protocol will usually identify the addressee(s) at the beginning of the message. In order to permit uninterested MPU's to ignore the remainder of the message, a wake-up feature is included whereby all further SCI receiver flag (and interrupt) processing can be inhibited until its data line goes idle. An SCI receiver is re-enabled by an idle string of eleven consecutive ones or during reset. Software must provide for the required idle string between consecutive messages and prevent it within messages.

# PROGRAMMABLE OPTIONS

The following features of the SCI are programmable:

- format: standard mark/space (NRZ) or Bi-phase
- · clock: external or internal bit rate clock
- Baud: one of four per E clock frequency, or external clock (×8 desired baud)
- wake-up feature: enabled or disabled
- interrupt requests: enabled individually for transmitter and receiver
- clock output: internal bit rate clock enabled or disabled to P22

# SERIAL COMMUNICATIONS REGISTERS

The serial communications interface includes four addressable registers as depicted in Figure 23. It is controlled by the rate and mode control register and the transmit/receive control and status register. Data is transmitted and

received utilizing a write-only transmit register and a readonly receive register. The shift registers are not accessible to software.

# Rate and Mode Control Registers (RMCR) (\$10)

The rate and mode control register controls the SCI bit rate, format, clock source, and under certain conditions, the configuration of P22. The register consists of four write-only bits which are cleared during reset. The two least-significant bits control the bit rate of the internal clock and the remaining two bits control the format and clock source.

#### RATE AND MODE CONTROL REGISTER (RMCR)

7	6	5	4	3	2	11	0	
Х	Х	Х	Х	CC1	CC0	SS1	SS0	\$0010

Bit 1:Bit 0


SS1:SS0 Speed Select. These two bits select the baud rate when using the internal clock. Four rates may be selected which are a function of the MCU input frequency. Table 6 lists bit time and rates for three selected MCU frequencies.

Bit 3:Bit 2

CC1:CC0 Clock Control and Format Select. These two bits control the format and select the serial clock source. If CC1 is set, the DDR value for P22 is forced to the complement of CC0 and cannot be altered until CC1 is cleared. If CC1 is cleared after having been set, its DDR value is unchanged. Table 7 defines the formats, clock source, and use of P22.

If both CC1 and CC0 are set, an external TTL-compatible clock must be connected to P22 at eight times (8X) the desired bit rate, but not greater than E, with a duty cycle of 50% ( $\pm$  10%). If CC1:CC0=10, the internal bit rate clock is provided at P22 regardless of the values for TE or RE.

NOTE: The source of SCI internal bit rate clock is the timer free-running counter. An MPU write to the counter can disturb serial operations.



## Transmit/Receive Control And Status Register (TRCSR) (\$11)

The transmit/receive control and status register controls the transmitter, receiver, wake-up feature, and two individual interrupts and monitors the status of serial operations. All eight bits are readable while bits 0 to 4 are also writable. The register is initialized to \$20 by RESET.

# TRANSMIT/RECEIVE CONTROL AND STATUS REGISTER (TRCSR)

. 7	6 -	5	4	3	2	1	0	_
RDRF	ORFE	TDRE	RIE	RE	TIE	TE	WU	\$0011

Bit 6 ORFE

Bit 7 RDRF

Bit 5 TDRE

Bit 0 WU "Wake-up" on Idle Line. When set, WU enables the wake-up function: it is cleared by eleven consecutive ones or during reset. WU will not set if the line is idle.

Bit 1 TE

Transmit Enable. When set, P24 DDR bit is set, cannot be changed, and will remain set if TE is subsequently cleared. When TE is changed from clear to set, the transmitter is connected to P24 and a preamble of nine consecutive ones is transmitted. TE is cleared during reset.

Bit 2 TIF

Bit 3 RF

Transmit Interrupt Enable. When set. an IRQ2 interrupt is enabled when TDRE is set; when clear, the interrupt is inhibited. TE is cleared during reset. Receive Enable. When set, the P23 DDR bit is cleared, cannot be changed, and will remain clear if RE is subsequently cleared. While RE is set, the SCI receiver is enabled. RE is cleared

Bit 4 RIF

during reset. Receiver Interrupt Enable. When set, an IRQ2 interrupt is enabled when

the interrupt is inhibited. RIE is cleared during reset. Transmit Data Register Empty. TDRE is set when the transmit data register is transferred to the output serial shift

RDRF and/or ORFE is set; when clear,

register or during reset. It is cleared by reading the TRCSR (with TDRE set) and then writing to the transmit data register. Additional data will be transmitted only if TDRE has been cleared

Overrun Framing Error. If set, ORFE indicates either an overrun or framing error. An overrun is a new byte ready to transfer to the receiver data register with RDRF still set. A receiver framing error has occurred when the byte boundaries of the bit stream are not synchronized to the bit counter. An overrun can be distinguished from a framing error by the state of RDRF: if RDRF is set, then an overrun has occurred; otherwise a framing error has been detected. Data is not transferred to the receive data register in an overrun condition. Unframed data causing a framing error is transferred to the receive data register. However, subsequent data transfer is blocked until the framing error flag is cleared. \* ORFE is cleared by reading the TRCSR (with ORFE set) then the receive data register, or during reset.

Receive Data Register Full. RDRF is set when the input serial shift register is transferred to the receive data register. It is cleared by reading the TRCSR (with RDRF set), and then the receive data register, or during reset.

#### TABLE 6 - SCI BIT TIMES AND RATES

991	:SS0	4f <sub>o</sub> →	2.4576 MHz	4.0 MHz	4.9152 MHz
331	.330	E	614.4 kHz	1.0 MHz	1.2288 MHz
0	0	+ 16	26 μs/38,400 Baud	16 μs/62,500 Baud	13.0 μs/76,800 Baud
0	1	÷ 128	208 μs/4,800 Baud	128 µs/7812.5 Baud	104.2 µs/9,600 Baud
1	0	+ 1024	1.67 ms/600 Baud	1.024 ms/976.6 Baud	833.3 μs/1,200 Baud
1	1	÷ 4096	6.67 ms/150 Baud	4.096 ms/244.1 Baud	3.33 ms/300 Baud
* [	Externa	I (P22)	13.0 μs/76,800 Baud	8.0 μs/125,000 Baud	6.5 μs/153,600 Baud

<sup>\*</sup>Using maximum clock rate

#### TABLE 7 - SCI FORMAT AND CLOCK SOURCE CONTROL

CC1:CC0	Format	Clock Source	Port 2 Bit 2
00	Bi-Phase	Internal	Not Used
01	NRZ	Internal	Not Used
10	NRZ	Internal	Output
11	NRZ	External	Input

<sup>\*</sup>Devices made with mask number M5G, M8D, and T5P do not transfer unframed data to the receive data register.

#### SERIAL OPERATIONS

The SCI is initialized by writing control bytes first to the rate and mode control register and then to the transmit/receive control and status register. When TE is set, the output of the transmit serial shift register is connected to P24 and serial output is initiated by transmitting a 9-bit preamble of ones.

At this point one of two situations exist: 1) if the transmit data register is empty (TDRE=1), a continuous string of ones will be sent indicating an idle line, or 2) if a byte has been written to the transmit-data register (TDRE=0), it will be transferred to the output serial shift register (synchronized with the bit rate clock), TDRE will be set, and transmission will begin.

The start bit (0), eight data bits (beginning with bit 0) and a stop bit (1), will be transmitted. If TDRE is still set when the next byte transfer should occur, ones will be sent until more data is provided. In Bi-phase format, the output toggles at the start of each bit and at half-bit time when a one is sent. Receive operation is controlled by RE which configures P23 as an input and enables the receiver. SCI data formats are illustrated in Figure 24.

#### **INSTRUCTION SET**

The MC6801/03 is upward source and object code compatible with the MC6800. Execution times of key instructions have been reduced and several new instructions have been added, including a hardware multiply. A list of new operations added to the MC6800 instruction set is shown in Table 1.

In addition, two new special opcodes, 4E and 5E, are provided for test purposes. These opcodes force the program counter to increment like a 16-bit counter, causing address lines used in the expanded modes to increment until the device is reset. These opcodes have no mnemonics.

The coding of the first (or only) byte corresponding to an

executable instruction is sufficient to identify the instruction and the addressing mode. The hexadecimal equivalents of the binary codes, which result from the translation of the 82 instructions in all valid modes of addressing, are shown in Table 8. There are 220 valid machine codes, 34 unassigned codes, and 2 codes reserved for test purposes.

#### PROGRAMMING MODEL

A programming model for the MC6801/03 is shown in Figure 10. Accumulator A can be concatenated with accumulator B and jointly referred to as accumulator D where A is the most-significant byte. Any operation which modifies the double accumulator will also modify accumulator A and/or B. Other registers are defined as follows:

**Program Counter** — The program counter is a .16-bit register which always points to the next instruction.


Stack Pointer — The stack pointer is a 16-bit register which contains the address of the next available location in a pushdown/pullup (LIFO) queue. The stack resides in random access memory at a location defined by the programmer.

**Index Register** — The index register is a 16-bit register which can be used to store data or provide an address for the indexed mode of addressing.

Accumulators — The MPU contains two 8-bit accumulators, A and B, which are used to store operands and results from the arithmetic logic unit (ALU). They can also be concatenated and referred to as the D (double) accumulator.

Condition Code Registers — The condition code register indicates the results of an instruction and includes the following five condition bits: negative (N), zero (Z), overflow (V), carry/borrow from MSB (C), and half carry from bit 3 (H). These bits are testable by the conditional branch instructions. Bit 4 is the interrupt mask (I bit) and inhibits all maskable interrupts when set. The two unused bits, B6 and B7, are read as ones.





#### ADDRESSING MODES

Six addressing modes can be used to reference memory. A summary of addressing modes for all instructions is present in Tables 9 through 12, where execution times are provided in E cycles. Instruction execution times are summarized in Table 13. With an input frequency of 4 MHz, E cycles are equivalent to microseconds. A cycle-by-cycle description of bus activity for each instruction is provided in Table 14 and a description of selected instructions is shown in Figure 25.

Immediate Addressing — The operand or "immediate byte(s)" is contained in the following byte(s) of the instruction where the number of bytes matches the size of the register. These are two or three byte instructions.

Direct Addressing — The least-significant byte of the operand address is contained in the second byte of the instruction and the most-significant byte is assumed to be \$00. Direct addressing allows the user to access \$00 through \$FF using two byte instructions and execution time is reduced by eliminating the additional memory access. In most applications, the 256-byte area is reserved for frequently referenced data.

**Extended Addressing** — The second and third bytes of the instruction contain the absolute address of the operand. These are three byte instructions.

Indexed Addressing — The unsigned offset contained in the second byte of the instruction is added with carry to the index register and used to reference memory without changing the index register. These are two byte instructions

**Inherent Addressing** — The operand(s) are registers and no memory reference is required. These are single byte instructions.

**Relative Addressing** — Relative addressing is used only for branch instructions. If the branch condition is true, the program counter is overwritten with the sum of a signed single byte displacement in the second byte of the instruction and the current program counter. This provides a branch range of -126 to +129 bytes from the first byte of the instruction. These are two byte instructions.

TABLE 8 - CPU INSTRUCTION MAP

					т—					_	— CPU									r				
OP	MNEM	MODE	~		OP	MNEM	MODE	~	*	OP	MNEM	MODE		#	OP	MNEM	MODE	~	#	OP	MNEM	MODE	~	-
00	•				34	DES	INHER	3	1	68	ASL	INDXD	6	2	9C	CPX	DIR	5	2	D0	SUBB	DIR	3	2
01	NOP	INHER	2	1	35 36	TXS	- ↑	3	1	69	ROL	•	6	2	9D 9E	JSR LDS	\$	5	2	D2	SBCB	Ť	3	2
02	:	- ↑			36	PSHA PSHB		3	1	6A 6B	DEC		ь	2	9E 9F	STS	DIR	4	2	D3	ADDD		5	2
04	LSRD		3		38	PULX		5	1	6C	INC		6	2	A0	SUBA	INDXD	4	2	D4	ANDB	i	3	2
05	ASLD	- 1	3	1	39	RTS	1	5	1	6D	TST		6	2	A1	CMPA	INDXD	4	2	D5	BITB		3	2
06	TAP		2	1	3A	ABX	1	3	1	6E	JMP	₩	3	2	A2	SBCA		4	2	D6	LDAB		3	2
07	TPA		2		3B	RTI		10	1	6F	CLR	INDXD	6	2	A3	SUBD	1.	6	2	D7	STAB		3	2
08	INX		3	1	3C	PSHX	- 1	4	,	70	NEG	EXTND	6	3	A4	ANDA	- 1	4	2	D8	EORB		3	2
09	DEX	i	3		3D	MUL		10	i	71	•	A	U	٠,	A5	BITA	ĺ	4	2	D9	ADCB		. 3	2
0A	CLV		2	i	3E	WAI	- 1	9	i	72		- ↑			A6	LDAA		4	2	DA	ORAB	- 1	3	2
0B	SEV		2	- 1	3F	SW!		12	1	73	COM		6	3	A7	STAA		4	2	DB	ADDB		3	2
OC.	CLC		2	1	40	NEGA		2	1	74	LSR		6	3	A8	EORA		4	2	DC	LDD		4	2
0D	SEC	}	2	i	41	•		•		75	•				A9	ADCA	- 1	4	2	DD	STD		4	2
0E	CLI	1 .	2	1	42					76	ROR		6	3	AA	, ORAA	- 1	4	2	DE	LDX	٧	4	2
0F	SEI	1	2	1	43	COMA		2	1	77	ASR		6	3	AB	ADDA		4	2	ĎΕ	STX	DIR	4	2
10	SBA		2	1	44	LSRA		2	1	78	ASL		6	3	AC	CPX		6	2	EO	SUBB	INDXD	4	2
11	CBA		2	1	45	•	- 1			79	ROL		6	3	AD	JSR		6	2	E1	CMPB	•	4	2
12	•		_		46	RORA	1	2	1	7A	DEC		6	3	AE	LDS	٧	5	2	E2	SBCB	T	4	2
13					47	ASRA	- 1	2	1	7B	•				AF	STS	INDXD	5	2	E3	ADDD		6	2
14					48	ASLA	- 1	2	1	7C	INC		6	3	В0	SUBA	EXTND	4	3	E4	ANDB		4	2
15					49	ROLA		2	1	7D	TST		6	3	В1	CMPA	<b>A</b>	4	3	E5	BITB		4	2
16	TAB	1	2	1	4A	DECA		2	1	7E	JMP	₩	3	3	B2	SBCA	T	4	3	E6	LDAB	- 1	4	2
17	TBA	1	2	1	4B	•	- 1			7F	CLR	EXTND	6	3	В3	SUBD	- 1	6	3	E7	STAB	- 1	4	2
18		٧			4C	INCA	i i	2	1	80	SUBA	IMMED	2	2	В4	ANDA		4	3	E8	EORB		4	2
19	DAA	INHER	2	1	4D	TSTA		2	1	81	CMPA	<b>A</b>	2	2	B5	BITA		4	3	E9	ADCB		4	2
1A					4E	T	1			82	SBCA	T	2	2	В6	LDAA	ı	4	3	EA	ORAB		4	2
1B	ABA	INHER	2	1	4F	CLRA		2	1	83	SUBD		4	3	В7	STAA		4	3	EB	ADDB		4	2
1C					50	NEGB		2	1	84	ANDA		2	2	В8	EORA		4	3	EC	LDD		5	2
1D	•				51	•	ļ.			85	BITA		2	2	B9	ADCA	- 1	4	3	ED	STD		5	2
1 E	•				52	•	- 1			86	LDAA		2	2	ВА	ORAA	- 1	4	3	EE	LDX	*	5	2
1 F	•				53	COMB		2	1	87	•				вв	ADDA	- 1	4	3	EF	STX	INDXD	5	2
20	BRA	REL	3	2	54	LSRB	- 1	2	1	88	EORA	- 1	2	2	вс	CPX		6	3	F0	SUBB	EXTND	4	3
21	BRN	<b>A</b>	3	2	55	•	- 1			89	ADCA	- 1	2	2	BD	JSR	ŀ	6	3	F1	СМРВ	<b>A</b>	4	3
22	вні	T	3	2	56	RORB	- 1	2	1	8A	ORAA	J.	2	2	BE	LDS	*	5	3	F2	SBCB	Т	4	3
23	BLS		3	2	57	ASRB		2	1	88	ADDA	` ▼	2	2	BF	STS	EXTND	5	3	F3	ADDD		6	3
24	BCC	1	3	2	58	ASLB	1	2	1	8C	CPX	IMMED	4	3	C0	SUBB	IMMED	2	2	F4	ANDB	- 1	4	3
25	BCS	i	3	2	59	ROLB		2	1	8D	BSR	REL	6	2	C1	CMPB	A	2	2	F5	BITB	- 1	4	3
26	BNE	- 1	3	2	5A	DECB		2	1	8E	LDS	IMMED	3	3	C2	SBCB		2	2	F6	LDAB	ı	4	3
27	BEQ		3	2	5B	•				8F -	•				C3	ADDD	l	4	3	F7	STAB	i	4	3
28	BVC	i	3	2	5C	INCB		2	1	90 -	SUBA	DIR	3	2	C4	ANDB	1	2	2	F8	EORB	- 1	4	3
29	BVS	- 1	3	2	5D	TSTB	.l.	2	- 1	91	CMPA	<b>A</b>	3	2	C5	BITB		2	2	F9	ADCB		4	3
2A	BPL		3	2	5E	T	٧			92	SBCA		3	2	C6	LDAB	- 1	2	2	FA	ORAB	ı	4	3
2B	BMI		3	2	5F	CLRB	INHER	2	1	93	SUBD	- 1	5	2	C7	•	1			FB	ADDB		4	3
2C	BGE	ı	3	2	60	NEG	INDXD	6	2	94	ANDA	1	3	2	C8	EORB		2	2	FC	LDD		5	3
2D	BLT	T	3	2	61	•	<b>A</b>			95	BITA		3	2	C9	ADCB		2	2	FD	STD	T	5	3
2E	BGT	V	3	2	62	•	1			96	LDAA	- 1	3	2	CA	ORAB		2	2	FE	LDX	7	5	3
2F	BLE	REL	3	2	63	СОМ		6	2	97	STAA	1	3	2	CB	ADDB	1	2	2	FF	STX	EXTND	5	3
30	TSX	INHER	3	1	64	LSR	- 1	6	2	98	EORA		3	2	CC	LDD	T	3	3	1				
31	INS	<b>A</b>	3	1	65	•	T			99	ADCA	i	3	2	CD	•	V			1	* UNDER	INED OP	COD	É
32	PULA	Ţ	4	1	66	ROR	▼	6	2	9A	ORAA	Ţ	3	2	CE	LDX	IMMED	3	3	l				
33	PULB	₹	4	1	67	ASR	INDXD	6	2	98	ADDA	₹	3	2	CF	•				l				

NOTES: 1. Addressing Modes

 $INHER \equiv Inherent$   $INDXD \equiv Indexed$   $IMMED \equiv Immediate$ 

REL ≡ Relative EXTND ≡ Extended DIR = Direct

- 2. Unassigned opcodes are indicated by "•" and should not be executed.
- Codes marked by "T" force the PC to function as a 16-bit counter.

TABLE 9 - INDEX REGISTER AND STACK MANIPULATION INSTRUCTIONS

																		1	Con	ditio	on C	ode	s
	1	lr	nme	ed		Direc	ct	1	nde	x	[ E	xtn	d	ln	here	ent	Boolean/	5	4	3	2	1	0
Pointer Operations	MNEM	Op	-	#	Op	~	#	Op	~	#	Op	~	#	Op	~	#	Arithmetic Operation	Н	1	N	z	V	С
Compare Index Register	CPX	8C	4	3	9C	5	2	AC	6	2	вс	6	3			Г	X - M:M + 1	•	•	1	1	1	1
Decrement Index Register	DEX													09	3	1	X – 1 → X	•	•	•	1	•	•
Decrement Stack Pointer	DES								П					34	3	1	SP-1→SP	•	•	•	•	•	•
Increment Index Register	INX													08	3	1	X + 1 → X	•	•	•	1	•	•
Increment Stack Pointer	INS	T				T								31	3	1	1 SP+1→SP	•	•	•	•	•	•
Load Index Register	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				$M \longrightarrow X_{H_r}(M+1) \longrightarrow X_L$	•	•	1	1	R	•
Load Stack Pointer	LDS	8E	3	3	9E	4	2	ΑE	5	2	BE	5	3				$M \rightarrow SP_{H_2}(M+1) \rightarrow SP_L$	•	•	1	1	R	•
Store Index Register	STX				DF	4	2	ΕF	5	2	FF	5	3			Г	$X_H \rightarrow M, X_L \rightarrow (M+1)$	•	•	1	1	R	•
Store Stack Pointer	STS				9F	4	2	ΑF	5	2	BF	5	3				$SP_H \rightarrow M, SP_L \rightarrow (M+1)$	•	•	1	1	R	•
Index Reg → Stack Pointer	TXS													35	3	1	X – 1 → SP	•	•	•	•	•	•
Stack Pntr → Index Register	TSX		Г											30	3	1	SP+1→X	•	•	•	•	•	•
Add	ABX					T								ЗА	3	1	B + X → X	•	•	•	•	•	•
Push Data	PSHX		Г											3C	4	1	$X_L \rightarrow M_{SP}, SP - 1 \rightarrow SP$ $X_H \rightarrow M_{SP}, SP - 1 \rightarrow SP$	•	•	•	•	•	•
Pull Data	PULX					Г								38	5	1	$SP+1 \rightarrow SP, M_{SP} \rightarrow X_{H}$ $SP+1 \rightarrow SP, M_{SP} \rightarrow X_{L}$	•	•	٠	•	٠	F

TABLE 10 — ACCUMULATOR AND MEMORY INSTRUCTIONS (Sheet 1 of 2)

																			Con	ditio	on C	ode	s
Accumulator and	1	lr	nme	d		Direc	ct	ı	nde	×	E	xter	d	L	Inhe	er	Boolean	5	4	3	2	1	0
Memory Operations	MNEM	Op	~	#	Op	~	#	Op	~	#	Op	~	#	Ор	~	#	Expression	н	1	N	z	V	С
Add Accumulators	ABA													1B	2	1	A + B → A	<b>‡</b>	•	1	<u> </u>	1	1
Add B to X	ABX													ЗА	3	1	00: B + X → X	٠	•	•	•	•	•
Add with Carry	ADCA	89	2	2	99	3	2	A9	4	2	В9	4	3				$A + M + C \longrightarrow A$	1	•	1	ţ	1	1
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3				$B + M + C \longrightarrow B$	1	•	1	1	1	1
Add	ADDA	8B	2	2	9B	3	2	ΑВ	4	2	вв	4	3				$A + M \longrightarrow A$	‡	•	1	1	1	1
	ADDB	СВ	2	2	DB	3	2	EΒ	4	2	FΒ	4	3			Γ	$B + M \longrightarrow A$	‡	•	1	1	1	1
Add Double	ADDD	СЗ	4	3	D3	5	2	E3	6	2	F3	6	3				D+M:M+1 → D	٠	•	1	T	1	1
And	ANDA	84	2	2	94	3	2	Α4	4	2	В4	4	3				A•M → A	٠	•	1	1	R	•
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3				B•M → B	•	•	1	1	R	•
Shift Left, Arithmetic	ASL							68	6	2	78	6	3				-	•	•	1	1	1	1
	ASLA													48	2	1		•	•	1	1	1	1
	ASLB			П										58	2	1	b7 b0	٠	•	1	1	1	1
Shift Left Double	ASLD													05	3	1		•	•	1	1	1	T
Shift Right, Arithmetic	ASR							67	6	2	77	6	3				→	•	•	1	1	1	1
	ASRA													47	2	1		•	•	1	1	1	1
	ASRB													57	2	1	b7 b0	•	•	1	1	1	1
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	B5	4	3				A•M	•	•	1	1	R	•
	BITB	C5	2	2	D5	3	2	E5	4	2	F5	4	3				B•M	•	•	1	1	R	•
Compare Accumulators	CBA											T		11	2	1	A – B	•	•	1	1	1	1
Clear	CLR							6F	6	2	7F	6	3				00 → M	•	•	R	S	R	R
	CLRA													4F	2	1	00 → A	•	•	R	S	R	R
	CLRB											Г		5F	2	1	00 → B	•	•	R	S	R	R
Compare	СМРА	81	2	2	91	3	2	Α1	4	2	В1	4	3		L		A – M	•	•	1	1	1	1
	СМРВ	C1	2	2	D1	3	2	E1	4	2	F1	4	3				B – M	•	•	1	1	1	1
1's Complement	СОМ							63	6	2	73	6	3				M M	•	•	1	1	R	S
	COMA													43	2	1	A → A	•	•	1	1	R	S
	сомв													53	2	1	В → В	•	•	1	1	R	S

TABLE 10 — ACCUMULATOR AND MEMORY INSTRUCTIONS (Sheet 2 of 2)

Accumulator and		1	mm	ed		Dire	ct		Inde	х.	E	xter	nd		Inhe	er	Boolean	5	Cor 4	diti	_	_	des
Memory Operations	MNEM	Op	1~	#	Op	~	#	Op	~	#	Op	1~	#	Op	~	#	Expression	Н	ī	Ň	Ιz	1	v c
Decimal Adjust, A	DAA	Ť	$t^-$	T	Ť	T	$t^-$	<u> </u>	1	$\vdash$	<u> </u>	<del>                                     </del>		19		1	Adj binary sum to BCD	•	•	1	1	1	1 1
Decrement	DEC	1	$t^-$	Ė	1	t	+	6A	6	2	7A	6	3	┢	$\vdash$		M − 1 → M	•	•	İ	Ī	1	1 .
	DECA	$\vdash$	T	T	$t^-$	t	1	1	1	-				4A	2	1	A - 1 → A	•	•	1	1		1 .
	DECB	T	T	<b>—</b>		$\vdash$	1	t –	t	$\vdash$	_	$\vdash$	$\vdash$	5A	2	1	B – 1 → B		•	1	1	t	1.
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	В8	4	3	-	-	H	A ⊕ M → A	1.	•	İ	Ť	F	R •
	EORB	C8	-	2	D8	3	2	E8	4	2	F8	4	3	_	_	_	B <b>⊕</b> M → B		•	1	1	-	R .
Increment	INC	-	1	┢		Ė	Ť	6C	-	2	7C	6	3		$\vdash$		M + 1 → M		•	İ	Ti	1	1 .
	INCA	$\vdash$	T	<del>                                     </del>	$\vdash$	_	1	-	Ė	H		-	Ť	4C	2	1	A + 1 → A		•	1	1	T	_
	INCB	_	T	_	<u> </u>	1	-			<u> </u>		Н		5C	2	1	B + 1 → B	•	•	1	Ť	T	i .
Load Accumulators	LDAA	86	2	2	96	3	2	Α6	4	2	B6	4	3	H	<u> </u>		M → A	•	•	1	11	F	R .
	LDAB	C6	-	2	D6	3	2	E6	4	2	F6	4	3		<u> </u>	-	M → B			İ	i	F	-
Load Double	LDD	CC	-	3	DC	4	2	EC	5	2	FC	5	3	-			M:M+1→D			Ì	Ť	T.	
Logical Shift, Left	LSL	-	Ť	Ť	100	Ė	ŕ	68	6	2	78	6	3		_	$\vdash$				İ	Ť	1	1
	LSLA	-	$\vdash$	$\vdash$	<del>                                     </del>	<u> </u>	<u> </u>		Ť	-	-	-		48	2	1	a artim			İ	Ť	ti	iti
	LSLB	_	-	-	_	_	<del> </del>			_				58	2	1	□ -		•	Ť	Ť	ti	iti
	LSLD	$\vdash$	$\vdash$	$\vdash$	-	-	<u> </u>	-		_	-	Н		05	3	2	67 60		-	Ť	Ť	ti	H
Shift Right, Logical	LSR	$\vdash$	$\vdash$	-	$\vdash$		H	64	6	2	74	6	3	03	ř	-		•		R	ti	+;	<del>                                     </del>
ogrit, cogical	LSRA	<u> </u>	-		$\vdash$	_	-	04	۲	-	/4	-	J	44	2	1	∘→miim→⊓		÷	R	t	H	<del>                                     </del>
	LSRB	$\vdash$	$\vdash$	$\vdash$	-		<del> </del>	-		H		Н	-	54	2	+	b7 b0	-	•	R	۲÷	H	1 1
	LSRD	-	$\vdash$	-	<u> </u>	-	├-		H	-		Н	-	04	3	1		•	÷	R	i	ti	<del>;  ;</del>
Multiply .	MUL	-		-	-	-	-		-	-				3D	10	+	$A \times B \longrightarrow D$		÷	-	† <b>:</b>	۲:	<u> </u>
2's Complement (Negate)	NEG		-		-		-	60	6	2	70	6	3	30	10		00 - M → M		•	+	+	+	++
2 s Complement (Negater		-	-	⊢	-	_		60	0	2	70	.0	3	40	2	$\Box$			÷	i	†	†	;   ;
	NEGA NEGB		-	├	-	-				-		$\vdash$		40 50	2	-	00 - A → A		÷	+	┼	+ <del>;</del>	;   ;
No Constitution		_	-	-	-				-	_		$\vdash$		_	2	-	00 − B → B	+	├	۰	۲	+	+
No Operation	NOP			_		_	_		_	_			_	01	2	1	PC+1→PC	•	Ŀ	·	1:	ŀ	-
Inclusive OR	ORAA	8A	2	2	9A	3	2	AΑ	4	_	ВА	4	3	_		-	A + M → A	•	Ŀ	+	+÷	Į F	-+-
	ORAB	CA	2	2	DA	3	2	EΑ	4	2	FA	4	3	-			B + M → B	•	Ŀ	1	1	F	-+-
Push Data	PSHA		_	ļ	-	_	Ļ					_	_	36	3	1	A → Stack	·	·	٠	ŀ	ŀ	+-
	PSHB			<u> </u>	_						_			37	3	_	B → Stack	•	·	٠	Ŀ	ŀ	-
Pull Data	PULA		L	ļ							_		_	32	4	-	Stack → A	·	•	·	•	1.	+
	PULB		H	-	-				_	_	_	-	_	33	4	1	Stack → B	·	•	÷	·	<u>ا:</u>	:
Rotate Left	ROL			_		_		69	6	2	79	6	3			Щ		•	•	Ţ	1	Į.	11
	ROLA			ļ							_			49	2	1		•	•	1	ΗŤ	Į.	Щ
	ROLB			_							_	$\Box$	_	59	2	1	b/ b0	٠	•	Ţ	Ħ	Į.	1
Rotate Right	ROR		L					66	6	2	76	6	3	_				·	٠	Ţ	ΤŢ	Į.	11
	RORA			_										46	2	1		Ŀ	٠	Ţ	ΤŢ	Į.	1
	RORB		L	<u> </u>	_						_		_	56	2	1	b7 b0	•	٠	Ī	Ηį	Į.	1
Subtract Accumulator	SBA		Ш											10	2	1	A − B → A	•	٠	1	11	1	Ш
Subtract with Carry	SBCA	82	2	2	92	3	2	A2	.4	2	B2	4	3				A – M – C → A	•	·	1	1	ļ	Щ
	SBCB	C2	2	2	D2	3	2	E2	4	2	F2	4	3				B − M − C → B	•	•	1	11	‡	1   1
Store Accumulators	STAA			_	97	3	2	Α7	4	2	B7	4	3				A → M	•	•	1	1	F	₹ •
	STAB				D7	3	2	E7	4	2	F7	4	3				В → М	•	•	1	1	F	١ •
	STD				DD	4	2	ED	5	2	FD	5	3				D → M:M + 1	•	•	1	1	R	<u></u> 1 •
Subtract	SUBA	80	2	2	90	3	2	Α0	4	2	В0	.4	3				$A - M \longrightarrow A$	•	•	1	1	Ţ	1
	SUBB	CO	2	2	D0	3	2	EΟ	4	2	F0	4	3				B – M → B	•	•	1	1	Ţ	1 1
Subtract Double	SUBD	83	4	3	93	5	2	АЗ	6	2	В3	6	3				D – M:M + 1 → D	•	•	1	1	Ţ	∐‡
Transfer Accumulator	TAB													16	2	1	A → B	•	•	1	1	В	₹ •
	TBA													17	2	1	B→A	•	•	1	1	·F	₹ •
Test, Zero or Minus	TST							6D	6	2	7D	6	3				M - 00	•	•	1	T	В	_
	TSTA													4D	2	1	A - 00	•	•	1	1	В	R
	TSTB		_					-	_	_				5D	2	1	B - 00	1			T	В	_

The condition code register notes are listed after Table 12.

TABLE 11 - JUMP AND BRANCH INSTRUCTIONS

																			Condition Code Reg.							
		(	Dire	ct	R	elati	ve	ı	nde	x	E	xter	nd	In	here	ent		5	4	3	2	1	0			
Operations	MNEM	Op	~	#	Op	~	#	Op	1	#	Op	~	#	Op	~	#	Branch Test	Н	1	N	Z	٧	С			
Branch Always	BRA				20	3	2										None	•	•	•	•	•	•			
Branch Never	BRN				21	3	2										None	•	•	•	•	•	•			
Branch If Carry Clear	BCC				24	3	2										C = 0	•	•	•	•	•	•			
Branch If Carry Set	BCS				25	3	2										C = 1	•	•	•	•	•	•			
Branch If = Zero	BEQ				27	3	2										Z = 1	•	•	•	•	•	•			
Branch If ≥ Zero	BGE				2C	3	2	Г									N <b>⊕</b> V=0	•	•	•	•	•	•			
Branch if >Zero	BGT		П		2E	3	2										Z+(N 10 V)=0	•	•	•	•	•	•			
Branch If Higher	BHI			Г	22	3	2								Г		C + Z = 0	•	•	•	•	•	•			
Branch if Higher or Same	BHS				24	3	2							Г			C=0		•	•	٠	•	•			
Branch If ≤Zero	BLE				2F	3	2							Ī	Г		Z+(N + V) = 1	•	•	•	•	•	•			
Branch If Carry Set	BLO				25	3	2							Г			C = 1	•	•	•	•	•	•			
Branch If Lower Or Same	BLS				23	3	2										C + Z = 1	•	•	•	•	•	•			
Branch If < Zero	BLT				2D	3	2										N <b>⊕</b> ∨= 1	•	•	•	•	•	•			
Branch If Minus	BMI				2B	3	2					Г					N = 1	•	•	•	•	•	•			
Branch If Not Equal Zero	BNE				26	3	2										Z=0	•	•	•	•	•	•			
Branch If Overflow Clear	BVC				28	3	2							Г			V = 0	•	•	•	•	•	•			
Branch If Overflow Set	BVS		П		29	3	2						Ι.	Г	Γ		V = 1	•	•	•	•	•	•			
Branch If Plus	BPL				2A	3	2		Г								N=0	•	•	•	•	•	•			
Branch To Subroutine	BSR				8D	6	2								Г			•	•	•	•	•	•			
Jump	JMP							6E	3	2	7E	3	3		İ		See Special Operations-Figure 25	•	•	•	•	•	•			
Jump To Subroutine	JSR	9D	5	2				ΑD	6	2	ВD	6	3				1	•	•	•	•	•	•			
No Operation	NOP											Г		01	2	1		•	•	•	•	•	•			
Return From Interrupt	RTI													ЗВ	10	1		1	1	1	1	1	T			
Return From Subroutine	RTS													39	5		See Special Operations-Figure 25	•	•	•	•	•	•			
Software Interrupt	SWI		П						Г				Г	3F	12	1	· ·	•	s	•	•	•	•			
Wait For Interrupt	WAI	$\Box$	$\Box$									Г	Г	3E	9	1	1	•		•	•	•				

TABLE 12 — CONDITION CODE REGISTER MANIPULATION INSTRUCTIONS

							Cond	ition	Code	Reg	ister
	į 1	nherer	nt			5	4	3	2	1	0
Operations	MNEM	Op	-	#	Boolean Operation	Н	1	N	Z	<b>V</b>	С
Clear Carry	CLC	0C	2	1	0 → C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	2	1	0-1	•	R	•	•	•	•
Clear Overflow	CLV	0A	2	1	0 → V	•	•	•	•	R	•
Set Carry	SEC	0D	2	1	1 → C	•	•	•	•	•	S
Set Interrupt Mask	SEI	0F	2	1	1 → I	•	S	•	•	•	•
Set Overflow	SEV	0B	2	1	1 → V	•	•	•	•	S	•
Accumulator A → CCR	TAP	06	2	1	A → CCR	1	1	1	1	1	1
CCR → Accumulator A	TPA	07	2	1	CCR → A	•	•	•	•	•	•

# LEGEND

- Op Operation Code (Hexadecimal)
- ~ Number of MPU Cycles
- MSP Contents of memory location pointed to by Stack Pointer
  - # Number of Program Bytes
  - + Arithmetic Plus
  - Arithmetic Minus
  - Boolean AND
  - X Arithmetic Multiply
  - + Boolean Inclusive OR
  - Boolean Exclusive OR
  - M Complement of M
  - → Transfer Into
  - 0 Bit = Zero
  - 00 Byte = Zero

# CONDITION CODE SYMBOLS

- H Half-carry from bit 3
- I Interrupt mask
- N Negative (sign bit)
- Z Zero (byte)
- V Overflow, 2's complement
- C Carry/Borrow from MSB
- R Reset Always
- S Set Always
- ‡ Affected
- Not Affected

TABLE 13 - INSTRUCTION EXECUTION TIMES IN E CYCLES

		3					
	Immediate	Direct	Extended	Indexed	Inherent	Relative	
ABA ABX ADC ADD ADDD AND ASL	• 2 2 4 2 •	• 3 3 5 3 •	• 4 4 6 4 6	• 4 4 6 4 6	2 3 • • • • 2		
ASLD ASR BCC BCS BEQ BGE BGT	• • • • • •	• • • • • •	6	6	2 3 2	3 3 3 3	
BHI BHS BIT BLE BLO BLS BLT	2	3 •	4	4	•	3 3 3 3 3 3 3	v
BMI BNE BPL BRA BRN BSR BVC	• • • • • •	• • • • •	•	•	•	3 3 3 3 6 3	
BVS CBA CLC CLI CLR CLV CMP	•	•	6	6	2 2 2 2	3	
COM CPX DAA DEC DES DEX EOR INC	4	5	6 6 6 4 6	6 6 6 4 6	2 2 3 3 • • 3	•	

		ADDRESSING MODE										
	Immediate	Direct	Extended	Indexed	Inherent	Relative						
INX JMP JSR LDA LDD LDS LDX LSL LSLD LSR LSRD MUL	2 3 3 3	5 3 4 4 4	3 6 4 5 5 5 6 6 6 6	3 6 4 5 5 5 6 • 6 • •	3 • • • • 2 3 2 3 10	•						
NUL NEG NOP ORA PSH PSHX PUL PULX ROL ROR	2	3	6 • 4 • • 6 6	6 • • • • 6 6	3 4 4 5 2 2							
RTI RTS SBA SBC SEC SEI SEV STA	2	3	4	4	10 5 2 • 2 2 2	•						
STD STS STX SUB SUBD SWI TAB	2 4	3 4 4 4 3 5 6	5 5 5 4 6	5 5 5 4 6	12	•						
TAP TBA TPA TST TSX TXS WAI	•	•	6	6	2 2 2 2 2 2 3 3 9							

# SUMMARY OF CYCLE-BY-CYCLE OPERATION

Table 14 provides a detailed description of the information present on the address bus, data bus, and the read/write  $(R/\overline{W})$  line during each cycle of each instruction.

The information is useful in comparing actual with expected results during debug of both software and hardware as the program is executed. The information is categorized in groups according to addressing mode and number of cycles

per instruction. In general, instructions with the same addressing mode and number of cycles execute in the same manner. Exceptions are indicated in the table.

Note that during MPU reads of internal locations, the resultant value will not appear on the external data bus except in mode 0. "High order" byte refers to the most-significant byte of a 16-bit value.

TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 1 of 5)

	Address Mode and Instructions Cvo		Cycle	A d d	R/W	Data Bus				
IMMEDIAT		Cycles	#	Address Bus	Line	Data dus				
ADC ADD AND	EOR         2         1         Opcode Address           LDA         2         Opcode Address + 1           ORA         0         Opcode Address + 1		1 1	Opcode Operand Data						
BIT CMP	SBC SUB									
LDS LDX LDD		3	1 2 3	Opcode Address + 1 Opcode Address + 2	1 1 1	Opcode Operand Data (High Order Byte) Operand Data (Low Order Byte)				
CPX SUBD ADDD		4	1 2 3 4	Opcode Address Opcode Address + 1 Opcode Address + 2 Address Bus FFFF	Opcode     Operand Data (High Order Byte)     Operand Data (Low Order Byte)     Low Byte of Restart Vector					
DIRECT										
ADC ADD AND BIT CMP	EOR LDA ORA SBC SUB	3	1 2 3	Opcode Address Opcode Address + 1 Address of Operand	1 1 1	Opcode Address of Operand Operand Data				
STA		3	1 2 3	Opcode Address Opcode Address + 1 Destination Address	1 1 0	Opcode Destination Address Data from Accumulator				
LDS LDX LDD		4	1 2 · 3 4	Opcode Address Opcode Address + 1 Address of Operand Operand Address + 1	1 1 1	Opcode Address of Operand Operand Data (High Order Byte) Operand Data (Low Order Byte)				
STS STX STD		4	1 2 3 4	Opcode Address Opcode Address + 1 Address of Operand Address of Operand + 1	1 1 0 0	Opcode Address of Operand Register Data (High Order Byte) Register Data (Low Order Byte)				
CPX SUBD ADDD		5	1 2 3 4 5	Opcode Address Opcode Address + 1 Operand Address Operand Address + 1 Address Bus FFFF	1 1 1 1	Opcode Address of Operand Operand Data (High Order Byte) Operand Data (Low Order Byte) Low Byte of Restart Vector				
JSR		5	1 2 3 4 5	Opcode Address Opcode Address + 1 Subroutine Address Stack Pointer Stack Pointer - 1	1 1 1 0 0	Opcode Irrelevant Data First Subroutine Opcode Return Address (Low Order Byte) Return Address (High Order Byte)				

TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 2 of 5)

Address Mode and		T	Cycle		R/W	·
Ins	structions	Cycles	#	Address Bus	Line	Data Bus
EXTENDED	)	_ <del></del>				
JMP		3	1 2 3	Opcode Address Opcode Address + 1 Opcode Address + 2	1 1 1	Opcode Jump Address (High Order Byte) Jump Address (Low Order Byte)
ADC ADD AND BIT CMP	EOR LDA ORA SBC SUB	4	1 2 3 4	Opcode Address Opcode Address + 1 Opcode Address + 2 Address of Operand	1 1 1	Opcode Address of Operand Address of Operand (Low Order Byte) Operand Data
STA		4	1 2 3 4	Opcode Address Opcode Address + 1 Opcode Address + 2 Operand Destination Address	1 1 1 0	Opcode Destination Address (High Order Byte) Destination Address (Low Order Byte) Data from Accumulator
LDS LDX LDD		5	1 2 3 4 5	Opcode Address Opcode Address + 1 Opcode Address + 2 Address of Operand Address of Operand + 1	1 1 1 1	Opcode Address of Operand (High Order Byte) Address of Operand (Low Order Byte) Operand Data (High Order Byte) Operand Data (Low Order Byte)
STS STX STD		5	1 2 3 4 5	Opcode Address Opcode Address + 1 Opcode Address + 2 Address of Operand Address of Operand + 1	1 1 0 0	Opcode Address of Operand (High Order Byte) Address of Operand (Low Order Byte) Operand Data (High Order Byte) Operand Data (Low Order Byte)
ASL ASR CLR COM DEC INC	LSR NEG ROL ROR TST*	6	1 2 3 4 5 6	Opcode Address Opcode Address + 1 Opcode Address + 2 Address of Operand Address Bus FFFF Address of Operand	1 1 1 1 1 0	Opcode Address of Operand (High Order Byte) Address of Operand (Low Order Byte) Current Operand Data Low Byte of Restart Vector New Operand Data
CPX SUBD ADDD		6	1 2 3 4 5 6	Opcode Address Opcode Address + 1 Opcode Address + 2 Operand Address Operand Address + 1 Address Bus FFFF	1 1 1 1 1	Opcode Operand Address (High Order Byte) Operand Address (Low Order Byte) Operand Data (High Order Byte) Operand Data (Low Order Byte) Low Byte of Restart Vector
JSR		6	1 2 3 4 5 6	Opcode Address Opcode Address + 1 Opcode Address + 2 Subroutine Starting Address Stack Pointer Stack Pointer - 1	1 1 1 1 0 0	Opcode Address of Subroutine (High Order Byte) Address of Subroutine (Low Order Byte) Opcode of Next Instruction Return Address (Low Order Byte) Return Address (High Order Byte)

<sup>\*</sup>TST does not perform the write cycle during the sixth cycle. The sixth cycle is another address bus=\$FFFF.

TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 3 of 5)

	s Mode and		Cycle		R/W	
	tructions	Cycles	#	Address Bus	Line	Data Bus
INDEXED						
JMP		3	1	Opcode Address	1	Opcode
			2	Opcode Address + 1	1	Offset
			3	Address Bus FFFF	dress Bus FFFF 1 Low Byte of Restart Vector	
ADC	EOR	4	1	Opcode Address	1	Opcode
ADD	LDA	1	2	Opcode Address + 1	1 1	Offset
AND	ORA	1	3	Address Bus FFFF	1	Low Byte of Restart Vector
BIT	SBC		4	Index Register Plus Offset	1	Operand Data
CMP	SUB			· ·		
STA		4	1	Opcode Address	1	Opcode
			2	Opcode Address + 1	1	Offset
			3	Address Bus FFFF	1	Low Byte of Restart Vector
			4	Index Register Plus Offset	0	Operand Data
LDS		5	1	Opcode Address	1	Opcode
LDX		-	2	Opcode Address + 1	1	Offset
LDD		1	3	Address Bus FFFF	1	Low Byte of Restart Vector
			4	Index Register Plus Offset	1	Operand Data (High Order Byte)
		1	5	Index Register Plus Offset + 1	1	Operand Data (Low Order Byte)
STS		5	1	Opcode Address	1	Opcode
STX		1 -	2	Opcode Address + 1	1	Offset
STD			3	Address Bus FFFF	1	Low Byte of Restart Vector
			4	Index Register Plus Offset	0	Operand Data (High Order Byte)
		1 1	5	Index Register Plus Offset + 1	0	Operand Data (Low Order Byte)
ASL	LSR	6	1	Opcode Address	1	Opcode
ASR	NEG		2	Opcode Address + 1	1	Offset
CLR	ROL		3	Address Bus FFFF	1	Low Byte of Restart Vector
COM	ROR		4	Index Register Plus Offset	1	Current Operand Data
DEC	TST*		5	Address Bus FFFF	1	Low Byte of Restart Vector
INC		1 1	6	Index Register Plus Offset	0	New Operand Data
CPX		6	1	Opcode Address	1	Opcode
SUBD			2	Opcode Address + 1	1	Offset
ADDD			3	Address Bus FFFF	1	Low Byte of Restart Vector
		1 1	4	Index Register + Offset	1	Operand Data (High Order Byte)
			5	Index Register + Offset + 1	1	Operand Data (Low Order Byte)
			6	Address Bus FFFF		Low Byte of Restart Vector
JSR		6	1	Opcode Address	1	Opcode
		1 1	2	Opcode Address + 1	1	Offset
		j	3	Address Bus FFFF	1	Low Byte of Restart Vector
			4	Index Register + Offset	1	First Subroutine Opcode
			5	Stack Pointer	0	Return Address (Low Order Byte)
		1 1	6	Stack Pointer - 1	0	Return Address (High Order Byte)

<sup>\*</sup>TST does not perform the write cycle during the sixth cycle. The sixth cycle is another address bus=\$FFFF.

TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 4 of 5)


Addr	ress Mode and	d	, 0	Cycle		R/W	
lr lr	nstructions		Cycles	#	Address Bus	Line	Data Bus
INHERE	TV			,			
ABA	DAA	SEC	2	1	Opcode Address	1	Opcode
ASL	DEC	SEI	İ	2	Opcode Address + 1	1	Opcode of Next Instruction
ASR	INC	SEV	l				
CBA	LSR	TAB					»"
CLC	NEG	TAP	l			1	
CLI	NOP	TBA					
CLR	ROL	TPA	l				
CLV	ROR	TST					
сом	SBA						
ABX			3	1	Opcode Address	1	Opcode
				2	Opcode Address + 1	1	Irrelevant Data
				3	Address Bus FFFF	1	Low Byte of Restart Vector
ASLD			3	1	Opcode Address	1	Opcode
LSRD				2	Opcode Address + 1	1	Irrelevant Data
				3	Address Bus FFFF	1	Low Byte of Restart Vector
DES			3	1	Opcode Address	1	Opcode
INS				2	Opcode Address + 1	1	Opcode of Next Instruction
				3	Previous Stack Pointer Contents	1	Irrelevant Data
INX			3	1	Opcode Address	1	Opcode
DEX		1	31	2	Opcode Address + 1	1	Opcode of Next Instruction
				3	Address Bus FFFF	1	Low Byte of Restart Vector
PSHA			. 3	1	Opcode Address	1	Opcode
PSHB				2	Opcode Address + 1	1	Opcode of Next Instruction
				3	Stack Pointer	0	Accumulator Data
TSX			3	1	Opcode Address	1	Opcode
				2	Opcode Address + 1	1	Opcode of Next Instruction
		ł		3	Stack Pointer	1	Irrelevant Data
TXS			3	1	Opcode Address	1	Opcode
				2	Opcode Address + 1	1	Opcode of Next Instruction
				3	Address Bus FFFF	1	Low Byte of Restart Vector
PULA			4	1	Opcode Address	1	Opcode
PULB				2	Opcode Address + 1	1	Opcode of Next Instruction
		- 1		3	Stack Pointer	1	Irrelevant Data
		- [		4	Stack Pointer + 1	1	Operand Data from Stack
PSHX			4	1	Opcode Address	1	Opcode
		- 1		-2	Opcode Address + 1	1	Irrelevant Data
		1		3	Stack Pointer	0	Index Register (Low Order Byte)
				4	Stack Pointer – 1	0	Index Register (High Order Byte)
PULX			5	1	Opcode Address	1	Opcode
	*			2	Opcode Address + 1	1	Irrelevant Data
		ľ		3	Stack Pointer	1	Irrelevant Data
				4	Stack Pointer + 1	1	Index Register (High Order Byte)
				5	Stack Pointer + 2	1	Index Register (Low Order Byte)
RTS			5	1	Opcode Address	1	Opcode
		- 1		2	Opcode Address + 1	1	Irrelevant Data
				3	Stack Pointer	1	Irrelevant Data
		- 1		4	Stack Pointer + 1	1	Address of Next Instruction (High Order Byte)
				5	Stack Pointer + 2	1	Address of Next Instruction (Low Order Byte)
WAI			9	1	Opcode Address	1	Opcode
				2	Opcode Address + 1	1	Opcode of Next Instruction
		1		3	Stack Pointer	0	Return Address (Low Order Byte)
			1	4	Stack Pointer – 1	0	Return Address (High Order Byte)
				5	Stack Pointer – 2	0	Index Register (Low Order Byte)
				6	Stack Pointer – 3	0	Index Register (High Order Byte)
				7	Stack Pointer – 4	0	Contents of Accumulator A
				8	Stack Pointer – 5	0	Contents of Accumulator B
				9	Stack Pointer – 6	0	Contents of Condition Code Register

TABLE 14 — CYCLE-BY-CYCLE OPERATION (Sheet 5 of 5)

Address Mode and	Ī	Cycle		R/W	
Instructions	Cycles	#	Address Bus	Line	Data Bus
NHERENT					
MUL	10	1	Opcode Address	1	Opcode
		2	Opcode Address + 1	1 1	Irrelevant Data
	l	3	Address Bus FFFF	1 1	Low Byte of Restart Vector
		4	Address Bus FFFF	1	Low Byte of Restart Vector
	1	5	Address Bus FFFF	1	Low Byte of Restart Vector
		6	Address Bus FFFF	1 1	Low Byte of Restart Vector
		7	Address Bus FFFF	1 1	Low Byte of Restart Vector
	1	8	Address Bus FFFF	1 1	Low Byte of Restart Vector
		9	Address Bus FFFF	1 1	Low Byte of Restart Vector
	l	10	Address Bus FFFF	1	Low Byte of Restart Vector
RTI	10	1	Opcode Address	1	Opcode
	l	2	Opcode Address + 1	1	Irrelevant Data
	1	3	Stack Pointer	1	Irrelevant Data
		4	Stack Pointer + 1	1 1	Contents of Condition Code Register from Stack
		5	Stack Pointer + 2	1	Contents of Accumulator B from Stack
	Ì	6	Stack Pointer + 3	1	Contents of Accumulator A from Stack
	l	7	Stack Pointer + 4	1	Index Register from Stack (High Order Byte)
	į	8	Stack Pointer + 5	1 1	Index Register from Stack (Low Order Byte)
	ľ	9	Stack Pointer + 6	1	Next Instruction Address from Stack (High Order Byte)
		10	Stack Pointer + 7	1	Next Instruction Address from Stack (Low Order Byte)
SWI	12	1	Opcode Address	1	Opcode
	l	2	Opcode Address + 1	1	Irrelevant Data
	l	3	Stack Pointer	0	Return Address (Low Order Byte)
	Ī	4	Stack Pointer – 1	0	Return Address (High Order Byte)
	l	5	Stack Pointer – 2	0	Index Register (Low Order Byte)
	1	6	Stack Pointer – 3	0	Index Register (High Order Byte)
		7	Stack Pointer – 4	0	Contents of Accumulator A
		8	Stack Pointer – 5	0	Contents of Accumulator B
	ì	9	Stack Pointer – 6	0	Contents of Condition Code Register
	l	10	Stack Pointer – 7	1	Irrelevant Data
	İ	11	Vector Address FFFA (Hex)	1	Address of Subroutine (High Order Byte)
	L	12	Vector Address FFFB (Hex)	1	Address of Subroutine (Low Order Byte)
RELATIVE				,	
BCC BHT BNE BLO	3	1	Opcode Address	1	Opcode
BCS BLE BPL BHS		2	Opcode Address + 1	1	Branch Offset
BEQ BLS BRA BRN		3	Address Buss FFFF	1	Low Byte of Restart Vector
BGE BLT BVC		[ i			
BGT BMI BVS		L			
BSR	6	1	Opcode Address	1	Opcode
		2	Opcode Address + 1	1	Branch Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Subroutine Starting Address	1	Opcode of Next Instruction
•		5	Stack Pointer	0	Return Address (Low Order Byte)
	1	l 6 l	Stack Pointer – 1	0	Return Address (High Order Byte)




#### FIGURE 25 - SPECIAL OPERATIONS



# Legend:

- RTN = Address of next instruction in Main Program to be executed upon return from subroutine
- RTNH = Most significant byte of Return Address
- RTNL = Least significant byte of Return Address
- → = Stack Pointer After Execution
- K = 8-bit Unsigned Value



#### ORDERING INFORMATION

The following information is required when ordering a custom MCU. The information may be transmitted to Motorola using the following media:

MDOS, disk file

PC-DOS disk file (360K)

EPROM(s) 2516, 2716, MC68701

To initiate a ROM pattern for the MCU, it is necessary to first contact the local field service office, sales person, or a Motorola representative.

#### **FLEXIBLE DISKS**

Several types of flexible disks (MDOS<sup>®</sup> or PC-DOS disk file) may be submitted for pattern generation. They should be programmed with the customer's program, using positive logic sense for address and data. The diskette should be clearly labeled with the customer's name, date, project or product name, and the filename containing the pattern.

In addition to the program pattern, a file containing the program source code listing can be included. This data will be kept confidential and used to expedite the process in case of any difficulty with the pattern file.

#### **MDOS Disk File**

MDOS is Motorola's Disk Operating System available on the EXORciser® development system. The disk media submitted must be a single-sided, single-density, 8-inch MDOS compatible floppy diskette. The diskette must contain the minimum set of MDOS system files in addition to the pattern file.

The .LO output of the M6801 cross assembler should be furnished. In addition, the file must be produced using the ROLLOUT command, so that it contains the absolute image of the M6801 memory. It is necessary to include the entire memory image of both program and data space. All unused bytes, including those in the user space, must be set in logic zero.

# PC-DOS Disk File

PC-DOS is the IBM® Personal Computer Disk Operating System. Disk media submitted must be standard density (360K), double-sided 5-1/4 inch compatible floppy diskette. The diskette must contain the object file code in Motorola's S-record format. The S-record format is a character-based object file format generated by M6801 cross assemblers and linkers on IBM PC style machines.

# **EPROMS**

A single 2K EPROM is necessary to contain the entire MC6801 program. The EPROM is programmed with the customer program using positive logic sense for address and data. All unused bytes, including the user's space, must be set to zero.

If the MC6801 MCU ROM pattern is submitted on a single 2516 or 2716 type EPROM, memory map addressing is one-for-one. The data space ROM runs from EPROM address \$000 to \$7FF. If an MC68701 is used, the ROM map runs from \$F800 to \$FFFF.

For shipment to Motorola, EPROMs should be placed in a conductive IC carrier and packed securely. Styrofoam is not acceptable for shipment.

#### Verification Media

All original pattern media, EPROMs or floppy disks, are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked and the verification form completed, signed, and returned to Motorola. The signed verification form constitutes the contractual agreement for the creation of the customer mask. To aid in the verification process, Motorola will program customer supplied blank EPROM(s) or DOS disks from the data file used to create the custom mask.

#### **ROM Verification Units (RVUs)**

Ten MCUs containing the customer's ROM pattern will be sent for program verification. These units will have been made using the custom mask, but are for the purpose of ROM verification only. For expediency, the MCUs are unmarked, packaged in ceramic, and tested with five volts at room temperature. These RVUs are free with the minimum order quantity, but are not production parts. These RVUs are not guaranteed by Motorola Quality Assurance.

# **Ordering Information**

The following table provides generic information pertaining to the package type and temperature for the MC6801/MC6803. This MCU device is available only in the 40-pin dual-in-line (DIP) package in the Cerdip and Plastic packages.

MDOS is a trademark of Motorola Inc.
MS-DOS is a trademark of Microsoft, Inc.
EXORciser is a registered trademark of Motorola Inc.
IBM is a registered trademark of International Business
Machines Corporation.

#### GENERIC INFORMATION

Frequency (MHz)	Temperature (Degrees C)	Cerdip Package (S Suffix)	Plastic Package (P Suffix)
1.0	0 to 70	MC6801S1	MC6801P1
1.0	-40 to +85	MC6801CS1	MC6801CP1
1.25	0 to 70	MC6801S1-1	MC6801P1-1
1.25	-40 to +85	MC6801CS-1	MC6801CP-1
2.0	0 to 70	MC68B01S1	MC68B01P1
1.0	0 to 70	MC6803S	MC6803P
1.0	-40 to +85	MC6803CS	MC6803CP
1.25	0 to 70	MC6803S-1	MC6803P-1
1.25	-40 to +85	MC6803CS-1	MC6803CP-1
2.0	0 to 70	MC68B03S	MC68B03P

# **PIN ASSIGNMENT**

V <sub>SS</sub> [	1 •	40	je
XTAL	2	39	SC1
EXTAL [	3	38	sc2
NMI [	4	37	<b>1</b> P30
IRQ1	5	36	P31
RESET	6	35	P32
V <sub>CC</sub> [	7	34	<b>1</b> P33
P20	8	33	<b>1</b> P34
P21	9	32	<b>1</b> P35
P22 🕻	10	31	<b>1</b> P36
P23 <b>[</b>	11	30	<b>1</b> P37
P24 🕻	12	29	<b>1</b> P40
P10 🕻	13	28	<b>]</b> P41
P11 🕻	14	27	<b>1</b> P42
P12 🕻	15	26	<b>1</b> P43
P13 <b>[</b>	16	25	<b>1</b> P44
P14 🕻	17	24	<b>1</b> P <b>4</b> 5
P15 🏻	18	23	<b>]</b> P46
P16 🕻	19	22	<b>1</b> P47
P17 <b>[</b>	20	21	VCC Standby
,			Cando



# MC6801U4 MC6803U4

# Advance Information

# Microcontroller/Microprocessor (MCU/MPU)


The MC6801U4 is an 8-bit single-chip microcontroller unit(MCU) that enhances the capabilities of the MC6801 and significantly enhances the capabilities of the M6800 Family of parts. It includes an MC6801 microprocessor unit (MPU) with direct object-code compatibility and upward object-code compatibility with the MC6800. Execution times of key instructions have been improved over the MC6800, and the new instructions found on the MC6801 are included. The MCU can function as a monolithic microcontroller or can be expanded to a 64K-byte address space. It is TTL compatible and requires one +5-volt power supply. On-chip resources include 4096 bytes of ROM, 192 bytes of RAM, a serial communications interface (SCI), parallel I/O, and a 16-bit six-function programmable timer. The MC6803U4 can be considered an MC6801U4 operating in modes 2 or 3; i.e., those that do not use internal ROM.

- Enhanced MC6800 Instruction Set
- Upward Source and Object Code Compatibility with the MC6800 and MC6801
- Bus Compatibility with the M6800 Family
- 8×8 Multiply Instruction
- Single-Chip or Expanded Operation to 64K-Byte Address Space
- Internal Clock Generator with Divide-by-Four Output
- Serial Communications Interface (SCI)
- 16-Bit Six-Function Programmable Timer
- Three Output Compare Functions
- Two Input Capture Functions
- Counter Alternate Address
- 4096 Bytes of ROM (MC6801U4)
- 192 Bytes of RAM
- 32 Bytes of RAM Retainable During Powerdown
- 29 Parallel I/O and Two Handshake Control Lines
- NMI Inhibited Until Stack Load
- −40°C to 85°C Temperature Range

This document contains information on a new product. Specifications and information herein are subject to change without notice.



#### MC6801U4 MICROCOMPUTER FAMILY BLOCK DIAGRAM



NOTE: No functioning ROM in MC6803U4.

MC6801U4 MICROCONTROLLER FAMILY BLOCK DIAGRAM

#### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3  to  +7.0	٧
Input Voltage	V <sub>in</sub>	-0.3  to  +7.0	٧
Operating Temperature Range MC6801U4, MC6803U4 MC6801U4C, MC6803U4C	TA	T <sub>L</sub> to T <sub>H</sub> -0 to 70 -40 to 85	°C
Storage Temperature Range	T <sub>stq</sub>	-55 to +150	°C

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Rating
Thermal Resistance	ΑLθ		°C/W
Plastic		50	
Ceramic		50	

# **POWER CONSIDERATIONS**

The average chip-junction temperature, T<sub>I</sub>, in °C can be obtained from:

(1)  $T_J = T_A + (P_D \cdot \theta_{JA})$ 

where:

= Ambient Temperature, °C  $T_A$ 

 $\theta$ JA = Package Thermal Resistance,

Junction-to-Ambient, °C/W

 $P_D$ 

= P<sub>INT</sub> + P<sub>PORT</sub> = I<sub>CC</sub> × V<sub>CC</sub>, Watts — Chip Internal Power  $\bar{P_{\mathsf{INT}}}$ 

PPORT = Port Power Dissipation, Watts — User Determined

For most applications PPORT < PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

$$P_D = K \div (T_J + 273^{\circ}C)$$
 (2)

Solving equations (1) and (2) for K gives:

$$K = P_D \cdot (T_A + 273^{\circ}C) + \theta_{JA} \cdot P_D^2$$
(3)

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring PD (at equilibrium) for a known TA. Using this value of K, the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA

CONTROL TIMING  $(V_{CC} = 5.0 \text{ V} \pm 5\%, V_{SS} = 0)$ 

Characteristic	Symbol	Symbol MC68030		ł	i	
		Min	Max	Min	Max	l
Frequency of Operation	fo	0.5	1.0	0.5	1.25	MHz
Crystal Frequency	fXTAL	2.0	4.0	2.0_	5.0	MHz
External Oscillator Frequency	4 f <sub>o</sub>	2.0	4.0	2.0	5.0	MHz
Crystal Oscillator Startup Time	t <sub>rc</sub>	_	100	_	100	ms
Processor Control Setup Time	tPCS	200		170	-	ns

**DC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5.0 \text{ Vdc} \pm 5\%$ ,  $V_{SS} = 0$ ,  $T_A = T_L$  to  $T_H$ , unless otherwise noted)

			01U4, 303U4		01U4C, 03U4C		
Characteristic		Symbol	Min	Max	Min	Max	Unit
Input High Voltage	RESET Other Inputs*	VIH	V <sub>SS</sub> +4.0 V <sub>SS</sub> +2.0	V <sub>CC</sub>	V <sub>SS</sub> +4.0 V <sub>SS</sub> +2.2	Vcc	٧
Input Low Voltage	All Inputs*	VIL	V <sub>SS</sub> -0.3	V <sub>SS</sub> +0.8	V <sub>SS</sub> -0.3	V <sub>SS</sub> +0.8	V
Input Load Current	Port 4 SC1	l <sub>in</sub>		0.5 0.8	_	0.8 1.0	mA
Input Leakage Current (V <sub>in</sub> = 0 to 5.5 V)	NMI, IRQ1, RESET	lin	_	2.5	_	5.0	μΑ
Hi-Z (Off-State) Input Current (V <sub>in</sub> = 0.5 to 2.4 V)	Port 1, Port 2, Port 3	ITSI	-	10	-	20	μΑ
Output High Voltage ( $I_{Load} = -65 \mu A$ , $V_{CC} = Min$ ) ( $I_{Load} = -100 \mu A$ , $V_{CC} = Min$ )	Port 4, SC1, SC2 Other Outputs	Vон	V <sub>SS</sub> + 2.4 V <sub>SS</sub> + 2.4	-	V <sub>SS</sub> +2.4 V <sub>SS</sub> +2.4	_	٧
Output Low Voltage (I <sub>Load</sub> = 2.0 mA, V <sub>CC</sub> = Min)	All Outputs	V <sub>OL</sub>	_	V <sub>SS</sub> +0.5	_	V <sub>SS</sub> +0.6	٧
Darlington Drive Current $(V_0 = 1.5 \text{ V})$	Port 1	lон	1.0	4.0	1.0	5.0	mA
Internal Power Dissipation (Measured at $T_A = T_L$ in Steady-Sta	te Operation)***	PINT	-	1200	-	1500	mW
Input Capacitance $(V_{in} = 0, T_A = 25^{\circ}C, f_0 = 1.0 \text{ MHz})$	Port 3, Port 4, SC1 Other Inputs	C <sub>in</sub>	_	12.5 10.0	_ _	12.5 10.0	pF
V <sub>CC</sub> Standby	Powerdown Powerup	V <sub>SBB</sub> V <sub>SB</sub>	4.0 4.75	5.25 5.25	4.0 4.75	5.25 5.25	٧
Standby Current	Powerdown	ISBB	_	3.0	-	3.5	mA

<sup>\*</sup>Except mode programming levels; see Figure 16.

# PERIPHERAL PORT TIMING (Refer to Figure 1-4)

Characteristics	Symbol	Min	Тур	Max	Unit
Peripheral Data Setup Time	tPDSU	200	_	- '	ns
Peripheral Data Hold Time	tPDH	200	_		ns
Delay Time, Enable Positive Transition to OS3 Negative Transition	tOSD1		-	350	ns
Delay Time, Enable Positive Transition to OS3 Positive Transition	tOSD2	_	_	350	ns
Delay Time, Enable Negative Transition to Peripheral Data Valid					
Port 1	tPWD	_	. –	350	ns
Port 2, 3, 4		-	-	350	
Delay Time, Enable Negative Transition to Peripheral CMOS Data Valid	tCMOS		-	2.0	μS
Input Strobe Pulse Width	tpWIS	200	-	-	ns
Input Data Hold Time	tін	50	_	_	ns
Input Data Setup Time	tis	. 20	_		nis

<sup>\*\*</sup>Negotiable to - 100  $\mu A$  (for further information contact the factory). \*\*\*For the MC6801U4/MC6803U4  $T_L=0^{\circ}C$  and for the MC6801U4C/MC6803U4C  $T_L=40^{\circ}C$ .






Figure 1. Data Setup and Hold Times (MPU Read)




#### NOTES:

- 1. 10 k pullup resistor required for port 2 to reach 0.7 VCC
- 2. Not applicable to P21
- 3. Port 4 cannot be pulled above VCC

Figure 2. Data Setup and Hold Times (MPU Write)





<sup>\*</sup>Access matches output strobe select (OSS=0, a read; OSS=1, a write)


NOTE: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

Figure 3. Port 3 Output Strobe Timing (MC6801U4 Single-Chip Mode)

Test Point 0 30 pF

Figure 5. CMOS Load

Figure 4. Port 3 Latch Timing (MC6801U4 Single-Chip Mode)



= 30 pF for P10-P17, P20-P24 = 37 k $\Omega$  for P40-P47, SC1, SC2


= 24 k $\Omega$  for P10-P17, P20-P24 = 24 k $\Omega$  for P30-P37, E

Figure 6. Timing Test Load Ports 1, 2, 3, and 4

BUS TIMING (See Notes 1 and 2, and Figure 7)

ldent. Number	Characteristics	Symbol	MC6801U4 MC6803U4		MC6801U4-1 MC6803U4-1		Unit
Number			Min	Max	Min	Max	
1	Cycle Time	t <sub>cyc</sub>	1.0	2.0	0.8	2.0	μS
2	Pulse Width, E Low	PWEL	430	1000	360	1000	ns
3	Pulse Width, E High	PWEH	450	1000	360	1000	ns
4	Clock Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>	_	25	-	25	ns
9	Address Hold Time	tAH	20	_	20	_	ns
12	Nonmuxed Address Valid Time to E*	tAV	200	-	150	-	ns
17	Read Data Setup Time	tDSR	80	_	70	<u> </u>	ns
18	Read Data Hold Time	tDHR	10	_	10		ns
19	Write Data Delay Time	tDDW	-	225	- T	200	ns
21	Write Data Hold Time	tDHW	20	_	20	_	ns
22	Muxed Address Valid Time to E Rise*	tAVM	160	-	120	_	ns
24	Muxed Address Valid Time to AS Fall*	tASL	- 40	_ `	30	_	ņs
25	Muxed Address Hold Time	tAHL	20		20		ns
26	Delay Time, E to AS Rise*	tASD	200	_	170	_	. ns
27	Pulse Width, AS High*	PWASH	100	_	80	_	ns
28	Delay Time, AS to E Rise*	tASED	90	_	70	_	ns
29	Usable Access Time*(See Note 3)	tACC	555	_	435	_	ns

<sup>\*</sup> At specified cycle time.



#### NOTES:

- 1. Voltage levels shown are  $V_L \le 0.5$  V,  $V_H \ge 2.4$  V, unless otherwise specified.
- 2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified.
- 3. Usable access time is computed by 22+3-17+4.
- 4. Memory devices should be enabled only during E high to avoid port 3 bus contention.
- 5. Item 26 is different from the MC6801 but it is upward compatible.

Figure 7. Bus Timing

#### INTRODUCTION

The MC6801U4 is an 8-bit monolithic microcontroller that can be configured to function in a wide variety of applications. The facility that provides this extraordinary flexibility is its ability to be hardware programmed into eight different operating modes. The operating mode controls the configuration of 18 of the 40 MCU pins, available on-chip resources, memory map, location (internal or external) of interrupt vectors, and type of external bus. The configuration of the remaining 22 pins is not dependent on the operating mode.

Twenty-nine pins are organized as three 8-bit ports and one 5-bit port. Each port consists of at least a data register and a write-only data direction register. The data direction register is used to define whether corresponding bits in the data register are configured as an input (clear) or output (set).

The term "port" by itself refers to all of the hardware associated with the port. When the port is used as a "data port" or "I/O port," it is controlled by the port data direction register and the programmer has direct access to the port pins using the port data register. Port pins are labeled as Pij where i identifies one of four ports and j indicates the particular bit.

The MPU is an enhanced MC6800 MPU with additional capabilities and greater throughput. It is upward source and object-code compatible with the MC6800 and the MC6801. The programming model is depicted in Figure 8 where accumulator D is a concatenation of accumulators A and B. A list of new operations added to the MC6800 instruction set are shown in Table 1.

The MC6803U4 can be considered an MC6801U4 that operates in modes 2 and 3 only.

#### OPERATING MODES

The MC6801U4 provides seven different operating modes (modes 0 through 3 and 5 through 7), and the

MC6803U4 provides two operating modes (modes 2 and 3). The operating modes are hardware selectable and determine the device memory map, the configuration of port 3, port 4, SC1, SC2, and the physical location of the interrupt vectors.

#### **FUNDAMENTAL MODES**

The seven operating modes (0-3, 5-7) can be grouped into three fundamental modes which refer to the type of bus it supports: single chip, expanded nonmultiplexed, and expanded multiplexed. Single chip is mode 7, expanded nonmultiplexed is mode 5, and the remaining 5 are expanded-multiplexed modes. Table 2 summarizes the characteristics of the operating modes.

#### MC6801U4 Single-Chip Mode (7)

In the single-chip mode, the four MCU ports are configured as parallel I/O data ports, as shown in Figure 9. The MCU functions as a monolithic microcontroller in this mode without external address or data buses. A maximum of 29 I/O lines and two port 3 control lines are provided. Peripherals or another MCU can be interfaced to port 3 in a loosely coupled dual-processor configuration, as shown in Figure 10.

#### MC6801U4 Expanded-Nonmultiplexed Mode (5)

A modest amount of external memory space is provided in the expanded-nonmultiplexed mode while significant on-chip resources are retained. Port 3 functions as an 8-bit bidirectional data bus, and port 4 is configured initially as an input data port. Any combination of the eight least-significant address lines may be obtained by writing to the port 4 data direction register. Stated alternatively, and combination of A0 to A7 may be provided while retaining the remainder as input data lines. Internal pullup resistors pull the port 4 lines high until the port is configured.




Figure 8. Programming Model

Table 1: New Instructions

Instruction	Description
ABX	Unsigned addition of accumulator B to index register
ADDD	Adds (without carry) the double accumulator to memory and leaves the sum in the double accumulator
ASLD or LSLD	Shifts the double accumulator left (towards MSB) one bit, the LSB is cleared, and the MSB is shifted into the C bit
BHS	Branch if higher or same, unsigned conditional branch (same as BCC)
BLO	Branch if lower, unsigned conditional branch (same as BCS)
BRN	Branch never
JSR	Additional addressing mode direct
LDD	Loads double accumulator from memory
LSL	Shifts memory or accumulator left (towards MSB) one bit, the LSB is cleared, and the MSB is shifted into the C bit (same as ASL).
LSRD	Shifts the double accumulator right (towards LSB) one bit, the MSB is cleared, and the LSB is shifted into the C bit
MUL	Unsigned multiply, multiplies the two accumulators and leaves the product in the double accumulator
PSHX	Pushes the index register to stack
PULX	Pulls the index register from stack
STD	Stores the double accumulator to memory
SUBD	Subtracts memory from the double accumulator and leaves the difference in the double accumulator
CPX	Internal processing modified to permit its use with any conditional branch instruction

# Table 2. Summary of MC6801U4/MC6803U4 Operating Modes

Single			
Cinala	Chin	/Mada	71

192 bytes of RAM, 4096 bytes of ROM

Port 3 is a parallel I/O port with two control lines

Port 4 is a parallel I/O port

# Expanded Non-Multiplexed (Mode 5) 192 bytes of RAM, 4096 bytes of ROM

256 bytes of external memory space

Port 3 is an 8-bit data bus

Port 4 is an input port/address bus

Expanded Multiplexed (Modes 0, 1, 2, 3, 6\*)
Four memory space options (total 64K address space)

- (1) Internal RAM and ROM with partial address bus (mode 1)
- (2) Internal RAM, no ROM (mode 2)
- (3) Extended addressing of internal I/O and RAM
- (4) Internal RAM and ROM with partial address bus (mode 6)

Port 3 is multiplexed address/data bus

Port 4 is address bus (inputs/address in mode 6)

Test mode (mode 0):

May be used to test internal RAM and ROM

May be used to test ports 3 and 4 as I/O ports by writing into mode 7

Only modes 5, 6, and 7 can be irreversibly entered from mode 0

#### Resources Common to All Modes Reserved register area

Port 1 input/output operation

Port 2 input/output operation

Timer operation

Serial communications interface operation

The MC6803U4 operates only in modes 2 and 3.




Figure 9. Single-Chip Mode




Figure 10. Single-Chip Dual Processor Configuration


Figure 11 illustrates a typical system configuration in the expanded-nonmultiplexed mode. The MCU interfaces directly with M6800 family parts and can access 256 bytes of external address space at \$100 through \$1FF. IOS provides an address decode of external memory (\$100-\$1FF) and can be used as a memory-page select or chip-select line.

#### Expanded-Multiplexed Modes (0, 1, 2, 3, 6)

A 64K-byte memory space is provided in the expanded-multiplexed modes. In each of the expanded-multiplexed modes, port 3 functions as a time-multiplexed address/data bus with address valid on the negative edge of address strobe (AS) and data valid while E is high. In modes 0, 2, and 3, port 4 provides address lines A8 to A15. In modes 1 and 6, however, port 4 initially is configured at reset as an input data port. The port 4 data direction register can then be changed to provide any combination of address lines A8 to A15. Stated alternatively, any subset of A8 to A15 can be provided while retaining the

remaining port 4 lines as input data lines. Internal pullup resistors pull the port 4 lines high until software configures the port. In mode 1, the internal pullup resistors will hold the upper address lines high, producing a value of \$FFXX for a reset vector. A simple method of getting the desired address lines configured as outputs is to have an external EPROM not fully decoded so it appears at two address locations (i.e., \$FXXX and \$BXXX). Then, when the reset vector appears as \$FFFE, the EPROM will be accessed and can point to an address in the top \$100 bytes of the internal or exteral ROM/EPROM that will configure port 4 as desired.

In mode 0, the reset and interrupt vectors are located at \$BFF0-\$BFFF. In addition, the internal and external data buses are connected; therefore, there must be no memory map overlap to avoid potential bus conflicts. By writing the PC0-PC2 bits in the port 2 data register, modes 5, 6, and 7 can be irreversibly entered from mode 0. Mode 0 is used primarily to verify the ROM pattern and to monitor the internal data bus with the automated test equipment






Figure 11. Expanded-Nonmultiplexed Configuration

Only the MC6801U4 can operate in each of the expanded-multiplexed modes, The MC6803U4 operates only in modes 2 and 3.

Figure 12 depicts a typical configuration for the expanded-multiplexed modes. The AS can be used to control a transparent D-type latch to capture addresses A0-A7, which allows port 3 to function as a data bus when E is high, as shown in Figure 13.

#### PROGRAMMING THE MODE

The operating mode is determined at RESET by the levels asserted on P22, P21, and P20. These levels are latched into PC2, PC1, and PC0 of the program control register on the positive edge of RESET. The operating mode may be read from the port 2 data register, as shown below, and programming levels and timing must be met as shown in Figure 14. A brief outline of the operating modes is shown in Table 3.

Circuitry to provide the programming levels is dependent primarily on the normal system usage of the


#### **PORT 2 DATA REGISTER**

7	6	5	4	3	2	1	0	
PC2	PC1	PC0	P24	P23	P22	P21	P20	\$03

three pins. If configured as outputs, the circuit shown in Figure 15 may be used; otherwise, three-state buffers can be used to provide isolation while programming the mode. If diodes are used to program the mode, the diode forward voltage drop must not exceed the VMPDD minimum.

# **MEMORY MAPS**

The MC6801U4/MC6803U4 can provide up to 64K-byte address space, depending on the operating mode. A memory map for each operating mode is shown in Figure 16. The first 32 locations of each map are reserved for the internal register area, as shown in Table 4, with exceptions as indicated.



NOTE: To avoid data bus (port 3) contention in the expanded multiplexed modes, memory devices should be enabled only during E high time.

Figure 12. Expanded-Multiplexed Configuration





Figure 13. Typical Latch Arrangement



### MODE PROGRAMMING (Refer to Figure 14)

Characteristic	Symbol	Min	Max	Unit
Mode Programming Input Voltage Low (For T <sub>A</sub> =0-70°C)	VMPL	-	1.8	V
Mode Programming Input Voltage High	VMPH	4.0	_	V
Mode Programming Diode Differential (If Diodes are Used) (For T <sub>A</sub> = 0-70°C)	VMPDD	0.6	_	V
RESET Low Pulse Width	PWRSTL	3.0	_	E Cycles
Mode Programming Setup Time	tMPS	2.0	_	E Cycles
Mode Programming Hold Time RESET Rise Time≥1 µs	tMPH	0	_	ns
RESET Rise Time<1 μs	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	100	- 1	

#### NOTE:

For  $T_A = -40\text{--}85^{\circ}\text{C}$ ,  $V_{\mbox{MPL}}$  Max = 1.7, and  $V_{\mbox{MPDD}}$  Min = 0.4

Figure 14. Mode Programming Timing

**Table 3. Mode Selection Summary** 

Mode*	P22 PC2	P21 PC1	P20 PC0	ROM	RAM	Interrupt Vectors	Bus Mode	Operating Mode
7	Н	Н	Н	1		1	1	Single Chip
6	Н	Н	L	T	ı		MUX(2, 3)	Multiplexed/Partial Decode
5	Н	L	Н	1	1	1	NMUX(2, 3)	Nonmultiplexed/Partial Decode
4	Н	L	L	-	_	_	_	Undefined <sup>(4)</sup>
3	L	Н	Н	E	1	E	MUX <sup>(1, 5)</sup>	Multiplexed/RAM
2	L	Н	L	E	1	E	. MUX <sup>(1)</sup>	Multiplexed/RAM
1	L	L	Н		1	E	MUX (2,3)	Multiplexed/RAM and ROM
0	L	L	L			E	MUX <sup>(1)</sup>	Multiplexed Test

### **LEGEND**

I - Internal

E — External

MUX — Multiplexed NMUX — Nonmultiplexed

L — Logic "0"

H — Logic "1"

# NOTES:

- 1. Addresses associated with ports 3 and 4 are considered external in modes 0, 2, and 3.
- 2. Addresses associated with port 3 are considered external in modes 1, 5, and 6.
- Port 4 default is user data input; address output is optional by writing to port 4 data direction register.
- 4. Mode 4 is a nonuser mode and should not be used as an operating mode.
- 5. Mode 3 has the internal RAM and internal registers relocated at \$D000-\$D0FF.




Figure 15. Typical Mode Programming Circuit




Figure 16. MC6801U4/MC6803U4 Memory Maps (Sheet 1 of 4)




Figure 16. MC6801U4/MC6803U4 Memory Maps (Sheet 2 of 4)




Figure 16. MC6801U4/MC6803U4 Memory Maps (Sheet 3 of 4)




Figure 16. MC6801U4/MC6803U4 Memory Maps (Sheet 4 of 4)

Table 4. Internal Register Area

	Ad	dress
	Other	
Register	Modes	Mode 3
Port 1 Data Direction Register* * *	0000	D000
Port 2 Data Direction Register* * *	0001	D001
Port 1 Data Register	0002	D002
Port 2 Data Register	0003	D003
Port 3 Data Direction Register* * *	0004*	D004*
Port 4 Data Direction Register* * *	0005**	D005**
Port 3 Data Register	0006*	D006*
Port 4 Data Register	0007**	D007**
Timer Control and Status Register	0008	D008
Counter (High Byte)	0009	D009
Counter (Low Byte)	000A	D00A
Output Compare Register (High Byte)	000B	D00B
Output Compare Register (Low Byte)	000C	D00C
Input Capture Register (High Byte)	000D	D00D
Input Capture Register (Low Byte)	000E	D00E
Port 3 Control and Status Register	000F*	D00F*
Rate and Mode Control Register	0010	D010
Transmit/Receive Control and Status Register		D011
Receive Data Register	0012	D012
Transmit Data Register	0013	D013
RAM Control Register	0014	D014
Counter Alternate Address (High Byte)	0015	D015
Counter Alternate Address (Low Byte)	0016	D016
Timer Control Register 1	0017	D017
Timer Control Register 2	0018	D018
Timer Status Register	0019	D019
Output Compare Register 2 (High Byte)	001A	D01A
Output Compare Register 2 (Low Byte)	001B	D01B
Output Compare Register 3 (High Byte)	001C	D01C
Output Compare Register 3 (Low Byte)	001D	D01D
Input Capture Register 2 (High Byte)	001E	D01E
Input Capture Register 2 (Low Byte)	001F	D01F

<sup>\*</sup>External addresses in modes 0, 1, 2, 3, 5, and 6 cannot be accessed in mode 5 (no IOS).

#### MC6801U4/MC6803U4 INTERRUPTS

The M6801 Family supports two types of interrupt requests: maskable and nonmaskable. A nonmaskable interrupt (NMI) is always recognized and acted upon at the completion of the current instruction. Maskable interrupts are controlled by the condition code register I bit and by individual enable bits. The I bit controls all maskable interrupts. Of the maskable interrupts, there are two types:  $\overline{IRQ1}$  and  $\overline{IRQ2}$ . The programmable timer and serial communications interface use an internal  $\overline{IRQ2}$  interrupt line, as shown in the block diagram. External devices and IS3 use  $\overline{IRQ1}$ . An  $\overline{IRQ1}$  interrupt is serviced before  $\overline{IRQ2}$  if both are pending.

#### NOTE

After reset, an  $\overline{\text{NMI}}$  will not be serviced until the first program load of the stack pointer. Any  $\overline{\text{NMI}}$  generated before this load will be remembered by the processor and serviced subsequent to the stack pointer load.

All IRO2 interrupts use hardware-prioritized vectors. The single SCI interrupt and three timer interrupts are serviced in a prioritized order, and each is vectored to a separate location. All interrupt-vector locations are shown in Table 5. In mode 0, reset and interrupt vectors are defined as \$BFFO-\$BFFF.

The interrupt flowchart, which is depicted in Figure 17, is common to every interrupt excluding reset. During interrupt servicing, the program counter, index register, A accumulator, B accumulator, and condition code register are pushed to the stack. The I bit is set to inhibit maskable interrupts, and a vector is fetched corresponding to the current highest-priority interrupt. The vector is transferred to the program counter, and instruction execution is resumed. Interrupt and RESET timing are illustrated in Figures 18 and 19.

Table 5. MCU Interrupt-Vector Locations

Mo	de 0	Modes	1-3, 5-7	Interrupt * * *
MSB	LSB	MSB	LSB	interrupt
BFFE	BFFF	FFFE	FFFF	RESET
BFFC	BFFD	FFFC	FFFD	Nonmaskable Interrupt**
BFFA	BFFB	FFFA	FFFB	Software Interrupt
BFF8	BFF9	FFF8	FFF9	Maskable Interrupt Request 1
BFF6	BFF7	FFF6	FFF7	Input Capture Flag*
BFF4	BFF5	FFF4	FFF5	Output Compare Flag*
BFF2	BFF3	FFF2	FFF3	Timer Overflow Flag*
BFF0	BFF1	FFF0	FFF1	Serial Communications Interface*


<sup>\*</sup> IRQ2 interrupt

<sup>\* \*</sup> External Addresses in Modes 0, 2, and 3.

<sup>\* \* \* 1 =</sup> Output, 0 = Input

<sup>\* \*</sup> NMI must be armed (by accessing stack pointer) before an NMI is executed.

<sup>\*\*\*</sup> Mode 4 interrupt vectors are undefined.



MOTOROLA MICROPROCESSOR DATA

3-148

Figure 17. Interrupt Flowchart

3-149




Figure 18. Interrupt Sequence




Figure 19. RESET Timing

#### **FUNCTIONAL PIN DESCRIPTIONS**

#### VCC AND VSS

VCC and VSS provide power to a large portion of the MCU. The power supply should provide +5 volts ( $\pm\,5\%$ ) to VCC, and VSS should be tied to ground. Total power dissipation (incuding VCC standby) will not exceed PD milliwatts.

# **VCC STANDBY**

VCC standby provides power to the standby portion (\$40 through \$5F in all modes except mode 3, which is \$D040 through \$D05F) of the RAM, and the STBY PWR and RAME bits of the RAM control register. Voltage requirements depend on whether the device is in a powerup or powerdown state. In the powerup state, the power supply should provide  $\pm 5$  volts ( $\pm 5\%$ ) and must reach VSB volts before RESET reaches 4.0 volts. During powerdown, VCC standby must remain above VSBB (minimum) to sustain the standby RAM and STBY PWR bit. While in powerdown operation, the standby current will not exceed ISBB.

It is typical to power both V<sub>CC</sub> and V<sub>CC</sub> standby from the same source during normal operation. A diode must be used between them to prevent supply power to V<sub>CC</sub> during powerdown operation.

#### **XTAL AND EXTAL**

These two input pins interface either a crystal or TTL-compatible clock to the MCU internal clock geneator. Divide-by-four circuitry is included which allows use of the inexpensive 3.58-MHz or 4.4336-MHz color-burst TV crystals. A 20-pF capacitor should be tied from each crystal pin to ground to ensure reliable startup and operation. Alternatively, EXTAL may be driven by an external TTL-compatible clock at 4 fo with a duty cycle of 50% ( $\pm\,5\%$ ) with XTAL connected ground.

The internal oscillator is designed to interface with an AT-cut quartz crystal resonator operated in parallel resonance mode in the frequency range specified for fXTAL. The crystal should be mounted as close as possible to the input pins to minimize output distortion and startup stabilization time. The MCU is compatible with most commercially available crystals. Nominal crystal parameters are shown in Figure 20.

# RESET

This input is used to reset the internal state of the device and provide an orderly startup procedure. During powerup, RESET must be held below 0.8 volts: 1) at least tRC after VCC reaches 4.75 volts to provide sufficient time for the clock generator to stabilize, and 2) until VCC standby reaches 4.75 volts. RESET must be held low at least three E cycles if asserted during powerup operation.

#### E (ENABLE)

This is an output clock used primarily for bus synchronization. It is TTL compatible and is the slightly skewed divide-by-four result of the device input clock frequency. It will drive one Schottky TTL load and 90 pF, and all data

given in cycles are referenced to this clock unless otherwise noted.

#### NMI (NONMASKABLE INTERRUPT)

An  $\overline{\text{NMI}}$  negative edge requests an MCU interrupt sequence, but the current instrution will be completed before it responds to the request. The MCU will then begin an interrupt sequence. Finally, a vector is fetched from \$FFFC and \$FFFD (\$BFFC and \$BFFD in mode 0), transferred to the program counter, and instruction execution is resumed. NMI typically requires a 3.3 k $\Omega$  (nominal) resistor to VCC. There is no internal  $\overline{\text{NMI}}$  pullup resistor.  $\overline{\text{NMI}}$  must be held low for at least one E cycle to be recognized under all conditions.

#### NOTE

After reset, an  $\overline{\text{NMI}}$  will not be serviced until the first program load of the stack pointer. Any  $\overline{\text{NMI}}$  generated before this load will remain pending by the processor.

#### **IRQ1** (MASKABLE INTERRUPT REQUEST 1)

IRQ1 is a level-sensitive input that can be used to request an interrupt sequence. The MPU will complete the current instruction before it responds to the request. If the interrupt mask bit (I bit) in the condition code register is clear, the MCU will begin an interrupt sequence. A vector is fetched from \$FFF8 and \$FFF9 (\$BFF8 and \$BFF9 in mode 0), transferred to the program counter, and instruction execution is resumed.

 $\overline{\mbox{IRQ1}}$  typically requires an external 3.3  $\underline{\mbox{k}\Omega}$  (nominal) resistor to VCC for wire-OR applications.  $\overline{\mbox{IRQ1}}$  has no internal pullup resistor.

# SC1 AND SC2 (STROBE CONTROL 1 AND 2)

The function of SC1 and SC2 depends on the operating mode. SC1 is configured as an output in all modes except single-chip mode; whereas, SC2 is always an output. SC1 and SC2 can drive one Schottky load and 90 pF.

# SC1 and SC2 in Single-Chip Mode

In single-chip mode, SC1 and SC2 are configured as an input and output, respectively, and both function as port 3 control lines. SC1 functions as IS3 and can be used to indicate that port 3 input data is ready or output data has been accepted. Three options associated with IS3 are controlled by the port 3 contol and status register and are discussed in the port 3 description; refer to **P30-P37** (**PORT 3**). If unused, IS3 can remain unconnected.

SC2 is configured as OS3 and can be used to strobe output data or acknowledge input data. It is controlled by output strobe select (OSS) in the port 3 control and status register. The strobe is generated by a read (OSS=0) or write (OSS=1) to the port 3 data register. OS3 timing is shown in Figure 3.

#### SC1 and SC2 in Expanded-Nonmultiplexed Mode

In the expanded-nonmultiplexed mode, both SC1 and SC2 are configured as outputs. SC1 functions as input/output select (IOS) and is asserted only when \$0100 through \$01FF is sensed on the internal address bus.


# MC6801U4/6803U4

#### (a) Nominal Recommended Crystal Parameters

#### Nominal Crystal Parameters\*

	3.58 MHz	4.00 MHz	5.0 MHz
RS	60 Ω	50 Ω	30-50 Ω
C0	3.5 pF	6.5 pF	4-6 pF
C1	0.015 pF	0.025 pF	0.01-0.02 pF
Q	>40 K	>30 K	>20 K

**\***NOTE: These are representative AT-cut crystal parameters only. Crystals of other types of cut may also be used.



2 L1 C1 RS 3

**Equivalent Circuit** 

### NOTE

TTL-compatible oscillators may be obtain from:

Motorola Component Products

Attn: Crystal Clock Oscillators 2553 N. Edgington St. Franklin Park, IL 60131

Tel: 312-451-1000 Telex: 433-0067

# (b) Oscillator Stabilization Time (tRC)




Figure 20. MC6801U4/MC6803U4 Family Oscillator Characteristics

SC2 is configured as read/write and is used to control the direction of data bus transfers. An MPU read is enabled when read/write and E are high.

### SC1 and SC2 in Expanded-Multiplexed Mode

In the expanded-multiplexed modes, both SC1 nd SC2 are configured as outputs. SC1 functions as address strobe and can be used to demultiplex the eight least-significant addresses and the data bus. A latch controlled by address strobe captures the lower address on the negative edge, as shown Figure 13.

SC2 is configured as read/write and is used to control the direction of data bus transfers. An MPU read is enabled when read/write and E are high.

#### P10-P17 (PORT 1)

Port 1 is a mode-independent 8-bit I/O and timer port. Each line can be configured as either an input or output as defined by the port 1 data direction register. Port 1 bits 0, 1, and 2 (P10, P11, and P12) can also be used to exercise one input edge function and two output compare functions of the timer. The TTL-compatible three-state buffers can drive one Schottky TTL load and 30 pF, Darlington transistors or CMOS devices using external pullup resistors. It is configured as a data input port during RESET. Unused pins can remain unconnected.

#### P20-P24 (PORT 2)

Port 2 is a mode-independent 5-bit multipurpose I/O port. The voltage levels present on P20, P21, and P22 on the rising edge of RESET determine the operating mode of the MCU. The entire port is then configured as a data input port. The port 2 lines can be selectively cofigured as data output lines by setting the appropriate bits in the port 2 data direction register. The port 2 data register is used to move data through the port. However, if P21 is configured as an output, it is tied to the timer output compare 1 function and cannot be used to provide output from the port 2 data register unless output enable 1 (OE1) is cleared in timer control register 1.

Port 2 can also be used to provide an interface for the serial communications interface and the timer input edge function. These configurations are described in SERIAL COMMUNICATIONS INTERFACE and PROGRAMMABLE TIMER.

The port 2 three-state TTL-compatible output buffers are capable of driving one Schottky TTL load and 30 pF or CMOS devices using external pullup resistors.

#### **PORT 2 DATA REGISTER**

7	6	5	4	. 3	2	1	0	
PC2	PC1	PC0	P24	P23	P22	P21	P20	\$03

#### P30-P37 (PORT 3)

Port 3 can be configured as an I/O port, a bidirectional 8-bit data bus, or a multiplexed address/data bus depending on the operating mode. The TTL-compatible three-state output buffers can drive one Schottky TTL load and 90 pF. Unused lines can remain unconnected.

#### Port 3 in Single-Chip Mode

Port 3 is an 8-bit I/O port in the single-chip mode with each line configured by the port 3 data direction register. There are also two lines, IS3 and OS3, which can be used to control port 3 data transfers.

Three port 3 options are controlled by the port 3 control and status register and are available only in single-chip mode: 1) port 3 input data can be latched using IS3 as a control signal, 2) OS3 can be generated by either an MPU read or write to the port 3 data register, and 3) an  $\overline{IRQ1}$  interrupt can be enabled by an IS3 negative edge. Port 3 latch timing is shown in Figure 4.

#### PORT 3 CONTROL AND STATUS REGISTER

7	6	5	4	3	2	1	0	
IC3 Flag	IS3 IRQ1	X	oss	Latch Enable	х	х	X	\$0F

Bits 0-2 Not used.

- Bit 3 Latch Enable This bit controls the input latch for port 3. If set, input data is latched by an IS3 negative edge. The latch is transparent after a read of the port 3 data register. Latch enable is cleared during reset.
- Bit 4 Output Strobe Select (OSS) This bit determines whether OS3 will be generated by a read or write of the port 3 data register. When clear, the strobe is generated by a read; when set, it is generated by a write. OSS is cleared during reset.
- Bit 5 Not used.
- Bit 6 IS3 IRQ1 Enable When set, an IRQ1 interrupt will be enabled whenever the IS3 flage is set; when clear, the interrupt is inhibited. This bit is cleared during reset.
- Bit 7 IS3 Flag This read-only status bit is set by an IS3 negative edge. It is cleared by a read of the port 3 data register or during reset.

#### Port 3 in Expanded-Nonmultiplexed Mode

Port 3 is configured as a bidirectional data bus (D7-D0) in the expanded-nonmultiplexed mode. The direction of data transfers is controlled by read/write (SC2). Data is clocked by E (enable).

# Port 3 in Expanded-Multiplexed Mode

Port 3 is configured as a time-multiplexed address (A7-A0), and data bus (D7-D0) in the expanded-multiplexed mode where AS can be used to demultiplex the two buses. Port 3 is held in a high-impedance state between valid address and data to prevent bus conflicts.

#### P40-P47 (PORT 4)

Port 4 is configured as an 8-bit I/O port, as address outputs, or as data inputs depending on the operating

mode. Port 4, which can drive one Schottky TTL load and 90 pF, is the only port with internI pullup resistors. Unused lines can remain unconnected.

#### Port 4 in Single-Chip Mode

In single-chip mode, port 4 functions as an 8-bit I/O port with each line configured by the port 4 data direction register. Internal pullup resistors allow the port to directly interface with CMOS at 5-volt levels. However, external pullup resistors to more than 5 volts cannot be used.

#### Port 4 in Expanded-Nonmultiplexed Mode

Port 4 is configured from reset as an 8-bit input port where the port 4 data direction register can be written to provide any or all of eight address lines A0 to A7. Internal pullup resistors pull the lines high until the port 4 data direction register is configured.

#### Port 4 in Expanded-Multiplexed Mode

In all expanded-multiplexed modes except modes 1 and 6, port 4 functions as half of the address bus and provides A8 to A15. In modes 1 and 6, the port is configured from reset as an 8-bit parallel input port where the port 4 data direction register can be written to provide any or all of upper address lines A8 to A15. Internal pullup resistors pull the lines high until the port 4 data direction register is configured where bit 0 controls A8.

#### RESIDENT MEMORY

The MC6801U4 provides 4096 bytes of on-chip ROM and 192 bytes of on-chip RAM.

Thirty-two bytes of the RAM ae powered through the  $V_{CC}$  standby pin and are maintainable during  $V_{CC}$  powerdown. This standby portion of the RAM consists of 32 bytes located from \$40 through \$5F in all modes except mode 3, which is \$D040 through \$D05F.

Power must be supplied to VCC standby if the internal RAM is to be used, regardless of whether standby power operation is anticipated.

The RAM is controlled by the RAM control register.

#### **RAM CONTROL REGISTER (\$14)**

The RAM control register includes two bits, which can be used to control RAM accesses and to determine the adequacy of the standby power source during power-down operation. It is intended that RAME be cleared and STBY PWR be set as part of a powerdown procedure.

#### RAM CONTROL REGISTER

7	6	5	4	3	2	1	0	
STBY PWR	RAME	х	х	х	х	х	х	\$14

Bits 0-5 Not used.

Bit 6 RAM Enable — This read/write bit can be used to remove the entire RAM from the internal memory map. RAME is set (enabled) during reset provided standby power is available on the positive

edge of RESET. If RAME is clear, any access to a RAM address is external. If RAME is set, the RAM is included in the internal map.

Bit 7 Standby Power — This bit is a read/write status bit that, when cleared, indicates V<sub>CC</sub> standby has decreased sufficiently below V<sub>SBB</sub> (minimum) to make data in the standby RAM suspect. It can be set only by software and is not affected during reset.

#### PROGRAMMABLE TIMER

The programmable timer can be used to perform measurements on two separate input waveforms while independently generating three output waveforms. Pulse widths can vary from several microseconds to many seconds. A block diagram of the timer is shown in Figure 21

#### COUNTER (\$09:0A), (\$15, \$16)

The key timer element is a 16-bit free-running counter that is incremented by E (enable). It is cleared during reset and is read-only with one exception: in mode 0 a write to the counter (\$09) will configure it to \$FFF8. This feature, intended for testing, can disturb serial operations because the counter provides the SCI internal bit rate clock. The TOF is set whenever the counter contains all ones. If ETOI is set, an interrupt will occur when the TOF is set. The counter may also be read as \$15 and \$16 to avoid inadvertently clearing the TOF.

# OUTPUT COMPARE REGISTERS (\$0B:0C), (\$1A:1B), (\$1C:1D)

The three output compare registers are 16-bit read/write registers, each used to control an output waveform or provide an arbitrary time-out flag. They are compared with the free-running counter during the negative half of each E cycle. When a match occurs, the corresponding output compare flag (OCF) is set, and the corresponding output level (OLVL) is clocked to an output level register. If both the corresponding output enable bit and data direction register bit are set, the value represented in the output level register will appear on the corresponding port pin. The appropriate OLVL bit can then be changed for the next compare.

The function is inhibited for one cycle after a write to its high byte (\$0B, \$1A, or \$1C) to ensure a valid compare after a double-byte write. Writes can be made to either byte of the output compare register without affecting the other byte. The OLVL value will be clocked out independently of whether the OCF had previously been cleared. The output compare registers are set to \$FFFF during reset.

#### INPUT CAPTURE REGISTERS (\$0D:0E), (\$1E:1F)

The two input capture registers are 16-bit read-only registers used to store the free-running counter when a "proper" input transition occurs as defined by the corresponding input edge bit (IEDG1 or IEDG2). The input pin's data direction register should be configured as an

100 mg/m






Figure 21. Block Diagram of Programmable Timer

3

input, but the edge detect circuit always senses P10 and P20 even when configured as an output. The counter value will be latched into the into capture registers on the second negative edge of the E clock following the transition.

As input capture can occur independently of ICF; the register always contains the most current value. However, counter transfer is inhibited between accesses of a double-byte MPU read. The input pulse width must be at least two E cycles to ensure an input capture under all conditions.

#### TIMER CONTROL AND STATUS REGISTERS

Four registers are used to provide the MC6801U4/ MC6803U4 with control and status information about the three output compare functions, the timer overflow function, and the two input edge functions of the timer. They are as follows:

Timer Control and Status Register (TCSR)

Timer Control Register 1 (TCR1)

Timer Control Register 2 (TCR2)

Timer Status Register (TSR)

# Timer Control and Status Register (TCSR) (\$08)

The timer control and status register is an 8-bit register in which all bits are readable, while only bits 0-4 can be written. All the bits in this register are also accessible through the two timer control registers and the timer status register. The three most significant bits provide the timer status and indicate if

- 1. a proper level transition has been detected at P20;
- a match has occurred between the free-running counter and output compare register 1; or
- 3. the free-running counter has overflowed.

Each of the three events can generate an  $\overline{\text{IRO2}}$  interrupt and is controlled by an individual enable bit in the TCSR.

#### TIMER CONTROL AND STATUS REGISTER

7	6	5	4	3	2	1	0	
ICF1	0CF1	TOF	EICI1	E0CI1	ETOI	IEDG1	0LVL1	\$08

- Bit 0 Output Level 1 OLVL1 is clocked to output level register 1 by a successful output compare and will appear at P21 if bit 1 of the port 2 data direction register is set and the OE1 control bit in timer control register 1 is set. OLVL1 and output level register 1 are cleared during reset. Refer to TIMER CONTROL REGISTER 1 (TCR1) (\$17).
- Bit 1 Input Edge 1 IEDG1 is cleared during reset and controls which level transition on P20 will trigger a counter transfer to input capture register 1:

IEDG1 = 0 transfer on a negative-edge

IEDG1 = 1 transfer on a positive-edge Refer to **TIMER CONTROL REGISTER 1 (TCR1) (\$17)**.

Bit 2 Enable Timer Overflow Interrupt — When set, an IRQ2 interrupt will be generated when the timer overflow flag is set; when clear, the interrupt is

inhibited ETOI is cleared during reset. Refer to TIMER CONTROL REGISTER 2 (TCR2) (\$18).

- Bit 3 Enable Output Compare Interrupt 1 When set, an IRQ2 interrupt will be generated when output compare flag 1 is set; when clear,the interrupt is inhibited. EOCI1 is cleared during reset. Refer to TIMER CONTROL REGISTER 2 (TCR2) (\$18).
- Bit 4 Enable Output Capture Interrupt 1 When set, an IRO2 interrupt will be generated when input capture flag 1 is set; when clear, the interrupt is inhibited. EIC11 is cleared during reset. Refer to TIMER CONTROL REGISTER 2 (TCR2) (\$18).
- Bit 5 Timer Overflow Flag The TOF is set when the counter contains all ones (\$FFFF). It is cleared by reading the TCSR or the TSR (with TOF set) and the counter high byte (\$09), or during reset. Refer to TIMER STATUS REGISTER (TSR) (\$19).
- Bit 6 Output Compare Flag 1 OCF1 is set when output compare register 1 matches the free-running counter. OCF1 is cleared by reading the TCSR or the TSR (with OCF1 set) and then writing to output compare register 1 (\$0B or \$0C), or during reset. Refer to TIMER STATUS REGISTER (TSR) (\$19).
- Bit 7 Input Capture Flag ICF1 is set to indicate that a proper level transition has occurred; it is cleared by reading the TCSR or the TSR (with ICF1 set) and the input capture register 1 high byte (\$0D), or during reset. Refer to TIMER STATUS REGISTER (TSR) (\$19).

#### Timer Control Register 1 (TCR1) (\$17)

Timer control register 1 is an 8-bit read/write register containing the control bits for interfacing the output compare and input capture registers to the corresponding I/O pins.

#### **TIMER CONTROL REGISTER 1**

7	6	5	4	3	2	1	0	
0E3	0E2	0E1	IEDG2	IEDG1	OLVL3	OLVL2	OLVL1	\$17

- Bit 0 Output Level 1 OLVL1 is clocked to output level register 1 by a successful output compare and will appear at P21 if bit 1 of the port 2 data direction register is set and the OE1 control bit is set. OLVL1 and output level register 1 are cleared during reset. Refer to TIMER CONTROL AND STATUS REGISTER (TCSR) (\$08).
- Bit 1 Output Level 2 OLVL2 is clocked to output level register 2 by a successful output compare and will appear at P11 if bit 1 of port 1 data direction register is set and the OE2 control bit is set. OLVL2 and output level register 2 are cleared during reset.

- Bit 2 Output Level 3 OLVL3 is clocked to output level register 3 by a successful output compare and will appear at P12 if bit 2 of port 1 data direction register is set and the OE3 control bit is set. OLVL3 and output level register 3 are cleared during reset.
- Bit 3 Input Edge 1 IEDG1 is cleared during reset and controls which level transition on P20 will trigger a counter transfer to inut capture register 1.

IEDG1 = 0 transfer on a negative edge

IEDG1=1 transfer on a positive edge Refer to TIMER CONTROL AND STATUS REGIS-TER (TCSR) (\$08).

Bit 4 Input Edge 2 — IEDG2 is cleared during reset and controls which level transition on P10 will trigger a counter transfer to input capture register 2.

IEDG2=0 transfer on a negative edge

IEDG2 = 1 transfer on a positive edge

Bit 5 **Output Enable 1** — OE1 is set during reset and enables the contents of output level register 1 to be connected to P21 when bit 1 of port 2 data direction register is set.

OE1=0 port 2 bit 1 data register output OE1=1 output level register 1

Bit 6 Output Enable 2 — OE2 is cleared during reset and enables the contents of output level register 2 to be connected to P11 when bit 1 of port 1 data direction register is set.

OE2=0 port 1 bit 1 data register output OE2=1 output level register 2

Bit 7 Output Enable 3 — OE3 is cleared during reset and enables the contents of output level register 3 to be connected to P12 when bit 2 of port 1 data direction register is set

OE3=0 port 1 bit 2 data register output OE3=1 output level register 3

### Timer Control Register 2 (TCR2) (\$18)

Timer control register 2 is an 8-bit read/write register (except bits 0 and 1), which enables the interrupts associated with the free-running counter, the output compare registers, and the input capture registers. In test mode 0, two more bits (clock and test) are available for checking the timer.

# TIMER CONTROL REGISTER 2 (Nontest Modes)

7	6	5	4	3	2	1	0	
EIC12	EIC11	EOC13	EOC12	EOCI1	ET01	1	1	\$18

- Bits 0-1 Read-Only Bits When read, these bits return a value of 1. Refer to TIIMER CONTROL REGISTER 2 (Test Mode).
- Bit 2 Enable Timer Overflow Interrupt When set, an IRQ2 interrupt will be generated when the timer

overflow flag is set; when clear, the interrupt inhibited. ETOI is cleared during rest. Refer to TIMER CONTROL AND STATUS REGISTER (TCSR) (\$08).

- Bit 3 Enable Output Compare Interrupt 1 When set, an IRO2 interrupt will be generated when the output compare flag 1 is set; when clear, the interrupt is inhibited. EOCI1 is cleared during reset. Refer to TIMER CONTROL AND STATUS REGISTER (TCSR) (\$08).
- Bit 4 Enable Output Compare Interrupt 2 When set, an IRO2 interrupt will be generated when the output compare flag 2 is set; when clear, the interrupt is inhibited. EOCI2 is cleared during reset.
- Bit 5 Enable Output Compare Interrupt 3 When set, an IRO2 interrupt will be generated when the output compare flag 3 is set; when clear, the interrupt is inhibited. EOCI3 is cleared during reset.
- Bit 6 Enable Input Capture Interrupt 1 When set, an IRQ2 interrupt will be generated when the input capture flag 1 is set; when clear, the interrupt is inhibited. EICI1 is cleared during reset. Refer to TIMER CONTROL AND STATUS REGISTER (TCSR) (\$08).
- Bit 7 Enable Input Capture Interrupt 2 When set, an IRO2 interrupt will be generated when the input capture flag 2 is set; when clear, the interrupt is inhibited. EICl2 is cleaed during reset.

The timer test bits (test and clock) allow the free-running counter to be tested as two separate 8-bit counters to speed testing.

# TIMER CONTROL REGISTER 2 (Test Modes)

7	6	5	4	3	2	1	0	
EICI2	EICI1	EOC13	EOC12	E0CI1	ETOI	TEST	CLOCK	\$18

- Bit 0 CLOCK The CLOCK control bit selects which half of the 16-bit free-running counter (MSB or LSB) should be clocked with E. The CLOCK bit is a read/write bit only in mode 0 and is set during reset
  - CLOCK = 0 Only the eight most-significant bits of the free-running counter run with TEST = 0.
  - CLOCK = 1 Only the eight least-significant bits of the free-running counter run when TEST = 0.
- Bit 1 **TEST** The TEST control bit enables the timer test mode. TEST is a read/write bit in mode 0 and is set during reset.
  - TEST = 0 Timer test mode enabled:
    - a) The timer LSB latch is transparent, which allows the LSB to be read independently of the MSB.

3

 Either the MSB or the LSB of the timer is clocked by E, as defined by the CLOCK bit.

TEST = 1 — Timer test mode disabled.

Bits 2-7 See **TIMER CONTROL REGISTER 2 (Nontest Modes)**. (These bits function the same as in the nontest modes.)

### Timer Status Register (TSR) (\$19)

The timer status register is an 8-bit read-only register which contains the flags associated with the free-running counter, the output compare registers, and the input capture registers.

#### TIMER STATUS REGISTER

7	6	5	4	3	2	1	0	
ICF2	ICF1	0CF3	OCF2	OCF1	TOF	1	1	\$19

Bits 0-1 Not used.

- Bit 2 Timer Overflow Flag The TOF is set when the counter contais all ones (\$FFFF). It is cleared by reading the TSR or the TCSR (with TOF set) and then the counter high byte (\$09), or during reset. Refer to TIMER CONTROL AND STATUS REGISTER (TCSR) (\$08).
- Bit 3 Output Compare Flag 1 OCF1 is set when output compare register 1 matches the free-running counter. OCF1 is cleared by reading the TSR or the TCSR (with OCF1 set) and then writing to output compare register 1 (\$0B or \$0C), or during reset. Refer to TIMER CONTROL AND STATUS REGISTER (TCSR) (\$08).
- Bit 4 Output Compare Flag 2 OCF2 is set when output compare register 2 matches the free-running counter. OCF2 is cleared by reading the TSR (with OCF2 set) and then writing to output compare register 2 (\$1A or \$1B), or during reset.
- Bit 5 Output Compare Flag 3 OCF3 is set when output compare register 3 matches the free-runing counter. OCF3 is cleared by reading the TSR (with OCF3 set) and then writing to output compare register 3 (\$1C or \$1D), or during reset.
- Bit 6 Input Capture Flag 1 ICF1 is set to indicate that a proper level transition has occurred; it is cleared by reading the TSR or the TCSR (with ICF1 set) and the input capture register 1 high byte (\$0D), or during reset. Refer to TIMER CONTROL AND STATUS REGISTER (TCSR) (\$08).
- Bit 7 Input Capture Flag 2 ICF2 is set to indicate that a proper level transition has occurred; it is cleared by reading the TSR (with ICF2 set) and the input capture register 2 high byte (\$1E), or during reset.

#### SERIAL COMMUNICATIONS INTERFACE

A full-duplex asynchronous SCI is provided with two data formats and a variety of rates. The SCI transmitter and receiver are functionally independent but use the same data format and bit rate. Serial data formats include standard mark/space (NRZ) and biphase; both provide one start bit, eight data bits, and one stop bit. "Baud" and "bit rate" are used synonymously in the following description.

#### WAKE-UP FEATURE

In a typical serial loop multiprocessor configuration, the software protocol will usually identify the addressee(s) at the begining of the message. To permit uninterested MPUs to ignore the remainder of the message, wake-up feature is included whereby all further SCI receiver flag (and interrupt) processing can be inhibited until its data line goes idle. An SCI receiver is re-enabled by an idle string of eleven consecutive ones or during reset. Software must provide for the required idle string between consecutive messages and must prevent it within messages.

#### PROGRAMMABLE OPTIONS

The following featues of the SCI are programmable:

- Format: standard mark/space (NRZ) or biphase
- · Clock: external or internal bit rate clock
- Baud: one of eight per E clock frequency or external clock (×8 desired baud)
- Wake-Up Feature: enabled or disabled
- Interrupt Requests: enabled individually for transmitter and receiver
- Clock Output: internal bit rate clock enabled or disabled to P22

#### SERIAL COMMUNICATIONS REGISTERS

The SCI includes four addressable registers as depicted in Figure 22. It is controlled by the rate and mode control register and the transmit/receive control and status register. Data are transmitted and received utilizing a write-only transmit register and a read-only receive register. The shift registes are not accessible to software.

#### Rate and Mode Control Register (RMCR) (\$10)

The rate and mode control register controls the SCI bit rate, format, clock source, and, under certain conditions, the configuration of P22. The register consists of five write-only bits which are cleared during reset. The two least-significant bits, in conjunction with bit 7, control the bit rate of the internal clock, and the remaining two bits control the format and clock source.

#### RATE AND MODE CONTROL REGISTER

7	6	5	4	3	2	1	0	
EBE	Х	Х	Х	CC1	CCO	SS1	SS0	\$10

Bit 1:Bit 0 SS1:SS0 Speed Select — These two bits select the baud when using the internal clock. Eight




Figure 22. SCI Registers

rates may be selected (in conjunction with bit 7) which are a function of the MCU input frequency. Table 6 lists bit times and rates for three selected MCU frequencies.

# Bit 3:Bit 2 CC1:CC0 Clock Control and Format Select -

These two bits control the format and select the serial clock source. If CC1 is set, the DDR value for P22 is forced to the complement of CC0 and cannot be altered until CC1 is cleared. If CC1 is cleared after having been set, its DDR value is unchanged. Table 7 defines the formats, clock source, and use of P22.

Bits 4-6

Not used.

Bit 7

**EBE Enhanced Baud Enable** — EBE selects the standard MC6801 baud rates when clear and the additional baud rates when set (Table 6). This bit is cleared by reset and is a write-only control bit.

Bit 1:Bit 1

EBE = 0 standard MC6801 baud rates

Bit 1:Bit 1 EBE = 1 additional baud rates

If both CC1 and CC0 are set, an external TTL-compatible clock must be connected to P22 at eight times  $(8\times)$  the desired bit rate, but not greater than E, with a duty cycle

of 50% ( $\pm$  10%). If CC1:CC0 = 10, the internal bit rate clock is provided at P22 regardless of the values for TE or RE.

### NOTE

The source of SCI internal bit rate clock is the timer free-running counter. An MPU write to the counter in mode 0 can disturb serial operations.

# Transmit/Receive Control and Status Register (TRCSR) (\$11)

The transmit/receive control and status register controls the transmitter, receiver, wake-up feature, and two individual interrrupts, and monitors the status of serial operations. All eight bits are readable; bits 0 to 4 are also writable. The register is initialized to \$20 by RESET.

#### TRANSMIT/RECEIVE CONTROL AND STATUS REGISTER

7	6	5	4	3	2	1	0	
RDRF	ORFE	TDRE	RIE	RE	TIE	TE	WU	\$11

Bit 0 Wake-Up on Idle Line — When set, WU enables the wake-up function; it is cleared by eleven consecutive ones or during reset. WU will not be set if the line is idle. Refer to WAKE-UP FEATURE.

Bit 1 Transmit Enable — When set, P24 DDR bit is set, cannot be changed, and will remain set if TE is

Table 6. SCI Bit Times and Rates

			4 f <sub>0</sub> →	2.4576	MHz	4.0	MHz	4.9152	MHz
EBE	SS1	:SS0		614.4	kHz	1.0	MHz	1.2288	MHz
			E	Baud	Time	Baud	Time	Baud	Time
0	0	0	÷ 16	38400.0	26 μs	62500.0	16.0 μs	76800.0	13.0 μs
0	0	1	÷ 128	4800.0	208.3 μs	7812.5	128.0 μs	9600.0	104.2 μs
0	1	0	+ 1024	600.0	1.67 ms	976.6	1.024 ms	1200.0	833.3 μs
0	1	1	+ 4096	150.0	6.67 ms	244.1	4.096 ms	300.0	3.33 ms
1	0	0	+ 64	9600.0	104.2 μs	15625.0	64 μs	19200.0	52.0 μs
1	0	1	+ 256	2400.0	416.6 μs	3906.3	256 μs	4800.0	208.3 μs
1	1	0	+ 512	1200.0	833.3 μs	1953.1	512 μs	2400.0	416.6 μs
1	1	1	+ 2048	300.0	3.33 ms	488.3	2.05 ms	600.0	1.67 ms
	Exter	nal (P2	2)*	76800.0	13.0 μs	125000.0	8.0 µs	153600.0	6.5 µs

<sup>\*</sup> Using maximum clock rate

Table 7. SCI Format and Clock Source Control

CC1:CC0	Format	Clock Source	Port 2 Bit 2
00	Biphase	Internal	Not Used
01	NRZ	Internal	Not Used
10	NRZ	Internal	Output
11	NRZ	External	Input

subsequently cleared. When TE is changed from clear to set, the transmitter is connected to P24 and a preamble of nine consecutive ones is transmitted. TE is cleared during reset.

- Bit 2 **Transmit Interrupt Enable** When set, an  $\overline{\mbox{IRQ2}}$  is set; when clear, the interrupt is inhibited. TE is cleared during reset.
- Bit 3 **Receive Enable** When set, the P23 DDR bit is cleared, cannot be changed, and will remain clear if RE is subsequently cleared. While RE is set, the SCI receiver is enabled. RE is cleared during reset.
- Bit 4 Receiver Interrupt Enable When set, an IRQ2 interrupt is enabled when RDRF and/or ORFE is set; when clear, the interrupt is inhibited. RIE is cleared during reset.
- Bit 5 Transmit Data Register Empty TDRE is set when the transmit data register is transferred to the output serial shift register or during reset. It is cleared by reading the TRCSR (with TDRE set) and then writing to the transmit data register. Additional data will be transmitted only if TDRE has been cleared.
- Bit 6 Overrun Framing Error If set, ORFE indicates either an overrun or framing error. An overrun is a new byte ready to transfer to the receiver data register with RDRF still set. A receiver framing error has occurred when the byte boundaries of the bit stream are not synchronized to the bit counter. An overrun can be distinguished from a framing error by the state of RDRF: if RDRF is set, then an overrun

has occurred; otherwise, a framing error has been detected. Data are not transferred to the receive data register in an overrun condition. Unframed data causing a framing error are transferred to the receive data register. However, subsequent data transfer is blocked until the framing error flag is cleared. ORFE is cleared by reading the TRCSR (with ORFE set) then the receive data register, or during reset.

Bit 7 Receive Data Register Full — RDRF is set when the input serial shift register is transferred to the receive data register, or during reset.

#### SERIAL OPERATIONS

The SCI is initialized by writing control bytes first to the rate and mode control register and then to the transmit/receive control and status register. When TE is set, the output of the transmit serial shift register is connected to P24, and serial output is initiated by transmitting a 9-bit preamble of ones.

At this point, one of two situations exists: 1) if the transmit data register is empty (TDRE = 1), a continuous string of ones will be sent indicating an idle line; or 2) if a byte has been written to the transmit data register (TDRE = 0), it will be transferred to the output serial shift register (synchronized with the bit rate clock), TDRE will be set, and transmission will begin.

The start bit (0), eight data bits (beginning with bit 0), and a stop bit (1) will be transmitted. If TDRE is still set when the next byte transfer occurs, ones will be sent until more data is provided. In biphase format, the output toggles at the start of each bit and at half-bit time when a one is sent. Receive operation is controlled by RE, which configures P23 as an input and enables the receiver. SCI data formats are illustrated in Figure 23.

# **INSTRUCTION SET**

The MC6801U4/MC6803U4 is directly source compatible with the MC6801 and upward source and object code compatible with the MC6800. Execution times of key instructions have been reduced, and several instructions have been added, including a hardware multiply. A list




Figure 23. SCI Data Formats

of new operations added to the MC6800 instruction set is shown in Table 1.

In addition, two special opcodes, 4E and 5E, are provided for test purposes. These opcodes force the program counter to increment like a 16-bit counter, causing address lines used in the expanded modes to increment until the device is reset. These opcodes have no mnemonics.

The coding of the first (or only) byte corresponding to an executable instruction is sufficient to identify the instruction and the addressing mode. The hexadecimal equivalents of the binary codes, which result from the translation of the 82 instructions in all valid modes of addressing, are shown in Table 8. There are 220 valid machine codes, 34 unassigned codes, and 2 codes reserved for test purposes.

#### PROGRAMMING MODEL

A programming model for the MC6801U4/MC6803U4 is shown in Figure 8. Accumulator A can be concatenated with accumulator B and jointly referred to as accumulator D where A is the most-significant byte. Any operation that modifies the double accumulator will also modify accumulators A and/or B. Other registers are defined as follows:

### **Program Counter**

The program counter is a 16-bit register which always points to the next instruction.

#### Stack Pointer

The stack pointer is a 16-bit register which contains the address of the next available location in a pushdown/pullup (LIFO) queue. The stack resides in random-access memory at a location defined by the programmer.

### Index Register

The index register is a 16-bit register that can be used to store data or provide an address for the indexed mode of addressing.

#### Accumulators

The MPU contains two 8-bit accumulators, A and B, which are used to store operands and results from the

arithmetic logic unit (ALU). They can also be concatenated and referred to as the D (double) accumulator.

### **Condition Code Register**

The condition code register indicates the results of an instruction and includes the following five condition bits: negative (N), zero (Z), overflow (V), carry/borrow from MSB (C), and half carry from bit 3 (H). These bits are testable by the conditional branch instructions. Bit 4 is the interrupt mask (I bit) and inhibits all maskable interrupts when set. The two unused bits, B6 and B7, are read as ones.

#### ADDRESSING MODES

Six addressing modes can be used to reference memory. A summary of addressing modes for all instructions is presented in Table 9, 10, 11, and 12; execution times are provided in E cycles. Instruction execution times are summarized in Table 13. With an input frequency of 4 MHz, one E cycle is equivalent to one microsecond. A cycle-by-cycle description of bus activity for each instruction is provided in Table 14; descriptions of selected instructions are shown in Figure 24.

#### **Immediate Addressing**

The operand or "immediate byte(s)" is contained in the following byte(s) of the instruction where the number of bytes matches the size of the register. These are two- or three-byte instructions.

#### **Direct Address**

The least-significant byte of the operand address is contained in the second byte of the instruction, and the most-significant byte is assumed to be \$00. Direct addressing allows the user to access \$00 through \$FF, using two-byte instructions, and execution time is reduced by eliminating the additional memory access. In most applications, the 256-byte area is reserved for frequently referenced data.

#### **Extended Addressing**

The second and third bytes of the instruction contain the absolute address of the operand. These are threebyte instructions.

Table 8. CPU Instruction Map

OP	MNEM	MODE	~	,	ОР	MNEM	MODE		,	Тор	MNEM	MODE	~	,	ОР	MNEM	MODE	_	,	OP	MNEM	MODE	_	,
00	•				34	DES	INHER	3	1	68	ASL	INDXD	6	2	9C	CPX	DIR	5	2	DO	SUBB	DIR	3	2
01	NOP	INHER	2	1	35	TXS	<b>A</b>	3	1	69	ROL	<b>A</b>	6	2	9D	JSR	<b>A</b>	5	2	D1	CMPB	A	3	2
02	•	<b>A</b>			36	PSHA	T	3	1	6A	DEC	T	6	2	9E	LDS	<b>\$</b>	4	2	D2	SBCB	T	3	2
03	•	Т			37	PSHB	1	3	1	6B	•				9F	STS	DIR	4	2	D3	ADDD		5	2
04	LSRD	1	3	1	38	PULX		5	1	6C	INC	ĺ	6	2	AO	SUBA	INDXD	4	2	D4	ANDB	1	3	2
05	ASLD		3	1	39	RTS		5	1	6D	TST	1	6	2	A1	CMPA	<b>A</b>	4	2	D5	BITB	- 1	3	2
06	TAP		2	1	3A	ABX		3	1	6E	JMP	₩	3	2	A2	SBCA	T	4	2	D6	LDAB		3	2
07	TPA		2	1	3B	RTI		10	1	6F	CLR	INDXD	6	2	A3	SUBD	1	6	2	D7	STAB	- 1	3	2
08	INX		3	1	3C	PSHX	i	4	1	70	NEG	EXTND	6	3	A4	ANDA	i	4	2	D8	EORB	- 1	3	2
09	DEX	- 1	3	1	3D	MUL	ļ	10	1	71	•	<b>A</b>			A5	BITA		4	2	D9	ADCB		3	2
0A	CLV		2	1	3E	WAI		9	1	72	•	Ť			A6	LDAA		4	2	DA	ORAB	l l	3	2
ОВ	SEV	1	2	1	3F	SWI	ì	12	1	73	COM	1	6	3	A7	STAA		4	2	DB	ADDB		3	2
OC.	CLC		2	1	40	NEGA	i	2	1	74	LSR		6	3	A8	EORA		4	2	DC	LDD	- 1	4	2
OD	SEC	- 1	2	1	41	•	ļ			75	e	ļ			A9	ADCA	!	4	2	DD	STD	- 1	4	2
0E	CLI	- 1	2	1	42		1			76	ROR	- 1	6	3	AA	ORAA	- 1	4	2	DE	LDX	\	4	2
OF	SEI		2	1	43	COMA		2	1	77	ASR		6	3	AB	ADDA		4	2	DF	STX	DIR	4	2
10	SBA		2	1	44	LSRA		2	1	78	ASL	- 1	5	3	AC	CPX	- 1	6	2	EO	SUBB	INDXD	4	2
11	CBA		2	1	45	•	Į.			79	ROL	- 1	6	3	AD	JSR		6	2	Ε1	CMPB	<b>A</b>	4	2
12					46	RORA		2	1	7A	DEC		6	3	AE	LDS	\	5	2	E2	SBCB	Τ.	4	2
13					47	ASRA		2	1	7B	•				AF	STS	INDXD	5	2	E3	ADDD		6	2
14					48	ASLA		2	1	7C	INC		6	3	В0	SUBA	EXTND	4	3	E4	ANDB	ı	4	2
15		1			49	ROLA	ì	2	1	7D	TST	i	6	3	В1	CMPA	A	4	3	E5	BITB		4	2
16	TAB		2	1	4A	DECA		2	1	7E	JMP	₩	3	3	B2	SBCA	T	4	3	E6	LDAB		4	2
17	TBA		2	1	48	•		_		7F	CLR	EXTND	6	3	В3	SUBD		6	3	E7	STAB		4	2
18	•	₩			4C	INCA	l l	2	1	80	SUBA	IMMED	2	2	B4	ANDA	- {	4	3	E8	EORB	- 1	4	2
19	DAA	INHER	2	1	4D	TSTA		2	1	81	CMPA	<b>A</b>	2	2	B5	BITA		4	3	E9	ADCB	4	4	2
1A	•				4E	T				82	SBCA	T	2	2	B6	LDAA		4	3	EA	ORAB		4	2
18	ABA	INHER	2	1	4F	CLRA		2	1	83	SUBD	İ	4	3	B7	STAA		4	3	EB	ADDB	- [	4	2
10	•				50	NEGB		2	1	84	ANDA		2	2	B8	FORA		4	3	EC	LDD		5	2
1D	•				51	•		-		85	BITA		2	2	B9	ADCA		4	3	ED	STD		5	2
1E	•				52					86	LDAA		2	2	ВА	ORAA		4	3	EE	LDX	₩	5	2
1E	•				53	COMB	1	2	1	87	•	1	-	-	88	ADDA	1	4	3	EF	STX	INDXD	5	2
20	BRA	REL	3	2	54	LSRB		2	1	88	EORA		2	2	ВС	CPX		6	3	F0	SUBB	EXTND	4	3
21	BRN	<b>A</b>	3	2	55	•	i	-		89	ADCA		2	2	BD	JSR		6	3	F1	CMPB	A	4	3
22	вні	Τ	3	2	56	RORB		2	1	8A	ORAA	- 1	2	2	BE	LDS	₩	5	3	F2	SBCB	Ť	4	3
23	BLS		3	2	57	ASRB		2	1	8B	ADDA	\	2	2	BF	STS	FXTND	5	3	F3	ADDD		6	3
24	BCC		3	2	58	ASLB		2	1	8C	CPX	IMMED	4	3	CO	SUBB	IMMED	2	2	F4	ANDB	- 1	4	3
25	BCS	- 1	3	2	59	ROLB		2	1	8D	BSR	REL	6	2	C1	CMPB	<b>A</b>	2	2	F5	BITB		4	3
26	BNE	İ	3	2	5A	DECB	1	2	1	8E	LDS	IMMED	3	3	C2	SBCB	T	2	2	F6	LDAB	1	4	3
27	BEQ		3	2	5B	•		-		8F	•		-	-	C3	ADDD		4	3	F7	STAB	- 1	4	3
28	BVC		3	2	5C	INCB		2	1	90	SUBA	DIR	3	2	C4	ANDB		2	2	F8	EORB		4	3
29	BVS	-	3	2	5D	TSTB	- 1	2	1	91	CMPA	A	3	2	C5	BITB	- 1	2	2	F9	ADCB	- 1	4	3
2A	BPL	- 1	3	2	5E	T	₩	-		92	SBCA	T	3	2	C6	LDAB		2	2	FA	ORAB		4	3
2B	BMI		3	2	5F	CLRB	INHER	2	1	93	SUBD	- 1	5	2	C7	•		-		FB	ADDB		4	3
2C	BGF	-	3	2	60	NEG	INDXD	6	2	94	ANDA	ŀ	3	2	C8	EORB		2	2	FC	LDD	ļ	5	3
2D	BLT	1	3	2	61	•	A		-	95	BITA		3	2	C9	ADCB		2	2	FD	STC	- 1	5	3
2E	BGT	$\forall$	3	2	62	•	Ť			96	LDAA		3	2	CA	ORAB		2	2	FE	-1.	₩	5	3
2F	BLE	REL	3	2	63	сом		6	2	97	STAA	- 1	3	2	CB	ADDB	1	2	2	FF		EXTND	6	3
30	TSX	INHER	3	1	64	LSR	1	6	2	98	EORA	1	3	2	CC	LDD	1	3	3	1		C 114D	•	
31	INS	<b>A</b>	3	1	65			v	-	99	ADCA		3	2	CD	•	₩	J	J		* .55	NED OP	cons	.
32	PULA	<b>T</b>	4	1	66	ROR	₩	6	2	9A	ORAA		3	2	CE	LDX	IMMED	3	3			U OF		-
33	PULB	₩	4	1	67	ASR	INDXD	6	2	9B	ADDA	₩	3	2	CF	•	HAINED	3	3	l				
JJ	. 016	'		,	07	ASI	INDAD	0		30	AUUA	7			LCr									

NOTES:

Addressing Modes:

INHER = Inherent INDXD = Indexed REL = Relative EXTND = Extended IMMED = Immediate
DIR = Direct

- 2. Unassigned opcodes are indicated by "•" and should not be executed.
- 3. Codes marked by "T" force the PC to function as a 16-bit counter.

#### Indexed Addressing

The unsigned offset contained in the second byte of the instruction is added with carry to the index register and is used to reference memory without changing the index register. These are two-byte instructions.

### Inherent Addressing

The operand(s) is a register, and no memory reference is required. These are single-byte instructions.

# Relative Addressing

Relative addressing is used only for branch instructions. If the branch condition is true, the program counter

is overwritten with the sum of signed single-byte displacement in the second byte of the instruction and the current program counter. This provides a branch range of  $-126\ \text{to}\ +129\ \text{bytes}$  from the first byte of the instruction. These are two-byte instructions.

### SUMMARY OF CYCLE-BY-CYCLE OPERATION

Table 14 provides a detailed description of the information present on the address bus, data bus, and the read/write  $(R_i \overline{W})$  line during each cycle of instruction.

The information is useful in comparing actual results with expected results during debug of both software and

Table 9. Index Register and Stack Manipulation Instructions

	7	Г									Π		_						Con	ditio	n C	ode	s
		lr	nme	d		Dire	ct	- 1	nde	x	E	xtn	d	In	here	ent	Boolean/	5	4	3	2	1	0
Pointer Operations	MNEM	Op	<b>-</b>	#	Op	~	#	Op	<b>/~</b>	#	Op	~	#	Op	~	#	Arithmetic Operation	Н	-	Ν	Z	٧	С
Compare Index Register	CPX	8C	4	3	9C	5	2	AC	6	2	вс	6	3				X - M:M + 1	•	•	1	1	I	1
Decrement Index Register	DEX		Г			Γ	Π					П		09	3	1	X − 1 → X	•	•	•	‡	•	•
Decrement Stack Pointer	DES					Γ								34	3	1	SP-1→SP	•	•	•	•	•	•
Increment Index Register	INX													08	3	1	X + 1 → X	•	•	•	1	•	•
Increment Stack Pointer	INS					T	Г							31	3	1	1 SP+1→SP	•	•	•	٠	•	•
Load Index Register	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				$M \longrightarrow X_H, (M+1) \longrightarrow X_L$	•	•	1	1	R	•
Load Stack Pointer	LDS	8E	3	3	9E	4	2	ΑE	5	2	BE	5	3				$M \longrightarrow SP_H, (M+1) \longrightarrow SP_L$	•	•	ţ	1	R	•
Store Index Register	STX				DF	4	2	EF	5	2	FF	5	3		Г		$X_H \rightarrow M, X_L \rightarrow (M+1)$	•	•	1	1	R	•
Store Stack Pointer	STS		Γ		9F	4	2	AF	5	2	BF	5	3				$SP_H \rightarrow M, SP_L \rightarrow (M+1)$	•	•	1	Ţ	R	•
Index Reg → Stack Pointer	TXS					Γ								35	3	1	X – 1 → SP	•	•	•	٠	•	•
Stack Pntr → Index Register	TSX					Г						Π		30	3	1	SP+1→X	•	•	•	٠	•	•
Add	ABX	Г												ЗА	3	1	B+X→X	•	•	•	•	•	•
Push Data	PSHX	$\overline{}$	T			T								3C	4	1	$X_L \rightarrow M_{SP}, SP - 1 \rightarrow SP$	•	•	•	•	•	•
		L	L	L		L									L	L	$X_H \rightarrow M_{SP}, SP - 1 \rightarrow SP$			L	L	_	L
Pull Data	PULX					Γ			l					38	5	1	SP+1 - SP,MSP - XH	•	•	•	•	•	•
		L	L				L	L	$\bot$					<u> </u>	L		$SP + 1 \rightarrow SP, M_{SP} \rightarrow X_L$			<u> </u>			乚

Table 10. Accumulator and Memory Instructions (Sheet 1 of 2)

		Г												Γ				-	Con	ditio	on C	ode	s
Accumulator and		Ir	nme	d		Direc	t	1	nde	x	E	xter	d		nhe	r	Boolean	5	4	3	2	1	0
Memory Operations	MNEM	Op	~	#	Ор	~	#	Op	1	#	Op	~	#	Op	~	#	Expression	Н	1	N	z	٧	С
Add Accumulators	ABA					Π								1B	2	1	$A + B \longrightarrow A$	1	•	1	1	1	1
Add B to X	ABX													ЗА	3	1	00: B + X → X	•	•	•	•	•	•
Add with Carry	ADCA	89	2	2	99	3	2	Α9	4	2	В9	4	3				$A + M + C \rightarrow A$	1	•	1	1	1	1
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3	<u> </u>			$B + M + C \longrightarrow B$	‡	•	1	1	1	1
Add	ADDA	8B	2	2	9B	3	2	ΑB	4	2	вв	4	3				A + M → A	1	•	1	1	1	1
	ADDB	СВ	2	2	DB	3	2	EВ	4	2	FΒ	4	3		L	L	$B + M \longrightarrow A$	1	•	1	1	1	1
Add Double	ADDD	СЗ	4	3	D3	5	2	E3	6	2	F3	6	3				D+ M:M+1 → D	•	•	1	1	1	1
And	ANDA	84	2	2	94	3	2	A4	4	2	В4	4	3				A•M → A	•	•	1	1	R	•
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3				B•M → B	•	•	1	1	R	•
Shift Left, Arithmetic	ASL							68	6	2	78	6	3				<b>-</b>	•	•	1	1	1	I
	ASLA													48	2	1		•	•	1	I	1	1
	ASLB					Γ								58	2	1	b7 b0	•	•	1	T	T	1
Shift Left Double	ASLD													05	3	1		•	•	1	1	1	1
Shift Right, Arithmetic	ASR							67	6	2	77	6	3					•	•	1	1	1	1
	ASRA													47	2	1		•	•	1	1	1	1
	ASRB												Г	57	2	1	b7 b0	•	•	1	1	I	T
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	В5	4	3				A•M	•	•	1	1	R	•
	BITB	C5	2	2	D5	3	2	E5	4	2	F5	4	3	Г		Г	B•M	•	•	I	1	R	•
Compare Accumulators	CBA													11	2.	1	A – B	•	•	1	1	1	T
Clear	CLR	Γ						6F	6	2	7F	6	3		Г	Г	00 → M	•	•	R	S	R	R
	CLRA	Г											Г	4F	2	1	00 → A	•	•	R	S	R	R
	CLRB			Г					Ŀ	Г	Π			5F	2	1	00 → B	•	•	R	S	R	R
Compare	CMPA	81	2	2	91	3	2	Α1	4	2	В1	4	3				A – M	•	•	1	1	1	I
	СМРВ	C1	2	2	D1	3	2	E1	4	2	F1	4	3				B – M	•	•	1	1	1	1
1's Complement	сом							63	6	2	73	6	3				$M \longrightarrow M$	•	•	1	1	R	S
	COMA	L							L				L	43	2	1	$A \longrightarrow A$	•	•	1	1	R	S
	сомв	Γ	Γ	Γ							Ι	Г	Γ	53	2	1	B→B	•		1	1	R	s

# MC6801U4/6803U4

Table 10. Accumulator and Memory Instructions (Sheet 2 of 2)

Accumulator and	1	,	mm	ed		Dire	ct		Inde	ex	[	xte	nd		Inhe	er	Boolean	5	Cor 4	diti 3	-	ode 1	es 0
Memory Operations	MNEM	Op	~	#	Op	~	#	Op	7~	#	Op	7~	#	Or	-	#	Expression	Н	1	N	z	Īν	tc
Decimal Adjust, A	DAA		<b> </b>			T	T		T	T	Ť		Т	19	2	1	Adj binary sum to BCD	•	•	1	1	1	1
Decrement	DEC							6A	6	2	7A	6	3	T			M − 1 → M	•	•	1	1	1	•
	DECA			Γ			T	T	1					4.4	2	1	A − 1 → A	•	•	1	1	1	
	DECB	1		<u> </u>	_	1	T		T	T	T	T		5A	2	1	B – 1 → B	•	•	1	1	1	•
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	В8	4	3	T	T		A ⊕ M → A	•	•	1	1	R	١.
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3	1			B <b>⊕</b> M → B	•	•	1	1	R	
Increment	INC		T					60	6	2	7C	6	3	T	1		M + 1 → M	•	•	1	1	1	١.
	INCA	T			<u> </u>	T			T	t				40	2	1	A + 1 → A	•	•	1	1	1	١.
	INCB								T	T		T		5C	2	1	B + 1 → B	•	•	1	1	1	
Load Accumulators	LDAA	86	2	2	96	3	2	A6	4	2	В6	4	3	T	T	t	M→A	•	•	1	1	R	
	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3	T			M → B	•	•	İ	1	R	
Load Double	LDD	СС	3	3	DC	-	2	EC	5	2	FC	5	-	-			M:M+1 → D		•	1	1	R	١.
Logical Shift, Left	LSL					Т	T	68	6	2	78	6	3	T	<u> </u>	T		•	•	1	İ	t	t
	LSLA									T		T	T	48	2	1	la m <del>in</del> n .			İ	1	İ	i
	LSLB				$\vdash$	_						<b>†</b>	T	58	2	1	{ © ←∰∰∰ ←∘	•	•	Ì	İ	Ì	İ
	LSLD			_		T	T	<u> </u>	T	1		<del>                                     </del>		05	3	2	1 %	•	•	İ	İ	i	i
Shift Right, Logical	LSR	Т	Т		_	<u> </u>	T	64	6	2	74	6	3	+	Ť	Ť	-	•	•	R	İ	İ	Ť
3 . 3	LSRA									Ť		H	H	44	2	1	o→⊓∏∏→□	•	•	R	Ì	i	Ť
	LSRB	Т		_	_	_	1	-	$\vdash$	$\vdash$	<u> </u>	_	†	54	2	1	b7 b0			R	Ť	Ť	i
	LSRD	$\vdash$	-		Н	$\vdash$	$\vdash$		$\vdash$	╁	<del>                                     </del>	┢	<del>                                     </del>	04	3	1				R	İ	Ť	Ť
Multiply	MUL	<del> </del>		-	$\vdash$	-	+-	-	╁╴	┢	⊢	-	╁	3D	10	1	A×B→D		•	•	ŀ	÷	i
2's Complement (Negate)	NEG	t			-	┢	$\vdash$	60	6	2	70	6	3	155	10	<u> </u>	00 - M → M			1	1	1	i
2 5 complement (riogate)	NEGA	-	Н	-	-	$\vdash$	╁	- 00	۲	ŕ	70	Ť	Ť	40	2	1	00 - A - A	•	•	i	i	i	i
	NEGB	-			-	-	H	-	H	$\vdash$		┢	├-	50	2	1	00 - B → B			i	i	i	1
No Operation	NOP		$\vdash$	-	_	-	├		-	⊢	-	-	-	01	2	1	PC + 1 → PC		•	÷	:	:	:
Inclusive OR	ORAA	8A	2	2	9A	3	2	АА	4	2	ВА	4	3	101	-	<del> </del>	A+M→A	•	•	Ť	1	R	
inclusive On	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3	+		$\vdash$	B + M → B	-	•	ţ	i	R	
Push Data	PSHA	CA	-		DA	3	-	EA	"	-	-	1-	3	36	3	1	A → Stack		•	•		•	
r dail bata	PSHB	_	$\vdash$	-	_	$\vdash$	├-	-	┢	-	-	├	├-	37	3	1			•	•	ŀ	÷	
Pull Data	PULA	-				-	-	_	-	-	_		-	32	4	1	B → Stack	÷		•	ŀ.	:	÷
r un Data	PULB		Н		_		-		-	-	-	-	-	33	4	1	Stack → A Stack → B	÷		•	•	:	·
Rotate Left	ROL	-	Н		-	<u> </u>	├	69	.6	2	79	6	3	33	4	'	Stack B	·	÷	1	1	i	i
notate Left	ROLA	-	-			H	-	69	. 6	1	/9	10	3	40	-		ام ستتس و	-	ŀ	÷	t	†	i
						┝	$\vdash$	-	<u> </u>	├-	-	-	-	49	2	1		_	-	t	+	1	+ :
D. co. Dista	ROLB	-	Н	_		-	_	-00	_	_	70	<u>_</u>		59	2	1	100	•	٠	<u> </u>	+ -	l÷	1
Rotate Right	ROR	-	$\vdash$				-	66	6	2	76	6	3				ام سینی ام	·	·	1	1	ı.	÷
	RORA	-						_	-	-	-	├-	<u> </u>	46	2	1		•	•	1	1 +	÷	ı.
	RORB		-	_		-	$\vdash$		-	_		├-	$\vdash$	56	2	1		•	•	1	1	÷	l÷.
Subtract Accumulator	SBA								<u> </u>	_	-	ļ.	_	10	2	1	A B → A	•	٠	‡	1	1	H
Subtract with Carry	SBCA	82	2	2	92	3	2	A2	4	2	В2	4	3	<u> </u>			$A M C \rightarrow A$	•	•	1	1	1	1
	SBCB	C2	2	2	D2	3	2	E2	4	2	F2	4	3	-	-		B - M - C → B	•	٠	1	1	1	1
Store Accumulators	STAA		-		97	3	2	Α7	4	2	В7	4	3	<u> </u>			A → M	•	٠	1	1	R	٠
	STAB			_	D7	3	2	E7	4	2	F7	4	3	₩	_		B→M	•	٠	1	1	Я	•
	STD			_	DD	4	2	ED	5	2	FD	5	3	<u> </u>	<u> </u>		D → M M + 1	•	•	1	1	R	
Subtract	SUBA	80	2	2	90	3	2	Α0	4	2	B0	4	3	L	Ь.,		A - M → A	•	٠	1	1	1	ij
	SUBB	C0	2	2	D0	3	2	E0	4	2	F0	4	3	<u> </u>	Ш	Щ	B – M → B	•	•	1	1	1	ļ
Subtract Double		83	4	3	93	5	2	АЗ	6	2	В3	6	3	<u> </u>	Щ	Ш	D - M M + 1 → D	٠	٠	1	ļĮ.	1	1
Transfer Accumulator	TAB		_				Щ			_	L.			16	2	_	A → B	•	•	1	!	R	•
	TBA	Ш	_			Ш	Ш	L_	L.	_		L	L	17	2	1	B→A	•	•	1	1	R	٠
Test, Zero or Minus	TST		_	_		Щ	L	6D	6	2	7D	6	3	<u> </u>		Ш	M - 00	•	•	1	1	R	R
	TSTA		_				$oxed{oxed}$			L				4D	2	1	A - 00	•	•	1	1	R	R
	TSTB		- 1											5D	2	1	B - 00	•	•	1	1	R	R

The condition code register notes are listed after Table 12.

Table 11. Jump and Branch Instructions

	T	Γ				-												Co	ondi	tion	Cod	de R	eg.
		1	Dire	ct	R	elati	ve	ı	nde	×	E	xter	ıd	In	here	ent		5	4	3	2	1	0
Operations	MNEM	Op	~	#	Op	~	#	Op	~	#	Op	~	#	Op	~	#	Branch Test	Н	1	N	Z	V	С
Branch Always	BRA				20	3	2									Γ	None	•	•	•	•	•	•
Branch Never	BRN				21	3	2										None	•	•	•	•	•	•
Branch If Carry Clear	BCC				24	3	2										C = 0	•	•	•	•	•	•
Branch If Carry Set	BCS		Γ		25	3	2								П		C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ		Γ		27	3	2										Z=1	•	•	•	•	•	•
Branch If ≥Zero	BGE				2C	3	2										N <b>⊕</b> V = 0	•	•	•	•	•	•
Branch If >Zero	BGT		Г		2E	3	2										Z+(N + V)=0	•	•	•	•	•	•
Branch If Higher	BHI				22	3	2										C+Z=0	•	•	•	•	•	•
Branch If Higher or Same	BHS				24	3	2										C=0	•	•	•	•	•	•
Branch If ≤Zero	BLE				2F	3	2								Г		Z+(N + V) = 1	•	•	•	•	•	•
Branch If Carry Set	BLO		T		25	3	2								П	Г	C=1	•	•	•	•	•	•
Branch If Lower Or Same	BLS	Г	Γ		23	3	2										C+Z=1	•	•	•	•	•	•
Branch If < Zero	BLT		Г		2D	3	2										N <b>⊕</b> V = 1	•	•	•	•	•	•
Branch If Minus	BMI	П	Г		2B	3	2										N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE				26	3	2										Z=0	•	•	•	•	•	•
Branch If Overflow Clear	BVC				28	3	2								Г		V = 0	•	•	•	•	•	•
Branch If Overflow Set	BVS				29	3	2					T					V = 1	•	•	•	•	•	•
Branch If Plus	BPL				2A	3	2					Г		Г	Г	Г	N = 0	•	•	•	•	•	•
Branch To Subroutine	BSR		Г		8D	6	2								П			•	•	•	•	•	•
Jump	JMP							6E	3	2	7E	3	3				See Special Operations-Figure 24	•	•	•	•	•	•
Jump To Subroutine	JSR	9D	5	2				ΑD	6	2	ВD	6	3		T	Г	1	•	•	•	•	•	•
No Operation	NOP												-	01	2	1		•	•	•	•	•	•
Return From Interrupt	RTI		1											ЗВ	10	1		1	1	1	1	1	1
Return From Subroutine	RTS		T							T				39	5	1	See Special Operations-Figure 24	•	•	•	•	•	•
Software Interrupt	SWI		T		Г			T			T		Г	3F	12	1	1	•	S	•	•	•	•
Wait For Interrupt	WAI		Т		T	T		T	Г	Γ	$\overline{}$	1		3E	9	1	1 .	•	•	•	•	•	•

**Table 12. Condition Code Register Manipulation Instructions** 

							Cond	lition	Code	Reg	ister
	l 1	nhere	nt			5	4	3	2	1	0
Operations	MNEM	Op	-	#	Boolean Operation	Н	1	N	Z	V	С
Clear Carry	CLC	0C	2	1	0 → C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	2	1	0-1	•	R	•	•	•	•
Clear Overflow	CLV	0A	2	1	0 <b>→</b> ∨	•	•	•	•	R	•
Set Carry	SEC	0D	2	1	1 → C	•	•	•	•	•	S
Set Interrupt Mask	SEI	0F	2	1	1 1	•	S	•	•	•	•
Set Overflow	SEV	0B	2	1.	1 → ∨	•	•	•	•	S	•
Accumulator A → CCR	TAP	06	2	1	A → CCR	1	1	1	1	1	1
CCR → Accumulator A	TPA	07	2	.1	CCR → A	•	•	•	•	•	•

### LEGEND

- Op Operation Code (Hexadecimal)
- ~ Number of MPU Cycles
- MSP Contents of memory location pointed to by Stack Pointer
  - # Number of Program Bytes
  - + Arithmetic Plus
  - Arithmetic Minus
  - Boolean AND
  - X Arithmetic Multiply+ Boolean Inclusive OR
  - Boolean Exclusive OR
  - M Complement of M
  - → Transfer Into
  - 0 Bit = Zero
  - 00 Byte = Zero

### CONDITION CODE SYMBOLS

- H Half-carry from bit 3
- I Interrupt mask
- N Negative (sign bit)
- Z Zero (byte)
- V Overflow, 2's complement
- C Carry/Borrow from MSB
- R Reset Always
- S Set Always
- ‡ Affected
- Not Affected

Table 13. Instruction Execution Times in E Cycles

		ADE	DRESSI	NG MOI	DE	
	Immediate	Direct	Extended	Indexed	Inherent	Relative
ABA	•	•	•	•	2	•
ABX	•	•	•	•	3	•
ADC	2	3	4	4	•	•
ADD	2 2 4	3	4	4	•	•
ADDD		3 3 5	6	6	•	•
AND	2	3	4	4	•	•
ASL	•	•	6	6	3	•
ASLD	•	•	•	•		•
ASR	•	•	6	6	2	•
BCC	•	•	•	•	•	3 3 3
BCS	•	•	•	•	•	3
BEQ	•	•	•	•	•	3
BGE	•	•	•	•	•	3
BGT	•	•	•	•	•	3 3 3
вні	•	•	•	•	•	3
BHS	•	•	•	•	•	3
BIT	2	3	4	4	•	•
BLE	•	•	•	•	•	3
BLO	•	•		•	•	3
BLS	•	•	•	•	•	3
BLT	•	•	•	•	•	3 3 3 3 3
BMI BNE	•	•	•	•	•	3
BPL				•		3
BRA						3
BRN						3
BSR						6
BVC						
BVS	•	•	•	-	•	3
CBA			•			ě
CLC			•		2	
CLI	•		•		2	
CLR	•	•	6	6	2	
CLV	•	•	•		2	
CMP	2	3	4	4	•	
COM	•	•	6	6	2	•
CPX	4	5	6	6	•	•
DAA	•	•	•	•	2	•
DEC	•	•	6	6	2 2	•
DES	•	•	•	•	3	•
DEX	•	•	•	•	3	•
EOR	2	3	4	4	•	•
INC	•	•	6	6	•	•
INS	•	•	•	•	3	•

		ADD	RESSIN	IG MO	DE	
	Immediate	Direct	Extended	Indexed	Inherent	Relative
INX JMP JSR LDA LDD LDS LDX LSL LSLD LSR LSRD MUL NEG NOP ORA PSH PSHX PUL PULX ROL ROT RTI RTS SBA SBC SEC SEI SEV STA STD STX SUB	2 3 3 3 3 3 3 3 4 4 4 4 4 4 4 4 4 4 4 4	5 3 4 4 4 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	3 6 4 5 5 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	3 6 4 5 5 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	3 2 3 2 3 10 2 2 10 5 2 2 2	
SUBD SWI TAB TAP TBA TPA TST TSX TXS WAI	2 4 •	5	6	6	12 2 2 2 2 2 2 2 3 3 9	•

Table 14. Cycle-By-Cycle Operation (Sheet 1 of 5)

Address Mode and		T	Cycle		R/W					
Inst	tructions	Cycles	#	Address Bus	Line	Data Bus				
IMMEDIAT	E									
ADC	EOR	2	1	Opcode Address	1	Opcode				
ADD	LDA		2	Opcode Address + 1	1	Operand Data				
AND	ORA									
BIT	SBC					•				
CMP	SUB									
LDS		3	1	Opcode Address	1	Opcode				
LDX			2	Opcode Address + 1	1	Operand Data (High Order Byte)				
LDD			3	Opcode Address + 2	1	Operand Data (Low Order Byte)				
CPX		4	1	Opcode Address	1	Opcode				
SUBD			2	Opcode Address + 1	1	Operand Data (High Order Byte)				
ADDD			3	Opcode Address + 2	1	Operand Data (Low Order Byte)				
			4	Address Bus FFFF	1	Low Byte of Restart Vector				
DIRECT										
ADC	EOR	3	1	Opcode Address	1	Opcode				
ADD	LDA		2	Opcode Address + 1	1	Address of Operand				
AND	ORA		3	Address of Operand	1 1	Operand Data				
BIT	SBC			,						
СМР	SUB									
STA		3	1	Opcode Address	1	Opcode				
			2	Opcode Address + 1	1	Destination Address				
			3	Destination Address	0	Data from Accumulator				
LDS		4	1	Opcode Address	1	Opcode				
LDX			2	Opcode Address + 1	1 1	Address of Operand				
LDD			3	Address of Operand	1	Operand Data (High Order Byte)				
			4 .	Operand Address + 1	1	Operand Data (Low Order Byte)				
STS		4	1	Opcode Address	1	Opcode				
STX			2	Opcode Address + 1	1	Address of Operand				
STD			3	Address of Operand	0	Register Data (High Order Byte)				
			4	Address of Operand + 1	0	Register Data (Low Order Byte)				
CPX		5	1	Opcode Address	1	Opcode				
SUBD			2	Opcode Address + 1	1	Address of Operand				
ADDD			3	Operand Address	1	Operand Data (High Order Byte)				
			4	Operand Address + 1	1 1	Operand Data (Low Order Byte)				
			5	Address Bus FFFF	1	Low Byte of Restart Vector				
JSR		5	1	Opcode Address	1	Opcode				
			2	Opcode Address + 1	1	Irrelevant Data				
			3	Subroutine Address	1	First Subroutine Opcode				
			4	Stack Pointer	0	Return Address (Low Order Byte)				
			5	Stack Pointer - 1	0	Return Address (High Order Byte)				

Table 14. Cycle-By-Cycle Operation (Sheet 2 of 5)

Addre	ss Mode and	T	Cycle		R/W	
ins	structions	Cycles	#	Address Bus	Line	Data Bus
EXTENDED	)					
JMP		3	1	Opcode Address	1	Opcode
		1	2	Opcode Address + 1	1	Jump Address (High Order Byte)
1		1	3	Opcode Address + 2	1	Jump Address (Low Order Byte)
ADC	EOR	4	1	Opcode Address	1	Opcode
ADD	LDA		2	Opcode Address + 1	1	Address of Operand
AND	ORA		3	Opcode Address + 2	[ 1 ]	Address of Operand (Low Order Byte)
BIT	SBC	1	4	Address of Operand	1 1	Operand Data
CMP	SUB					
STA		4	1	Opcode Address	1	Opcode
		1	2	Opcode Address + 1	1	Destination Address (High Order Byte)
			3	Opcode Address + 2	1	Destination Address (Low Order Byte)
			4	Operand Destination Address	0	Data from Accumulator
LDS		5	1	Opcode Address	1	Opcode
LDX		1	2	Opcode Address + 1	1 1	Address of Operand (High Order Byte)
LDD			3	Opcode Address + 2	1	Address of Operand (Low Order Byte)
			4	Address of Operand	1	Operand Data (High Order Byte)
			5	Address of Operand + 1	1 1	Operand Data (Low Order Byte)
STS		5	1	Opcode Address	1	Opcode
STX			2	Opcode Address + 1	1 1	Address of Operand (High Order Byte)
STD			3	Opcode Address + 2	1 1	Address of Operand (Low Order Byte)
			4	Address of Operand	0	Operand Data (High Order Byte)
		1 1	5	Address of Operand + 1	0	Operand Data (Low Order Byte)
ASL	LSR	6	1	Opcode Address	1	Opcode
ASR	NEG	1 1	2	Opcode Address + 1	1	Address of Operand (High Order Byte)
CLR	ROL		3	Opcode Address + 2	1	Address of Operand (Low Order Byte)
сом	ROR	1	4	Address of Operand	1	Current Operand Data
DEC	TST*		5	Address Bus FFFF	1 1	Low Byte of Restart Vector
INC		l	6	Address of Operand	0	New Operand Data
CPX		6	1	Opcode Address	1	Opcode
SUBD		1	2	Opcode Address + 1	1 1	Operand Address (High Order Byte)
ADDD			3	Opcode Address + 2	1	Operand Address (Low Order Byte)
			4	Operand Address	1	Operand Data (High Order Byte)
		1	5	Operand Address + 1	1 1	Operand Data (Low Order Byte)
		1 1	6	Address Bus FFFF	1	Low Byte of Restart Vector
JSR		6	1	Opcode Address	1	Opcode
		1 1	2	Opcode Address + 1	1	Address of Subroutine (High Order Byte)
			3	Opcode Address + 2	1 1	Address of Subroutine (Low Order Byte)
			4	Subroutine Starting Address	1 1	Opcode of Next Instruction
			5	Stack Pointer	0	Return Address (Low Order Byte)
			6	Stack Pointer – 1	0	Return Address (High Order Byte)

<sup>\*</sup>TST does not perform the write cycle during the sixth cycle. The sixth cycle is another address bus=\$FFFF

Table 14. Cycle-By-Cycle Operation (Sheet 3 of 5)

Address Mode and		Cycle		R/W	7			
Instructions	Cycles	#	Address Bus	Line	Data Bus			
INDEXED								
JMP	3	1	Opcode Address	1	Opcode			
		2	Opcode Address + 1	1	Offset			
		3	Address Bus FFFF	1	Low Byte of Restart Vector			
ADC EOR	4	1	Opcode Address	1	Opcode			
ADD LDA		2	Opcode Address + 1	1	Offset			
AND ORA		3	Address Bus FFFF	1	Low Byte of Restart Vector			
BIT SBC		4	Index Register Plus Offset	1	Operand Data			
CMP SUB					·			
STA	4	1	Opcode Address	1	Opcode			
		2	Opcode Address + 1	1	Offset			
		3	Address Bus FFFF	1	Low Byte of Restart Vector			
		4	Index Register Plus Offset	0	Operand Data			
LDS	5	1	Opcode Address	1	Opcode			
LDX		2	Opcode Address + 1	1	Offset			
LDD		3	Address Bus FFFF	1	Low Byte of Restart Vector			
		4	Index Register Plus Offset	1	Operand Data (High Order Byte)			
		5	Index Register Plus Offset + 1	1	Operand Data (Low Order Byte)			
STS	5	1	Opcode Address	1	Opcode			
STX	1 1	2	Opcode Address + 1	1	Offset			
STD		3	Address Bus FFFF	1	Low Byte of Restart Vector			
		4	Index Register Plus Offset	0	Operand Data (High Order Byte)			
		5	Index Register Plus Offset + 1	0	Operand Data (Low Order Byte)			
ASL LSR	6	1	Opcode Address	1	Opcode			
ASR NEG		2	Opcode Address + 1	1	Offset			
CLR ROL		3	Address Bus FFFF	1	Low Byte of Restart Vector			
COM ROR		4	Index Register Plus Offset	1	Current Operand Data			
DEC TST*	1 1	5	Address Bus FFFF	1	Low Byte of Restart Vector			
INC		6	Index Register Plus Offset	0	New Operand Data			
CPX	6	1	Opcode Address	1	Opcode			
SUBD		2	Opcode Address + 1	1	Offset			
ADDD		3	Address Bus FFFF	1	Low Byte of Restart Vector			
		4	Index Register + Offset	1	Operand Data (High Order Byte)			
		5	Index Register + Offset + 1	1 1	Operand Data (Low Order Byte)			
	1 1	6	Address Bus FFFF		Low Byte of Restart Vector			
JSR	6	1	Opcode Address	1	Opcode			
		2	Opcode Address + 1	1	Offset			
		3	Address Bus FFFF	1	Low Byte of Restart Vector			
	1 1	4	Index Register + Offset	1	First Subroutine Opcode			
		5	Stack Pointer	0	Return Address (Low Order Byte)			
	1 1	6	Stack Pointer – 1	0	Return Address (High Order Byte)			


<sup>\*</sup>TST does not perform the write cycle during the sixth cycle. The sixth cycle is another address bus=\$FFFF.


Table 14. Cycle-By-Cycle Operation (Sheet 4 of 5)

	ess Mode an	d		Cycle	A41 B	R/W	B. B.
	nstructions		Cycles	#	Address Bus	Line	Data Bus
INHEREN							
ABA ASL ASR	DAA DEC INC	SEC SEV	2	1 2	Opcode Address + 1	1	Opcode Opcode of Next Instruction
CBA CLC CLI	LSR NEG NOP	TAB TAP TBA					
CLR CLV COM	ROL ROR SBA	TPA TST					
ABX			3	1	Opcode Address	1	Opcode
				2	Opcode Address + 1 Address Bus FFFF	1 1	Irrelevant Data Low Byte of Restart Vector
ASLD			3	1	Opcode Address	1	Opcode
LSRD				2	Opcode Address + 1	1	Irrelevant Data
				3	Address Bus FFFF	1	Low Byte of Restart Vector
DES			3	1	Opcode Address	1	Opcode
INS			1	2	Opcode Address + 1	1	Opcode of Next Instruction
				3	Previous Stack Pointer Contents	1	Irrelevant Data
INX			3	1	Opcode Address	1	Opcode
DEX			İ	2	Opcode Address + 1	1	Opcode of Next Instruction
				3	Address Bus FFFF	1	Low Byte of Restart Vector
PSHA PSHB			3	1 2	Opcode Address	1	Opcode
POND				3	Opcode Address + 1 Stack Pointer	o	Opcode of Next Instruction Accumulator Data
TSX			3	1	Opcode Address	1	Opcode
137			3	2	Opcode Address + 1	1	Opcode Opcode of Next Instruction
				3	Stack Pointer	1	Irrelevant Data
TXS			3	1	Opcode Address	1	Opcode
17.0			Ŭ	2	Opcode Address + 1	1	Opcode of Next Instruction
			1	3	Address Bus FFFF	1	Low Byte of Restart Vector
PULA			4	1	Opcode Address	1	Opcode
PULB		1	-	2	Opcode Address + 1	1	Opcode of Next Instruction
				3	Stack Pointer	1	Irrelevant Data
				4	Stack Pointer + 1	1	Operand Data from Stack
PSHX		ı	4	1	Opcode Address	1	Opcode
				2	Opcode Address + 1	1	Irrelevant Data
		- 1	-	3	Stack Pointer Stack Pointer – 1	0	Index Register (Low Order Byte) Index Register (High Order Byte)
PULX			5	1		1	
PULA		- 1	9	2	Opcode Address Opcode Address + 1	1	Opcode Irrelevant Data
			- 1	3	Stack Pointer	1	Irrelevant Data
		- 1	-	4	Stack Pointer + 1	1	Index Register (High Order Byte)
			1	5	Stack Pointer + 2	1	Index Register (Low Order Byte)
RTS			5	1	Opcode Address	1	Opcode
			Ì	2	Opcode Address + 1	1	Irrelevant Data
				3	Stack Pointer	1	Irrelevant Data
				4	Stack Pointer + 1	1	Address of Next Instruction (High Order Byte)
				5	Stack Pointer + 2	1	Address of Next Instruction (Low Order Byte)
WAI			9	1	Opcode Address	1	Opcode
		1		2 3	Opcode Address + 1 Stack Pointer	1 0	Opcode of Next Instruction Return Address (Low Order Byte)
				4	Stack Pointer Stack Pointer – 1	0	Return Address (High Order Byte)
				5	Stack Pointer – 2	ő	Index Register (Low Order Byte)
				6	Stack Pointer – 3	ō	Index Register (High Order Byte)
				7	Stack Pointer – 4	0	Contents of Accumulator A
		1		8	Stack Pointer - 5	0	Contents of Accumulator B
				9	Stack Pointer – 6	0	Contents of Condition Code Register

TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 5 of 5)

Address Mode and		Cycle		R/W	
Instructions	Cycles		Address Bus	Line	Data Bus
INHERENT				لـــــــــــــــــــــــــــــــــــــ	
MUL	10	1	Opcode Address	1	Opcode
	"	2	Opcode Address + 1	1 1	Irrelevant Data
	١.	3	Address Bus FFFF	1	Low Byte of Restart Vector
	1	4	Address Bus FFFF	1	Low Byte of Restart Vector
	1	5	Address Bus FFFF	1 1	Low Byte of Restart Vector
		6	Address Bus FFFF	1 1	Low Byte of Restart Vector
		7	Address Bus FFFF	11	Low Byte of Restart Vector
	1	8	Address Bus FFFF	1 1	Low Byte of Restart Vector
		9	Address Bus FFFF	1 1	Low Byte of Restart Vector
	1	10	Address Bus FFFF	11	Low Byte of Restart Vector
RTI	10	1	Opcode Address	1	Opcode
1111	10	2	Opcode Address + 1	i	Irrelevant Data
	1	3	Stack Pointer	1 1	Irrelevant Data
		4	Stack Pointer + 1		Contents of Condition Code Register from Stack
	1	5	Stack Pointer + 2	1 1	Contents of Accumulator B from Stack
		6	Stack Pointer + 3	1	Contents of Accumulator A from Stack
		7	Stack Pointer + 4		Index Register from Stack (High Order Byte)
	1	8	Stack Pointer + 5	1 1	Index Register from Stack (Low Order Byte)
	1	9	Stack Pointer + 6		Next Instruction Address from Stack (High Order Byte)
		10	Stack Pointer + 7	1 1	Next Instruction Address from Stack (Fight Order Byte)
OVA II	10			1	
SWI	12	1	Opcode Address	1 1	Opcode
	]	2	Opcode Address + 1		Irrelevant Data
		3	Stack Pointer	0	Return Address (Low Order Byte)
	1	4	Stack Pointer – 1	0	Return Address (High Order Byte)
	1	5	Stack Pointer – 2	0	Index Register (Low Order Byte)
	1	6	Stack Pointer – 3	0	Index Register (High Order Byte)
		7	Stack Pointer – 4	0	Contents of Accumulator A
	1	8	Stack Pointer – 5	0	Contents of Accumulator B
	1	9	Stack Pointer – 6	0	Contents of Condition Code Register
	1	10	Stack Pointer – 7	1 1	Irrelevant Data
		11	Vector Address FFFA (Hex)	1 1	Address of Subroutine (High Order Byte)
	<u> </u>	12	Vector Address FFFB (Hex)	1	Address of Subroutine (Low Order Byte)
RELATIVE					
BCC BHT BNE BLO	3	1	Opcode Address	1	Opcode
BCS BLE BPL BHS		2	Opcode Address + 1	1	Branch Offset
BEQ BLS BRA BRN		3	Address Buss FFFF	1	Low Byte of Restart Vector
BGE BLT BVC					·
BGT BMI BVS	]				
BSR	6	1	Opcode Address	1	Opcode
		2	Opcode Address + 1		Branch Offset
		3	Address Bus FFFF	1 1	Low Byte of Restart Vector
		4	Subroutine Starting Address	1	Opcode of Next Instruction
		5	Stack Pointer	o	Return Address (Low Order Byte)
	l	6	Stack Pointer – 1	0	Return Address (High Order Byte)
		L	O LOCK TOTAL CO	L U	





Legend:

RTN = Address of next instruction in Main Program to be executed upon return from subroutine

RTNH = Most significant byte of Return Address

RTN<sub>L</sub> = Least significant byte of Return Address

→ = Stack Pointer After Execution

K = 8-bit Unsigned Value

Figure 24. Special Operations



#### ORDERING INFORMATION

The following information is required when ordering a custom MCU. The information may be transmitted to Motorola using the following media:

MDOS, disk file

PC-DOS disk file (360K)

EPROM(s) Two 2516 or 2716,or a single 2532, 2732, or MC68701U4

To initiate a ROM pattern for the MCU, it is necessary to first contact the local field-service office, sales person, or Motorola representative.

#### FLEXIBLE DISKS

Several types of flexible disks (MDOS<sup>®</sup> or PC-DOS disk file) may be submitted for pattern generation. They should be programmed with the customer's program, using positive logic sense for address and data. The diskette should be clearly labeled with the customer's name, date, project or product name, and the filename containing the pattern.

In addition to the program pattern, a file containing the program source code listing can be included. This data will be kept confidential and used to expedite the process in case of any difficulty with the pattern file.

#### **MDOS Disk File**

MDOS is Motorola's disk operating system available on the EXORciser development system. The disk media submitted must be a single-sided, single-density, 8-inch, MDOS-compatible floppy diskette. The diskette must contain the minimum set of MDOS system files in addition to the pattern file.

The .LO output of the M6801 cross assembler should be furnished. In addition, the file must be produced using the ROLLOUT command, so that it contains the absolute image of the M6801 memory. The entire memory image of both program and data space must be included. All unused bytes, including those in the user space, must be set to logic zero.

### **PC-DOS Disk File**

PC-DOS is IBM® personal computer disk operating system. Submitted disk media must be standard-density (360K), double-sided, 5-1/4-inch-compatible floppy diskette. The diskette must contain the object file code in Motorola's S-record format. The S-record format is a chracter-based object file format generated by M6801 cross assemblers and linkers on IBM PC-style machines.

#### **EPROMS**

Two K of EPROM are necessary to contain the entire MC6801U4 program. Two 2516 or 2716 type EPROMS, a

single 2532 or 2732 type EPROM, or an MC68701U4 can be submitted for pattern generation. The EPROM is programmed with the customer program, using positive logic sense for address and data. Submissions on two EPROMs must be clearly marked. All unused bytes, including the user's space, must be set to zero.

Whether the MC6801U4 MCU ROM pattern is submitted on a single 2532 or 2732 type EPROM, an MC68701U4, or on two 2516 or 2716 type EPROMs, memory map addressing is one-for-one. When using a single 2532 or 2732 EPROM, the ROM pattern to be copied runs from EPROM address \$000 to \$FFF. If an MC68701U4 is used, the ROM map runs from \$F000 to \$FFFF. If a pair of 2516 or 2716 type EPROMs is used, then they must be clearly marked; the data-space ROM runs from EPROM address \$000 to \$7FF, and the program-space ROM from \$7FF to \$FFF.

For shipment to Motorola, EPROMs should be placed in a conductive IC carrier and packed securely. Styrofoam is not acceptable for shipment.

## **VERIFICATION MEDIA**

All original pattern media, EPROMs or floppy disks, are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked and the verification form should be completed, signed, and returned to Motorola. The signed verification form constitutes the contractual agreement for the creation of the customer mask. To aid in the verification process, Motorola will program customer-supplied blank EPROM(s) or DOS disks from the data file used to create the custom mask.

### **ROM VERIFICATION UNITS (RVUs)**

Ten MCUs containing the customer's ROM pattern will be sent for program verification. These units will have been made using the custom mask, but are for the purpose of ROM verification only. For expediency, the MCUs are unmarked, packaged in ceramic, and tested with five volts at room temperature. These RVUs are free with the minimum-order quantity, but are not production parts. These RVUs are not guaranteed by Motorola Quality Assurance.

## ORDERING INFORMATION

The following table provides generic information pertaining to the package type and temperatue for the MC6801 and MC6803. These MCU devices are available in 40-pin CERDIP and plastic dual-in-line (DIP) packages.

MDOS is a trademark of Motorola Inc.

IBM is a registered trademark of International Business Machines Corporation.

## **MECHANICAL DATA AND ORDERING INFORMATION**


The following table provides generic information pertaining to the package type and temperatue for the MC6801

and MC6803. These MCU devices are available in 40-pin CERDIP and plastic dual-in-line (DIP) packages.

## **GENERIC INFORMATION**

Package Type	Frequency (MHz)	Temperature	Part Number
Cerdip	1.0	0° to 70°C	MC6801U4S1
(S Suffix)	1.0	- 40° to 85°C	MC6801U4CS1
	1.25	0° to 70°C	MC6801U4S1-1
	1.25	-40° to 85°C	MC6801U4CS1-1
	1.0	0° to 70°C	MC6803U4S
	1.0	-40° to 85°C	MC6803U4CS
	1.25	0° to 70°C	MC6803U4S-1
	1.25	-40° to 85°C	MC6803U4CS-1
Plastic	1.0	0° to 70°C	MC6801U4P1
(P Suffix)	1.0	-40° to 85°C	MC6801U4CP1
	1.25	0° to 70°C	MC6801U4P1-1
	1.25	-40° to 85°C	MC6801U4CP1-1
	1.0	0° to 70°C	MC6803U4P
	1.0	-40° to 85°C	MC6803U4CP
	1.25	0° to 70°C	MC6803U4P-1
	1.25	-40° to 85°C	MC6803U4CP-1

## PIN ASSIGNMENT



# MC68701

# Advance Information


# MC68701 Microcontroller Unit (MCU)

The MC68701 is an 8-bit single-chip EPROM microcontroller unit (MCU) which significantly enhances the capabilities of the M6800 Family of parts. It can be used in production systems to allow for easy firmware changes with minimum delay or it can be used to emulate the MC6801/MC6803 for software development. It includes an upgraded M6800 microprocessor unit (MPU) with upward source and object code compatibility. Execution times of key instructions have been improved and several new instructions have been added including an unsigned multiply. The MCU can function as a monolithic microcomputer or can be expanded to a 64K byte address space. It is TTL compatible and requires one +5 volt power supply for nonprogramming operation. An additional Vpp power supply is needed for EPROM programming. On-chip resoources include 2048 bytes of EPROM, 128 byte of RAM, Serial Communications Interface (SCI), parallel I/O, and a three function Programmable Timer. A summary of MCU features includes:

- Enhanced MC6800 Instruction Set
- 8×8 Multiply Instruction
- Serial Communications Interface (SCI)
- Upward Source and Object Code Compatibility with the MC6800
- 16-Bit Three-Function Programmable Timer
- Single-Chip or Expanded Operation to 64K Byte Address Space
- Bus Compatibility with the M6800 Family
- 2048 Bytes of UV Erasable, User Programmable ROM (EPROM)
- 128 Bytes of RAM (64 Bytes Retainable on Powerdown)
- 29 Parallel I/O and Two Handshake Control Lines
- Internal Clock Generator with Divide-by-Four Output
- −40 to 85°C Temperature Range

This document contains information on a new product. Specifications and information herein are subject to change without notice.

#### MC68701 MICROCOMPUTER BLOCK DIAGRAM



## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3  to  +7.0	V
Input Voltage	Vin	-0.3 to $+7.0$	V
Operating Temperature Range MC68701 MC68701C	ТА	T <sub>L</sub> to T <sub>H</sub> 0 to 70 – 40 to 85	°C
Storage Temperature Range	T <sub>stg</sub>	0 to 85	°C

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Rating
Thermal Resistance	ALθ		°C/W
Ceramic Package		50	ĺ
Cerdip Package		50	

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that Vin and Vout be constrained to the range  $V_{SS} \le (V_{in} \text{ or } V_{out}) \le V_{CC}$ . Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either VSS or VCC)

#### POWER CONSIDERATIONS

The average chip-junction temperature, T<sub>J</sub>, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \cdot \theta_{JA}) \tag{1}$$

where:

= Ambient Temperature, °C  $T_{\Delta}$ = Package Thermal Resistance,  $\theta_{JA}$ Junction-to-Ambient, °C/W

 $P_{D}$ 

 $= P_{INT} + P_{PORT}$   $= I_{CC} \times V_{CC}, Watts - Chip Internal Power$  = Port Power Dissipation,PINT

PPORT Watts - User Determined

For most applications PPORT<PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:  $P_D = K \div (T_J + 273^{\circ}C)$ 

$$P_D = K - (T_1 + 273^{\circ}C)$$
 (2)

Solving equations (1) and (2) for K gives:

$$K = P_D \cdot (T_A + 273^{\circ}C) + \theta_{JA} \cdot P_D^2$$
(3)

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known TA. Using this value of K, the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA

**CONTROL TIMING** ( $V_{CC} = 5.0 \text{ V } \pm 5\%$ ,  $V_{SS} = 0 \text{ to } 70^{\circ}\text{C}$ )

Characteristic	Comp. al	MC68701		MC68701-1		MC68B701		Unit
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Frequency of Operation	fo	0.5	1.0	0.5	1.25	0.5	2.0	MHz
Crystal Frequency	fXTAL	2.0	4.0	2.0	5.0	2.0	8.0	MHz
External Oscillator Frequency	4f <sub>O</sub>	2.0	4.0	2.0	5.0	2.0	8.0	MHz
Crystal Oscillator Start Up Time	t <sub>rc</sub>	_	100.	_	100	_	100	ms
Processor Control Setup Time	tPCS	200	_	170	_	110	_	ns

DC ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5.0 \text{ Vdc } \pm 5\%$ ,  $V_{SS} = 0$ ,  $T_A = T_L$  to  $T_H$ , unless otherwise noted)

	,			MC68701		MC68701C			
Characteristic		Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Input High Voltage	RESET Other Inputs*	ViH	V <sub>SS</sub> + 4.0 V <sub>SS</sub> + 2.0	_	V <sub>CC</sub>	V <sub>SS</sub> +4.0 V <sub>SS</sub> +2.2	-	V <sub>CC</sub>	V
Input Low Voltage	RESET Other Inputs*	VIL	V <sub>SS</sub> -0.3 V <sub>SS</sub> -0.3	_	V <sub>SS</sub> +0.4 V <sub>SS</sub> +0.8	V <sub>SS</sub> - 0.3 V <sub>SS</sub> - 0.3	_	V <sub>SS</sub> +0.4 V <sub>SS</sub> +0.8	V
Input Current, See Note (V <sub>in</sub> = 0 to 2.4 V)	Port 4 SC1	lin	_	_	0.6 1.0	-	_	1.0 1.6	mA
Input Current (V <sub>in</sub> = 0 to 5.25 V)	NMI, IRQ1	lin	_	1.5	2.5	-	1.5	5	μΑ
Input Current $(V_{in} = 0 \text{ to } 0.4 \text{ V})$ $(V_{in} = 4.0 \text{ V to } V_{CC})$	RESET/V <sub>PP</sub>	l <sub>in</sub>	_	-2.0	_ 8.0	_	-2.0 -	_ 8.0	mA
Hi-Z (Off State) Input Current (V <sub>in</sub> =0.5 to 2.4 V)	Ports 1, 2, and 3	<sup>I</sup> TSI		2	10	_	2	20	μΑ
Output High Voltage $(I_{Load} = -65 \mu A, V_{CC} = Min)$ $(I_{Load} = -100 \mu A, V_{CC} = Min)$	Port 4, SC1, SC2 Other Outputs	Vон	V <sub>SS</sub> +2.4 V <sub>SS</sub> +2.4	_	_ _	V <sub>SS</sub> + 2.4 V <sub>SS</sub> + 2.4	_	_ _	٧
Output Low Voltage  Load = 2.0 mA, VCC = Min)	All Outputs	V <sub>OL</sub>	-	_	V <sub>SS</sub> +0.5	_	_	V <sub>SS</sub> +0.6	V
Darlington Drive Current $(V_0 = 1.5 \text{ V})$	Port 1	Гон	1.0	2.5	10.0	1.0	2.5	10.0	mA
Internal Power Dissipation (Measured at $T_A = T_L$ in Steady-	State Operation)	PINT	<b>-</b> ,		1500	·	_	1500	mW
Input Capacitance $(V_{in} = 0, T_A = 25$ °C, $f_0 = 1$ MHz)	Port 3, Port 4, SC1 Other Inputs	C <sub>in</sub>	_	_	12.5 10.0	-	_	12.5 10.0	рF
V <sub>CC</sub> Standby	Powerdown Powerup	V <sub>SBB</sub> V <sub>SB</sub>	4.0 4.75	=	5.25 5.25	4.0 4.75	_	5.25 5.25	V
Standby Current	Powerdown	ISBB			6.0	_	_	8.0	mΑ
Programming Time Per Byte (TA =	25°C)	tpp	25		50	25		50	ms
Programming Voltage (T <sub>A</sub> = 25°C)		VPP	20.0	21.0	22.0	20.0	21.0	22.0	٧
Programming Current (VRESET = Vpp, TA = 25°C)		IPP	_	30	50		30	50	mA


<sup>\*</sup>Except mode programming levels; see Figure 15.

NOTE: RESET/VPP I<sub>in</sub> differs from MC6801 and MC6803 values.

# PERIPHERAL PORT TIMING (Refer to Figures 3-6)


Characteristic	Symbol	MC6	8701	MC68701-1		MC68B701		Unit
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Peripheral Data Setup Time	tPDSU	200	_	200	_	100	_	ns
Peripheral Data Hold Time	<sup>t</sup> PDH	200	_	200	_	100	_	ns
Delay Time, Enable Positive Transition to OS3 Negative Transition	tOSD1	_	350	_	350	_	250	ns
Delay Time, Enable Positive Transition to OS3 Positive Transition	tOSD2	_	350	_	350	_	250	ns
Delay Time, Enable Negative Transition to Peripheral Data Valid	tPWD	_	350	<b>—</b>	350	_	250	ns
Delay Time, Enable Negative Transition to Peripheral CMOS Data Valid	tcMos	_	2.0		2.0	_	2.0	μs
Input Strobe Pulse Width	tPWIS	200	_	200	_	100	_	ns
Input Data Hold Time	tін	50	_	50	_	30	_	ns
Input Data Setup Time	tıs	20	_	20	_	20	_	ns

# FIGURE 1 — DATA SETUP AND HOLD TIMES (MPU READ)



\*Port 3 Non-Latched Operation (LATCHE ENABLE = 0)


FIGURE 2 — DATA SETUP AND HOLD TIMES (MPU WRITE)



## NOTES:


- 1. 10 k Pullup resistor required for Port 2 to reach 0.7 VCC
- 2. Not applicable to P21
- 3. Port 4 cannot be pulled above VCC

FIGURE 3 — PORT 3 OUTPUT STROBE TIMING (SINGLE-CHIP MODE)




\*Access matches Output Strobe Select (OSS=0, a read; OSS=1, a write)

FIGURE 4 — PORT 3 LATCH TIMING (SINGLE-CHIP MODE)




NOTE: Timing measurements are referenced to a low voltage of 0.8 volts and a high voltage of 2.0 volts unless otherwise noted.

FIGURE 5 - CMOS LOAD



### FIGURE 6 - TIMING TEST LOAD PORTS 1, 2, 3, 4




C=90 pF for P30-P37, P40-P47, E, SC1, SC2 =30 pF for P10-P17, P20-P24 R=37 kG for P40-P47, SC1, SC2, =24 kG for P10-P17, P20-P24, P30-P37, E

BUS TIMING (See Notes 2 and 3)

ldent	01	0	MC6	8701	MC68	3701-1	MC68B701		Unit
Number	Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
1	Cycle Time	t <sub>cyc</sub>	1.0	2.0	0.8	2.0	0.5	2.0	μs
2	Pulse Width, E Low	PWEL	430	1000	360	1000	210	1000	ns
3	Pulse Width, E High	PWEH	450	1000	360	1000	220	1000	ns
4	Clock Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>	_	25	_	25	_	20	ns
9	Address Hold Time	tAH	20	_	20	_	10	_	ns
- 12	Non-Muxed Address Valid Time to E*	tAV	200	_	150	_	70	_	ns
17	Read Data Setup Time	tDSR	80	_	70	_	40	_	ns
18	Read Data Hold Time	<sup>t</sup> DHR	10	_	10	_	10	_	ns
19	Write Data Delay Time	tDDW	_	225	_	200	_	120	ns
21	Write Data Hold Time	tDHW	20	_	20	_	10	_	ns
22	Multiplexed Address Valid Time to E Rise*	tAVM	200	_	150	_	80	_	ns
24	Multiplexed Address Valid Time to AS Fall*	tASL	60	_	50	_	20	_	ns
25	Multiplexed Address Hold Time	tAHL	20	_	20	_	10	_	ns
26	Delay Time, E to AS Rise*	tASD	90**	_	70**	_	45**	_	ns
27	Pulse Width, AS High*	PWASH	220		170	_	110	_	ns
28	Delay Time, AS to E Rise*	tASED	90	_	70	_	45	_	ns
29	Usable Access Time*	tACC	595		465		270	_	ns

<sup>\*</sup>At specified cycle time.

<sup>\*\*</sup>t<sub>ASD</sub> parameters listed assume external TTL clock drive with 50% ±5% duty cycle. Devices driven by an external TTL clock with 50% ±1% duty cycle or which use a crystal have the following t<sub>ASD</sub> specification: 100 nanoseconds minimum (1.0 MHz devices), 80 nanoseconds minimum (1.25 MHz devices), 50 nanoseconds minimum (2.0 MHz devices).



## NOTES:

- 1. Voltage levels shown are V<sub>L</sub>≤0.5 V, V<sub>H</sub>≥2.4 V, unless otherwise specified.
- 2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified.
- 3. Usable access time is computed by 12+3-17+4.
- 4. Memory devices should be enabled only during E high to avoid port 3 bus contention.

### INTRODUCTION

The MC68701 is an 8-bit monolithic microcomputer which can be configured to function in a wide variety of applications. The facility which provides this extraordinary flexibility is its ability to be hardware programmed into eight different operating modes. The operating mode controls the configuration of 18 of the 40 MCU pins, available on-chip resources, memory map, location (internal or external) of interrupt vectors, and type of external bus. The configuration of the remaining 22 pins is not dependent on the operating mode

Twenty-nine pins are organized as three 8-bit ports and one 5-bit port. Each port consists of at least a Data Register and a write-only Data Direction Register. The Data Direction Register is used to define whether corresponding bits in the Data Register are configured as an input (clear) or output (set)

The term "port," by itself, refers to all of the hardware associated with the port. When the port is used as a "data port" or "I/O port," it is controlled by the port Data Direction Register and the programmer has direct access to the port pins using the port Data Register. Port pins are labled as Pij where i identifies one of four ports and j indicates the particular bit

The Microprocessor Unit (MPU) is an enhanced MC6800 MPU with additional capabilities and greater throughput. It is upward source and object code compatible with the

MC6800. The programming model is depicted in Figure 8 where Accumulator D is a concatenation of Accumulators A and B. A list of new operations added to the M6800 instruction set are shown in Table 1.

The basic difference between the MC6801 and the MC68701 is that the MC6801 has an onboard ROM while the MC68701 has an onboard EPROM. The MC68701 is pin and code compatible with the MC6801 and can be used to emulate the MC6801, allowing easy software development using the onboard EPROM. Software developed using the MC68701 can then be masked into the MC6801 ROM.

In order to support the onboard EPROM, the MC68701 differs from the MC6801 as follows:

- Mode 0 in the MC6801 is a test mode only, while in the MC68701 Mode 0 is also used to program the onboard EPROM and has interrupt vectors at \$BFF0-\$BFFF rather than \$FFF0-\$FFFF.
- (2) The MC68701 RAM/EPROM Control Register has two bits used to control the EPROM in Mode 0 that are not defined in the MC6801 RAM Control Register.
- (3) The RESET/Vpp pin in the MC68701 is dual purpose, used to supply EPROM power as well as to reset the device; while in the MC6801 the pin is called RESET and is used only to reset the device.




FIGURE 8 — MC68701/6801/6803 PROGRAMMING MODEL

#### TABLE 1 NEW INSTRUCTIONS

Instruction	Description
ABX	Unsigned addition of Accumulator B to Index Register
ADDD	Adds (without carry) the double accumulator to memory and leaves the sum in the double accumulator
ASLD or LSLD	Shifts the double accumulator left (towards MSB) one bit; the LSB is cleared and the MSB is shifted into the C-bit
внѕ	Branch if Higher or Same; unsigned conditional branch (same as BCC)
BLO	Branch if Lower; Unsigned conditional branch (same as BCS)
BRN	Branch Never
JSR	Additional addressing mode: direct
LDD	Loads double accumulator from memory
LSL	Shifts memory or accumulator left (towards MSB) one bit; the LSB is cleared and the MSB is shifted into the C-bit (same as ASL)
LSRD	Shifts the double accumulator right (towards LSB) one bit; the MSB is cleared and the LSB is shifted into the C-bit
MUL	Unsigned multiply, multiplies the two accumulators and leaves the product in the double accumulator
PSHX	Pushes the Index Register to stack
PULX	Pulls the Index Register from stack
STD	Stores the double accumulator to memory
SUBD	Subtracts memory from the double accumulator and leaves the difference in the double accumulator
CPX	Internal processing modified to permit its use with any conditional branch instruction

#### OPERATING MODES

The MCU provides eight different operating modes which are selectable by hardware programming and referred to as Mode 0 through Mode 7. The operating mode controls the memory map, configuration of Port 3, Port 4, SC1, SC2, and the physical location of interrupt vectors.

#### **FUNDAMENTAL MODES**

The eight MCU modes can be grouped into three fundamental modes which refer to the type of bus it supports: Single Chip, Expanded Non-Multiplexed, and Expanded Multiplexed. Modes 4 and 7 are single chip modes. Mode 5 is the expanded non-multiplexed mode, and the remaining modes are expanded multiplexed modes. Table 2 summarizes the characteristics of the operating modes.

## Single-Chip Modes (4, 7)

In the Single-Chip Mode, the four MCU ports are configured as parallel input/output data ports, as shown in Figure 9. The MCU functions as a monolithic microcomputer in these two modes without external address or data buses. A maximum of 29 I/O lines and two Port 3 control lines are provided. Peripherals or another MCU can be interfaced to Port 3 in a loosely coupled dual processor configuration, as shown in Figure 10.

In Single-Chip Test Mode (4), the RAM responds to \$XX80 through \$XXFF and the EPROM is removed from the internal address map. A test program must first be loaded into the RAM using modes 0, 1, 2, or 6. If the MCU is reset and then programmed into Mode 4, execution will begin at \$XXFE:XXFF. Mode 5 can be irreversibly entered from Mode 4 without asserting RESET by setting bit 5 of the Port 2 Data Register. This mode is used primarily to test Ports 3 and 4 in the Single-Chip and Non-Multiplexed Modes.

## TABLE 2 — SUMMARY OF MC68701 OPERATING MODES

#### Common to all Modes:

Reserved Register Area

Port 1

Port 2

Programmable Timer

Serial Communications Interface

## Single Chip Mode 7

128 bytes of RAM; 2048 bytes of EPROM

Port 3 is a parallel I/O port with two control lines

Port 4 is a parallel I/O port

SC1 is Input Strobe 3 (IS3) SC2 is Output Strobe 3 (OS3)

## Expanded Non-Multiplexed Mode 5

128 bytes of RAM; 2048 bytes of EPROM 256 bytes of external memory space

Port 3 is an 8-bit data bus

Port 4 is an input port/address bus

SC1 is Input/Output Select (IOS)

SC2 is Read/Write (R/W)

## Expanded Multiplexed Modes 1, 2, 3, 6

Four memory space options (64K address space):

- (1) No internal RAM or EPROM (Mode 3)
- (2) Internal RAM, no EPROM (Mode 2)
- (3) Internal RAM and EPROM (Mode 1)
- (4) Internal RAM, EPROM with partial address bus (Mode 6)

Port 3 is a multiplexed address/data bus

Port 4 is an address bus (inputs/address in Mode 6)

SC1 is Address Strobe (AS)

SC2 is Read/Write (R/W)

## Test Mode 4

- (1) May be changed to Mode 5 without going through Reset
- (2) May be used to test Ports 3 and 4 as I/O ports

## Expanded Multiplexed Mode 0

- (1) Internal RAM and EPROM
- (2) External interrupt vectors located at \$BFF0-\$BFFF
- (3) Used to program EPROM

FIGURE 9 - SINGLE-CHIP MODE

## FIGURE 10 - SINGLE-CHIP DUAL PROCESSOR CONFIGURATION





FIGURE 11 - EXPANDED NON-MULTIPLEXED CONFIGURATION



#### Expanded Non-Multiplexed Mode (5)

A modest amount of external memory spce is provided in the Expanded Non-Multiplexed Mode while significat on-chip resources are retained. Port 3 functions as an 8-bit bidirectional data bus and Port 4 is configured initially as an input data port. Any combination of the eight least-significant address lines may be obtained by writing to the Port 4 Data Direction Register. Stated alternatively, any combination of A0 to A7 may be provided while retaining the remainder as input data lines. Internal pullup resistors are intended to pull the Port 4 lines high until the port is configured.

Figure 11 illustrates a typical system configuration in the Expanded Non-Multiplexed Mode. The MCU interfaces directy with M6800 Family parts and can access 256 bytes of external address space at \$100 through \$1FF. IOS provides an address decode of external memory (\$100-\$1FF) and can be used as a memory page select or chip select line.

## Expanded-Multiplexed Modes (0, 1, 2, 3, 6)

In the Expanded-Multiplexed Modes, the MCU has the ability to access a 64K bytes memory space. Port 3 functions as a time multiplexed address/data bus with address valid on the negative edge of Address Strobe (AS), and data valid while E is high. In Modes 0 to 3, Port 4 provides address lines A8 to A15. In Mode 6, however, Port 4 is initially configured at RESET as an input data port. The Port 4 Data Direction Register can then be changed to provide any combination of address lines, A8 to A15. Stated alternatively, any subset of A8 to A15 can be provided while retaining the remaining Port 4 lines as input data lines. Internal pullup resistors pull the Port 4 lines high until software configures the port.

Figure 12 depicts a typical configuration for the Expanded-Multiplexed Modes. Address Strobe can be used to control a transparent D-type latch to capture addresses A0 to A7, as shown in Figure 13. This allows Port 3 to function as a Data Bus when E is high.

In Mode 0, the internal and external data buses are connected: there must therefore be no memory map overlap in order to avoid potential bus conflicts. Mode 0 is used to program the onboard EPROM. All interrupt vectors are external in this mode and are located at \$BFF0-\$BFFF.

#### PROGRAMMING THE MODE

The operating mode is determined at  $\overline{\text{RESET}}$  by the levels asserted on P22, P21, and P20. These levels are latched into PC2, PC1, and PC0 of the program control register on the positive edge of RESET. The operating mode may be read from the Port 2 Data Register as shown below, and programming levels and timing must be met as shown in Figure 14. A brief outline of the operating modes is shown in Table 3.

#### PORT 2 DATA REGISTER

7	6	5	4	3	2	1	0	
PC2	PC1	PC0	P24	P23	P22	P21	P20	\$0003

Circuitry to provide the programming levels is dependent primarily on the normal system usage of the three pins. If configured as outputs, the circuits shown in Figure 15 may be used; otherwise, three-state buffers can be used to provide isolation while programming the mode. Note that if diodes are used to program the mode, the diode forward voltage drop must not exceed the VMPDD minimum.

#### MEMORY MAPS

The MCU can provide up to 64K byte address space depending on the operating mode. A memory map for each operating mode is shown in Figure 16. The first 32 locations of each map are reserved for the MCU internal registers as shown in Table 4, with exceptions as indicated.

TABLE 3 - MODE SELECTION SUMMARY

Mode	P22 PC2	P21 PC1	P20 PC0	EPROM	RAM	Interrupt Vectors	Bus Mode	Operating Mode
7	н	н	н	1		1	1	Single Chip
6	Н	Н	L	1	l	ı	MUX <sup>(5, 6)</sup>	Multiplexed/Partial Decode
5	н	L	н	Ī	ı	1	NMUX <sup>(5, 6)</sup>	Non-Multiplexed/Partial Decode
4	н	L	L	l <sup>(2)</sup>	j(1)	1	1	Single Chip Test
3	L	н	. н	E	Е	E	MUX <sup>(4)</sup>	Multiplexed/No RAM or EPROM
2	L	н	L	E	- 1	E	MUX <sup>(4)</sup>	Multiplexed/RAM
1	L	L	н	1	1	Ε	MUX <sup>(4)</sup>	Multiplexed/RAM and EPROM
0	L	L	L	1	ī	J(3)	MUX <sup>(4)</sup>	Multiplexed/Programming

#### Legend:

I — Internal

E — External

MUX - Multiplexed NMUX - Non-Multiplexed


L - Logic "0"

H - Logic "1"

#### Notes:

- (1) Internal RAM is addressed at \$XX80
- (2) Internal EPROM is disabled
- (3) Interrupt vectors located at \$BFF0-\$BFFF
- (4) Addresses associated with Ports 3 and 4 are considered external in Modes 0.
- (5) Addresses associated with Port 3 are considered external in Modes 5 and 6
- (6) Port 4 default is user data input; address output is optional by writing to Port 4 **Data Direction Register**

FIGURE 12 — EXPANDED MULTIPLEXED CONFIGURATION




NOTE: To avoid data bus (Port 3) contention in the expanded multiplexed modes, memory devices should be enabled only during E high time.

Port 3
Address/Data

Pota Address/Data

Address Data Do-D7

## FIGURE 14 - MODE PROGRAMMING TIMING




## MODE PROGRAMMING (Refer to Figure 14)

Characteristic	Symbol	Min	Тур	Max	Unit
Mode Programming Input Voltage Low for T <sub>A</sub> =0 to 70°C	VMPL	_	-	1.8	V
Mode Programming Input Voltage High	VMPH	4.0			V
Mode Programming Diode Differential for TA = 0 to 70°C	VMPDD	0.6	_	_	V
RESET Low Pulse Width	PWRSTL	3.0	_		E-Cycles
Mode Programming Set-Up Time	tMPS	2.0	_		E-Cycles
Mode Programming Hold Time <u>RESET</u> Rise Time≥1 μs <u>RESET</u> Rise Time<1 μs	tMPH	0 100	_	_	ns

Note: For  $T_A = -40$  to 85°C, Maximum  $V_{MPL} = 1.7$ , and Minimum  $V_{MPDD} = 0.4$ .

## FIGURE 15 - TYPICAL MODE PROGRAMMING CIRCUIT



#### Notes:

- Mode 0 as shown (switches closed).
- 2. R1 = 10k ohms (typical).
- 3. The RESET time constant is equal to RC where R is the equivalent parallel resistance of R2 and the number of resistors (R1) placed in the circuit by closed mode control switches.
- 4. D = 1N914, 1N4001 in the 0 to  $70^{\circ}$ C range D = 1N270, MBD201 in the -40 to  $85^{\circ}$ C range
- 5. If V = V<sub>CC</sub>, the R2 = 50 ohms (typical) to meet V<sub>IH</sub> for the RESET/V<sub>PP</sub> pin. V = V<sub>CC</sub> is also compatible with MC6801. The RESET time constant in this case is approximately R2\*C.
- Switch S1 allows selection of normal (RESET) or programming (Vpp) as the input to the RESET/Vpp pin. During switching, the input level is held at a value determined by a diode (D), resistor (R2) and input voltage (V).
- 7. While S1 is in the "Program" position, RESET should not be asserted.
- From powerup, RESET must be held low for at least t<sub>RC</sub>. The capacitor, C, is shown for conceptual purposes only and is on the order of 1000 μF for the circuit shown. Typically, a buffer with an RC input will be used to drive RESET, eliminating the need for the larger capacitor.
- 9. Diode Vf should not exceed VMPDD min.

#### FIGURE 16 - MC68701 MEMORY MAPS






FIGURE 16 - MC68701 MEMORY MAPS (CONTINUED)




FIGURE 16 - MC68701 MEMORY MAPS (CONCLUDED)




TABLE 4 - INTERNAL REGISTER AREA

Register	Address	
Port 1 Data Direction Register*** Port 2 Data Direction Register*** Port 1 Data Register Port 2 Data Register	00 01 02 03	Output Compa Input Capture Input Capture Port 3 Control
Port 3 Data Direction Register*** Port 4 Data Direction Register*** Port 3 Data Register Port 4 Data Register	04* 05** 06* 07**	Rate and Mode Transmit/Rece Receive Data F Transmit Data
Timer Control and Status Register Counter (High Byte) Counter (Low Byte) Output Compare Register (High Byte)	08 09 0A 0B	RAM/EPROM Reserved

Register	Address
Output Compare Register (Low Byte)	oc
Input Capture Register (High Byte)	OD
Input Capture Register (Low Byte)	0E
Port 3 Control and Status Register	OF*
Rate and Mode Control Register Transmit/Receive Control and Status Register Receive Data Register Transmit Data Register	10 11 12 13
RAM/EPROM Control Register Reserved	14 15-1F

- \*External addresses in Modes 0, 1, 2, 3, 5, 6; cannot be accessed in Mode 5 (No IOS)
- \*\*External addresses in Modes 0, 1, 2, 3
- \* \* \* 1 = output, 0 = Input

## MC68701 INTERRUPTS

The MCU supports two types of interrupt requests: maskable and non-maskable. A Non-Maskable Interrupt ( $\overline{\text{NMI}}$ ) is always recognized and acted upon at the completion of the current instruction. Maskable interrupts are controlled by the Condition Code Register's I-bit and by individual enable bits. The I-bit controls all maskable interrupts. Of the maskable interrupts, there are two types:  $\overline{\text{IRQ1}}$  and  $\overline{\text{IRQ2}}$ . The Programmable Timer and Serial Communications Interface use an internal  $\overline{\text{IRQ2}}$  interrupt line. External devices (and  $\overline{\text{ISQ3}}$ ) use  $\overline{\text{IRQ1}}$ . An  $\overline{\text{IRQ1}}$  interrupt is serviced before  $\overline{\text{IRQ2}}$  if both are pending.

All IRQ2 interrupts use hardware prioritized vectors. The single SCI interrupt and three timer interrupts are serviced in a prioritized order and each is vectored to a separate location. All MCU interrupt vector locations are shown in Table 5.

TABLE 5 - MCU INTERRUPT VECTOR LOCATIONS

de 0	Mode	es 1-7	
LSB MSB LSB		LSB	Interrupt
BFFF	FFFE	FFFF	RESET
BFFD	FFFC	FFFD	NMi
BFFB	FFFA	FFFB	Software Interrupt (SWI)
BFF9	FFF8	FFF9	IRQ1 (or IS3)
BFF7	FFF6	FFF7	ICF (Input Capture)*
BFF5	FFF4	FFF5	OCF (Output Compare) *
BFF3	FFF2	FFF3	TOF (Timer Overflow)*
BFF1	FFF0	FFF1	SCI'(RDRF+ORFE+TDRE)
	BFFF BFFD BFFB BFF9 BFF7 BFF5 BFF3	LSB MSB BFFF FFFE BFFD FFFC BFFB FFFA BFF9 FFF8 BFF7 FFF6 BFF5 FFF4 BFF3 FFF2	LSB         MSB         LSB           BFFF         FFFE         FFFF           BFFD         FFFC         FFFD           BFFB         FFFA         FFFB           BFF9         FFFB         FFF9           BFF7         FFF6         FFF7           BFF5         FFF4         FFF5           BFF3         FFF2         FFF3

<sup>\*</sup>IRQ2 Interrupt

The Interrupt flowchart is depicted in Figure 17 and is common to every MCU interrupt excluding reset. During interrupt servicing the Program Counter, Index Register, A Accumulator, B Accumulator, and Condition Code Register are pushed to the stack. The I-bit is set to inhibit maskable interrupts and a vector is fetched corresponding to the current highest priority interrupt. The vector is transferred to the Program Counter and instruction execution is resumed. Interrupt and RESET timing are illustrated in Figures 18 and 19.

## **FUNCTIONAL PIN DESCRIPTIONS**

## VCC AND VSS

V<sub>CC</sub> and V<sub>SS</sub> provide power to a large portion of the MCU. The power supply should provide +5 volts ( $\pm5\%$ ) to V<sub>CC</sub>, and V<sub>SS</sub> should be tied to ground. Total power dissipation (including V<sub>CC</sub> Standby), will not exceed P<sub>D</sub> milliwatts.

## VCC STANDBY

VCC Standby provides power to the standby portion (\$80 through \$BF) of the RAM and the STBY PWR and RAME bits of the RAM Control Register. Voltage requirements depend on whether the MCU is in a powerup or powerdown state. In the powerup state, the power supply should provide +5 volts (±5%) and must reach VSB volts before RESET reaches 4.0 volts. During powerdown, VCC Standby must remain above VSBB (min) to sustain the standby RAM and STBY PWR bit. While in powerdown operation, the standby current will not exceed ISBB.

It is typical to power both V<sub>CC</sub> and V<sub>CC</sub> Standby from the same source during normal operation. A diode must be used between them to prevent supplying power to V<sub>CC</sub> during powerdown operation. V<sub>CC</sub> Standby should be tied to ground in Mode 3.

#### XTAL1 AND EXTAL2

These two input pins interface either a crystal or TTL compatible clock to the MCU internal clock generator. Divide-by-four circuitry is included which allows use of the inexpensive 3.58 MHz or 4.4336 MHz Color Burst TV crystals. A 20 pF capacitor should be tied from each crystal pin to ground to ensure reliable startup and operation. Alternatively, EXTAL2 may be driven by an external TTL compatible clock at  $4f_0$  with a duty cycle of 50% ( $\pm\,5\%$ ) with XTAL1 connected to ground.

The internal oscillator is designed to interface with an AT-cut quartz crystal resonator operated in parallel resonance mode in the frequency range specified for fXTAL. The crystal should be mounted as close as possible to the input pins to minimize output distortion and startup stabilization time.\*\* The MCU is compatible with most commercially available crystals. Nominal crystal parameters are shown in Figure 20.

## RESET/VPP

This input is used to reset the MCU internal state and provide an orderly startup procedure. During powerup, RESET must be held below 0.4 volts: (1) at least tRC after VCC reaches 4.75 volts in order to provide sufficient time for the clock generator to stabilize, and (2) until VCC Standby reaches VSB volts. RESET must be held low at least three E-cycles if asserted during powerup operation.

This pin is also used to supply VPP in Mode 0 for programming the EPROM, and supplies operating power to the EPROM during powerup operation.

## E (ENABLE)

This is an output clock used primarily for bus synchronization. It is TTL compatible and is the slightly skewed divideby-four result of the MCU input clock frequency. It will drive one Schottky TTL load and 90 pF, and all data given in cycles is referenced to this clock unless otherwise noted.

## NMI (NON-MASKABLE INTERRUPT)

An  $\overline{\text{NMI}}$  negative edge requests an MCU interrupt sequence, but the current instruction will be completed before it responds to the request. The MCU will then begin an interrupt sequence. Finally, a vector is fetched from \$FFFC and \$FFFD (or \$BFFC and \$BFFD) in Mode 0), transferred to the Program Counter and instruction execution is resumed.  $\overline{\text{NMI}}$  typically requires a 3.3 k $\Omega$  (nominal) resistor to  $V_{CC}$ . There is no internal  $\overline{\text{NMI}}$  pullup resistor.  $\overline{\text{NMI}}$  must be held low for at least one E-cycle to be recognized under all conditions.

## **IRQ1** (MASKABLE INTERRUPT REQUEST 1)

IRQ1 is a level-sensitive input which can be used to request an interrupt sequence. The MPU will complete the current instruction before it responds to the request. If the inter-

\*\* Devices made with masks subsequent to T7A and CB4 incorporate an advanced clock with improved startup characteritics.

FIGURE 17 - INTERRUPT FLOWCHART






FIGURE 18 - INTERRUPT SEQUENCE





FIGURE 19 - RESET TIMING



rupt mask bit (I-bit) in the Condition Code Register is clear, the MCU will begin an interrupt sequence. A vector is fetched from \$FFF8 and \$FFF9 (or \$BFF8 and \$BFF9 in Mode 0), transferred to the Program Counter, and instruction execution is resumed.

 $\overline{IRQ1}$  typically requires an external 3.3 k $\Omega$  (nominal) resistor to V<sub>CC</sub> for wire-OR applications.  $\overline{IRQ1}$  has no internal pullup resistor.

#### SC1 AND SC2 (STROBE CONTROL 1 AND 2)

The function of SC1 and SC2 depends on the operating mode. SC1 is configured as an output in all modes except single chip mode, whereas SC2 is always an output. SC1 and SC2 can drive one Schottky load and 90 pF.


#### SC1 and SC2 In Single Chip Mode

In Single Chip Mode, SC1 and SC2 are configured as an input and output, respectively, and both function as Port 3 control lines. SC1 functions as  $\overline{\text{IS3}}$  and can be used to indicate that Port 3 input data is ready or output data has been accepted. Three options associated with  $\overline{\text{IS3}}$  are controlled by the Port 3 Control and Status Register and are discussed in the Port 3 description. If unused,  $\overline{\text{IS3}}$  can remain unconnected.

SC2 is configured as  $\overline{OS3}$  and can be used to strobe output data or acknowledge input data. It is controlled by Output Strobe Select (OSS) in the Port 3 Control and Status Register. The strobe is generated by a read (OSS=0) or write (OSS=1) to the Port 3 Data Register.  $\overline{OS3}$  timing is shown in Figure 5.

## FIGURE 20 - MC68701 OSCILLATOR CHARACTERISTICS

(a) Nominal Recommended Crystal Parameters



CL = 20 pF (typical)

#### NOTE

TTL-compatible oscillators may be obtained from:


Motorola Component Products Attn: Data Clock Sales 2553 N. Edginton St. Franklin Park, IL 60131

Tel: 312-451-1000 Telex: 433-0067

#### MC68701 Nominal Crystal Parameters


	3.58 MHz	4.00 MHz	5.0 MHz	6.0 MHz	8.0 MHz
RS	60 Ω	50 Ω	30-50 Ω	30-50 Ω	20-40 Ω
c <sub>0</sub>	3.5 pF	6.5 pF	4.6 pF	4-6 pF	4.6 pF
C <sub>1</sub>	0.015 pF	0.025 pF	0.01-0.02 pF	0.01-0.02 pF	0.01-0.02 pF
Q	>40 k	>30 k	> 20 k	>20 k	>20 k

\*Note: These are representative AT-cut crystal parameters only. Crystals of other types of cuts may also be used.



Equivalent Circuit

### (b) Oscillator Stabilization Time (tRC)



## SC1 And SC2 In Expanded Non-Multiplexed Mode

In the Expanded Non-Multiplexed Mode, both SC1 and SC2 are configured as outputs. SC1 functions as Input/Output Select (IOS) and is asserted only when \$0100 through \$01FF is sensed on the internal address bus.

SC2 is configured as Read/Write and is used to control the direction of data bus transfers. An MPU read is enabled when Read/Write and E are high.

## SC1 And SC2 In Expanded Multiplexed Mode

In the Expanded Multiplexed Modes, both SC1 and SC2 are configured as outputs. SC1 functions as Address Strobe and can be used to demultiplex the eight least significant addresses and the data bus. A latch controlled by Address Strobe captures address on the negative edge, as shown in Figure 15.

SC2 is configured as Read/Write and is used to control the direction of data bus transfers. An MPU read is enabled when Read/Write and E are high.

#### P10-P17 (PORT 1)

Port 1 is a mode independent 8-bit I/O port with each line an input or output as defined by the Port 1 Data Direction Register. The TTL compatible three-state output buffers can drive one Schottky TTL load and 30 pF, Darlington transistors, or CMOS devices using external pullup resistors. It is configured as a data input port by RESET. Unused lines can remain unconnected.

#### P20-P24 (PORT 2)

Port 2 is a mode-independent, 5-bit, multipurpose I/O port. The voltage levels present on P20, P21, and P22 on the rising edge of RESET determine the operating mode of the MCU. The entire port is then configured as a data input port. The Port 2 lines can be selectively configured as data output lines by setting the appropriate bits in the Port 2 Data Direction Register. The Port 2 Data Register is used to move data through the port. However, if P21 is configured as an output, it will be tied to the timer Output Compare function and cannot be used to provide output from the Port 2 Data Register.

Port 2 can also be used to provide an interface for the Serial Communications Interface and the timer Input Edge function. These configurations are described in the appropriate SCI and Timer sections of this publication.

The Port 2 high-impedance, TTL compatible output buffers are capable of driving one Schottky TTL load and 30 pF or CMOS devices using external pullup resistors.

#### **PORT 2 DATA REGISTER**

7	6	5	4	3	2	1	0	
PC2	PC1	PC0	P24	P23	P22	P21	P20	\$0003

#### P30-P37 (PORT 3)

Port 3 can be configured as an I/O port, a bidirectional 8-bit data bus, or a multiplexed address/data bus depending on the operating mode. The TTL compatible three-state output buffers can drive one Schottky TTL load and 90 pF. Unused lines can remain unconnected.

## Port 3 In Single-Chip Mode

Port 3 is an 8-bit I/O port in the Single-Chip Mode, with each line configured by the Port 3 Data Direction Register. There are also two lines,  $\overline{IS3}$  and  $\overline{OS3}$ , which can be used to control Port 3 data transfers.

Three Port 3 options are controlled by the Port 3 Control and Status Register and are available only in Single-Chip Mode: (1) Port 3 input data can be latched using IS3 as a control signal, (2)  $\overline{OS3}$  can be generated by either an MPU read or write to the Port 3 Data Register, and (3) an  $\overline{IRQ1}$  interrupt can be enabled by an  $\overline{IS3}$  negative edge. Port 3 latch timing is shown in Figure 4.

## PORT 3 CONTROL AND STATUS REGISTER

7	6	5	4	3	2	1	0			
IS3 Flag	IS3 IRQ1 Enable	Х	oss	Latch Enable	×	X	×	\$000F		
Bit 0-Bit 3	2		LAT inpu is lat latch 3 Da clear OSS dete gene 3 D strok set, clear	t latch for ched by a is transparta Registed during (Outpur rmines erated by lata Registe is general during red during red during red during context.	or Portan ISS paren ster. g reset t Stro whet a rea gister. herate erated	t 3. If s nega t after LATCI et. bbe Se her C d or we Whe ed by d by a	set, in tive ed a read H EN lect). OS3 rite of en clea	trols the put data dge. The d of Port ABLE is  This bit will be the Port bar, the Port bar, then coss is		
Bit 5				Not used.						
Bit 6			inter FLA is in	IS3 IRQ1 ENABLE. When set, an IRQ1 interrupt will be enabled whenever IS3 FLAG is set; when clear, the interrupt is inhibited. This bit is cleared during reset						
Bit 7			set clear and set)	IS3 FLAG. This read-only status bit is set by an IS3 negative edge. It is cleared by a read of the Port 3 Control and Status Register (with IS3 FLAG set) followed by a read or write to the Port 3 Data Register or during reset.						

## Port 3 In Expanded Non-Multiplexed Mode

Port 3 is configured as a bidirectional data bus (D7-D0) in the Expanded Non-Multiplexed Mode. The direction of data transfers is controlled by Read/Write (SC2). Data is clocked by E (Enable).

#### Port 3 In Expanded Multiplexed Mode

Port 3 is configured as a time multiplexed address (A0-A7) and data bus (D7-D0) in the Expanded Multiplexed Modes where Address Strobe (AS) can be used to demultiplex the two buses. Port 3 is held in a high impedance state between valid address and data to prevent potentional bus conflicts.

### P40-P47 (PORT 4)

Port 4 is configured as an 8-bit I/O port, as address outputs, or as data inputs depending on the operating mode. Port 4 can drive one Schottky TTL load and 90 pF and is the only port with internal pullup resistors. Unused lines can remain unconnected.

#### Port 4 In Single Chip Mode

In Single Chip Mode, Port 4 functions as an 8-bit I/O port with each line configured by the Port 4 Data Direction Register. Internal pullup resistors allow the port to directly interface with CMOS at 5 volt levels. External pullup resistors to more than 5 volts, however, cannot be used.

#### Port 4 In Expanded Non-Multiplexed Mode

Port 4 is configured during reset as an 8-bit input port, where the Port 4 Data Direction Register can be written to provide any or all of eight address lines A0 to A7. Internal pullup resistors pull the lines high until the Port 4 Data Direction Register is configured.

#### Port 4 In Expanded Multiplexed Mode

In all Expanded Multiplexed modes except Mode 6, Port 4 functions as half of the address bus and provides A8 to A15. In Mode 6, the port is configured during reset as an 8-bit parallel input port, where the Port 4 Data Direction Register can be written to provide any or all of upper address lines A8 to A15. Internal pullup resistors pull the lines high until the Port 4 Data Direction Register is configured, where bit 0 controls A8.

## RESIDENT MEMORY

The MC68701 has 128 bytes of onboard RAM and 2048 bytes of onboard UV erasable EPROM. This memory is controlled by four bits in the RAM/EPROM Control Register.

One half of the RAM is powered through the  $V_{CC}$  standby pin and is maintainable during  $V_{CC}$  powerdown. This standby portion of the RAM consists of 64 bytes located from \$80 through \$BF.

Power must be supplied to V<sub>CC</sub> standby if the internal RAM is to be used, regardless of whether standby power operation is anticipated. In Mode 3, V<sub>CC</sub> standby should be tied to ground

The RAM is controlled by the RAM/EPROM Control Register.

## RAM/EPROM CONTROL REGISTER (\$14)

The RAM/EPROM Control Register includes four bits: STBY PWR, RAME, PPC, and PLC. Two of these bits, STBY PWR and RAME, are used to control RAM access and determine the adequacy of the standby power source during power-down operation. It is intended that RAME be cleared and STBY PWR be set as part of a power-down procedure. RAME and STBY PWR are Read/Write bits.

The remaining two bits, PLC and PPC, control the operation of the EPROM. PLC and PPC are readable in all modes but can be changed only in Mode 0. The PLC bit can be written without restriction in Mode 0, but operation of the PPC bit is controlled by the state of PLC.

Associated with the EPROM are an 8-bit data latch and a 16-bit address latch. The data latch is enabled at all times, latching each data byte written to the EPROM. The address latch is controlled by the PLC bit.

A description of the RAM/EPROM Control Register follows.

#### MC68701 RAM/EPROM CONTROL REGISTER

7	6	5	4	3	2	1	0	
STBY PWR	RAME	Х	х	х	×	PPC	PLC	\$14

Bit 0

PLC. Programming Latch Control. This bit controls (a) a latch which captures the EPROM address to be programmed and (b) whether the PPC bit can be cleared. The latch is triggered by an MPU write to a location in the EPROM. This bit is set during reset and can be cleared only in Mode 0. The PLC bit is defined as follows:

PLC=0 EPROM address latch enabled; EPROM address is latched during MPU writes to the EPROM.

PLC=1 EPROM address latch is transparent.

Bit 1

PPC. Programming Power Control. This bit gates power from the RESET/VPP pin to the EPROM programming circuit. PPC is set during reset and whenever the PLC bit is set. It can be cleared only if (a) operating in Mode 0, and (b) if PLC has been previously cleared. The PPC bit is defined as follows:

PPC = 0 EPROM programming power (Vpp) applied.

PPC = 1 EPROM programming power (VPP) is not applied.

Bit 2-5

Bit 6 RAME

Unused.

RAM Enable. This Read/Write bit can be used to remove the entire RAM from the internal memory map. RAME is set (enabled) during reset provided standby power is available on the positive edge of reset. If RAME is clear, any access to a RAM address is external. If RAME is set and not in Mode 3, the RAM is included in the internal map.

Bit 7 STBY PWR

Standby Power. This bit is a read/ write status bit which, when once set, remains set as long as VCC standby remains above VSBB (minimum). As long as this bit is set following a period of standby operation, the standby power supply has adequately preserved the data in the standby RAM. If this bit is cleared during a period of standby operation, it indicates that VCC standby had fallen to a level sufficiently below VSBB (minimum) to suspect that data in the standby RAM is not valid. This bit can be set only by software and is not affected during reset

Note that if PPC and PLC are set, they cannot be simultaneously cleared with a single MPU write. The PLC bit must be cleared prior to attempting to clear PPC. If both PPC and PLC are clear, setting PLC will also set PPC. In addition,

it is assumed that Vpp is applied to the RESET/Vpp pin whenever PPC is clear. If this is not the case, the result is undefined.

#### **ERASING THE MC68701 EPROM**

Ultraviolet erasure will clear all bits of the EPROM to the "0" state. Note that this erased state differs from that of some other widely used EPROMs (such as the MCM68708) where the erased state is a "1". The MC68701 EPROM is programmed by erasing it to "0's" and entering "1's" into the desired bit locations.

The MC68701 EPROM can be erased by exposure to high intensity ultraviolet light with a wave length of 2537A for a minimum of 30 minutes. The recommended integrated dose (UV intensity X exposure time) is 15 Ws/cm. The lamps should be used without shortwave filters and the MC68701 should be positioned about one inch away from the UV tubes

The MC68701 transparent lid should always be covered after erasing. This protects both the EPROM and light-sensitive nodes from accidental exposure to ultraviolet light.

### PROGRAMMING THE MC68701 EPROM

When the MC68701 is released from Reset in Mode 0, a vector is fetched from location \$BFFE:BFF. This provides a method for an external program to obtain control of the microcomputer with access to every location in the EPROM.

To program the EPROM, it is necessary to operate the MC68701 in Mode 0 under the control of a program resident in external memory which can facilitate loading and programming of the EPROM. After the pattern has been loaded into external memory, the EPROM can be programmed as follows:

- Apply programming power (Vpp) to the RESET/Vpp pin.
- b. Clear the PLC control bit and set the PPC bit by writing \$FE to the RAM/EPROM Control Register.
- c. Write data to the next EPROM location to be programmed. Triggered by an MPU write to the EPROM, internal latches capture both the EPROM address and the data byte.
- d. Clear the PPC bit for programming time, tpp, by writing \$FC to the RAM/EPROM Control Register and waiting for time, tpp. This step gates the programming power (Vpp) from the RESET/Vpp pin to the EPROM which programs the location.
- Repeat steps b through d for each byte to be programmed.
- f. Set the PLC and PPC bits by writing \$FF to the RAM/EPROM control register.
- Remove the programming power (Vpp) from the RESET/Vpp pin. The EPROM can now be read and verified.

Because of the erased state of an EPROM byte is \$00, it is not necessary to program a location which is to contain \$00. Finally, it should be noted that the result of inadvertently programming a location more than once is the logical OR of the data patterns.

A routine which can be used to program the MC68701 EPROM is provided at the end of this publication. This non-reentrant routine requires four double byte variables named IMBEQ, IMEND, PNTR, and WAIT to be initialized prior to entry to the routine. These variables indicate (a) the first and last memory locations which bound the data to be programmed into the EPROM, (b) the first EPROM location to be programmed, and (c) a number which is used to generate the programming time delay. The last variable, WAIT, takes into account the MCU input crystal (or TTL-compatible clock) frequency to insure the programming time,  $t_{pp}$ , is met. WAIT is defined as the number of MPU E-cycles that will occur in the real-time EPROM programming interval,  $t_{pp}$ . For example, if  $t_{pp}$  =50 milliseconds and the MC68701 is being driven with a 4.00 MHz TTL-compatible clock:

WAIT (MPU E-cycles) =  $.t_{pp}*(MCU INPUT FREQ/)4*10^6$ =  $50000(4*10^6)/4*10^6$ = 50000

#### NOTE

A monitor program called PRObug is available from Motorola Microsystems. PRObug contains a user option for programming the on-board MC68701 EPROM.

#### PROGRAMMABLE TIMER

The Programmable Timer can be used to perform input waveform measurements while independently generating an output waveform. Pulse widths can vary from several microseconds to many seconds. A block diagram of the Timer is shown in Figure 21.

## COUNTER (\$09:0A)

The key timer element is a 16-bit free-running counter which is incremented by E (Enable). It is cleared during reset and is read-only with one exception: a write to the counter (\$09) will preset it to \$FFF8. This feature, intended for testing, can disturb serial operations because the counter provides the SCI internal bit rate clock. TOF is set whenever the counter contains all 1's

## **OUTPUT COMPARE REGISTER (\$0B:0C)**

The Output Compare Register is a 16-bit Read/Write register used to control an output waveform or provide an arbitrary timeout flag. It is compared with the free-running counter on each E-cycle. When a match occurs, OCF is set and OLVL is clocked to an output level register. If Port 2, bit 1, is configured as an output, OLVL will appear at P21 and the Output Compare Register and OLVL can then be changed for the next compare. The function is inhibited for one cycle after a write to the high byte of the Compare Register (\$0B) to ensure a valid compare. The Output Compare Register is set to \$FFFF during reset.

## **INPUT CAPTURE REGISTER (\$0D:0E)**

The Input Capture Register is a 16-bit read-only register used to store the free-running counter when a "proper" input transition occurs as defined by IEDG. Port 2, bit 0 should be configured as an input, but the edge detect circuit always

PRObug is a trademark of Motorola Inc.




FIGURE 21 — BLOCK DIAGRAM OF PROGRAMMABLE TIMER

senses P20 even when configured as an output. An input capture can occur independently of ICF: the register always contains the most current value. Counter transfer is inhibited, however, between accesses of a double byte MPU read. The input pulse width must be at least two E-cycles to ensure an input capture under all conditions.

## TIMER CONTROL AND STATUS REGISTER (\$08)

The Timer Control and Status Register (TCSR) is an 8-bit register of which all bits are readable while bits 0-4 can be written. The three most significant bits provide the timer status and indicate if:

- · a proper level transition has been detected,
- a match has occurred between the free-running counter and the output compare register, and
- the free-running counter has overflowed.

Each of the three events can generate an IRQ2 interrupt and is controlled by an individual enable bit in the TCSR.

## TIMER CONTROL AND STATUS REGISTER (TCSR)

7	6	5	4	3	2	1	0		
ICF	OCF	TOF.	EICI	EOCI	ETOI	IEDG	OLVL	\$0008	

Bit 0 OLVL

Bit 1 EIDG

Bit 2 ETOI

Bit 3 EOCI

Bit 4 EICI

Enable Timer Overflow Interrupt. When set, an IRO2 interrupt is enabled for a timer overflow; when clear, the interrupt is inhibited. It is cleared during reset.

Enable Output Compare Interrupt. When set, an IRQ2 interrupt is enabled for an output compare; when clear, the interrupt is inhibited. It is cleared

Enable Input Capture Interrupt. When set, an IRQ2 interrupt is enabled for an input capture; when clear, the interrupt is inhibited. It is cleared during reset.

Output level. OLVL is clocked to the output level register by a successful output compare and will appear at P21 if Bit 1 of the Port 2 Data Direction Register is set. It is cleared during

Input Edge. IEDG is cleared during

reset and controls which level transi-

tion will trigger a counter transfer to the Input Capture Register: IEDG = 0 Transfer on a negative-edge IEDG = 1 Transfer on a positive-edge.

during reset.

Bit 5 TOF Timer Overflow Flag. TOF is set when

the counter contains all 1's. It is cleared by reading the TCSR (with TOF set) then reading the counter high

byte (\$09), or by RESET.

Bit 6 OCF Output Compare Flag. OCF is set

when the Output Compare Register matches the free-running counter. It is cleared by reading the TCSR (with OCF set) and then writing to the Output Compare Register (\$0B or \$0C), or

by RESET.

Bit 7 ICF Input Capture Flag. ICF is set to in-

dicate a proper level transition; it is cleared by reading the TCSR (with ICF set) and then the Input Capture Register High Byte (\$0D), or by

RESET.

## SERIAL COMMUNICATIONS INTERFACE (SCI)

A full-duplex asynchronous Serial Communications Interface (SCI) is provided with two data formats and a variety of rates. The SCI transmitter and receiver are functionally independent, but use the same data format and bit rate. Serial data formats include standard mark/space (NRZ) and Biphase and both provide one start bit, eight data bits, and one stop bit. "Baud" and "bit rate" are used synonymously in the following description.

### WAKE-UP FEATURE

In a typical serial loop multi-processor configuration, the software protocol will usually identify the addressee(s) at the beginning of the message. In order to permit uninterested MPU's to ignore the remainder of the message, a wake-up feature is included whereby all further SCI receiver flag (and interrupt) processing can be inhibited until the data line goes idle. An SCI receiver is re-enabled by an idle string of '11 | consecutive 1's or during reset. Software must provide for the required idle string between consecutive messages and prevent it within messages.

#### PROGRAMMABLE OPTIONS

The following features of the SCI are programmable:

- format: standard mark/space (NRZ) or Bi-phase
- clock: external or internal bit rate clock
- Baud: one of 4 per E-clock frequency, or external clock (X8 desired baud)
- wake-up feature: enabled or disabled
- interrupt requests: enabled individually for transmitter and receiver
- clock output: internal bit rate clock enabled or disabled to P22

#### SERIAL COMMUNICATIONS REGISTERS

The Serial Communications Interface includes four addressable registers as depicted in Figure 22. It is controlled by the Rate and Mode Control Register and the

Transmit/Receive Control and Status Register. Data is transmitted and received utilizing a write-only Transmit Register and a read-only Receive Register. The shift registers are not accessible to software.

### Rate and Mode Control Register (RMCR) (\$10)

The Rate and Mode Control Register controls the SCI bit rate, format, clock source, and under certain conditions, the configuration of P22. The register consists of four write-only bits which are cleared during reset. The two least significant bits control the bit rate of the internal clock and the remaining two bits control the format and clock source.

### RATE AND MODE CONTROL REGISTER (RMCR)

_ 7	. 6	5	4	3	2	11	0	
Х	X	Х	Х	CC1	CC0	SS1	SS0	\$0010

Bit 1:Bit 0

SS1:SS0 Speed Select. These two bits select the Baud rate when using the internal clock. Four rates may be selected which are a function of the MCU input frequency. Table 6 lists bit time and rates for three selected MCU frequencies.

Bit 3:Bit 2

CC1:CC0 Clock Control and Format Select. These two bits control the format and select the serial clock source. If CC1 is set, the DDR value for P22 is forced to the complement of CC0 and cannot be altered until CC1 is cleared. If CC1 is cleared after having been set, its DDR value is unchanged. Table 7 defines the formats, clock source, and use of P22.

If both CC1 and CC0 are set, an external TTL compatible clock must be connected to P22 at eight times (8X) the desired bit rate, but not greater than E, with a duty cycle of  $50\% \ (\pm 10\%)$ . If CC1:CC0=10, the internal bit rate clock is provided at P22 regardless of the values for TE or RE.

NOTE: The source of SCI internal bit rate clock is the timer free running counter. An MPU write to the counter can disturb serial operations.

# Transmit/Receive Control And Status Register (TRCSR) (\$11)

The Transmit/Receive Control and Status Register controls the transmitter, receiver, wake-up feature, and two individual interrupts and monitors the status of serial operations. All eight bits are readable while bits 0 to 4 are also writable. The register is initialized to \$20 by RESET.

# TRANSMIT/RECEIVE CONTROL AND STATUS REGISTER (TRCSR)

7	6	5	4	3	2	1	0	
RDRF	ORFE	TDRE	RIE	RE	TIE	TE	WU	\$0011


TABLE 6 - SCI BIT TIMES AND RATES

	S1:SS0	4f <sub>O→</sub>	2.4576 MHz	4.0 MHz	4.9152 MHz
3	31.330	E	614.4 kHz	1.0 MHz	1.2288 MHz
0	0	+ 16	26 μs/38,400 Baud	16 μs/62,500 Baud	13.0 µs/76,800 Baud
0	1	+ 128	208 μs/4,800 Baud	128 µs/7812.5 Baud	104.2 μs/9,600 Baud
1	0	+ 1024	1.67 ms/600 Baud	1.024 ms/976.6 Baud	833.3 μs/1,200 Baud
1	1	+ 4096	6.67 ms/150 Baud	4.096 ms/244.1 Baud	3.33 ms/300 Baud
	External	(P22)	Up to 76,800 Baud	Up to 125,000 Baud	Up to 153,600 Baud

TABLE 7 - SCI FORMAT AND CLOCK SOURCE CONTROL

CC1:CC0	Format	Clock Source	Port 2, Bit 2
0 0	Bi-Phase	Internal	Not Used
0 1	NRZ	Internal	Not Used
1 0	NRZ	Internal	Output
1 1	NRZ	External	Input

FIGURE 22 - SCI REGISTERS



3

Bit 3 RE

Bit 0 WU "Wake-up" on Idle Line. When set, WU enables the wake-up function; it is cleared by 11 |consecutive 1's or during reset. WU will not set if the line is

idle.

Bit 1 TE Transmit Enable. When set, P24 DDR bit is set, cannot be changed and will

bit is set, cannot be changed, and will remain set if TE is subsequently cleared. When TE is changed from clear to set, the transmitter is connected to P24 and a preamble of nine consecutive 1's is transmitted. TE is

cleared during reset.

Bit 2 TIE Transmit Interrupt Enable. When set, an IRQ2 interrupt is enabled when

TDRE is set; when clear, the interrupt is inhibited. TE is cleared during reset. Receive Enable. When set, the P23

DDR bit is cleared, cannot be changed, and will remain clear if RE is subsequently cleared. While RE is set, the SCI receiver is enabled. RE is cleared

during reset.

Bit 4 RIE

Receiver Interrupt Enable. When set, an IRQ2 interrupt is enabled when RDRF and/or ORFE is set; when clear,

the interrupt is inhibited. RIE is cleared during reset.

Bit 5 TDRE Transmit Data Register Empty. TDRE

Transmit Data Register Empty. TDRE is set when the Transmit Data Register is transferred to the output serial shift register or during reset. It is cleared by reading the TRCSR (with TDRE set) and then writing to the Transmit Data Register. Additional data will be transmitted only if TDRE has been

cleared

Bit 6 ORFE

Overrun Framing Error. If set, ORFE indicates either an overrun or framing error. An overrun is a new byte ready to transfer to the Receiver Data Register

transfer to the Receiver Data Register with RDRF still set. A receiver framing error has occurred when the byte boundaries of the bit stream are not synchronized to the bit counter. An overrun can be distinguished from a framing error by the state of RDRF: if RDRF is set, then an overrun has occurred; otherwise a framing error has been detected. Data is not transferred to the Receive Data Register in an overrun condition. Unframed data causing a framed error is transferred to the Receive Data Register. However, subsequent data transfer is blocked until the framing error flag is cleared.\*

ORFE is cleared by reading the TRCSR (with ORFE set) then the Receive Data Register, or during reset.

Bit 7 RDRF

Receive Data Register Full. RDRF is set when the input serial shift register is transferred to the Receive Data Register. It is cleared by reading the TRCSR (with RDRF set), and then the Receive Data Register, or during reset.


#### SERIAL OPERATIONS

The SCI is initialized by writing control bytes first to the Rate and Mode Control Register and then to the Transmit/Receive Control and Status Register. When TE is set, the output of the transmit serial shift register is connected to P24 and serial output is initiated by transmitting to 9-bit preamble of 1's.

At this point one of two situations exist: 1) if the Transmit Data Register is empty (TDRE = 1), a continuous string of 1's will be sent indicating an idle line, or 2) if a byte has been written to the Transmit-Data Register (TDRE = 0), it will be transferred to the output serial shift register (synchronized with the bit rate clock), TDRE will be set, and transmission will begin.

The start bit (0), eight data bits (beginning with bit 0) and a stop bit (1), will be transmitted. If TDRE is still set when the next byte transfer should occur, 1's will be sent until more data is provided. In Bi-phase format, the output toggles at the start of each bit and at half-bit time when a "1" is sent. Receive operation is controlled by RE which configures P23 as an input and enables the receiver. SCI data formats are illustrated in Figure 23.

## FIGURE 23 - SCI DATA FORMATS



<sup>\*</sup>Devices made with mask numbers T7A and CB4 do not transfer unframed data to the Receive Data Register.

## INSTRUCTION SET

The MC68701 is upward source and object code compatible with the MC6800. Execution times of key instructions have been reduced and several new instructions have been added, including a hardware multiply. A list of new operations added to the MC6800 instruction set is shown in Table 1. In addition, two new special opcodes, 4E and 5E, are provided for test purposes. These opcodes force the program counter to increment like a 16-bit counter, causing address lines used in the expanded modes to increment until the device is reset. These opcodes have no mnemonics.

The coding of the first (or only) byte corresponding to an executable instruction is sufficient to identify the instruction and the addressing mode. The hexadecimal equivalents of the binary codes, which result from the translation of the 82 instructions in all valid modes of addressing, are shown in Table 8. There are 220 valid machine codes, 34 unassigned codes, and 2 reserved for test purposes.

#### PROGRAMMING MODEL

A programming model for the MC68701 is shown in Figure 9. Accumulator A can be concatenated with accumulator B and jointly referred to as accumulator D where A is the most significant byte. Any operation which modifies the double accumulator will also modify accumulator A and/or B. Other registers are defined as follows:

**Program Counter** — The program counter is a 16-bit register which always points to the next instruction.

**Stack Pointer** — The stack pointer is a 16-bit register which contains the address of the next available location in a pushdown/pullup (LIFO) queue. The stack resides in random access memory at a location defined by the programmer.

**Index Register** — The Index Register is a 16-bit register which can be used to store data or provide an address for the indexed mode of addressing.

Accumulators — The MCU contains two 8-bit accumulators, A and B, which are used to store operands and results from the arithmetic logic unit (ALU). They can also be concatenated and referred to as the D (double) accumulator.

Condition Code Registers — The condition code register indicates the results of an instruction and includes the Overflow (V), Carry/Borrow from MSB (C), and Half Carry following five condition bits: Negative (N), Zero (Z),

from bit 3 (H). These bits are testable by the conditional branch instructions. Bit 4 is the interrupt mask (I-bit) and inhibits all maskable interrupts when set. The two unused bits, B6 and B7 are read as ones.

#### ADDRESSING MODES

The MC68701 provides six addressing modes which can be used to reference memory. A summary of addressing modes for all instructions is presented in Tables 9, 10, 11, and 12 where execution times are provided in E cycles. Instruction execution times are summarized in Table 13. With an input frequency of 4 MHz, E cycles are equivalent to microseconds. A cycle-by-cycle description of bus activity for each instruction is provided in Table 14 and a description of selected instructions is shown in Figure 24.

Immediate Addressing — The operand or "immediate byte(s)" is contained in the following byte(s) of the instruction where the number of bytes matches the size of the register. These are two or three byte instructions.

**Direct Addressing** — The least significant byte of the operand address is contained in the second byte of the instruction and the most significant byte is assumed to be \$00. Direct addressing allows the user to access \$00 through \$FF using two byte instructions and execution time is reduced by eliminating the additional memory access. In most applications, the 256-byte area is reserved for frequently referenced data.

**Extended Addressing** — The second and third bytes of the instruction contain the absolute address of the operand. These are three byte instructions.

Indexed Addressing — The unsigned offset contained in the second byte of the instruction is added with carry to the Index Register and used to reference memory without changing the Index Register. These are two byte instructions.

**Inherent Addressing** — The operand(s) are registers and no memory reference is required. These are single byte instructions.

**Relative Addressing** — Relative addressing is used only for branch instructions. If the branch condition is true, the Program Counter is overwritten with the sum of a signed single byte displacement in the second byte of the instruction and the current Program Counter. This provides a branch range of — 126 to 129 bytes from the first byte of the instruction. These are two byte instructions.

TABLE 8 - CPU INSTRUCTION MAP

OP	MNEM	MODE	~	,	ОР	MNEM	MODE	-	,	OP	MNEM	MODE	~		OP	MNEM	MODE	~	,	OP	MNEM	MODE	~	#
00	•				34	DES .	INHER	3	1	68	ASL	INDXD	6	2	9C	CPX	DIR	5	2	D0	SUBB	DIR	3	2
01	NOP	INHER	2	1	35	TXS		3	1	69	ROL	. 🛦	6	2	9D	JSR	A	5	2	D1	CMPB	<b>A</b>	3	2
02	•	<b>A</b>			36	PSHA		3	1	6A	DEC		6	2	9E	LDS	٧	4	2	D2	SBCB	1	3	2
03	•	1			37	PSHB		3	1	6B	•				9F	STS	DIŘ	4	2	D3	ADDD		5	2
04	LSRD		3	1	38	PULX		- 5	1	6C	INC		6	2	A0	SUBA	INDXD	4	2	D4	ANDB		3	2
05	ASLD	- 1	3	- 1	39	RTS	1	5	1	6D	TST	1.	6	2	A1	CMPA	A	4	2	D5	BITB	ł	3	2
06	TAP	i	2	1	3A	ABX		3	1	6E	JMP	¥	3	2	A2	SBCA	T	4	2	D6	LDAB	- 1	3	2
07	TPA	- 1	2	1	3B	RTI	i	10	1	6F	CLR	INDXD	6	2	A3	SUBD	- 1	6	2	D7	STAB	- 1	3	2
08	INX	1	3	1	3C	PSHX		4	1	70	NEG	EXTND	6	3	A4	ANDA	ł	4	2	D8	EORB		3	2
09	DEX	Ι.	3	1	3D	MUL	1	10	1	71	•	<b>A</b>			A5	BITA	1	4	2	D9	ADCB	- 1	3	2
0A	CLV	ı	2	1	3E	WAI		9	1	72	•	T			A6	LDAA	j	4	2	DA	ORAB		3	2
OB	SEV	- (	2	1	3F	SWI		12	1	73	COM	1	6	3	A7	STAA	1	4	2	DB	ADDB	- 1	3	2
OC.	CLC	- 1	2	1	40	NEGA	1	2	1	74	LSR	1	6	3	A8	EORA		4	2	DC	LDD	- 1	4	2
0D	SEC	- (	2	1	41	•	1			75	•	1			A9	ADCA	- 1	. 4	2	DD	STD	J.	4	2
0E	CLI	- 1	2	1	42	•				76	ROR	1	6	3	AA	ORAA	1	4	2	DE	LDX	٧	4	2
OF	SEI	- (	2	1	43	COMA	1	2	1	77	ASR		6	3	AB	ADDA	i	4	2	DF	STX	DIR	4	2
10	SBA		2	1	44	LSRA		2	1	78	ASL		6	3	AC	CPX		6	2	E0	SUBB	INDXD	4	2
11	CBA	i	2	1	45	•				79	ROL	- 1	6	3	AD	JSR	1.	6	2	E1	CMPB	A	4	2
12	•	- 1			46	RORA	1	2	1	7A	DEC	- 1	6	3	ΑE	LDS	*	5	2	E2	SBCB	T	4	2
13	•	- 1			47	ASRA		2	1	7B	•				AF	STS	INDXD	5	2	E3	ADDD	- 1	6	2
14	•	1			48	ASLA		2	1	7C	INC	- 1	6	3	В0	SUBA	EXTND	4	3	E4	ANDB	ı	4	2
15	•	- 1			49	ROLA	1	2	1	7D	TST	- 1	6	3	В1	CMPA	<b>A</b>	4	3	E5	BITB	- 1	4	2
16	TAB	- 1	2	1	4A	DECA		2	1	7E	JMP	*	3	3	B2	SBCA	T	4	3	E6	LDAB	-	4	2
17	TBA	1 .	2	1	4B	•	1			7F	CLR	EXTND	6	3	В3	SUBD	J	- 6	3	E7	STAB	- 1	4	2
18	•	٧			4C	INCA		2	1	80	SUBA	IMMED	2	2	В4	ANDA		4	3	E8	EORB		4	2
19	DAA	INHER	2	1	4D	TSTA		2	1	81	CMPA	A	2	2	B5	BITA	- 1	4 -	3	E9	ADCB	- 1	4	2
1A	• "				4E	Т				82	SBCA	T	2	2	В6	LDAA	1.	4	3	EΑ	ORAB	- [	4	2
1B	ABA	INHER	2	1	4F	CLRA	.	2	1	83	SUBD	- }	4	3	B7	STAA	-	4	3	EB	ADDB	- 1	4	2
1C	•				50	NEGB		2	1	84	ANDA		2	2	В8	EORA		4	3	EC	LDD	- (	5	2
1D	•				51	•				85	BITA	1	2	2	В9	ADCA		4	3	ED	STD		5	2
1E	•				52	•	i			86	LDAA	1	2	2	ВА	ORAA	- 1	4	3	EE	LDX	٧	5	2
1F	•				53	COMB	-	2	1	87	•	- 1			вв	ADDA		4	3	EF	STX	INDXD	5	2
20	BRA	REL	3	2	54	LSRB		2	1	88	EORA	ĺ	2	2	вс	CPX		6	3	F0	SUBB	EXTND	4	3
21 .	BRN	<b>A</b>	3	2	55	•	Ţ			89	ADCA	1	2	2	BD	JSR		6	3	F1	CMPB	<b>A</b>	4	3
22	ВНІ	T	3	2	56	RORB		2	1	8A	ORAA		2	2	BE	LDS	٧	5	3	F2	SBCB	Т	4	3
23	BLS	. 1	. 3	2	57	ASRB		2	1	8B	ADDA	¥	2	2	BF	STS	EXTND	5	3	F3	ADDD	1	6	3
24	BCC	- 1	3	2	58	ASLB		2	1	8C	CPX	IMMED	4	3	CO	SUBB	IMMED	2	2	F4	ANDB	. [	4	3
25	BCS	1	3	2	59	ROLB	,	2	1	8D	BSR	REL	6	2	C1	CMPB	<b>A</b>	2	2	F5	BITB		4	3
26	BNE	- 1	3	2	5A	DECB		2	1	8E	LDS	IMMED	3	3	C2	SBCB	T	2	2	F6	LDAB	- 1	4	3
27	BEQ	1	3	2	5B	•	ļ			8F	•				СЗ	ADDD	ı	4	3	F7	STAB	ļ	4	3
28	BVC	- !	3	2	5C	INCB		2	1	90	SUBA	DIR	3	2	C4	ANDB	- 1	2	2	F8	EORB	- 1	4	3
29	BVS	j	3	2	5D	TSTB		2	1	91	CMPA	<b>A</b>	3	2	C5	BITB	-	2	2	F9	ADCB	- 1	4	3
2A	BPL	1	3	2	5E	Т	₩			92	SBCA	T	3	2	C6	LDAB	- 1	2	2	FA	ORAB	ı	4	3
2B	ВМІ	j	3	2	5F	CLRB	INHER	2	1	93	SUBD		5	2	C7	•	i			FB	ADDB	- 1	4	3
2C	BGE	i	3	2	60	NEG	INDXD	6	2	94	ANDA	- 1	3	2	СВ	EORB		2	2	FC	LDD	- 1	5	3
2D	BLT	ļ	3	2	61	•	<b>A</b>			95	BITA	1	3	2	C9	ADCB		2	2	FD	STD		5	-3
2E	BGT	₩	3	2	62	•	Т			96	LDAA	- 1	3	2	CA	ORAB	ı	2	2	FE	LDX	٧	5	3
2F	BLE	REL	3	2	63	COM	1	6	2	97	STAA	1	3	2	СВ	ADDB		2	2	FF	STX	EXTND	5	3
30	TSX	INHER	3	ī	64	LSR	- 1	6	2	98	EORA	- 1	3	2	CC	LDD		3	3	ľ			-	- 1
31	INS	<b>A</b>	3	1	65	•	- 1			99	ADCA	- 1	3	2	CD	•	₩	-	-	1	* UNDEF	INED OP	CODE	اع
32	PULA	Т	4	1	66	ROR	₩	6	2	9A	ORAA	- 1	3	2	CE	LDX	IMMED	3	3	l				- 1
33	PULB	٧	4	1	67	ASR	INDXD	6	2	9В	ADDA	٧	3	2	CF	•		-	-					
										<u> </u>														

# NOTES:

1. Addressing Modes

INHER≡Inherent INDXD≡Indexed IMMED≡Immediate
REL≡Relative EXTND≡Extended DIR≡Direct

- 2. Unassigned opcodes are indicated by "•" and should not be executed.
- 3. Codes marked by "T" force the PC to function as a 16-bit counter.

TABLE 9 - INDEX REGISTER AND STACK MANIPULATION INSTRUCTIONS

																			Con	ditio	n C	ode	5
	1	lr	nme	be		Dire	ct	1	nde	ĸ	E	cter	d	In	her	ent	Boolean/	5	4	3	2	1	0
Pointer Operations	MNEM	Op	-	#	Op	-		Op	~	#	Op	~	#	Op	T~	#	Arithmetic Operation	Н	1	N	Z	V	С
Compare Index Register	CPX	8C	4	3	9C	5	2	AC	6	2	вс	6	3				X – M:M + 1	•	•	1	1	1	1
Decrement Index Register	DEX		Г											09	3	1	X − 1 → X	•	•	•	1	•	•
Decrement Stack Pointer	DES		Г			Г								34	3	1	SP−1→SP	•	•	•	•	•	•
Increment Index Register	INX					Γ								08	3	1	X+1→X	•	•	•	1	•	•
Increment Stack Pointer	INS			Г										31	3	1	1 SP+1→SP	•	•	•	•	•	•
Load Index Register	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				$M \rightarrow X_{H_r}(M+1) \rightarrow X_L$	•	•	1	1	R	·
Load Stack Pointer	LDS	8E	3	3	9E	4	2	ΑE	5	2	BE	5	3				$M \longrightarrow SP_{H}, (M+1) \longrightarrow SP_{L}$	•	•	1	1	R	•
Store Index Register	STX				DF	4	2	EF	5	2	FF	5	3				$X_H \longrightarrow M, X_L \longrightarrow (M+1)$	•	•	1	Ţ	R	•
Store Stack Pointer	STS		Г		9F	4	2	AF	5	2	BF	5	3				$SP_H \rightarrow M, SP_L \rightarrow (M+1)$	•	•	T	1	R	•
Index Reg → Stack Pointer	TXS	Г	Г	Γ		Γ			П	-				35	3	1	X – 1 → SP	•	•	•	•	•	•
Stack Pntr → Index Register	TSX	Г	Г			Γ								30	3	1	SP+1→X	•	•	•	•	•	•
Add	ABX													ЗА	3	1	$B+X \longrightarrow X$	•	•	•	•	•	•
Push Data	PSHX	t	T	$\vdash$	T	$\vdash$	<u>├</u>		П				_	3C	4	1	$X_L \rightarrow M_{SP}, SP-1 \rightarrow SP$	•	•	•	•	•	•
						L									L		$X_H \rightarrow M_{SP}, SP - 1 \rightarrow SP$						L
Pull Data	PULX	Ι				Γ								38	5	1	$SP+1 \longrightarrow SP, M_{SP} \longrightarrow X_H$	•	•	•	•	•	
	- 1	1	1		l	ı						l		l			$SP+1 \rightarrow SP, M_{SP} \rightarrow X_L$		l	l		l	

TABLE 10 — ACCUMULATOR AND MEMORY INSTRUCTIONS (Sheet 1 of 2)

Accumulator and		In	nme			irec			nde		E	ter			nhe	r	Boolean	C	one	diti	on (	Coc	les
Memory Operations	MNE	Op	~	#	Op	~	#	Op	~	#	Op	1	#	Op	~	#	Expression	Н	1	N	Z	V	C
Add Acmitrs	ABA							$\overline{}$		П				1B	2	1	A + B - A	T	•	T	П	П	$\mathbf{T}$
Add B to X	ABX									П			П	3A	3	1	00:B + X X	•	•	•	•		
Add with Carry	ADCA	89	2	2	99	3	2	A9	4	2	B9	4	3			Г	A + M + C - A	T	•	1	T	T	$\top$
ŕ	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3		Г		B + M + C - B		•	1	$\Box$	$\Pi$	11
Add	ADDA	8B	2	2	9B	3	2	AB	4	2	ВВ	4	3			Г	A + M -A		•	1	T	Ti	11
	ADDB	СВ	2	2	DB	3	2	EB	4	2	FB	4	3			Г	B + M -A	$\top$	•	1	T	11	17
Add Double	ADDD	C3	4	3	D3	5	2	E3	6	2	F3	6	3				D + M:M + 1 - D	•	•	П	П	П	TI
And	ANDA	84	2	2	94	3	2	A4	4	2	B4	4	3				A·M -A	•	•	П	П	R	
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3				B·M <del>-</del> B	•	•	1	Π	R	•
Shift Left,	ASL							68	6	2	78	6	3					•	•			П	TI
Arithmetic	ASLA									П				48	2	1	<b>□←</b> ∭ <b>—</b> □	•	•			$\Box$	TI
	ASLB													58	2	1	07 00	•	•	П	П	$\Pi$	$\Pi$
Shift Left Dbl	ASLD						Ц			Ц				05	3	1		•	•	L	Ш	Ш	$\perp$
Shift Right,	ASR							67	6	2	77	6	3					•	•	1	Ш	Ш	⊥i
Arithmetic	ASRA									Ц				47	2	1	<b>□-</b> [[[[]] - []] - []	•	•	1	Ш	$\perp$	┸
	ASRB	L_								Ц		_		57	2	1	87 00	•	•	L	L	Ш	$\perp$
Bit Test	BITA	85	2		95	3	2	Α5		2	В5	4	3			L	A · M	•	•	11	Li	<u>I</u> R	<u>le</u>
	BITB	C5	2	2	D5	3	2	E5	4	2	F5	4	3				B · M	•	•	L	L	R	•
Compare Acmitrs	CBA													11	2	1	A - B	•	•	1	Li	L	L
Clear	CLR							6F	6	2	7F	6	3				00 <del>-</del> M	•	•	R	S	R	R
	CLRA													4F	2	1	00 <del>-</del> A	•	•	R	S	R	R
	CLRB													5F	2	1	00 <del>-</del> B	•	•	R	s	R	R
Compare	CMPA	81	2		91	3	2	A1	4	2	B1	4	3				A - M	•	•	1			
	CMPB	C1	2	2	D1	3	2	E1	4	2	F1	4	თ				B - M	•	•			Li	
1's Complement	сом							63	6	2	73	6	ო				M M	•	•	П		R	≀∣s
	COMA													43	2		Ā <del>-</del> A	•	•			R	S
	COMB													53	2		B→B	•	•	1	П	R	S
Decimal Adj, A	DAA						П							19	2	1	Adj binary sum to BCD	•	•			Li	
Decrement	DEC							6A	6	2	7A	6	3				M - 1 → M	•	•			П	•
	DECA													4A	2		A - 1 - A	•	•	Ц	Ц	Ш	•
	DECB						L							5A	2	1	B - 1 <del></del> B	•	•	1	1	Li	•
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	B8	4	3		1	L	A ⊕ M <del>-</del> A	•	•		L	R	•
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3				B ⊕ M <del>-</del> B	•	•	1	1	R	•
Increment	INC							6C	6	2	7C	6	3				M + 1 - M	•	•	1		$\Box$	•
	INCA													4C	2		A + 1 A	•	•	1		П	•
	INCB												L	5C	2	1	B + 1 -►B	•	•			$\coprod$	•
Load Acmitrs	LDAA	86	2	2	96	3	2	Α6	4	2	В6	4	3			Γ	M <del>-</del> A	•	•		$\Box$	R	
	LDAB	С6	2	2	D6	3	2	E6	4	2	F6	4	3			Γ	M <del>-</del> B	•	•		П	R	•
Load Double	LDD	CC	3	3	DC	4	2	EC	5	2	FC	5	3				M:M + 1 - D	•	•	1		R	•
Logical Shift,	LSL							68	6	2	78	6	3			Γ		•	•				$\coprod$
Left	LSLA													48		1		•	•	1		T	
	LSLB													58	2	1	b7 b0 -0	•	•	1		$\Box$	
	LSLD						Γ			Γ				05	3	1		•	•	IT	1	$\Pi$	$\Pi$

TABLE 10 — ACCUMULATOR AND MEMORY INSTRUCTIONS (Sheet 2 of 2)

Accumulator and	T	Ir	nm	ed:	D	irec	:t	10	nde	×	E	xter	ıd	ī	nhe	_	Boolean	Tc	one	litic	on (	ode	98
Memory Operations	MNE	Op	~	#	Op	~	#	Op	~	#	Op	~	#	Op	~	#	Expression	H	T	N	Z	TV	C
Shift Right,	LSR	Ť	T					64	6	2	74	6	3	Ė			<b>→</b>	•	•	R	T	1	17
Logical	LSRA				T .		$\vdash$							44	2	1	0 <b>→</b>	•	•	R	T	$\Pi$	11
_	LSRB	Г							Г	T			Г	54	2	1	57 60	•	•	R	$\Box$	П	1
	LSRD		T	Г					Г	Г				04	3	1		•	•	R	П	П	
Multiply	MUL						Ι.							3D	10	1	AXB-D	•	•	•	•	•	$\Box$
2's Complement	NEG						Г	60	6	2	70	6	3			П	00 - M <del>-</del> M	•	•	H	T	П	$\Box$
(Negate)	NEGA						Г			Г		Ī		40	2	1	00 - A - A	•	•	П	Ti	Ti	T
	NEGB													50	2	1	00 - B <del>-</del> B	•	•	H		$\Box$	П
No Operation	NOP						Г							01	2	1	PC + 1 - PC	•	•	•	•	•	•
Inclusive OR	ORAA	8A	2	2	9A			AA	4	2	BA	4	3				A + M A	•	•	$\Box$		R	•
	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3				B + M -B	•	•			R	•
Push Data	PSHA													36	3	1	A -Stack	•	•	•	•	•	•
	PSHB													37	3	1	B -Stack	•	•	•	•	•	•
Pull Data	PULA													32	4	1	Stack - A	•	•	•	•	•	•
	PULB													33	4	1	Stack - B	•	•	•	•	•	•
Rotate Left	ROL							69	6	2	79	6	3				<b>—</b>	•	•		1		1
	ROLA									Ι				49	2	1		•	•		$\Box$		
	ROLB											Г		59	2	1	b7 b0	•	•			1	1
Rotate Right	ROR							66	6	2	76	6	3					•	•	-	$\Box$		T
	RORA													46	2	1		•	•	-			1
	RORB									Π		Π		56	2	1	b7 . b0	•	•	1		$\Box$	$\Box$
Subtract Acmitr	SBA													10	2	1	A - B A	•	•		1		$\Box$
Subtract with	SBCA	82	2	2	92	3	2	A2		2	B2	4	3				A - M - C - A	•	•			$\prod$	
Carry	SBCB	C2	2	2	D2	3	2	E2	4	2	F2	4	3				B - M - C B	•	•	*		П	П
Store Acmitrs	STAA				97	B	2	A7	4	2	В7	4	3				A + M	•	•	Н		R	•
	STAB		Π		D7	3	2	E7	4	2	F7	4	3				B M	•	•	-	1	R	•
	STD		Г		DD	4	2	ED	5	2	FD	5	3				D - M:M + 1	•	•	-		R	•
Subtract	SUBA	80	2	2	90	3	2	ΑO	4	2	во	4	3				A - M A	•	•	-	1	$\Box$	
	SUBB	CO	2	2	DO	3	2	EO	4	2	FO	4	3				B · M → B	•	•			$\prod$	
Subtract Double	SUBD	83	4	3	93	5	2	A3	6	2	В3	6	3			П	D - M:M + 1 -D	•	•	1	T	$\sqcap$	Π
Transfer Acmitr	TAB													16	2	1	A -B	•	•	1		R	•
	TBA													17	2	1	B -A	•	•	1	$\Box$	R	•
Test, Zero or	TST							6D	6	2	70	6	3				M - 00	•	•			R	R
Minus	TSTA													4D	2	1	A - 00	•	•			R	R
	TSTB													5D	2	1	B - 00	•	•		T	R	R

The condition code register notes are listed after Table 12.

TABLE 11 - JUMP AND BRANCH INSTRUCTIONS

	T	Π									Г			Г				Cc	ndit	tion	Coc	le R	eg.
	İ	(	Dire	ct		elati	ve		nde	x	E	xter	nd	In	here	ent		5	4	3	2	1	0
Operations	MNEM	Op	~	*	Op	~	*	Op	~	*	Op	~	#	Op	~	*	Branch Test	Н	1	N	Z	>	С
Branch Always	BRA	L			20	3	2										None	•	•	•	•	٠	•
Branch Never	BRN				21	3	2										None	•	•	•	•	•	•
Branch If Carry Clear	BCC				24	3	2										C=0	•	•	•	٠	•	•
Branch If Carry Set	BCS				25	3	2										C=1	•	•	•	•	•	•
Branch If = Zero	BEQ		Г	Г	27	3	2					Π					Z = 1	•	•	•	•	•	•
Branch If ≥ Zero	BGE	Π			2C	3	2					Г					N <b>⊕</b> V = 0	•	•	•	•	•	•
Branch If >Zero	BGT	Г			2E	3	2										Z+(N  V)=0	•	•	•	•	•	•
Branch If Higher	ВНІ	T			22	3	2										C+Z=0	•	•	•	•	•	•
Branch If Higher or Same	BHS	П		Г	24	3	2					Γ					C = 0	•	•	•	•	•	•
Branch If ≤Zero	BLE	Π			2F	3	2			Г							Z+(N  V)=1	•	•	•	•	•	•
Branch If Carry Set	BLO	Г	Г		25	3	2					Г		Г			C = 1	•	•	•	•	•	•
Branch If Lower Or Same	BLS	T	T		23	3	2					T					C+Z=1	•	•	•	•	•	•
Branch If < Zero	BLT		Î		2D	3	2					Г					N <b>⊕</b> V = 1	•	•	•	•	•	•
Branch If Minus	BMI		Г		2B	3	2										N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE				26	3	2		Г			Г	Г				Z=0	•	•	•	•	•	•
Branch If Overflow Clear	BVC		П		28	3	2					Г					V = 0	•	•	•	•	•	•
Branch If Overflow Set	BVS				29	3	2										V = 1	•	•	•	•	•	•
Branch If Plus	BPL			i	2A	3	2										N = 0	•	•	•	٠	٠	•
Branch To Subroutine	BSR				8D	6	2											•	•	•	•	•	•
Jump	JMP							6E	3	2	7E	3	3				See Special Operations-Figure 24	•	•	•	•	•	•
Jump To Subroutine	JSR	9D	5	2				ΑD	6	2	ВD	6	3					•	•	•	•	•	•
No Operation	NOP	Г	Г	Г										01	2	1		•	•	•	•	•	•
Return From Interrupt	RTI	Т												ЗВ	10	1		1	1	1	1	1	1
Return From Subroutine	RTS		Г											39	5	1	See Special Operations-Figure 24	•	•	•	•	•	•
Software Interrupt	SWI	Τ	Г	Г										3F	12	1	1	•	s	•	•	•	•
Wait For Interrupt	WAI	Г												3E	9	1		•	•	•	•	•	•

TABLE 12 - CONDITION CODE REGISTER MANIPULATION INSTRUCTIONS

	Ī					Condition Code Register							
	1 1	nhere			5	4	3	2	1	0			
Operations	MNEM Op ~ # I				Boolean Operation	Н	1	N	Z	V	С		
Clear Carry	CLC	0C	2	1	0 → C	•	•	•	•	•	R		
Clear Interrupt Mask	CLI	0E	2	1	0-1	•	R	•	•	•	•		
Clear Overflow	CLV	0A	2	1	0 <b>→</b> V	•	•	•	•	R	•		
Set Carry	SEC	0D	2	1	1 → C	•	•	•	•	•	S		
Set Interrupt Mask	SEI	0F	2	1	1→1	•	S	•	•	•	•		
Set Overflow	SEV	0B	2	1	1 → V	•	•	•	•	S	•		
Accumulator A → CCR	TAP	06	2	1	A → CCR	1	1	1	1	1	1		
CCR → Accumulator A	TPA	07	2	1	CCR → A	•	•	•	•	•	•		

#### LEGEND

- Op Operation Code (Hexadecimal)
- ~ Number of MPU Cycles
- MSP Contents of memory location pointed to by Stack Pointer
  - # Number of Program Bytes
  - + Arithmetic Plus
  - Arithmetic Minus
  - Boolean AND
  - X Arithmetic Multiply
  - + Boolean Inclusive OR
  - Boolean Exclusive OR M Complement of M
  - → Transfer Into
  - 0 Bit = Zero
  - 00 Byte = Zero

#### CONDITION CODE SYMBOLS

- H Half-carry from bit 3
- I Interrupt mask
- N Negative (sign bit)
- Z Zero (byte)
- V Overflow, 2's complement
- C Carry/Borrow from MSB
- R Reset Always
- S Set Always
- Affected
- Not Affected

TABLE 13 - INSTRUCTION EXECUTION TIMES IN E CYCLES

	ADDRESSING MODE											
	Immediate	Direct	Extended	Indexed	Inherent	Relative						
ABA ABX ADC ADD ADDD AND ASL	2 2 4 2	• 3 3 5 3 •	• 4 4 6 4	• 4 4 6 4	2 3 • • • • 2 3	•						
ASLD ASR BCC BCS BEQ BGE BGT	•	• • • • • •	6	6	3 2	3 3 3 3 3 3						
BHI BHS BIT BLE BLO BLS BLT	2	3 •	4	4	• • • • • •	3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3						
BMI BNE BPL BRA BRN BSR BVC	•	•	•	•	• • • • • •	3.3 3 3 3 6 3						
BVS CBA CLC CLI CLR CLV CMP		•	6	6	2 2 2 2 2	3						
COM CPX DAA DEC DES DEX EOR INC	2 4 • • • • • • • • • • • • • • • • • •	3 5 •	6 6 6 4 6	6 6 6 6 4 6	2 2 3 3	•						

	ADDRESSING MODE												
,	Immediate	Direct	Extended	Indexed	Inherent	Relative							
INX JMP JSR LDA LDD LDS LDS	2 3 3 3 3	• 5 3 4 4	• 3 6 4 5 5 5	<b>3</b> 6 4 5 5 5	3 • • • • • • •	•							
LSL LSLD LSR LSRD MUL NEG NOP	• • • • • •	4	6 • 6 •	6 6	2 3 2 3 10 2 2	•							
ORA PSH PSHX PUL PULX ROL ROR	2	3	4 • • 6 6	4 • • 6 6	3 4 4 5 2 2	•							
RTI RTS SBA SBC SEC SEI SEV	2	3	4	4	10 5 2 • 2 2 2	•							
STA STD STS STX SUB SUBD SWI	• • 2 4	3 4 4 4 3 5	4 5 5 4 6	4 5 5 5 4 6	• • • •	•							
TAB TAP TBA TPA TST TSX TXS WAI	•	•	6	6	12 2 2 2 2 2 2 3 3 9	•							

#### SUMMARY OF CYCLE-BY-CYCLE OPERATION

Table 14 provides a detailed description of the information present on the Address Bus, Data Bus, and the Read/Write (R/W) line during each cycle of each instruction.

The information is useful in comparing actual with expected results during debug of both software and hardware as the program is executed. The information is categorized in groups according to addressing mode and number of cycles

per instruction. In general, instructions with the same addressing mode and number of cycles execute in the same manner. Exceptions are indicated in the table.

Note that during MPU reads of internal locations, the resultant value will not appear on the external Data Bus except in Mode 0. "High order" byte refers to the most significant byte of a 16-bit value.

TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 1 of 5)

	Address Mode and		Cycle		R/W	
Inst	ructions	Cycles	#	Address Bus	Line	Data Bus
IMMEDIAT	E					
ADC	EOR	2	1	Opcode Address	1	Opcode
ADD	LDA	1	2	Opcode Address + 1	1	Operand Data
AND	ORA				į.	
BIT	SBC				-	
СМР	SUB					
LDS		3	1	Opcode Address	1	Opcode
LDX			2	Opcode Address + 1	1	Operand Data (High Order Byte)
LDD			3	Opcode Address + 2	1	Operand Data (Low Order Byte)
CPX		4	1	Opcode Address	1	Opcode
SUBD			2	Opcode Address + 1	1	Operand Data (High Order Byte)
ADDD		1	3	Opcode Address + 2	1	Operand Data (Low Order Byte)
			4	Address Bus FFFF	1	Low Byte of Restart Vector
DIRECT						
ADC	EOR	3	1	Opcode Address	1	Opcode
ADD	LDA	i	2	Opcode Address + 1	1	Address of Operand
AND	ORA		3	Address of Operand	1	Operand Data
BIT	SBC			·	-	
СМР	SUB	ŀ				
STA	~~~~~~	3	1	Opcode Address	1	Opcode
ļ			2	Opcode Address + 1	1	Destination Address
i		1	3	Destination Address	0	Data from Accumulator
LDS		4	1	Opcode Address	1	Opcode
LDX		1	2	Opcode Address + 1	1	Address of Operand
LDD			3	Address of Operand	1 1	Operand Data (High Order Byte)
1		1	4	Operand Address + 1	1	Operand Data (Low Order Byte)
STS		4	1	Opcode Address	1	Opcode
STX		i i	2	Opcode Address + 1	1	Address of Operand
STD			3	Address of Operand	0	Register Data (High Order Byte)
			4	Address of Operand + 1	0	Register Data (Low Order Byte)
CPX		5	1	Opcode Address	1	Opcode
SUBD			2	Opcode Address + 1	1	Address of Operand
ADDD			3	Operand Address	1 1	Operand Data (High Order Byte)
			4	Operand Address + 1	1	Operand Data (Low Order Byte)
		L	5	Address Bus FFFF	1	Low Byte of Restart Vector
JSR		5	1	Opcode Address	1	Opcode
l			2	Opcode Address + 1	1	Irrelevant Data
		1	3	Subroutine Address	1	First Subroutine Opcode
ļ			4	Stack Pointer	0	Return Address (Low Order Byte)
		1	5	Stack Pointer - 1	0	Return Address (High Order Byte)

TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 2 of 5)

Addres	Address Mode and		Cycle		R/W	
Ins	structions	Cycles	#	Address Bus	Line	Data Bus
EXTENDED	)	-				
JMP		3	1	Opcode Address	1	Opcode
			2	Opcode Address + 1	1	Jump Address (High Order Byte)
ł			3	Opcode Address + 2	1	Jump Address (Low Order Byte)
ADC	EOR	4	1	Opcode Address	1	Opcode
ADD	LDA		2	Opcode Address + 1	1	Address of Operand
AND	ORA	1	3	Opcode Address + 2	1	Address of Operand (Low Order Byte)
BIT	SBC		4	Address of Operand	1	Operand Data
CMP	SUB			4.5	ł	
STA		4	1	Opcode Address	1	Opcode
		i	2	Opcode Address + 1	1	Destination Address (High Order Byte)
		ì	3	Opcode Address + 2	1	Destination Address (Low Order Byte)
		1	4	Operand Destination Address	0	Data from Accumulator
LDS		5	1	Opcode Address	1	Opcode
LDX		ł	2	Opcode Address + 1	1	Address of Operand (High Order Byte)
LDD			3	Opcode Address + 2	1	Address of Operand (Low Order Byte)
		1	4	Address of Operand	1 1	Operand Data (High Order Byte)
			5	Address of Operand + 1	1	Operand Data (Low Order Byte)
STS		5	1	Opcode Address	1	Opcode
STX			2	Opcode Address + 1	1	Address of Operand (High Order Byte)
STD			3	Opcode Address + 2	1	Address of Operand (Low Order Byte)
		1	4	Address of Operand	0	Operand Data (High Order Byte)
			5	Address of Operand + 1	0	Operand Data (Low Order Byte)
ASL	LSR	6	1 /	Opcode Address	1	Opcode
ASR	NEG		2	Opcode Address + 1	1	Address of Operand (High Order Byte)
CLR	ROL	1	3	Opcode Address + 2	1 1	Address of Operand (Low Order Byte)
COM	ROR		4	Address of Operand	1	Current Operand Data
DEC	TST*		5	Address Bus FFFF	1 1	Low Byte of Restart Vector
INC			6	Address of Operand	0	New Operand Data
CPX		6	1	Opcode Address	1	Opcode
SUBD			2	Opcode Address + 1	1	Operand Address (High Order Byte)
ADDD		1 1	3	Opcode Address + 2	1 1	Operand Address (Low Order Byte)
		1	4	Operand Address	1	Operand Data (High Order Byte)
		1 1	5	Operand Address + 1	1	Operand Data (Low Order Byte)
			6	Address Bus FFFF	1	Low Byte of Restart Vector
JSR		6	1	Opcode Address	1	Opcode
		1 1	2	Opcode Address + 1	1 1	Address of Subroutine (High Order Byte)
		]	3	Opcode Address + 2	1	Address of Subroutine (Low Order Byte)
			4	Subroutine Starting Address	1 1	Opcode of Next Instruction
			.5	Stack Pointer	0.	Return Address (Low Order Byte)
			6	Stack Pointer – 1	0	Return Address (High Order Byte)

<sup>\*</sup>TST does not perform the write cycle during the sixth cycle. The sixth cycle is another address bus = \$FFFF.

TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 3 of 5)

Address Mode and			Cycle		R/W	
in:	structions	Cycles	#	Address Bus	Line	Data Bus
INDEXED						
JMP		3	1	Opcode Address	1	Opcode
		1	2	Opcode Address + 1	1	Offset
			3	Address Bus FFFF	1	Low Byte of Restart Vector
ADC	EOR	4	1	Opcode Address	1	Opcode
ADD	LDA		2	Opcode Address + 1	1	Offset
AND	ORA	1	3	Address Bus FFFF	1 1	Low Byte of Restart Vector
BIT	SBC		4	Index Register Plus Offset	1 1	Operand Data
CMP	SUB			<b>3</b>		
STA		4	1	Opcode Address	1	Opcode
		1 1	2	Opcode Address + 1	1	Offset
			3	Address Bus FFFF	1	Low Byte of Restart Vector
		1	4	Index Register Plus Offset	0	Operand Data
LDS		5	1	Opcode Address	1	Opcode
LDX		1 1	2	Opcode Address + 1	l i	Offset
LDD		1 1	3	Address Bus FFFF	l i	Low Byte of Restart Vector
		1 1	4	Index Register Plus Offset	li	Operand Data (High Order Byte)
			5	Index Register Plus Offset + 1	li	Operand Data (Low Order Byte)
STS		5	1	Opcode Address	1	Opcode
STX		"	2	Opcode Address + 1		Offset
STD		1 1	3	Address Bus FFFF	1 ;	Low Byte of Restart Vector
310			4	Index Register Plus Offset	1 6	Operand Data (High Order Byte)
		1 1	5	Index Register Plus Offset + 1	0	Operand Data (Fight Order Byte)
4.01		6				
ASL	LSR	10	1	Opcode Address	1	Opcode
ASR	NEG	1 1	2	Opcode Address + 1	!	Offset
CLR	ROL	1 1	3	Address Bus FFFF	1	Low Byte of Restart Vector
СОМ	ROR		4	Index Register Plus Offset	1 1	Current Operand Data
DEC	TST*	1 1	5	Address Bus FFFF	1	Low Byte of Restart Vector
INC			6	Index Register Plus Offset	0	New Operand Data
CPX		6	1	Opcode Address	1	Opcode
SUBD		1	2	Opcode Address + 1	1	Offset
ADDD		1 1	3	Address Bus FFFF	1	Low Byte of Restart Vector
			4	Index Register + Offset	1	Operand Data (High Order Byte)
			5	Index Register + Offset + 1	1	Operand Data (Low Order Byte)
		1 1	6	Address Bus FFFF		Low Byte of Restart Vector
JSR		6	1	Opcode Address	1	Opcode
		1 1	2	Opcode Address + 1	1	Offset
		1 1	3	Address Bus FFFF	1	Low Byte of Restart Vector
		1 1	4	Index Register + Offset	1	First Subroutine Opcode
		1 1	5	Stack Pointer	0	Return Address (Low Order Byte)
			6	Stack Pointer – 1	0	Return Address (High Order Byte)

<sup>\*</sup>TST does not perform the write cycle during the sixth cycle. The sixth cycle is another address bus = \$FFFF.

TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 4 of 5)


	ess Mode ar	nd		Cycle		R/W	
. In	structions		Cycles	#	Address Bus	Line	Data Bus
NHEREN	IT						
ABA	DAA	SEC	2	1	Opcode Address	1	Opcode
ASL	DEC	SEI		2	Opcode Address + 1	1	Opcode of Next Instruction
ASR	INC	SEV			• • • • • • • • • • • • • • • • • • • •		
CBA	LSR	TAB					
CLC	NEG	TAP					
CLI	NOP	TBA					
CLR	ROL	TPA				i	
CLV	ROR	TST					
COM	SBA						
ABX			3	1	Opcode Address	1	Opcode
				2	Opcode Address + 1	1	Irrelevant Data
				3	Address Bus FFFF	[ 1 ]	Low Byte of Restart Vector
ASLD			3	1	Opcode Address	1	Opcode
LSRD			ľ	2	Opcode Address + 1	1	Irrelevant Data
20110				3	Address Bus FFFF	1	Low Byte of Restart Vector
DES			3	1	Opcode Address	1	Opcode
INS			3	2	Opcode Address + 1		Opcode of Next Instruction
1113		ì		3	Previous Stack Pointer Contents	1 1	Irrelevant Data
INIV							
INX			3	1	Opcode Address	1	Opcode
DEX				2	Opcode Address + 1	1	Opcode of Next Instruction
				3	Address Bus FFFF	1	Low Byte of Restart Vector
PSHA		Í	3	1	Opcode Address	1	Opcode
PSHB				2	Opcode Address + 1	1	Opcode of Next Instruction
				3	Stack Pointer	0	Accumulator Data
TSX		ı	3	1	Opcode Address	1	Opcode
		- 1		2.	Opcode Address + 1	1	Opcode of Next Instruction
				3	Stack Pointer	1	Irrelevant Data
TXS			3	1	Opcode Address	1	Opcode
		ĺ		2	Opcode Address + 1	1	Opcode of Next Instruction
		- 1		3	Address Bus FFFF	1	Low Byte of Restart Vector
PULA			4	1	Opcode Address	1	Opcode
PULB				2	Opcode Address + 1	1	Opcode of Next Instruction
		1		3	Stack Pointer	1	Irrelevant Data
				4	Stack Pointer + 1	1	Operand Data from Stack
PSHX			4	1	Opcode Address	1	Opcode
		1		2	Opcode Address + 1	1	Irrelevant Data
		ļ		3	Stack Pointer	0	Index Register (Low Order Byte)
		1	1	4.	Stack Pointer – 1	0	Index Register (High Order Byte)
PULX			5	1	Opcode Address	1	Opcode
			-	2	Opcode Address + 1	1	Irrelevant Data
				3	Stack Pointer	1	Irrelevant Data
		j	j	4	Stack Pointer + 1	1	Index Register (High Order Byte)
		ļ		5	Stack Pointer + 2	1	Index Register (Low Order Byte)
RTS			5	1	Opcode Address	1	Opcode
5			-	2	Opcode Address + 1	i	Irrelevant Data
			ĺ	3	Stack Pointer	1	Irrelevant Data
				4	Stack Pointer + 1	1	Address of Next Instruction (High Order Byte)
				5	Stack Pointer + 2	1	Address of Next Instruction (Low Order Byte)
WAI			9	1	Opcode Address	1	Opcode
•••			١	2	Opcode Address + 1	il	Opcode of Next Instruction
				3	Stack Pointer	o l	Return Address (Low Order Byte)
		1		4	Stack Pointer – 1	ő	Return Address (High Order Byte)
		į		5	Stack Pointer – 2	ő	Index Register (Low Order Byte)
		1	l	6	Stack Pointer – 3	ő	Index Register (High Order Byte)
				7	Stack Pointer – 4	0	Contents of Accumulator A
				8	Stack Pointer – 5	ŏ	Contents of Accumulator B
				9	Stack Pointer – 6	0	Contents of Accumulator B
			لــــــا	y	Stack FUIITEI - 0		Contents of Condition Code Register

TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 5 of 5)


Address Mode and		Cycle		R/W	
Instructions	Cycles	#	Address Bus	Line	Data Bus
INHERENT					
MUL	10	1	Opcode Address	1	Opcode
	ł	2	Opcode Address + 1	1	Irrelevant Data
		3	Address Bus FFFF	1 1	Low Byte of Restart Vector
	1	4	Address Bus FFFF	1 1	Low Byte of Restart Vector
	1	5	Address Bus FFFF	1 1	Low Byte of Restart Vector
		6	Address Bus FFFF	1 1	Low Byte of Restart Vector
		7	Address Bus FFFF	1 1	Low Byte of Restart Vector
	1	8	Address Bus FFFF	1 1	Low Byte of Restart Vector
	1 .	9	Address Bus FFFF	1 1	Low Byte of Restart Vector
	1	10	Address Bus FFFF	1 1	Low Byte of Restart Vector
RTI	10	1	Opcode Address	11	Opcode
	1 "	2	Opcode Address + 1	1 1	Irrelevant Data
	1 .	3	Stack Pointer	i	Irrelevant Data
		4	Stack Pointer + 1	1 1	Contents of Condition Code Register from Stack
		5	Stack Pointer + 2	1 1	Contents of Accumulator B from Stack
		6	Stack Pointer+3	1 1	Contents of Accumulator A from Stack
		7	Stack Pointer + 4	l i l	Index Register from Stack (High Order Byte)
		8	Stack Pointer+5	1 1	Index Register from Stack (Low Order Byte)
		9	Stack Pointer+6		Next Instruction Address from Stack (High Order Byte)
	1	10	Stack Pointer + 7	1 1	Next Instruction Address from Stack (Low Order Byte)
SWI	12	1	Opcode Address	+ +	Opcode
2001	12		P	1 ' 1	•
		2	Opcode Address + 1	1	Irrelevant Data
		3	Stack Pointer	0	Return Address (Low Order Byte)
		4	Stack Pointer – 1	0	Return Address (High Order Byte)
	1	5	Stack Pointer – 2	0	Index Register (Low Order Byte)
		6	Stack Pointer – 3	0	Index Register (High Order Byte)
		7	Stack Pointer – 4	0	Contents of Accumulator A
		8	Stack Pointer – 5	0	Contents of Accumulator B
		9	Stack Pointer – 6	0	Contents of Condition Code Register
		10	Stack Pointer – 7	11	Irrelevant Data
		11	Vector Address FFFA (Hex)	1 1	Address of Subroutine (High Order Byte)
		12	Vector Address FFFB (Hex)	1	Address of Subroutine (Low Order Byte)
RELATIVE					
BCC BHT BNE BLO	3	1	Op Code Address	1 1	Op Code
BCS BLE BPL BHS	1 1	2	Op Code Address +1	1 1	Branch Offset
BEQ BLS BRA BRN	1 1	3	Address Bus FFFF	1 1	Low Byte of Restart Vector
BGE BLT BVC	( [	Ī		1 1	
BGT BMT BVS	$\perp$				
BSR	6	1	Op Code Address	1 1	Op Code
		2	Op Code Address +1	1	Branch Offset
	1 1	3	Address Bus FFFF	1 1	Low Byte of Restart Vector
		4	Subroutine Starting Address	1 1	Op Code of Next Instruction
		5	Stack Pointer	0	Return Address (Low Order Byte)
	1 1	6	Stack Pointer -1	0	Return Address (High Order Byte)



FIGURE 24 - SPECIAL OPERATIONS



K = 8-bit Unsigned Value



#### **EPROM PROGRAMMING ROUTINE**

PAGE 001 EPROM .	SA:1 EPROM *** ROUTINE TO PROGRAM THE MC68701 EPROM ***
00001	NAM EPROM
00002	OPT ZO1, LLEN=80
00003	TTL *** ROUTINE TO PROGRAM THE MC68701 EPROM **
00004	TIL "" KOUTINE TO PROGRAM THE MC00701 EPROM ""
00005	***************
00005	*
00007	
00007	EIROH A NON-REENTRANI ROUTINE TO TROGRAM
00009	* THE MC68701 EPROM.
00010	
00010	THE ROUTINE PROGRAMS THE MOOD OF EIROP
00011	STARTING AT ADDRESS FRIR FROM A
00012	BLOCK OF MEMORI STARTING AT IMBEG
00013	* AND ENDING AT "IMEND".
00015 00016	* CALLING CONVENTION:
00016	
00017	* JSR EPROM *
00019	
00019	* NOTES:
00020	
00021	. THE ROUTINE EXPECTS FOUR DOUBLE BITE VALUES
00022	TO BE INITIALIZED PRIOR TO BEING CALLED.
00023	* THESE VALUES ARE:
00024	
00025	IMBEG = A DOUBLE BITE ADDRESS WHICH POINTS
00027	TO THE FIRST BITE TO BE PROGRAMMED
00027	* INTO THE EPROM.
00029	* IMEND = A DOUBLE BYTE ADDRESS WHICH POINTS
00030	* TO THE LAST BYTE TO BE PROGRAMED IN-
00031	* INTO THE EPROM.
00032	*
00033	* PNTR = A DOUBLE BYTE ADDRESS WHICH POINTS
00034	* TO THE FIRST BYTE IN THE EPROM TO BE
00035	* PROGRAMMED.
00036	*
00037	* WAIT = A DOUBLE BYTE COUNTER VALUE WHICH IS
00038	* A FUNCTION OF THE MCU INPUT FREQUEN-
00039	* CY AND IS USED WITH THE OUTPUT COM-
00040	* PARE FUNCTION TO GENERATE A 50 MSEC
00041	* TIMEOUT. IT IS EQUIVALENT TO
00042	*
00043	* 50000 * (MCU INPUT FREQ) / 4 * 10**6
00044	*
00045	* VALUES FOR TYPICAL INPUT FREQS ARE:
00046	*
00047 00048	WAIT MCU INFUT FREQ
00049 00050	* 30615 (\$7797) 2.45 MHZ * 50000 (\$6350) 4.00 MHZ
00051	30000 (QC330) 4 000 IMZ
00052	* 61375 (\$EFBF) 4.91 MHZ
00052	· ·
00054	<ul> <li>* 2. IT IS ASSUMED THAT POWER (VPP) IS AVAILABLE</li> <li>* TO THE RESET PIN FOR PROGRAMMING.</li> </ul>
00055	TO THE RESET PIN FOR PROGRAMMING.
00056	* 3. THIS ROUTINE PERFORMS NO ERROR CHECKING.
00057	* 3. THIS ROUTINE PERFORMS NO ERROR CHECKING.
00058	•
	Routine parameter initialization, such as stack pointer, etc., must be done prior to e

Routine parameter initialization, such as stack pointer, etc., must be done prior to entry (Use of PRObug will ensure all needed initialization.)

## **EPROM PROGRAMMING ROUTINE**

PAGE									
	PAGE (	002	EPRO	M	•SA	1 EPF	*** MO.	ROUTINE	TO PROGRAM THE MC68701 EPROM ***
	00060								
00062 00063 00064 00065 00066 00066 00066 00066 00066 00066 00014 00067 00066 00066 00067 00066 00068 00069 000700 00069 000700 00060 000710 00060 000710 00080 000710 00080 000710 00080 000710 00080 000710 00080 000700 000700 00070 000700 00070 00070 00080 00070						* E (	UAT	E S	
00063									
00064				0008	3 A	TCSR	EOU	\$08	TIMER CONTROL/STAT REGISTER
00065   0008	00064						•		•
00066	00065						•		
O0067   O0069	00066			0014				\$14	RAM/EPROM CONTROL REGISTER
00069 00070A 0080 00071A 0080 0002 A IMBEG RMB 2 START OF MEMORY BLOCK 00072A 0082 0002 A PNTR RMB 2 LAST BYTE OF MEMORY BLOCK 00073A 0084 0002 A PNTR RMB 2 FIRST BYTE OF MEMORY BLOCK 00073A 0086 0002 A WAIT RMB 2 COUNTER VALUE 00075 00076 00076 * E P R O M S T A R T S H E R E 00077 00078A 3000 00079 3000 DE 84 A EPROM LDX PNTR SAVE CALLING ARGUMENT 00080A 3002 3C PSHX RESTORE WHEN DONE 00082 00081A 3003 DE 80 A LDX IMBEG USE STACK 00084A 3006 86 FE A LDAA #\$FE REMOVE VPP, SET LATCH 00085A 3008 97 14 A STAA EPMONT 00086A 3000 A6 00 A LDAA X MOVE DATA MEMORY—TO—LATCH 00088A 300C DE 84 A LDX PNTR STAN ET WENVEYP, SET LATCH 00088A 300C DE 84 A LDX PNTR STAN EPMONT 00088A 300C DE 84 A LDX PNTR STAN EPMONT 00088A 300C DE 84 A LDAA X MOVE DATA MEMORY—TO—LATCH 00088A 300C DE 84 A LDX PNTR STAN ET WENVEYP, SET LATCH 00089A 3010 08 INX NEXT ADDR 00090A 3011 DF 84 A STAA X STASH AND LATCH 00090A 3011 DF 84 A STAA EPMONT 000904 * NOW WAIT FOR 50 MSEC TIMEOUT USING OUTPUT COMPARE. 00099A 3010 08 STAN STAN EPMONT 00099A 3010 08 STAN STAN EPMONT 00099A 3010 08 STAN STAN EPMONT 00099A 3010 08 STAN STAN EPMONT 00099A 3010 08 STAN STAN EPMONT 00099A 3010 08 STAN STAN STAN EPMONT 00090A 3010 08 STAN STAN STAN END LATCH 00091A 3013 86 FC A LDAA #\$FC ENABLE EPROM POWER (VPP) 00092A 3015 97 14 A STAN EPMONT 00091A 3018 DF 84 A STX PNTR 00091A 3018 DF 84 A STX D OUTCMP SET OUTPUT COMPARE 00099A 3016 DD 0B A STD OUTCMP SET OUTPUT COMPARE 001010A 3020 86 40 A LDAA #\$940 NOW WAIT FOR OCF 001010A 3020 86 FF A LDAA #\$950 NOW WAIT FOR OCF 00101A 3020 88 EPRO04 BITA TCSR 00103A 3020 80 SE SE A CPX IMEND 00101A 3020 80 SE SE A CPX IMEND 00101A 3020 80 SE SE A CPX IMEND 00101A 3020 80 SE SE A CPX IMEND 00101A 3020 80 SE SE A CPX IMEND 00101A 3020 80 SE SE A CPX IMEND 00101A 3030 38 PULX 0011A 3031 3B F84 A STX PNTR 00111A 3031 3B F84 A STX PNTR	00067							,	•
ORG	00068					* L C	CAL	VAR	IABLES
00071A   0080   0002	00069								
00072A 0082	00070A	0080					ORG	\$80	
00072A 0082	00071A	0080		0002	2 A	IMBEG	RMB	2	START OF MEMORY BLOCK
00074A 0086									
00075	00073A	0084		0002	2 A	PNTR	RMB	2	FIRST BYTE OF EPROM TO BE PGM'D
NOW FROM S T A R T S	00074A	0086		0002	2 A	WAIT	RMB	2	COUNTER VALUE
00077 00078A 3000 00079A 3000 DE 84 A EPROM LDX PNTR SAVE CALLING ARGUMENT 00080A 3002 3C PSHX RESTORE WHEN DONE 00081A 3003 DE 80 A LDX IMBEG USE STACK 00082 00083A 3005 3C EPRO02 PSHX SAVE POINTER ON STACK 00084A 3006 86 FE A LDAA #\$FE REMOVE VPP, SET LATCH 00085A 3006 80 PI A STAA EPMCNT PPC=1, PLC=0 0086A 300A A6 00 A LDAA X MOVE DATA MEMORY-TO-LATCH 00087A 300C DE 84 A LDX PNTR GET WHERE TO PUT IT 00088A 300C A7 00 A STAA X STASH AND LATCH 00089A 3010 08 INX NEXT ADDR 00090A 3011 DF 84 A STX PNTR ALL SET FOR NEXT 00091A 3013 86 FC A LDAA #\$FC ENABLE EPROM POWER (VPP) 00092A 3015 97 14 A STAA EPMCNT PPC=0, PLC=0 00093 00094 *NOW WAIT FOR 50 MSEC TIMEOUT USING OUTPUT COMPARE. 00097A 301B 7F 0008 A CLR TCSR CLEAR OCF 00099A 301E DD 08 A STD OUTCMP SET OUTPUT COMPARE 001001 00090A 302C 86 40 A LDAA #\$40 NOW WAIT FOR OCF 00101 00102A 3022 95 08 A EPRO04 BITA TCSR 00104A 302C 86 FF A LDAA #\$70 NOT YET 00104A 302C 82 P7 14 A STAA EPMCNT PRODE 00106A 302R 9C 82 A CPX IMEND MAYBE DONE 00106A 302R 9C 82 A CPX IMEND MAYBE DONE 00107A 302A 23 D9 3005 BLS EPRO02 NOT YET 00108A 302C 86 FF A LDAA #\$FF REMOVE VPP, INHIBIT LATCH 00109A 302E 97 14 A STAA EPMCNT EPROW CAN NOW BE READ 00110A 3030 38 PULLX RESTORE PNTR 00111A 3031 38 PULX RESTORE PNTR	00075								
O0078A   3000   DE	00076					* E ]	ROM	STA	RTS HERE
O0079A   3000   DE   84	00077								
O0080A   3002   3C	00078A	3000					ORG	\$3000	
00081A 3003 DE 80 A LDX IMBEG USE STACK 00082	00079A	3000	DE	84	Α	EPROM	LDX	PNTR	SAVE CALLING ARGUMENT
00082 00083A 3005 3C	00080A	3002	3C				PSHX		RESTORE WHEN DONE
00083A 3005 3C	00081A	3003	DE	80	Α		LDX	IMBEG	USE STACK
00084A 3006 86 FE         A         LDAA         #\$FE         REMOVE VPP, SET LATCH           00085A 3008 97 14         A         STAA         EPMCNT         PPC=1, PLC=0           00086A 300A 66 00         A         LDAA         X         MOVE DATA MEMORY-TO-LATCH           00087A 300C DE 84         A         LDX         PNTR         GET WHERE TO PUT IT           00088A 300E A7 00         A         STAA         X         STASH AND LATCH           00089A 3011 DF 84         A         STX         PNTR         ALL SET FOR NEXT           00091A 3013 86 FC         A         LDAA         #\$FC         ENABLE EPROM POWER (VPP)           00092A 3015 97 14         A         STAA         EPMCNT         PPC=0, PLC=0           00093         **NOW WAIT FOR 50 MSEC         TIMEOUT USING OUTPUT COMPARE.           00095         **NOW WAIT FOR 50 MSEC         TIMEOUT USING OUTPUT COMPARE.           00097A 3019 D3 09 A         ADDD         TIMER         BUMP CURRENT VALUE           00098A 301E DD 0B A         STD         OUTCMP         SET OUTPUT COMPARE           001001         **OUTOA         SET OUTPUT COMPARE           001004 3020 86 40 A         LDAA         #\$40         NOW WAIT FOR OCF           00102A 3022 95 08 A EPRO04 BITA </td <td>00082</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	00082								
O0085A 3008 97 14	00083A	3005	3C			EPR00	PSHX		SAVE POINTER ON STACK
00086A         300A         A6         00         A         LDAA         X         MOVE DATA MEMORY-TO-LATCH           00087A         300C         DE         84         A         LDX         PNTR         GET WHERE TO PUT IT           00088A         300E         A         STAA         X         STASH AND LATCH           00090A         3011 DF         84         A         STX         PNTR         ALL SET FOR NEXT           00091A         3013 86         FC         A         LDAA         #\$FC         ENABLE EPROM POWER (VPP)           00092A         3015 97         14         A         STAA         EPMCNT         PPC=0, PLC=0           00093         00094         * NOW WAIT FOR 50 MSEC         TIMEOUT USING OUTPUT COMPARE.           00096A         3017 DC         86         A         LDD         WAIT         GET CYCLE COUNTER           00097A         3019 D3         09         A         ADDD         TIMER         BUMP CURRENT VALUE           00100A         301E DD         OB         A         STD         OUTCMP         SET OUTPUT COMPARE           00101A         3022 95 O8         A         EPRO04         BITA         TCSR         CLEAR OCF	00084A	3006	86	FE	Α		LDAA	#\$FE	REMOVE VPP, SET LATCH
O0087A 300C DE 84 A	00085A	3008	97	14	Α		STAA	EPMCNT	PPC=1, PLC=0
00088A 300E A7 00         A         STAA         X         STASH AND LATCH           00089A 3010 08         INX         NEXT ADDR           00090A 3011 DF 84 A         STX         PNTR         ALL SET FOR NEXT           00091A 3013 86 FC A         LDAA #\$FC         ENABLE EPROM POWER (VPP)           00092A 3015 97 14 A         STAA EPMCNT         PPC=0, PLC=0           00093         * NOW WAIT FOR 50 MSEC         TIMEOUT USING OUTPUT COMPARE.           00096A 3017 DC 86 A         LDD WAIT         GET CYCLE COUNTER           00097A 3019 D3 09 A         ADDD TIMER         BUMP CURRENT VALUE           00098A 301E DD 0B A         STD OUTCMP SET OUTPUT COMPARE           00100A 3020 86 40 A         LDAA #\$40         NOW WAIT FOR OCF           00101A 3020 87 FC 3022         BEQ         EPRO04         NOT YET           00103A 3024 27 FC 3022         BEQ         EPRO04         NOT YET           00104A 3026 38         PULX         SETUP FOR NEXT ONE           00105A 3027 08         INX         NEXT           00106A 3028 23 D9 3005         BLS         EPRO02         NOT YET           00106A 3028 27 08         RESTORE PNTR         RESTORE PNTR           00110A 3030 38         PULX         RESTORE PNTR           00111A 3030	00086A	300A	. A6	00	Α		LDAA	X	MOVE DATA MEMORY-TO-LATCH
O0089A 3010 08	00087A	3000	DE	84	Α		LDX	PNTR	
00090A 3011 DF 84 A STX PNTR ALL SET FOR NEXT 00091A 3013 86 FC A LDAA #\$FC ENABLE EPROM POWER (VPP) 00092A 3015 97 14 A STAA EPMCNT PPC=0, PLC=0 00093 00094 **NOW WAIT FOR 50 MSEC TIMEOUT USING OUTPUT COMPARE. 00095 00096A 3017 DC 86 A LDD WAIT GET CYCLE COUNTER 00097A 3019 D3 09 A ADDD TIMER BUMP CURRENT VALUE 00098A 301B 7F 0008 A CLR TCSR CLEAR OCF 00100A 3020 86 40 A LDAA #\$40 NOW WAIT FOR OCF 00101 00102A 3022 95 08 A EPRO04 BITA TCSR 00103A 3024 27 FC 3022 BEQ EPRO04 NOT YET 00104A 3026 38 PULX SETUP FOR NEXT ONE 00105A 3027 08 INX NEXT 00106A 3028 9C 82 A CPX IMEND MAYBE DONE 00107A 302A 23 D9 3005 BLS EPRO02 00107A 302A 23 D9 3005 BLS EPRO02 00108A 302C 86 FF A LDAA #\$FF REMOVE VPP, INHIBIT LATCH 00109A 302C 87 14 A STAA EPMCNT EPROM CAN NOW BE READ 0011A 3030 38 PULX RESTORE PNTR 0011A 3031 DF 84 A STX PNTR 00112A 3033 39 RTS THAT'S ALL	A88000	300E	: A7	00	Α		STAA	X	STASH AND LATCH
00091A 3013 86 FC A	00089A	3010	08				INX		NEXT ADDR
00092A 3015 97 14 A STAA EPMCNT PPC=0, PLC=0 00093 00094 * NOW WAIT FOR 50 MSEC TIMEOUT USING OUTPUT COMPARE. 00096A 3017 DC 86 A LDD WAIT GET CYCLE COUNTER 00097A 3019 D3 09 A ADDD TIMER BUMP CURRENT VALUE 00098A 301B 7F 0008 A CLR TCSR CLEAR OCF 00099A 301E DD 0B A STD OUTCMP SET OUTPUT COMPARE 00100A 3020 86 40 A LDAA #\$40 NOW WAIT FOR OCF 001011 00102A 3022 95 08 A EPR004 BITA TCSR 00103A 3024 27 FC 3022 BEQ EPR004 NOT YET 00104A 3026 38 PULX SETUP FOR NEXT ONE 00105A 3027 08 INX NEXT 00106A 3028 9C 82 A CPX IMEND MAYBE DONE 00107A 302A 23 D9 3005 BLS EPR002 NOT YET 00108A 302C 86 FF A LDAA #\$FF REMOVE VPP, INHIBIT LATCH 00109A 302E 97 14 A STAA EPMCNT EPROM CAN NOW BE READ 00110A 3030 38 PULX NEXT 00111A 3031 DF 84 A STX PNTR 00112A 3033 39 RTS THAT'S ALL	00090A	3011	DF	84	Α		STX		ALL SET FOR NEXT
00093 00094	00091A	3013	86	FC	Α		LDAA	#\$FC	ENABLE EPROM POWER (VPP)
NOW WAIT FOR 50 MSEC   TIMEOUT USING OUTPUT COMPARE.	00092A	3015	97	14	Α		STAA	EPMCNT	PPC=0, PLC=0
00095 00096A 3017 DC 86 A LDD WAIT GET CYCLE COUNTER 00097A 3019 D3 09 A ADDD TIMER BUMP CURRENT VALUE 00098A 301B 7F 0008 A CLR TCSR CLEAR OCF 00099A 301E DD 0B A STD OUTCMP SET OUTPUT COMPARE 00100A 3020 86 40 A LDAA #\$40 NOW WAIT FOR OCF 00101 00102A 3022 95 08 A EPR004 BITA TCSR 00103A 3024 27 FC 3022 BEQ EPR004 NOT YET 00104A 3026 38 PULX SETUP FOR NEXT ONE 00105A 3027 08 INX NEXT 00106A 3028 9C 82 A CPX IMEND MAYBE DONE 00107A 302A 23 D9 3005 BLS EPR002 NOT YET 00108A 302C 86 FF A LDAA #\$FF REMOVE VPP, INHIBIT LATCH 00109A 302E 97 14 A STAA EPMCNT EPROM CAN NOW BE READ 00110A 3030 38 PULX RESTORE PNTR 00111A 3031 DF 84 A STX PNTR	00093								
00096A 3017 DC 86 A ADDD TIMER BUMP CURRENT VALUE 00097A 3019 D3 09 A ADDD TIMER BUMP CURRENT VALUE 00098A 301B 7F 0008 A CLR TCSR CLEAR OCF 00099A 301E DD 0B A STD OUTCMP SET OUTPUT COMPARE 00100A 3020 86 40 A LDAA #\$40 NOW WAIT FOR OCF 00101 00102A 3022 95 08 A EPRO04 BITA TCSR 00103A 3024 27 FC 3022 BEQ EPRO04 NOT YET 00104A 3026 38 PULX SETUP FOR NEXT ONE 00105A 3027 08 INX NEXT 00106A 3028 9C 82 A CPX IMEND MAYBE DONE 00107A 302A 23 D9 3005 BLS EPRO02 NOT YET 00108A 302C 86 FF A LDAA #\$FF REMOVE VPP, INHIBIT LATCH 00109A 302E 97 14 A STAA EPMCNT EPROM CAN NOW BE READ 00110A 3030 38 PULX 00111A 3031 DF 84 A STX PNTR 00112A 3033 39 RTS THAT'S ALL	00094					* NOM	WAIT FO	R 50 MSEC	TIMEOUT USING OUTPUT COMPARE.
00097A 3019 D3 09 A ADDD TIMER BUMP CURRENT VALUE 00098A 301E 7F 0008 A CLR TCSR CLEAR OCF 00099A 301E DD 0B A STD OUTCMP SET OUTPUT COMPARE 00100A 3020 86 40 A LDAA #\$40 NOW WAIT FOR OCF 00101 00102A 3022 95 08 A EPRO04 BITA TCSR 00103A 3024 27 FC 3022 BEQ EPRO04 NOT YET 00104A 3026 38 PULX SETUP FOR NEXT ONE 00105A 3027 08 INX NEXT 00106A 3028 9C 82 A CPX IMEND MAYBE DONE 00107A 302A 23 D9 3005 BLS EPRO02 NOT YET 00108A 302C 86 FF A LDAA #\$FF REMOVE VPP, INHIBIT LATCH 00109A 302E 97 14 A STAA EPMCNT EPROM CAN NOW BE READ 00110A 3030 38 PULX STX PNTR 00112A 3033 39 RTS THAT'S ALL									
00098A 301B 7F 0008 A CLR TCSR CLEAR OCF 00099A 301E DD 0B A STD OUTCMP SET OUTPUT COMPARE 00100A 3020 86 40 A LDAA #\$40 NOW WAIT FOR OCF 00101 00102A 3022 95 08 A EPR004 BITA TCSR 00103A 3024 27 FC 3022 BEQ EPR004 NOT YET 00104A 3026 38 PULX SETUP FOR NEXT ONE 00105A 3027 08 INX NEXT 00106A 3028 9C 82 A CPX IMEND MAYBE DONE 00107A 302A 23 D9 3005 BLS EPR002 NOT YET 00108A 302C 86 FF A LDAA #\$FF REMOVE VPP, INHIBIT LATCH 00109A 302E 97 14 A STAA EPMCNT EPROM CAN NOW BE READ 00110A 3030 38 PULX 00111A 3031 DF 84 A STX PNTR 00112A 3033 39 RTS THAT'S ALL	00096A	3017	DC DC	86	Α		LDD	WAIT	GET CYCLE COUNTER
00109A 301E DD 0B A LDAA #\$40 NOW WAIT FOR OCF  00101 00102A 3022 95 08 A EPR004 BITA TCSR  00103A 3024 27 FC 3022 BEQ EPR004 NOT YET  00105A 3027 08 INX NEXT  00106A 3028 9C 82 A CPX IMEND MAYBE DONE  00107A 302A 23 D9 3005 BLS EPR002 NOT YET  00108A 302C 86 FF A LDAA #\$FF REMOVE VPP, INHIBIT LATCH  00109A 302E 97 14 A STAA EPMCNT ERROM CAN NOW BE READ  00110A 3030 38 PULX  00111A 3031 DF 84 A STX PNTR  00112A 3033 39 RTS THAT'S ALL					_		ADDD	TIMER	BUMP CURRENT VALUE
00100A 3020 86 40 A LDAA #\$40 NOW WAIT FOR OCF 00101 00102A 3022 95 08 A EPR004 BITA TCSR 00103A 3024 27 FC 3022 BEQ EPR004 NOT YET 00104A 3026 38 PULX SETUP FOR NEXT ONE 00105A 3027 08 INX NEXT 00106A 3028 9C 82 A CPX IMEND MAYBE DONE 00107A 302A 23 D9 3005 BLS EPR002 NOT YET 00108A 302C 86 FF A LDAA #\$FF REMOVE VPP, INHIBIT LATCH 00109A 302E 97 14 A STAA EPMCNT EPROM CAN NOW BE READ 00110A 3030 38 PULX 00111A 3031 DF 84 A STX PNTR 00112A 3033 39 RTS TABA ENTS									
00101 00102A 3022 95 08 A EPR004 BITA TCSR 00103A 3024 27 FC 3022 BEQ EPR004 NOT YET 00104A 3026 38 PULX SETUP FOR NEXT ONE 00105A 3027 08 INX NEXT 00106A 3028 9C 82 A CPX IMEND MAYBE DONE 00107A 302A 23 D9 3005 BLS EPR002 NOT YET 00108A 302C 86 FF A LDAA #SFF REMOVE VPP, INHIBIT LATCH 00109A 302E 97 14 A STAA EPMCNT EPROM CAN NOW BE READ 00110A 3030 38 PULX RESTORE PNTR 00111A 3031 DF 84 A STX PNTR 00112A 3033 39 RTS THAT'S ALL									
00102A 3022 95 08 A EPR004 BITA TCSR 00103A 3024 27 FC 3022 BEQ EPR004 NOT YET 00104A 3026 38 PULX SETUP FOR NEXT ONE 00105A 3027 08 INX NEXT 00106A 3028 9C 82 A CPX IMEND MAYBE DONE 00107A 302A 23 D9 3005 BLS EPR002 NOT YET 00108A 302C 86 FF A LDAA #\$FF REMOVE VPP, INHIBIT LATCH 00109A 302E 97 14 A STAA EPMCNT EPROM CAN NOW BE READ 00110A 3030 38 PULX 00111A 3031 DF 84 A STX PNTR 00112A 3033 39 RTS THAT'S ALL		3020	86	40	A		LDAA	#\$40	NOW WAIT FOR OCF
00103A 30 24 27 FC 30 22 BEQ EPRO04 NOT YET 00104A 30 26 38 PULX SETUP FOR NEXT ONE 00105A 30 27 08 INX NEXT 00106A 30 28 9C 82 A CPX IMEND MAYBE DONE 00107A 30 2A 23 D9 30 05 BLS EPRO02 NOT YET 00108A 30 2C 86 FF A LDAA #\$FF REMOVE VPP, INHIBIT LATCH 00109A 30 2E 97 14 A STAA EPMCNT ERROM CAN NOW BE READ 00110A 30 30 30 38 PULX RESTORE PNTR 00112A 30 30 39 RTS THAT'S ALL									
00104A 3026 38									
00105A 3027 08					3022			EPRO04	
00106A 3028 9C 82 A CPX IMEND MAYBE DONE 00107A 302A 23 D9 3005 BLS EPR002 NOT YET 00108A 302C 86 FF A LDAA #SFF REMOVE VPP, INHIBIT LATCH 00109A 302E 97 14 A STAA EPMCNT EPROM CAN NOW BE READ 00110A 3030 38 PULX RESTORE PNTR 00111A 3031 DF 84 A STX PNTR 00112A 3033 39 RTS THAT'S ALL									
00107A 302A 23 D9 3005 BLS EPRO02 NOT YET 00108A 302C 86 FF A LDAA #\$FF REMOVE VPP, INHIBIT LATCH 00109A 302E 97 14 A STAA EPMCNT EPROM CAN NOW BE READ 00110A 3030 38 PULX RESTORE PNTR 00111A 3031 DF 84 A STX PNTR 00112A 3033 39 RTS THAT'S ALL								TATIO	
00108A 302C 86 FF A LDAA #\$FF REMOVE VPP, INHIBIT LATCH 00109A 302E 97 14 A STAA EPMCNT EPROM CAN NOW BE READ 00110A 3030 38 PULX RESTORE PNTR 00111A 3031 DF 84 A STX PNTR 00112A 3033 39 RTS THAT'S ALL									
00109A 302E 97 14 A STAA EPMCNT EPROM CAN NOW BE READ 00110A 3030 38 PULX RESTORE PNTR 00111A 3031 DF 84 A STX PNTR 00112A 3033 39 RTS THAT'S ALL									
00110A 3030 38 PULX RESTORE PNTR 00111A 3031 DF 84 A STX PNTR 00112A 3033 39 RTS THAT'S ALL					_				· · · · · · · · · · · · · · · · · · ·
00111A 3031 DF 84 A STX PNTR 00112A 3033 39 RTS THAT'S ALL					F	L		LPMCNT	
00112A 3033 39 RTS THAT'S ALL								DATED	KESTUKE PNTK
					. 4	7		LNIK	THAT'S ALL
00113 END		1 3033	) )9	1			END		INAL S ALL
TOTAL ERRORS 0000000000		ERROI	RS O	0000	00	000	END		


## **ORDERING INFORMATION**

The following table provides generic information pertaining to the package type and temperature for the MC68701. The MCU device is available only in the 40-pin dual-in-line (DIP) package in the Cerdip and Plastic packages.

#### GENERIC INFORMATION

Frequency (MHz)	Temperature (Degrees C)	Cerdip Package (S Suffix)	Ceramic Package (L Suffix)
1.0	0 to 70	MC68701S	MC68701L
1.0	- 40 to +85	MC68701CS	MC68701CL
1.25	0 to 70	MC68701S-1	MC68701L-1
1.25	- 40 to +85	MC68701CS-1	MC68701CL-1
2.0	0 to 70	MC68B701S	MC68B701L

## **PIN ASSIGNMENT**



## MC68701U4

## Advance Information


# 8-Bit EPROM Microcontroller/Microprocessor (MCU/MPU)

The MC68701U4 is an 8-bit single-chip EPROM microcontroller unit (MCU) which enhances the capabilities of the MC6801 and significantly enhances the capabilities of the M6800 Family of parts. It includes an MC6801 microprocessor unit (MPU) with direct object-code compatibility and upward object-code compatibility with the MC6800. Execution times of key instructions have been improved over the MC6800 and the new instructions found on the MC6801 are included. The MCU can function as a monolithic microcontroller or can be expanded to a 64K byte address space. It is TTL compatible and requires one +5-volt power supply for nonprogramming operation. An additional Vpp power supply is needed for EPROM programming. On-chip resources include 4096 bytes of EPROM, 192 bytes of RAM, a serial communications interface (SCI), parallel I/O, and a 16-bit sixfunction programmable timer.

- Enhanced MC6800 Instruction Set
- Upward Source and Object Code Compatibility with the MC6800, MC6801, and MC6801U4
- Bus Compatibility with the M6800 Family
- 8×8 Multiply Instruction
- Single-Chip or Expanded Operation of 64K Byte Address Space
- Internal Clock Generator with Divide-by-Four Output
- Serial Communications Interface (SCI)
- 16-Bit Six-Function Programmable Timer
- Three Output Compare Functions
- Two Input Capture Functions
- Counter Alternate Address
- 4096 Bytes of Use EPROM
- 192 Bytes of RAM
- 32 Bytes of RAM Retainable During Power Down
- 29 Parallel I/O and Two Handshake Control Lines
- NMI Inhibited Until Stack Load

This document contains information on a new product. Specifications and information herein are subject to change without notice.

#### **BLOCK DIAGRAM**



MC68701U4

#### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	V
Input Voltage	Tin	-0.3 to +7.0	٧
Operating Temperature Range	TA	0 to 70	°C
Storage Temperature Range Programmed Unprogrammed	T <sub>stg</sub>	- 40 to +85 -55 to +150	°C

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Rating
Thermal Resistance Cerdip	θJΑ	65	°C/W

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this highimpedance circuit. For proper operation it is recommended that Vin and Vout be constrained to the range GND≤(Vin or  $V_{out} \le V_{CC}$ 

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC).

#### **POWER CONSIDERATIONS**

The average chip-junction temperature, T<sub>J</sub>, in °C can be obtained from:

(1)  $T_{.1} = T_{\Delta} + (P_{D} \cdot \theta_{.1\Delta})$ 

where:

= Ambient Temperature, °C  $T_A$ 

 $AL^{\theta}$ = Package Thermal Resistance, Junction-to-Ambient, °C/W

 $P_{D}$ 

 $= P_{INT} + P_{PORT}$   $= I_{CC} \times V_{CC}, Watts - Chip Internal Power$  $P_{\mathsf{INT}}^{\mathsf{L}}$ 

= Port Power Dissipation, Watts — User Determined PPORT

For most applications PPORT < PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

$$P_D = K \div (T_A + 273^{\circ}C)$$
 (2)

Solving equations (1) and (2) for K gives:

$$K = P_D \cdot (T_A + 273^{\circ}C) + \theta_{JA} \cdot P_D^2$$
 (3)

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring PD (at equilibrium) for a known TA. Using this value of K, the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA

#### CONTROL TIMING ( $V_{CC} = 5.0 \text{ V } \pm 5\%$ , $V_{SS} = 0$ )

Characteristic	Symbol	MC68701U4 MC6			IC68701U4-1	
		Min	Max	Min	Max	
Frequency of Operation	fo	0.5	1.0	0.5	1.25	MHz
Crystal Frequency	fXTAL	2.0	4.0	2.0	5.0	MHz
External Oscillator Frequency	4 fo	2.0	4.0	2.0	5.0	MHz
Crystal Oscillator Startup Time	t <sub>rc</sub>	_	100	_	100	ms
Processor Control Setup Time	tPCS	200	_	170	_	ns

#### MC68701U4

## DC ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5.0 \text{ Vdc } \pm 5\%, V_{SS} = 0$ )

Characteristic		Symbol	Min	Тур	Max	Unit
Input High Voltage	RESET Other Inputs*	VIH	V <sub>SS</sub> + 4.0 V <sub>SS</sub> + 2.0	_	V <sub>CC</sub>	٧
Input Low Voltage	RESET Other Inputs*	VIL	V <sub>SS</sub> - 0.3 V <sub>SS</sub> - 0.3	_	V <sub>SS</sub> + 0.4 V <sub>SS</sub> + 0.8	٧
Input Current (V <sub>in</sub> = 0 to 2.4 V) See Note	Port 4 SC1	l <sub>in</sub>		-	0.5 0.8	mA
Input Current (V <sub>in</sub> = 0 to 5.25 V)	NMI, IRQ1	lin	_	_	2.5	μΑ
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	RESET/V <sub>PP</sub>	l <sub>in</sub>		-2.0	_ 8.0	mA
Hi-Z (Off State) Input Current $(V_{in} = 0.5 \text{ to } 2.4 \text{ V})$	P10-P17, P20-P24, P30-P37	<sup>I</sup> TSI	_	_	10	μΑ
Output High Voltage ( $I_{load} = -65 \mu A$ , $V_{CC} = min$ ) ( $I_{load} = -100 \mu A$ , $V_{CC} = min$ )	P40-P47, SC1, SC2 Other Outputs	V <sub>OH</sub>	V <sub>SS</sub> + 2.4 V <sub>SS</sub> + 2.4	<u>-</u> -	-	V
Output Low Voltage (I <sub>load</sub> = 2.0 mA, V <sub>CC</sub> = min)	All Outputs	VOL	_	_	V <sub>SS</sub> + 0.5	٧
Darlington Drive Current (V <sub>O</sub> = 1.5 V)	P10-P17	loн	1.0	-	4.0	mA
Internal Power Dissipation (measured at TA = 0°C in	Steady-State Operation)	PINT	-	-	1200	mW
Input Capacitance $(V_{in} = 0, T_A = 25$ °C, $f_0 = 1.0 \text{ MHz})$	P30-P37, P40-P47, SC1 Other Inputs	Cin		_ _	12.5 10.0	pF
V <sub>CC</sub> Standby	Power Down Power Up	V <sub>SBB</sub> V <sub>SB</sub>	4.0 4.75	_	5.25 5.25	٧
Standby Current	Power Down	<sup>I</sup> SBB			3.0	mA
Programming Time (Per Byte) (T <sub>A</sub> = 25°C)		tpp	25		50	ms
Programming Voltage (T <sub>A</sub> = 25°C)		V <sub>PP</sub>	20.0	21.0	22.0	٧
Programming Current (VRESET = VPP) (TA = 25°C)		Ірр	-	30.0	50.0	mA


<sup>\*</sup>Except Mode Programming Levels; See Figure 16.

NOTE:  $\overline{\text{RESET}}/\text{Vpp},\,\text{V}_{\text{IL}},\,\text{and}\,\,\text{I}_{\text{in}}$  values differ from MC6801U4 values.

## PERIPHERAL PORT TIMING (Refer to Figures 1-4)


Characteristics	Symbol	Min	Тур	Max	Unit
Peripheral Data Setup Time	tPDSU	200	_	_	ns
Peripheral Data Hold Time	tPDH	200	T -	-	ns
Delay Time, Enable Positive Transition to OS3 Negative Transition	tOSD1	_	_	350	ns
Delay Time, Enable Positive Transition to OS3 Positive Transition	tOSD2	_	-	350	ns
Delay Time, Enable Negative Transition to Peripheral Data Valid	tPWD	Ī -	_	350	ns
Delay Time, Enable Negative Transition to Peripheral CMOS Data Valid	tCMOS	-	-	2.0	μS
Input Strobe Pulse Width	<sup>t</sup> PWIS	200	T -	_	ns
Input Data Hold Time	tіН	50	_	-	ns
Input Data Setup Time	tis	20	-	-	ns

#### FIGURE 1 - DATA SETUP AND HOLD TIMES (MPU READ)



\* Port 3 non-latched operation (Latch enable = 0)


#### FIGURE 2 - DATA SETUP AND HOLD TIMES (MPU WRITE)




#### NOTES

- 1 10 k pullup resistor required for port 2 to reach 0.7 V<sub>CC</sub>
- 2 Not applicable to P21
- 3 Port 4 cannot be pulled above VCC

FIGURE 3 - PORT 3 OUTPUT STROBE TIMING (SINGLE-CHIP MODE)




#### FIGURE 4 - PORT 3 LATCH TIMING (SINGLE-CHIP MODE)




\*Access matches output strobe select (OSS=0, a read; OSS=1, a write)

NOTE: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

FIGURE 5 - CMOS LOAD



#### FIGURE 6 - TIMING TEST LOAD PORTS 1, 2, 3, AND 4



C = 90 pF for P30-P37, P40-P47, E, SC1, SC2

= 30 pF for P10-P17, P20-P24

 $R = 37 \text{ k}\Omega$  for P40-P47, SC1, SC2


= 24 k $\Omega$  for P10-P17, P20-P24, P30-P37, E

BUS TIMING (See Notes 1 and 2, and Figure 7)

ldent. Number	Characteristics	Symbol	MC68701U4		MC68701U4-1		Unit
Number			Min	Max	Min	Max	1
1	Cycle Time	t <sub>cyc</sub>	1.0	2.0	0.8	2.0	μS
2	Pulse Width, E Low	PW <sub>EL</sub>	430	1000	360	1000	ns
3	Pulse Width, E High	PWEH	450	1000	360	1000	ns
4	Clock Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>		25	-	25	ns
9	Address Hold Time	t <sub>A</sub> H	20	-	20	_	ns
12	Non-Muxed Address Valid Time to E*	tAV	200	-	150	-	ns
17	Read Data Setup Time	<sup>t</sup> DSR	80	_	70	_	ns
18	Read Data Hold Time	†DHR	10	_	10	-	ns
19	Write Data Delay Time	tDDW	-	225	_	200	ns
21	Write Data Hold Time	tDHW	20	_	20		ns
22	Muxed Address Valid Time to E Rise*	<sup>†</sup> AVM	160	_	120	_	ns
24	Muxed Address Valid Time to AS Fall*	tASL	40		30	_	ns
25	Muxed Address Hold Time	<sup>t</sup> AHL	20	-	20	_	ns
26	Delay Time, E to AS Rise*	†ASD	200	-	170	_	ns
27	Pulse Width, AS High*	PWASH	100	_	80	-	ns
28	Delay Time, AS to E Rise*	tASED	90	-	70	-	ns
29	Usable Access Time* (See Note 3)	tACC	530		410	_	ns

<sup>\*</sup>At specified cycle time.

FIGURE 7 - BUS TIMING



#### NOTES

- Voltage levels shown are V<sub>L</sub> ≤0.5 V, V<sub>H</sub>≥2.4 V, unless otherwise specified.
- 2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified.
- 3. Usable access time is computed by 22 + 3 17.
- 4. Memory devices should be enabled only during E high to avoid port 3 bus contention.
- 5. Item 26 is different from the MC6801, but it is upward compatible.

#### INTRODUCTION

The MC68701U4 is an 8-bit monolithic microcontroller which an be configured to function in a wide variety of applications. The facility which provides this extraordinary flexibility is its ability to be hardware programmed into seven different operating modes. The operating mode controls the configuration of 18 of the 40 MCU pins, available on-chip resources, memory map, location (internal or external) of interrupt vectors, and type of external bus. The configuration of the remaining 22 pins is not dependent on the operating mode.

Twenty-nine pins are organized as three 8-bit ports and one 5-bit port. Each port consists of at least a data register and a write-only data direction register. The data direction register is used to define whether corresponding bits in the data register are configured as an input (clear) or output (set).

The term "port" by itself refers to all of the hardware associated with the port. When the port is used as a "data port" or "I/O port," it is controlled by the port data direction register and the programmer has direct access to the port pins using the port data register. Port pins are labeled as Pij where i identifies one of four ports and j indicates the particular bit.

The microprocessor unit (MPU) is an enhanced MC6800 MPU with additional capabilities and greater throughput. It is upward source and object code compatible with the MC6800 and the MC6801. The programming model is depicted in Figure 8 where accumulator D is a concatenation of accumulators A and B. A list of new operations added to the MC6800 instruction set are shown in Table 1.

The basic difference between the MC6801U4 and the MC68701U4 is that the MC6801U4 has an on-chip ROM while the MC68701U4 has an on-chip EPROM. The

#### FIGURE 8 - PROGRAMMING MODEL




TABLE 1 - NEW INSTRUCTIONS

Instruction	Description
ABX	Unsigned addition of accumulator B to index register
ADDD	Adds (without carry) the double accumulator to memory and leaves the sum in the double accumulator
ASLD or LSLD	Shifts the double accumulator left (towards MSB) one bit, the LSB is cleared, and the MSB is shifted into the C bit
BHS	Branch if higher or same, unsigned conditional branch (same as BCC)
BLO	Branch if lower, unsigned conditional branch (same as BCS)
BRN	Branch never
JSR	Additional addressing mode direct
LDD	Loads double accumulator from memory
LSL	Shifts memory or accumulator left (towards MSB) one bit, the LSB is cleared, and the MSB is shifted into the C bit (same as ASL)
LSRD	Shifts the double accumulator right (towards LSB) one bit, the MSB is cleared, and the LSB is shifted into the C bit
MUL	Unsigned multiply, multiplies the two accumulators and leaves the product in the double accumulator
PSHX	Pushes the index register to stack
PULX	Pulls the index register from stack
STD	Stores the double accumulator to memory
SUBD	Subtracts memory from the double accumulator and leaves the difference in the double accumulator
CPX	Internal processing modified to permit its use with any conditional branch instruction

MC68701U4 is pin and code compatible with the MC6801U4 and can be used to emulate the MC6801U4, allowing easy software development using the on-chip EPROM. Software developed using the MC68701U4 can then be masked into the MC6801U4 ROM.

In order to support the on-chip EPROM, the MC68701U4 differs from the MC6801U4 as follows:

- (1) Mode 0 in the MC6801U4 is a test mode only, while in the MC68701U4 mode 0 is also used to program the on-chip EPROM.
- (2) The MC68701U4 RAM/EPROM control register has two bits used to control the EPROM in mode 0 that are not defined in the MC6801U4 RAM control register.
- (3) The RESET/VPP pin in the MC68701U4 is dual purpose, used to supply EPROM power as well as to reset the device; while in the MC6801U4 the pin is called RESET and is used only to reset the device.

#### **OPERATING MODES**

The MC68701U4 provides seven different operating modes (modes 0 through 3 and 5 through 7). The operating modes

are hardware selectable and determine the device memory map, the configuration of port 3, port 4, SC1, SC2, and the physical location of the interrupt vectors.

#### **FUNDAMENTAL MODES**

The seven operating modes (0-3, 5-7) can be grouped into three fundamental modes which refer to the type of bus it supports: single chip, expanded non-multiplexed, and expanded multiplexed. Single chip is mode 7, expanded non-multiplexed is mode 5, and the remaining 5 are expanded multiplexed modes. Table 2 summarizes the characteristics of the operating modes.

**SINGLE-CHIP MODE (7)** — In the single-chip mode, the four MCU ports are configured as parallel input/output data ports, as shown in Figure 9. The MCU functions as a monolithic microcontroller in this mode without external address or data buses. A maximum of 29 I/O lines and two port 3 control lines are provided. Peripherals or another MCU can be interfaced to port 3 in a loosely coupled dual-processor configuration, as shown in Figure 10.

#### TABLE 2 - SUMMARY OF OPERATING MODES

## Single-Chip (Mode 7)

192 bytes of RAM, 4096 bytes of EPROM

Port 3 is a parallel I/O port with two control lines

Port 4 is a parallel I/O port

#### Expanded Non-Multiplexed (Mode 5)

192 bytes of RAM, 4096 bytes of EPROM

256 bytes of external memory space

Port 3 is an 8-bit data bus

Port 4 is an input port/address bus

## Expanded Multiplexed (Modes 0, 1, 2, 3, 6)

Four memory space options (total 64K address space)

- (1) Internal RAM and EPROM with partial address bus (mode 1)
- (2) Internal RAM, no EPROM (mode 2)
- (3) Extended addressing of internal I/O and RAM
- (4) Internal RAM and EPROM with partial address bus (mode 6)

Port 3 is multiplexed address/data bus

Port 4 is address bus (inputs/address in mode 6)

Test/Program mode (mode 0):

May be used to test internal RAM and EPROM

May be used to test ports 3 and 4 as I/O ports by writing into mode 7 Used to program EPROM

Only modes 5, 6, and 7 can be irreversibly entered from mode 0

#### Resources Common to All Modes

Reserved register area

Port 1 input/output operation

Port 2 input/output operation

Timer operation

Serial communications interface operation





FIGURE 10 - SINGLE-CHIP DUAL PROCESSOR CONFIGURATION



**EXPANDED NON-MULTIPLEXED MODE (5)** — A modest amount of external memory space is provided in the expanded non-multiplexed mode while significant on-chip resources are retained. Port 3 functions as an 8-bit bidirectional data bus and port 4 is configured initially as an input data port. Any combination of the eight least significant address lines may be obtained by writing to the port 4 data direction register. Stated alternatively, any combination of A0 to A7 may be provided while retaining the remainder as input data lines. Internal pullup resistors pull the port 4 lines high until the port is configured.

Figure 11 illustrates a typical system configuration in the expanded non-multiplexed mode. The MCU interfaces directly with M6800 Family parts and can access 256 bytes of external address space at \$100 through \$1FF. IOS provides an address decode of external memory (\$100-\$1FF) and can be used as a memory-page select or chip-select line.


**EXPANDED MULTIPLEXED MODES (0, 1, 2, 3, 6)** — A 64K byte memory space is provided in the expanded multiplexed modes. In each of the expanded multiplexed modes, port 3 functions as a time multiplexed address/data bus with address valid on the negative edge of address strobe (AS) and data valid while E is high. In modes 0, 2, and 3, port 4 provides address lines A8 to A15. In modes 1 and 6, however, port 4 initially is configured at reset as an input data port. The port 4 data direction register can then be changed to provide any combination of address lines A8 to A15. Stated alternatively, any subset of A8 to A15 can be provided while retaining the remaining port 4 lines as input data lines. Internal pullup resistors pull the port 4 lines high until software configures the port.

In mode 0, the reset and interrupt vectors are located at \$BFF0-\$BFFF. In addition, the internal and external data

buses are connected, so there must be no memory map overlap in order to avoid potential bus conflicts. By writing the PCO-PC2 bits in the port 2 data register, modes 5, 6, and 7 can be irreversibly entered from mode 0. Mode 0 is used to program the on-chip EPROM.

Figure 12 depicts a typical configuration for the expanded multiplexed modes. Address strobe can be used to control a transparent D-type latch to capture addresses A0-A7, as shown in Figure 13. This allows port 3 to function as a data bus when E is high.

FIGURE 11 - EXPANDED NON-MULTIPLEXED CONFIGURATION







FIGURE 12 - EXPANDED MULTIPLEXED CONFIGURATION




NOTE: To avoid data bus (port 3) contention in the expanded multiplexed modes, memory devices should be enabled only during E high time.

FIGURE 13 - TYPICAL LATCH ARRANGEMENT

#### PROGRAMMING THE MODE

The operating mode is determined at RESET by the levels asserted on P22, P21, and P20. These levels are latched into PC2, PC1, and PC0 of the program control register on the positive edge of RESET. The operating mode may be read from the port 2 data register, as shown below, and programming levels and timing must be met a shown in Figure 14. A brief outline of the operating modes is shown in Table 3.

#### **PORT 2 DATA REGISTER**





Circuitry to provide the programming levels is dependent primarily on the normal system usage of the three pins. If configured as outputs, the circuit shown in Figure 15 may be used; otherwise, three-state buffers can be used to provide isolation while programming the mode. Note that if diodes are used to program the mode, the diode forward voltage drop must not exceed the VMPDD minimum.

#### MEMORY MAPS

The MC68701U4 can provide up to 64K byte address space depending on the operating mode. A memory map for each operating mode is shown in Figure 16. The first 32 locations of each map are reserved for the internal register area, as shown in Table 4, with exceptions as indicated.

FIGURE 14 - MODE PROGRAMMING TIMING





#### MODE PROGRAMMING (Refer to Figure 14)

Characteristic	Symbol	Min	Max	Unit
Mode Programming Input Voltage Low (for T <sub>A</sub> = 0 to 70°C)	VMPL	_	1.8	V
Mode Programming Input Voltage High	VMPH	4.0	-	V
Mode Programming Diode Differential (If Diodes are Used) (for T <sub>A</sub> = 0 to 70°C)	VMPDD	0.6	-	V
RESET Low Pulse Width	PWRSTL	3.0	_	E Cycles
Mode Programming Setup Time	<sup>†</sup> MPS	2.0	-	E Cycles
Mode Programming Hold Time  RESET Rise Time≥1 µs  RESET Rise Time<1 µs	<sup>t</sup> MPH	0 100	-	ns

NOTE: For  $T_A = -40$  to 85°C, Maximum  $V_{\mbox{MPL}} = 1.7$ , and Minimum  $V_{\mbox{MPDD}} = 0.4$ .

TABLE 3 - MODE SELECTION SUMMARY

Mode	P22 PC2	P21 PC1	P20 PC0	EPROM	RAM	Interrupt Vectors	Bus Mode	Operating Mode
7	Н	Н	Н	I	1	i i	ı	Single Chip
6	Н	Н	L				MUX(2, 3)	Multiplexed/Partial Decode
5	Н	L	Н	ı	1		NMUX(2, 3)	Non-Multiplexed/Partial Decode
4	Н	L	L	-	_	_	_	Undefined <sup>(4)</sup>
3	L	Н	Н	E		E	MUX <sup>(1, 5)</sup>	Multiplexed/RAM
2	L	Н	L	E	1	E	MUX <sup>(1)</sup>	Multiplexed/RAM
1	L	L	Н		1	E	MUX(2, 3)	Multiplexed/RAM and EPROM
0	L	L	L		1	E	MUX <sup>(1)</sup>	Multiplex ed Test/Programming

#### LEGEND

I — Internal F — External NMUX - Non-Multiplexed


E – External MUX – Multiplexed

L - Logic "0" H - Logic "1"

### NOTES:

- Addresses associated with ports 3 and 4 are considered external in modes 0, 2, and 3.
- 2. Addresses associated with port 3 are considered external in modes 1, 5, and 6.
- 3. Port 4 default is user data input; address output is optional by writing to port 4 data direction register
- 4. Mode 4 is a non-user mode and should not be used as an operating mode.
- 5. Mode 3 has the internal RAM and internal registers relocated at \$D000-\$D0FF.


#### FIGURE 15 - TYPICAL MODE PROGRAMMING CIRCUIT




#### NOTES:

- 1. Mode 0 as shown (switches closed).
- 2. R1 = 10 kilohms (typical).
- The RESET time constant is equal to RC where R
  is the equivalent parallel resistance of R2 and the
  number of resistors (R1) placed in the circuit by
  closed mode contol switches.
- 4. D = 1N914, 1N4001 in the 0 to 70°C range D = 1N270, MBD201 in the -40 to 85°C range
- If V = V<sub>CC</sub>, the R2 = 50 ohms (typical) to meet V<sub>IH</sub> for the RESET/Vpp pin. V = V<sub>CC</sub> is also compatible with MC6801U4. The RESET time constant in this case is approximately R2 x C.
- Switch S1 allows selection of normal (RESET) or programming (Vpp) as the input to the RESET/Vpp pin. During switching, the input level is held at a value determined by a diode (D), resistor (R2) and input voltage (V).
- 7. While S1 in the "Program" position, RESET should not be asserted.
- 8. From powerup, RESET must be held low for at least tq<sub>C</sub>. The capacitor, C, is shown for conceprual purposes only and is on the order of 1000 µF for the circuit shown. Typically, a buffer with an RC input will be used to drive RESET, eliminating the need for the larger capacitor.
- 9. Diode V<sub>f</sub> should not exceed V<sub>MPDD</sub> min.







MC68701U4



MC68701U4

FIGURE 16 - MEMORY MAPS (Sheet 3 of 3)




TABLE 4 - INTERNAL REGISTER AREA

Port 1 Data Direction Register * * * * * * * * * * * * * * * * * * *	Da -i	A 44
Port 2 Data Direction Register***         01           Port 1 Data Register         02           Port 2 Data Register         03           Port 3 Data Direction Register***         04*           Port 4 Data Direction Register***         05**           Port 3 Data Register         06*           Port 3 Data Register         06*           Port 4 Data Register         07**           Timer Control and Status Register         08           Counter (High Byte)         09           Counter (Low Byte)         0A           Output Compare Register (High Byte)         0B           Output Capture Register (Low Byte)         0C           Input Capture Register (Low Byte)         0E           Port 3 Control and Status Register         0F*           Rate and Mode Control Register         10           Transmit/Receive Control and Status Register         11           Receive Data Register         12           Transmit Data Register         13           RAM Control Register         13           RAM Control Register         14           Counter Alternate Address (Low Byte)         16           Timer Control Register 1         17           Timer Control Register 2         18           T	Register	Address
Port 1 Data Register         02           Port 2 Data Register         03           Port 3 Data Direction Register***         04*           Port 4 Data Direction Register***         05**           Port 3 Data Register         06*           Port 4 Data Register         06*           Timer Control and Status Register         08           Counter (High Byte)         09           Counter (Low Byte)         0A           Output Compare Register (High Byte)         0B           Output Compare Register (Low Byte)         0C           Input Capture Register (Low Byte)         0D           Input Capture Register (Low Byte)         0E           Port 3 Control and Status Register         0F*           Rate and Mode Control Register         0F*           Rate and Mode Control Register         10           Transmit/Receive Control and Status Register         11           Receive Data Register         12           Transmit Data Register         13           RAM Control Register         14           Counter Alternate Address (High Byte)         15           Counter Alternate Address (Low Byte)         16           Timer Control Register         17           Timer Control Register         17	S S	
Port 2 Data Register         03           Port 3 Data Direction Register***         04*           Port 4 Data Direction Register***         05**           Port 3 Data Register         06*           Port 4 Data Register         06*           Port 4 Data Register         08           Counter Control and Status Register         08           Counter (High Byte)         09           Counter (Low Bvte)         0A           Output Compare Register (High Byte)         0B           Output Compare Register (How Byte)         0C           Input Capture Register (Low Byte)         0E           Input Capture Register (Low Byte)         0E           Port 3 Control and Status Register         0F*           Rate and Mode Control Register         10           Transmit/ Receive Control and Status Register         12           Transmit Data Register         12           Transmit Data Register         13           RAM Control Register         14           Counter Alternate Address (High Byte)         15           Counter Alternate Address (Low Byte)         16           Timer Control Register         17           Timer Control Register         17           Timer Control Register         18      <		
Port 3 Data Direction Register***         04*           Port 4 Data Direction Register***         05**           Port 3 Data Register         06*           Port 4 Data Register         07**           Port 4 Data Register         08           Counter (High Byte)         09           Counter (Low Byte)         0A           Output Compare Register (High Byte)         0B           Output Capture Register (Low Byte)         0C           Input Capture Register (Low Byte)         0E           Port 3 Control and Status Register         0F*           Rate and Mode Control Register         10           Transmit/Receive Control and Status Register         12           Transmit Data Register         12           RAM Control Register         13           RAM Control Register         14           Counter Alternate Address (High Byte)         15           Counter Alternate Address (Low Byte)         16           Timer Control Register 1         17           Timer Control Register 2         18           Timer Status Register         1A           Output Compare Register 2 (Low Byte)         1A           Output Compare Register 2 (Low Byte)         1A		
Port 4 Data Direction Register * * * * * * * * * * * * * * * * * * *		
Port 3 Data Register         06*           Port 4 Data Register         07***           Timer Control and Status Register         08           Counter (High Byte)         09           Counter (Low Byte)         0A           Output Compare Register (High Byte)         0B           Output Capture Register (Low Byte)         0C           Input Capture Register (Low Byte)         0E           Port 3 Control and Status Register         0F*           Rate and Mode Control Register         10           Transmit/Receive Control and Status Register         11           Receive Data Register         12           Transmit Data Register         13           RAM Control Register         14           Counter Alternate Address (High Byte)         15           Counter Alternate Address (Low Byte)         16           Timer Control Register         17           Timer Control Register         18           Timer Status Register         19           Output Compare Register 2 (High Byte)         1A           Output Compare Register 2 (Low Byte)         18		
Port 4 Data Register         07**           Timer Control and Status Register         08           Counter (High Byte)         09           Counter (Low Byte)         0A           Output Compare Register (High Byte)         0B           Output Compare Register (High Byte)         0C           Input Capture Register (High Byte)         0E           Input Capture Register (Low Byte)         0E           Port 3 Control and Status Register         0F*           Rate and Mode Control Register         10           Transmit/Receive Control and Status Register         11           Receive Data Register         12           Transmit Data Register         13           RAM Control Register         14           Counter Alternate Address (High Byte)         15           Counter Alternate Address (Low Byte)         16           Timer Control Register 1         17           Timer Control Register 2         18           Timer Status Register         19           Output Compare Register 2 (High Byte)         1A           Output Compare Register 2 (Low Byte)         18		1
Timer Control and Status Register         08           Counter (High Byte)         09           Counter (Low Byte)         0A           Output Compare Register (High Byte)         0B           Output Compare Register (Low Byte)         0C           Input Capture Register (High Byte)         0E           Input Capture Register (Low Byte)         0E           Port 3 Control and Status Register         0F*           Rate and Mode Control Register         10           Transmit/Receive Control and Status Register         12           Receive Data Register         12           Transmit Data Register         13           RAM Control Register         14           Counter Alternate Address (High Byte)         15           Counter Alternate Address (Low Byte)         16           Timer Control Register         17           Timer Control Register 2         18           Timer Status Register         19           Output Compare Register 2 (High Byte)         1A           Output Compare Register 2 (Low Byte)         1A           Output Compare Register 2 (Low Byte)         18		
Counter (High Byte)         09           Counter (Low Byte)         0A           Output Compare Register (High Byte)         0B           Output Compare Register (Low Byte)         0C           Input Capture Register (High Byte)         0D           Input Capture Register (High Byte)         0E           Port 3 Control and Status Register         0F*           Rate and Mode Control Register         10           Transmit/Receive Control and Status Register         11           Receive Data Register         12           Transmit Data Register         13           RAM Control Register         14           Counter Alternate Address (High Byte)         15           Counter Alternate Address (Low Byte)         16           Timer Control Register         17           Timer Status Register         19           Output Compare Register 2 (High Byte)         1A           Output Compare Register 2 (Low Byte)         1A           Output Compare Register 2 (Low Byte)         1B	Port 4 Data Register	07**
Counter (Low Byte) Output Compare Register (High Byte) Output Compare Register (Low Byte) Output Compare Register (Low Byte) Operating the Country of the Co	Timer Control and Status Register	08
Output Compare Register (High Byte)  Output Compare Register (Low Byte) Output Capture Register (High Byte) OD Input Capture Register (High Byte) OE Port 3 Control and Status Register Rate and Mode Control Register Transmit / Receive Control and Status Register 10 Transmit / Receive Control and Status Register Receive Data Register 12 Transmit Data Register 13 RAM Control Register 14 Counter Alternate Address (High Byte) Counter Alternate Address (Low Byte) Timer Control Register 17 Timer Control Register 18 Timer Status Register 19 Output Compare Register 2 (High Byte) 1A Output Compare Register 2 (Low Byte) 1B	Counter (High Byte)	09
Output Compare Register (Low Byte) Othout Capture Register (High Byte) OD Input Capture Register (High Byte) OD Input Capture Register (Low Byte) OE Port 3 Control and Status Register Rate and Mode Control Register Transmit/Receive Control and Status Register 11 Receive Data Register 13 RAM Control Register 13 RAM Control Register 14 Counter Alternate Address (High Byte) 15 Counter Alternate Address (Low Byte) 16 Timer Control Register 17 Timer Control Register 18 Timer Status Register 19 Output Compare Register 2 (High Byte) 1A Output Compare Register 2 (Low Byte) 1B	Counter (Low Byte)	0A.
Input Capture Register (High Byte)	Output Compare Register (High Byte)	0B
Input Capture Register (Low Byte)	Output Compare Register (Low Byte)	0C
Port 3 Control and Status Register         OF*           Rate and Mode Control Register         10           Transmit/Receive Control and Status Register         12           Receive Data Register         12           Transmit Data Register         13           RAM Control Register         14           Counter Alternate Address (High Byte)         15           Counter Alternate Address (Low Byte)         16           Timer Control Register 1         17           Timer Control Register 2         18           Timer Status Register         19           Output Compare Register 2 (High Byte)         1A           Output Compare Register 2 (Low Byte)         1B	Input Capture Register (High Byte)	0D
Rate and Mode Control Register         10           Transmit/Receive Control and Status Register         11           Receive Data Register         12           Transmit Data Register         13           RAM Control Register         14           Counter Alternate Address (High Byte)         15           Counter Alternate Address (Low Byte)         16           Timer Control Register 1         17           Timer Control Register 2         18           Timer Status Register 2         19           Output Compare Register 2 (High Byte)         1A           Output Compare Register 2 (Low Byte)         1B	Input Capture Register (Low Byte)	
Transmit/Receive Control and Status Register         11           Receive Data Register         12           Transmit Data Register         13           RAM Control Register         14           Counter Alternate Address (High Byte)         15           Counter Alternate Address (Low Byte)         16           Timer Control Register 1         17           Timer Control Register 2         18           Timer Status Register 2         19           Output Compare Register 2 (High Byte)         1A           Output Compare Register 2 (Low Byte)         1B	Port 3 Control and Status Register	OF*
Receive Data Register         12           Transmit Data Register         13           RAM Control Register         14           Counter Alternate Address (High Byte)         15           Counter Alternate Address (Low Byte)         16           Timer Control Register 1         17           Timer Control Register 2         18           Timer Status Register         19           Output Compare Register 2 (High Byte)         1A           Output Compare Register 2 (Low Byte)         1B	Rate and Mode Control Register	10
Transmit Data Register         13           RAM Control Register         14           Counter Alternate Address (High Byte)         15           Counter Alternate Address (Low Byte)         16           Timer Control Register 1         17           Timer Control Register 2         18           Timer Status Register 3         19           Output Compare Register 2 (High Byte)         1A           Output Compare Register 2 (Low Byte)         1B	Transmit/Receive Control and Status Register	11
RAM Control Register       14         Counter Alternate Address (High Byte)       15         Counter Alternate Address (Low Byte)       16         Timer Control Register 1       17         Timer Control Register 2       18         Timer Status Register 2       19         Output Compare Register 2 (High Byte)       1A         Output Compare Register 2 (Low Byte)       1B	Receive Data Register	12
Counter Alternate Address (High Byte)         15           Counter Alternate Address (Low Byte)         16           Timer Control Register 1         17           Timer Control Register 2         18           Timer Status Register 1         19           Output Compare Register 2 (High Byte)         1A           Output Compare Register 2 (Low Byte)         1B	Transmit Data Register	13
Counter Alternate Address (Low Byte)         16           Timer Control Register 1         17           Timer Control Register 2         18           Timer Status Register 2         19           Output Compare Register 2 (High Byte)         1A           Output Compare Register 2 (Low Byte)         1B	RAM Control Register	14
Timer Control Register 1         17           Timer Control Register 2         18           Timer Status Register 1         19           Output Compare Register 2 (High Byte) 1A         1A           Output Compare Register 2 (Low Byte) 1B         1B	Counter Alternate Address (High Byte)	15
Timer Control Register 2         18           Timer Status Register         19           Output Compare Register 2 (High Byte)         1A           Output Compare Register 2 (Low Byte)         1B	Counter Alternate Address (Low Byte)	16
Timer Status Register 19 Output Compare Register 2 (High Byte) 1A Output Compare Register 2 (Low Byte) 1B	Timer Control Register 1	17
Output Compare Register 2 (High Byte) 1A Output Compare Register 2 (Low Byte) 1B	Timer Control Register 2	18
Output Compare Register 2 (Low Byte) 18	Timer Status Register	19
Output Compare Register 2 (Low Byte) 1B	Output Compare Register 2 (High Byte)	1A
Output Compare Register 3 (High Byte) 1C		1B
	Output Compare Register 3 (High Byte)	1C
Output Compare Register 3 (Low Byte) 1D	Output Compare Register 3 (Low Byte)	1D
Input Capture Register 2 (High Byte) 1E	Input Capture Register 2 (High Byte)	1E
Input Capture Register 2 (Low Byte) 1F	Input Capture Register 2 (Low Byte)	1F

<sup>\*</sup>External addresses in modes 0, 1, 2, 3, 5, and 6; cannot be accessed in mode 5 (no IOS)

#### MC68701U4 INTERRUPTS

The M6801 Family supports two types of interrupt requests: maskable and non-maskable. A non-maskable interrupt ( $\overline{NM}$ ) is always recognized and acted upon at the completion of the current instruction. Maskable interrupts are controlled by the condition code register I bit and by individual enable bits. The I bit controls all maskable interrupts. Of the maskable interrupts, there are two types:  $\overline{IRQ1}$  and  $\overline{IRQ2}$ . The programmable timer and serial communications interface use an internal  $\overline{IRQ2}$  interrupt line, as shown in the block diagram. External devices and IS3 use  $\overline{IRQ1}$ . An  $\overline{IRQ1}$  interrupt is serviced before  $\overline{IRQ2}$  if both are pending.

#### NOTE

After reset, an  $\overline{\text{NMI}}$  will not be serviced until the first program load of the stack pointer. Any  $\overline{\text{NMI}}$  generated before this load will be remembered by the processor and serviced subsequent to the stack pointer load.

All IRQ2 interrupts use hardware prioritized vectors. The single SCI interrupt and three timer interrupts are serviced in a prioritized order and each is vectored to a separate location. All interrupt vector locations are shown in Table 5. In mode 0, reset and interrupt vectors are defined as \$BFFO-\$BFFF.

The interrupt flowchart is depicted in Figure 17 and is common to every interrupt excluding reset. During interrupt servicing, the program counter, index register, A accumulator, B accumulator, and condition code register are pushed to the stack. The I bit is set to inhibit maskable interrupts and a vector is fetched corresponding to the current highest priority interrupt. The vector is transferred to the program counter and instruction execution is resumed. Interrupt and RESET timing are illustrated in Figures 18 and 19.

TABLE 5 - MCU INTERRUPT VECTOR LOCATIONS

Mo	de 0	Modes 1-3, 5-7		
MSB	LSB	MSB	LSB	Interrupt
BFFE	BFFF	FFFE	FFFF	RESET
BFFC	BFFD	FFFC	FFFD	Non-Maskable Interrupt * *
BFFA	BFFB	FFFA	FFFB	Software Interrupt
BFF8	BFF9	FFF8	FFF9	Maskable Interrupt Request 1
BFF6	BFF7	FFF6	FFF7	Input Capture Flag*
BFF4	BFF5	FFF4	FFF5	Output Compare Flag*
BFF2	BFF3	FFF2	FFF3	Timer Overflow Flag*
BFF0	BFF1	FFF0	FFF1	Serial Communications Interface*

<sup>\*</sup> IRQ2 interrupt


<sup>\*\*</sup>External addresses in modes 0, 2, and 3

<sup>\* \* \* 1 =</sup> Output, 0 = Input

<sup>\* \*</sup> NMI must be armed (by accessing stack pointer) before an NMI is executed.


3-230






MC68701U4

#### FIGURE 18 - INTERRUPT SEQUENCE







#### **FUNCTIONAL PIN DESCRIPTIONS**

#### VCC AND Vss

 $V_{CC}$  and  $V_{SS}$  provide power to a large portion of the MCU. The power supply should provide  $\pm 5$  volts ( $\pm\,5\%$ ) to  $V_{CC}$  and  $V_{SS}$  should be tied to ground. Total power dissipation (including  $V_{CC}$  standby) will not exceed  $P_D$  milliwatts.

#### VCC STANDBY

 $V_{CC}$  standby provides power to the standby portion (\$40 through \$5F) of the RAM and the STBY PWR and RAME bits of the RAM control register. Voltage requirements depend on whether the device is in a power-up or power-down state. In the power-up state, the power supply should provide  $\pm 5$  volts ( $\pm 5\%$ ) and must reach  $V_{SB}$  volts before RESET reaches 4.0 volts. During power down,  $V_{CC}$  standby must remain above  $V_{SB}$  (minimum) to sustain the standby RAM and STBY PWR bit. While in power-down operation, the standby current will not exceed  $V_{SB}$ .

It is typical to power both VCC and VCC standby from the same source during normal operation. A diode must be used between them to prevent supplying power to VCC during power-down operation.

#### XTAL AND EXTAL

These two input pins interface either a crystal or TTL-compatible clock to the MCU internal clock generator. Divide-by-four circuitry is included which allows use of the inexpensive 3.58 MHz or 4.4336 MHz color burst TV crystals. A 20 pF capacitor should be tied from each crystal pin to ground to ensure reliable startup and operation. Alternatively, EXTAL may be driven by an external TTL-compatible clock at 4 fo with a duty cycle of 50% ( $\pm5\%$ ) with XTAL connected ground.

The internal oscillator is designed to interface with an AT-cut quartz crystal resonator operated in parallel resonance mode in the frequency range specified for  $f\chi \tau_{AL}$ . The crystal should be mounted as close as possible to the input pins to minimize output distortion and startup stabilization time. The MCU is compatible with most commercially available crystals. Nominal crystal parameters are shown in Figure 20.

#### RESET/VPP

This input is used to reset the internal state of the device and provide an orderly startup procedure. During power up, RESET must be held below 0.8 volts: (1) at least  $t_{RC}$  after  $V_{CC}$  reaches 4.75 volts in order to provide sufficient time for the clock generator to stabilize, and (2) until  $V_{CC}$  standby reaches 4.75 volts.  $\overline{\text{RESET}}$  must be held low at least three E cycles if asserted during power-up operation.

This pin is also used to supply Vpp in mode 0 for programming the EPROM.

#### E (ENABLE)

This is an output clock used primarily for bus synchronization. It is TTL compatible and is the slightly skewed divide-by-four result of the device input clock frequency. It will drive one Schottky TTL load and 90 pF, and all data given in cycles is referenced to this clock unless otherwise noted.

#### NMI (NON-MASKABLE INTERRUPT)

An  $\overline{\text{NMI}}$  negative edge requests an MCU interrupt sequence, but the current instruction will be completed before

it responds to the request. The MCU will then begin an interrupt sequence. Finally, a vector is fetched from \$FFFC and \$FFFD (\$BFFC and \$BFFD in mode 0), transferred to the program counter, and instruction execution is resumed.  $\overline{NMI}$  typically requires a 3.3 k $\Omega$  (nominal) resistor to VCC. There is no internal  $\overline{NMI}$  pullup resistor.  $\overline{NMI}$  must be held low for at least one E cycle to be recognized under all conditions.

#### NOTE

After reset, an  $\overline{\text{NMI}}$  will not be serviced until the first program load of the stack pointer. Any  $\overline{\text{NMI}}$  generated before this load will remain pending by the processor.

## **IRQ1** (MASKABLE INTERRUPT REQUEST 1)

IRQ1 is a level-sensitive input which can be used to request an interrupt sequence. The MPU will complete the current instruction before it responds to the request. If the interrupt mask bit (I bit) in the condition code register is clear, the MCU will begin an interrupt sequence. A vector is fetched from \$FFF8 and \$FFF8 and \$BFF9 in mode 0), transferred to the program counter, and instruction execution is resumed.

 $\overline{\mbox{IRQ1}}$  typically requires an external 3.3 k $\Omega$  (nominal) resistor to V<sub>CC</sub> for wire-OR application.  $\overline{\mbox{IRQ1}}$  has no internal pullup resistor.

#### SC1 and SC2 (STROBE CONTROL 1 AND 2)

The function of SC1 and SC2 depends on the operating mode. SC1 is configured as an output in all modes except single-chip mode, whereas SC2 is always an output. SC1 and SC2 can drive one Schottky load and 90 pF.

SC1 AND SC2 IN SINGLE-CHIP MODE — In single-chip mode, SC1 and SC2 are configured as an input and output, respectively, and both function as port 3 control lines. SC1 functions as IS3 and can be used to indicate that port 3 input data is ready or output data has been accepted. Three options associated with IS3 are controlled by the port 3 control and status register and are discussed in the port 3 description; refer to P30-P37 (PORT 3). If unused, IS3 can remain unconnected

SC2 is configured as OS3 and can be used to strobe output data or acknowledge input data. It is controlled by output strobe select (OSS) in the port 3 control and status register. The strobe is generated by a read (OSS=0) or write (OSS=1) to the port 3 data register. OS3 timing is shown in Figure 3.

SC1 AND SC2 IN EXPANDED NON-MULTIPLEXED MODE — In the expanded non-multiplexed mode, both SC1 and SC2 are configured as outputs. SC1 functions as input/output select (IOS) and is asserted only when \$0100 through \$01FF is sensed on the internal address bus.

SC2 is configured as read/write and is used to control the direction of data bus transfers. An MPU read is enabled when read/write and E are high.

SC1 AND SC2 IN EXPANDED MULTIPLEXED MODE — In the expanded multiplexed modes, both SC1 and SC2 are

In the expanded multiplexed modes, both SC1 and SC2 are configured as outputs. SC1 functions as address strobe and can be used to demultiplex the eight least significant addresses and the data bus. A latch controlled by address strobe captures the lower address on the negative edge, as shown in Figure 13.


## FIGURE 20 - OSCILLATOR CHARACTERISTICS

#### (a) Nominal Recommended Crystal Parameters


#### Nominal Crystal Parameters\*

Tronsier or your randinotoro									
	3.58 MHz	4.00 MHz	5.0 MHz						
RS	60 Ω	50 Ω	30-50 Ω						
C0	3.5 pF	6.5 pF	4-6 pF						
C1	0.015 pF	0.025 pF	0.01-0.02 pF						
Q	>40 K	>30 K	> 20 K						

\*NOTE: These are representative AT-cut crystal parameters only. Crystals of other types of cut may also be used.



 $C_L = 20 pF (typical)$ 




Equivalent Circuit

#### NOTE

TTL-compatible oscillators may be obtained from:

Motorola Component Products Attn: Crystal Clock Oscillators 2553 N. Edgington St. Franklin Park, IL 60131 Tel: 312-451-1000 Telex: 433-0067

#### (b) Oscillator Stabilization Time (tRC)



SC2 is configured as read/write and is used to control the direction of data bus transfers. An MPU read is enabled when read/write and E are high.

#### P10-P17 (PORT 1)

Port 1 is a mode independent 8-bit I/O and timer port. Each line can be configured as either an input or output as defined by the port 1 data direction register. Port 1 bits 0, 1, and 2 (P10, P11, and P12) can also be used to exercise one input edge function and two output compare functions of the timer. The TTL compatible three-state buffers can drive one Schottky TTL load and 30 pF, Darlington transistors, or CMOS devices using external pullup resistors. It is configured as a data input port during RESET. Unused pins can remain unconnected.

## P20-P24 (PORT 2)

Port 2 is a mode-independent, 5-bit, multipurpose I/O port. The voltage levels present on P20, P21, and P22 on the rising edge of RESET determine the operating mode of the MCU. The entire port is then configured as a data input port. The port 2 lines can be selectively configured as data output lines by setting the appropriate bits in the port 2 data direction register. The port 2 data register is used to move data through the port. However, if P21 is configured as an output, it is tied to the timer output compare 1 function and cannotes be used to provide output from the port 2 data register unless output enable 1 (OE1) is cleared in timer control register 1.

Port 2 can also be used to provide an interface for the serial communications interface and the timer input edge function. These configurations are described in SERIAL COMMUNICATIONS INTERFACE and PROGRAMMABLE TIMER.

The port 2 three-state TTL-compatible output buffers are capable of driving one Schottky TTL load and 30 pF, or CMOS devices using external pullup resistors.

#### **PORT 2 DATA REGISTER**

7	6	5	4	3	2	1	0	
PC2	PC1	PC0	P24	P23	P22	P21	P20	\$03

#### P30-P37 (PORT 3)

Port 3 can be configured as an I/O port, a bidirectional 8-bit data bus, or a multiplexed address/data bus depending on the operating mode. The TTL compatible three-state output buffers can drive one Schottky TTL load and 90 pF. Unused lines can remain unconnected.

**PORT 3 IN SINGLE-CHIP MODE** — Port 3 is an 8-bit I/O port in the single-chip mode with each line configured by the port 3 data direction register. There are also two lines, IS3 and OS3, which can be used to control port 3 data transfers.

Three port 3 options are controlled by the port 3 control and status register and are available only in single-chip mode: 1) port 3 input data can be latched using IS3 (SC1) as a control signal, 2) OS3 (SC2) can be generated by either an MPU read or write to the port 3 data register, and 3) an IRQ1 interrupt can be enabled by an IS3 negative edge. Port 3 latch timing is shown in Figure 4.

#### PORT 3 CONTROL AND STATUS REGISTER

_ 7	6	5	4	3	2	1	0	
IS3 Flag	IS3 IRQ1	х	oss	Latch Enable	×	х	×	\$0F

#### Bits 0-2 Not used.

- Bit 3 Latch Enable This bit controls the input latch for port 3. If set, input data is latched by an IS3 negative edge. The latch is transparent after a read of the port 3 data register. Latch enable is cleared during reset.
- Bit 4 OSS (Output Strobe Select) This bit determines whether OS3 will be generated by a read or write of the port 3 data register. When clear, the strobe is generated by a read; when set, it is generated by a write. OSS is cleared during reset.
- Bit 5 Not used.
- Bit 6 IS3 IRQ1 Enable When set, an IRQ1 interrupt will be enabled whenever the IS3 flag is set; when clear, the interrupt is inhibited. This bit is cleared during reset.
- Bit 7 IS3 Flag This read-only status bit is set by an IS3 negative edge. It is cleared by a read of the port 3 control and status register (with IS3 flag set) followed by a read or write to the port 3 data register or during reset.

PORT 3 IN EXPANDED NON-MULTIPLEXED MODE — Port 3 is configured as a bidirectional data bus (D7-D0) in the expanded non-multiplexed mode. The direction of data transfers is controlled by read/write (SC2). Data is clocked by E (enable).

PORT 3 IN EXPANDED MULTIPLEXED MODE — Port 3 is configured as a time multiplexed address (A7-A0) and data bus (D7-D0) in the expanded multiplexed mode where address strobe (AS) can be used to demultiplex the two buses. Port 3 is held in a high-impedance state between valid address and data to prevent bus conflicts.

#### P40-P47 (PORT 4)

Port 4 is configured as an 8-bit I/O port, as address outputs, or as data inputs depending on the operating mode. Port 4 can drive one Schottky TTL load and 90 pF, and is the only port with internal pullup resistors. Unused lines can remain unconnected.

**PORT 4 IN SINGLE-CHIP MODE** — In single-chip mode, port 4 functions as an 8-bit I/O port with each line configured by the port 4 data direction register. Internal pullup resistors allow the port to directly interface with CMOS at 5-volt levels. External pullup resistors to more than 5 volts, however, cannot be used.

#### PORT 4 IN EXPANDED NON-MULTIPLEXED MODE -

Port 4 is configured from reset as an 8-bit input port where the port 4 data direction register can be written to provide any or all of eight address lines A0 to A7. Internal pullup resistors pull the lines high until the port 4 data direction register is configured.

PORT 4 IN EXPANDED MULTIPLEXED MODE — In all expanded multiplexed modes except modes 1 and 6, port 4 functions as half of the address bus and provides A8 to A15. In modes 1 and 6, the port is configured from reset as an 8-bit parallel input port where the port 4 data direction register can be written to provide any or all of upper address lines A8 to A15. Internal pullup resistors pull the lines high until the port 4 data direction register is configured where bit 0 controls A8.

#### RESIDENT MEMORY

The MC68701U4 has 192 bytes of on-chip RAM and 4096 bytes of on-chip UV erasable EPROM. This memory is controlled by four bits in the RAM/EPROM control register.

Thirty-two bytes of the RAM are powered through the  $V_{CC}$  standby pin and are maintainable during  $V_{CC}$  power-down. This standby portion of the RAM consists of 32 bytes located from \$40 through \$5F.

Power must be supplied to V<sub>CC</sub> standby if the internal RAM is to be used, regardless of whether standby power operation is anticipated.

The RAM is controlled by the RAM/EPROM control register.

#### RAM/EPROM CONTROL REGISTER (\$14)

The RAM/EPROM control register includes four bits: STBY PWR, RAME, PLC, and PPC. Two of these bits, STBY PWR and RAME, are used to control RAM access and determine the adequacy of the standby power source during power-down operation. It is intended that RAME be cleared and STBY PWR be set as part of a power-down procedure. RAME and STBY PWR are read/write bits.

The remaining two bits, PLC and PPC, control the operation of the EPROM. PLC and PPC are readable in all modes but can be changed only in mode 0. The PLC bit can be written without restriction in mode 0, but operation of the PPC bit is controlled by the state of PLC.

Associated with the EPROM are an 8-bit data latch and a 16-bit address latch. The data latch is enabled at all times, latching each data byte written to the EPROM. The address latch is controlled by the PLC bit.

A description of the RAM/EPROM control register follows.

#### RAM/EPROM CONTROL REGISTER

7	6	5	4	3	2	1	0	
STBY PWR	RAME	х	х	х	х	PPC	PLC	\$14

Bit 0 Programming Latch Control (PLC). This bit controls the latch which captures the EPROM address to be programmed and whether the PCC bit can be cleared. The latch is triggered by an MPU write to a location in the EPROM. This bit is set during reset and can be cleared only in mode 0. The PLC bit is defined as follows:

PLC=0—EPROM address latch enabled; EPROM address is latched during MPU writes to the EPROM.

PLC = 1 - EPROM address latch is transparent.

Bit 1 Programming Power Control (PPC). This bit gates power from the RESET/Vpp pin to the EPROM programming circuit. PPC is set during reset and whenever the PLC bit is set. It can be cleared only if operating in mode 0, and if PLC has been previously cleared. The PPC bit is defined as follows:

PPC=0-EPROM programming power (Vpp) applied.

PPC = 1 – EPROM programming power (Vpp) is not applied.

Bit 2-5 Unused.

Bit 6 RAM Enable (RAME). This read/write bit can be used to remove the entire RAM from the internal memory map. RAME is set (enabled) during reset provided standby power is available on the positive edge of reset. If RAME is clear, any access to a RAM address is external. If RAME is set, the RAM is included in the internal map.

Bit 7 Standby Power (STBY PWR). This bit is a read/write status bit which when cleared indicates that V<sub>CC</sub> standby has decreased sufficiently below V<sub>SBB</sub> (minimum) to make data in the standby RAM suspect. It can be set only by software and is not affected during reset.

Note that if PPC and PLC are set, they cannot be simultaneously cleared with a single MPU write. The PLC bit must be cleared prior to attempting to clear PPC. If both PPC and PLC are clear, setting PLC will also set PPC. In addition, it is assumed that Vpp is applied to the RESET/Vpp pin whenever PCC is clear. If this is not the case, the result is undefined.

#### ERASING THE MC68701U4 EPROM

Ultraviolet erasure will clear all bits of the EPROM to the zero state. The MC68701U4 EPROM is programmed by erasing it to zeros and entering ones into the desired bit locations.

The MC68701U4 EPROM can be erased by exposure to high intensity ultraviolet light with a wave length of 2537 angstroms for a minimum of 30 minutes. The recommended integrated dose (ultraviolet intensity times exposure time) is 15 watts/centimeter. The lamps should be used without shortwave filters, the MC68701U4 should be positioned about one inch away from the ultraviolet tubes, and the transparent lid should not be covered.

The MC68701U4 transparent lid should always be covered after erasing. This protects both the EPROM and light-sensitive nodes from accidental exposure to ultraviolet light.

#### PROGRAMMING THE MC68701U4 EPROM

When the MC68701U4 is released from reset in mode 0, a vector is fetched from location \$8FFE:\$BFFF. This provides a method for an external program to obtain control of the microcomputer with access to every location in the EPROM.

To program the EPROM, it is necessary to operate the MC68701U4 in mode 0 under the control of a program resident in external memory which can facilitate loading and programming of the EPROM. After the pattern has been loaded

into external memory, the EPROM can be programmed as follows:

- Apply programming power (Vpp) to the RESET/Vpp pin.
- b. Clear the PLC control bit and set the PPC bit by writing \$FE to the RAM/EPROM control register.
- c. Write data to the next EPROM location to be programmed. Triggered by an MPU write to the EPROM, internal latches capture both the EPROM address and the data byte.
- d. Clear the PPC bit for programming time, t<sub>pp</sub>, by writing \$FC to the RAM/EPROM control register and waiting for time, t<sub>pp</sub>. This step gates the programming power (Vpp) from the RESET/Vpp pin to the EPROM which programs the location.
- e. Repeat steps b through d for each byte to be programmed
- f. Set the PLC and PPC bits by writing \$FF to the RAM/EPROM control register.
- g. Remove the programming power (Vpp) from the RESET/Vpp pin. The EPROM can now be read and verified

Because the erased state of an EPROM byte is \$00, it is not necessary to program a location which is to contain \$00. Finally, it should be noted that the result of inadvertently programming a location more than once is the logical OR of the data patterns.

#### PROGRAMMABLE TIMER

The programmable timer can be used to perform measurements on two separate input waveforms while independently generating three output waveforms. Pulse widths can vary from several microseconds to many seconds. A block diagram of the timer is shown in Figure 21. COUNTER (\$09:0A), (\$15, \$16)

The key timer element is a 16-bit free-running counter which is incremented by E (enable). It is cleared during reset and is read-only with one exception: in mode 0 a write to the counter (\$09) will preset it to \$FFF8. This feature, intended for testing, can disturb serial operations because the counter provides the SCI internal bit rate clock. The TOF bit is set whenever the counter contains all ones. If ETOI is set, an interrupt will occur when the TOF is set. The counter may also be read at \$15 and \$16 to avoid inadvertently clearing the TOF.

## OUTPUT COMPARE REGISTERS (\$0B:0C), (\$1A:1B), (\$1C:1D)

The three output compare registers are 16-bit read/write registers, each used to control an output waveform or provide an arbitrary time-out flag. They are compared with the free-running counter during the negative half of each E cycle. When a match occurs, the corresponding output compare flag (OCF) is set and the corresponding output level (OLVL) is clocked to an output level register. If both the corresponding output enable bit and data direction register bit are set, the value represented in the output level register will appear on the corresponding port pin. The appropriate OLVL bit can then be changed for the next compare.

The function is inhibited for one cycle after a write to its high byte (\$0B, \$1A, or \$1C) to ensure a valid compare after a double byte write. Writes can be made to either byte of the output compare register without affecting the other byte. The OLVL value will be clocked out independently of whether the OCF had previously been cleared. The output compare registers are set to \$FFFF during reset.

#### INPUT CAPTURE REGISTERS (\$0D:0E), (\$1E:1F)

The two input capture registers are 16-bit read-only registers used to store the free-running counter when a "proper" input transition occurs as defined by the corresponding input edge bit (IEDG1 or IEDG2). The input pin's data direction register should be configured as an input, but the edge detect circuit always senses P10 and P20 even when configured as an output. The counter value will be latched into the input capture registers on the second negative edge of the E clock following the transition.

An input capture can occur independently of ICF; the register always contains the most current value. Counter transfer is inhibited, however, between accesses of a double byte MPU read. The input pulse width must be at least two E cycles to ensure an input capture under all conditions.

#### TIMER CONTROL AND STATUS REGISTERS

Four registers are used to provide the MC68701U4 with control and status information about the three output compare functions, the timer overflow function, and the two input edge functions of the timer. They are:

Timer Control and Status Register (TCSR)
Timer Control Register 1 (TCR1)
Timer Control Register 2 (TCR2)
Timer Status Register (TSR)

IRQ2

FIGURE 21 - BLOCK DIAGRAM OF PROGRAMMABLE TIMER IRQ2 MC68701U4 Internal Bus | Port Control Circuitry \$09:0A (\$15:16) \$1C:1D \$1A:1B \$1E:\$1F \$0B:0C \$0D:0E Output Compare Input Capture Output Compare Output Compare Free-Running Input Capture Register 3 Register 2 Register 1 16-Bit Counter Register 1 Register 2 Output Compares Overflow Edge Detects (Three) Detect (Two) Input Edge ■ P20 Output Level ➤ P21 Output Level Register 1 TCR1 (\$17) TCSR (\$08) ICF1 OCF1 TOF EICI1 EOICI1 ETOI IEDG1 OLVL1 OE3 OE2 OE1 | IEDG2 | IEDG1 | OLVL3 | OLVL2 | OLVL1 Output Level TSR (\$19) TCR2 (\$18) Output Level Register 2 TEST CLOCK EICI1 EOCI3 EOCI2 EOCI1 ETOI ICF2 ICF1 OCF3 OCF2 OCF1 TOF EICI2 Output Level **→** P12 Output Level Register 3

**TIMER CONTROL AND STATUS REGISTER (TCSR)** (\$08) — The timer control and status register is an 8-bit register of which all bits are readable, while only bits 0-4 can be written. All the bits in this register are also accessible through the two timer control registers and the timer status register. The three most significant bits provide the timer status and indicate if:

- 1. a proper level transition has been detected at P20,
- 2. a match has occurred between the free-running counter and output compare register 1, or
- 3. the free-running counter has overflowed.

Each of the three events can generate an IRQ2 interrupt and is controlled by an individual enable bit in the TCSR.

#### TIMER CONTROL AND STATUS REGISTER

7	6	5	4	3	2	1	0	
ICF1	OCF1	TOF	EICI1	EOCI1	ETOI	IEDG1	OLVL1	\$08

- Bit 0 Output Level 1 OLVL1 is clocked to output level register 1 by a successful output compare and will appear at P21 if bit 1 of the port 2 data direction register is set and the OE1 control bit in timer control register 1 is set. OLVL1 and output level register 1 are cleared during reset. Refer to TIMER CONTROL REGISTER 1 (TCR1) (\$17).
- Bit 1 Input Edge 1 IEDG1 is cleared during reset and controls which level transition on P20 will trigger a counter transfer to input capture register 1:

IEDG1=0 transfer on a negative-edge
IEDG1=1 transfer on a positive-edge
Refer to TIMER CONTROL REGISTER 1

Refer to TIMER CONTROL REGISTER 1 (TCR1) (\$17).

- Bit 2 Enable Timer Overflow Interrupt When set, an IRQ2 interrupt will be generated when the timer overflow flag is set; when clear, the interrupt is inhibited. ETOI is cleared during reset. Refer to TIMER CONTROL REGISTER 2 (TCR2) (\$18).
- Bit 3 Enable Output Compare Interrupt 1 When set, an IROZ interrupt will be generated when output compare flag 1 is set; when clear, the interrupt is inhibited. EOCI1 is cleared during reset. Refer to TIMER CONTROL REGISTER 2 (TCR2) (\$18).
- Bit 4 Enable Input Capture Interrupt 1 When set, an IRO2 interrupt will be generated when input capture flag 1 is set; when clear, the interrupt is inhibited. EICI1 is cleared during reset. Refer to TIMER CONTROL REGISTER 2 (TCR2) (\$18).
- Bit 5 Timer Overflow Flag The TOF is set when the counter contains all ones (\$FFF). It is cleared by reading the TCSR or the TSR (with TOF set) and the counter high byte (\$09), or during reset. Refer to TIMER STATUS REGISTER (TSR) (\$19).
- Bit 6 Output Compare Flag 1 OCF1 is set when output compare register 1 matches the free-running counter. OCF1 is cleared by reading the TCSR or the TSR (with OCF1 set) and then writing to output compare register 1 (\$0B or \$0C), or during reset. Refer to TIMER STATUS REGISTER (TSR) (\$19).

Bit 7 Input Capture Flag — ICF1 is set to indicate that a proper level transition has occurred; it is cleared by reading the TCSR or the TSR (with ICF1 set) and the input capture register 1 high byte (\$0D), or during reset. Refer to TIMER STATUS REGISTER (TSR) (\$19).

**TIMER CONTROL REGISTER 1 (TCR1) (\$17)** — Timer control register 1 is an 8-bit read/write register which contains the control bits for interfacing the output compare and input capture registers to the corresponding I/O pins.

#### TIMER CONTROL REGISTER 1

7	6	5	4	3	2	1	0	
OE3	OE2	OE1	IEDG2	IEDG1	OLVL3	OLVL2	OLVL1	\$17

- Bit 0 Output Level 1 OLVL1 is clocked to output level register 1 by a successful output compare and will appear at P21 if bit 1 of the port 2 data direction register is set and the OE1 control bit is set. OLVL1 and output level register 1 are cleared during reset. Refer to TIMER CONTROL AND STATUS REGISTER (TCSR) (\$08).
- Bit 1 Output Level 2 OLVL2 is clocked to output level register 2 by a successful output compare and will appear at P11 if bit 1 of port 1 data direction register is set and the OE2 control bit is set. OLVL2 and output level register 2 are cleared during reset.
- Bit 2 Output Level 3 OLVL3 is clocked to output level register 3 by a successful output compare and will appear at P12 if bit 2 of port 1 data direction register is set and the OE3 control bit is set. OLVL3 and output level register 3 are cleared during reset.
- Bit 3 Input Edge 1 IEDG1 is cleared during reset and controls which level transition on P20 will trigger a counter transfer to input capture register 1.

  IEDG1=0 transfer on a negative-edge

IEDG1=1 transfer on a positive-edge Refer to TIMER CONTROL AND STATUS REGISTER (TCSR) (\$08).

Bit 4 Input Edge 2 — IEDG2 is cleared during reset and controls which level transition on P10 will trigger a counter transfer to input capture register 2.

IEDG2 = 0 transfer on a negative-edge IEDG2 = 1 transfer on a positive-edge

Bit 5 Output Enable 1 — OE1 is set during reset and enables the contents of output level register 1 to be connected to P21 when bit 1 of port 2 data direction register is set.

OE1 = 0 port 2 bit 1 data register output OE1 = 1 output level register 1

Bit 6 Output Enable 2 — OE2 is cleared during reset and enables the contents of output level register 2 to be connected to P11 when bit 1 of port 1 data direction register is set.

OE2 = 0 port 1 bit 1 data register output OE2 = 1 output level register 2

3

Bit 7 Output Enable 3 — OE3 is cleared during reset and enables the contents of output level register 3 to be connected to P12 when bit 2 of port 1 data direction register is set

OE3=0 port 1 bit 2 data register output OE3=1 output level register 3

TIMER CONTROL REGISTER 2 (TCR2) (\$18) — Timer control register 2 is an 8-bit read/write register (except bits 0 and 1) which enable the interrupts associated with the freerunning counter, the output compare registers, and the input capture registers. In test mode 0, two more bits (clock and test) are available for checking the timer.

#### TIMER CONTROL REGISTER 2 (Non-Test Modes)

7	6	5	4	3	2	1	0	
EICI2	EICI1	EOC13	EOCI2	EOC11	ETOI	1	1	\$18

- Bits 0-1 Read-Only Bits When read, these bits return a value of 1. Refer to TIMER CONTROL REGISTER 2 (Test Mode).
- Bit 3 Enable Output Compare Interrupt 1 When set, an IRO2 interrupt will be generated when the output compare flag 1 is set; when clear, the interrupt is inhibited. EOCI1 is cleared during reset. Refer to TIMER CONTROL AND STATUS REGISTER (TCSR) (\$08).
- Bit 4 Enable Output Compare Interrupt 2 When set, an IRO2 interrupt will be generated when the output compare flag 2 is set; when clear, the interrupt is inhibited. EOCl2 is cleared during reset.
- Bit 5 Enable Output Compare Interrupt 3 When set, an IRQ2 interrupt will be generated when the output compare flag 3 is set; when clear, the interrupt is inhibited. EOCl3 is cleared during reset.
- Bit 6 Enable Input Capture Interrupt 1 When set, an IRQ2 interrupt will be generated when the input capture flag 1 is set; when clear, the interrupt is inhibited. EIC11 is cleared during reset. Refer to TIMER CONTROL AND STATUS REGISTER (TCSR) (\$08).
- Bit 7 Enable Input Capture Interrupt 2 When set, an IRO2 interrupt will be generated when the input capture flag 2 is set; when clear, the interrupt is inhibited. EICl2 is cleared during reset.

The timer test bits (test and clock) allow the free-running counter to be tested as two separate 8-bit counters to speed testing.

# TIMER CONTROL REGISTER 2 (Test Mode)

7	6	5	4	3	2	1	0	
EICI2	EICI1	EOCI3	EOCI2	EOCI1	ETOI	TEST	CLOCK	\$18

- Bit 0 CLOCK The CLOCK control bit selects which half of the 16-bit free-running counter (MSB or LSB) should be clocked with E. The CLOCK bit is a read/write bit only in mode 0 and is set during reset
  - $\begin{array}{lll} CLOCK=0 & & Only \ the \ eight \ most \ significant \ bits \\ of \ the \ free-running \ counter \ run \ with \ TEST=0. \\ CLOCK=1 & & Only \ the \ eight \ least \ significant \ bits \\ of \ the \ free-running \ counter \ run \ when \ TEST=0. \end{array}$
- Bit 1 **TEST** the TEST control bit enables the timer test mode. TEST is a read/write bit in mode 0 and is set during reset.

TEST = 0 - Timer test mode enabled:

- a) The timer LSB latch is transparent which allows the LSB to be read independently of the MSB.
- b) Either the MSB or the LSB of the timer is clocked by E, as defined by the CLOCK bit.

TEST = 1 - Timer test mode disabled.

Bits 2-7 See TIMER CONTROL REGISTER 2 (Non-Test Modes). (These bits function the same as in the non-test modes.)

**TIMER STATUS REGISTER (TSR) (\$19)** — The timer status register is an 8-bit read-only register which contains the flags associated with the free-running counter, the output compare registers, and the input capture registers.

#### TIMER STATUS REGISTER

7	6	5	4	3.	2	1	0	
ICF2	ICF1	OCF3	OCF2	OCF1	TOF	1	1	\$19

Bits 0-1 Not used.

- Bit 2 Timer Overflow Flag The TOF is set when the counter contains all ones (\$FFFF). It is cleared by reading the TSR or the TCSR (with TOF set) and then the counter high byte (\$09), or during reset. Refer to TIMER CONTROL AND STATUS REGISTER (TCSR) (\$08).
- Bit 3 Output Compare Flag 1 OCF1 is set when output compare register 1 matches the free-running counter. OCF1 is cleared by reading the TSR or the TCSR (with OCF1 set) and then writing to output compare register 1 (\$0B or \$0C), or during reset. Refer to TIMER CONTROL AND STATUS REGISTER (TCSR) (\$08).
- Bit 4 Output Compare Flag 2 OCF2 is set when output compare register 2 matches the free-running counter. OCF2 is cleared by reading the TSR (with OCF2 set) and then writing to output compare register 2 (\$1A or \$1B), or during reset.
- Bit 5 Output Compare Flag 3 OCF3 is set when output compare register 3 matches the free-running counter. OCF3 is cleared by reading the TSR (with OCF3 set) and then writing to output compare register 3 (\$1C or \$1D), or during reset.
- Bit 6 Input Capture Flag 1 ICF1 is set to indicate that a proper level transition has occurred; it is cleared by reading the TSR or the TCSR (with ICF1 set) and the input capture register 1 high byte (\$0D), or during reset. Refer to TIMER CONTROL AND STATUS REGISTER (TCSR) (\$08).

Bit 7 Input Capture Flag 2 — ICF2 is set to indicate that a proper level transition has occurred; it is cleared by reading the TSR (with ICF2 set) and the input capture register 2 high byte (\$1E), or during reset.

#### SERIAL COMMUNICATIONS INTERFACE

A full-duplex asynchronous serial communications interface (SCI) is provided with two data formats and a variety of rates. The SCI transmitter and receiver are functionally independent but use the same data format and bit rate. Serial data formats include standard mark/space (NRZ) and bi-phase. Both provide one start bit, eight data bits, and one stop bit. "Baud" and "bit rate" are used synonymously in the following description.

#### WAKE-UP FEATURE

In a typical serial loop multiprocessor configuration, the software protocol will usually identify the addressee(s) at the beginning of the message. In order to permit uninterested MPUs to ignore the remainder of the message, wake-up feature is included whereby all further SCI receiver flag (and interrupt) processing can be inhibited until its data line goes idle. An SCI receiver is re-enabled by an idle string of eleven consecutive

ones or during reset. Software must provide for the required idle string between consecutive messages and prevent it within messages.

#### PROGRAMMABLE OPTIONS


The following features of the SCI are programmable:

- Format: standard mark/space (NRZ) or bi-phase
- · Clock: external or internal bit rate clock
- Baud: one of eight per E clock frequency or external clock (×8 desired baud)
- · Wake-Up Feature: enabled or disabled
- Interrupt Requests: enabled individually for transmitter and receiver
- Clock Output: internal bit rate clock enabled or disabled to P22

#### SERIAL COMMUNICATIONS REGISTERS

The serial communications interface includes four addressable registers as depicted in Figure 22. It is controlled by the rate and mode contol register and the transmit/receive control and status register. Data is transmitted and received utilizing a write-only transmit register and a read-only receive register. The shift registers are not accessible to software.

#### FIGURE 22 - SCI REGISTERS



#### RATE AND MODE CONTROL REGISTER (RMCR) (\$10)

The rate and mode control register controls the SCI bit rate, format, clock source, and under certain conditions, the configuration of P22. The register consists of five write-only bits which are cleared during reset. The two least significant bits in conjunction with bit 7 control the bit rate of the internal clock and the remaining two bits control the format and clock source.

#### RATE AND MODE CONTROL REGISTER

7	6	5	4	3	2	1	0	
EBE	Х	Х	X	CC1	CC0	SS1	SS0	\$10

Bit 1:Bit 0 SS1:SS0 Speed Select — These two bits select the baud when using the internal clock. Eight rates may be selected (in conjunction with bit 7) which are a function of the MCU input frequency. Table 6 lists bit time and rates for three selected MCU frequencies.

Bit 3:Bit 2 CC1:CC0 Clock Control and Format Select —
These two bits control the format and select the serial clock source. If CC1 is set, the DDR value

for P22 is forced to the complement of CC0 and cannot be altered until CC1 is cleared. If CC1 is cleared after having been set, its DDR value is unchanged. Table 7 defines the formats, clock source, and use of P22.

Bits 4-6 Not used.

Bit 7 **EBE Enhanced Baud Enable** — EBE selects the standard MC6801 baud rates when clear and the additional baud rates when set (Table 6). This bit is cleared by reset and is a write-only control

EBE = 0 standard MC6801 baud rates FRF = 1 additional baud rates

If both CC1 and CC0 are set, an external TTL-compatible clock must be connected to P22 at eight times (8×) the desired bit rate, but not greater than E, with a duty cycle of 50% ( $\pm$ 10%). If CC1:CC0 = 10, the internal bit rate clock is provided at P22 regardless of the values for TE or RE.

#### NOTE

The source of SCI internal bit rate clock is the timer free-running counter. An MPU write to the counter in mode 0 can disturb serial operations.

TABLE 6 - SCI BIT TIMES AND RATES

		-	4 f <sub>0</sub> →	2.4576	MHz	4.0 1	MHz	4.9152	MHz
0 0 0 0 0 0 0 0 1 0 1 0 0 1	SS1	:SS0		614.4	kHz	1.0 1	MHz	1.2288	3 MHz
			E	Baud	Time	Baud	Time	Baud	Time
0	0	0	÷ 16	38400.0	26 μs	62500.0	16.0 μs	76800.0	13.0 μs
0	0	1	÷ 128	4800.0	208.3 μs	7812.5	128.0 μs	9600.0	104.2 μs
0	1	0	÷ 1024	600.0	1.67 ms	976.6	1.024 ms	1200.0	833.3 μs
0	1	1	÷ 4096	150.0	6.67 ms	244.1	4.096 ms	300.0	3.33 ms
1	0	0	÷ 64	9600.0	104.2 μs	15625.0	64 μs	19200.0	52.0 μs
1	0	1	÷ 256	2400.0	416.6 μs	3906.3	256 μs	4800.0	208.3 μs
1	1	0	÷ 512	1200.0	833.3 μs	1953.1	512 μs	2400.0	416.6 μs
1	1	1	÷ 2048	300.0	3.33 ms	488.3	2.05 ms	600.0	01.67 ms
	1 1 1 1 External (P:		2)*	76800.0	13.0 μs	125000.0	8.0 µs	153600.0	6.5 μs

<sup>\*</sup>Using maximum clock rate

TABLE 7 - SCI FORMAT AND CLOCK SOURCE CONTROL

CC1:CC0	Format	Clock Source	Port 2 Bit 2
00	Bi-Phase	Internal	Not Used
01	NRZ	Internal	Not Used
10	NRZ	Internal	Output
11	NRZ	External	Input

# 3

TRANSMIT/RECEIVE CONTROL AND STATUS REGISTER (TRCSR) (\$11) — The transmit/receive control and status register controls the transmitter, receiver, wake-up feature, and two individual interrupts, and monitors the status of serial operations. All eight bits are readable while bits 0 to 4 are also writable. The register is initialized to \$20 by RESET.

#### TRANSMIT/RECEIVE CONTROL AND STATUS REGISTER

	7	6	5	4	3	2	1	0	
R	ORF	ORFE	TDRE	RIE	RE	TIE	.TE	WU	\$11

- Bit 0 "Wake-Up on Idle Line When set, WU enables the wake-up function; it is cleared by eleven consecutive ones or during reset. WU will not be set if the line is idle. Refer to WAKE-UP FEATURE.
- Bit 1 Transmit Enable When set, P24 DDR bit is set, cannot be changed, and will remain set if TE is subsequently cleared. When TE is changed from clear to set, the transmitter is connected to P24 and a preamble of nine consecutive ones is transmitted. TE is cleared during reset.
- Bit 2 Transmit Interrupt Enable When set, an IRQ2 is set; when clear, the interrupt is inhibited. TE is cleared during reset.
- Bit 3 Receive Enable When set, the P23 DDR bit is cleared, cannot be changed, and will remain clear if RE is subsequently cleared. While RE is set, the SCI receiver is enabled. RE is cleared during reset.
- Bit 4 Receiver Interrupt Enable When set, an IRQ2 interrupt is enabled when RDRF and/or ORFE is set; when clear, the interrupt is inhibited. RIE is cleared during reset.
- Bit 5 Transmit Data Register Empty TDRE is set when the transmit data register is transfered to the output serial shift register or during reset. It is cleared by reading the TRCSR (with TDRE set) and then writing to the transmit data register. Additional data will be transmitted only if TDRE has been cleared.

- Bit 6 Overrun Framing Error If set, ORFE indicates either an overrun or framing error. An overrun is a new byte ready to transfer to the receiver data register with RDRF still set. A receiver framing error has occurred when the stop bit (1) is not found in the tenth bit time. An overrun can be distinguished from a framing error by the state of RDRF: if RDRF is set, then an overrun has occurred; otherwise, a framing error has been detected. Data is not transferred to the receive data register in an overrun condition. Unframed data causing a framing error is transferred to the receive data register. However, subsequent data transfer is blocked until the framing error flag is cleared. ORFE is cleared by reading the TRCSR (with ORFE set) then the receive data register, or during reset.
- Bit 7 Receive Data Register Full RDRF is set when the input serial shift register is transferred to the receive data register, or during reset.


#### SERIAL OPERATIONS

The SCI is initialized by writing control bytes first to the rate and mode control register and then to the transmit/receive control and status register. When TE is set, the output of the transmit serial shift register is connected to P24 and serial output is initiated by transmitting a 9-bit preamble of ones.

At this point, one of two situations exists: 1) if the transmit data register is empty (TDRE = 1); a continuous string of ones will be sent indicating an idle line; or 2) if a byte has been written to the transmit data register (TDE = 0), it will be transferred to the output serial shift register (synchronized with the bit rate clock), TDRE will be set, and transmission will begin.

The start bit (0), eight data bits (beginning with bit 0), and a stop bit (1) will be transmitted. If TDRE is still set when the next byte transfer occurs, ones will be sent until more data is provided. In bi-phase format, the output toggles at the start of each bit and at half-bit time when a one is sent. Receive operation is controlled by RE which configures P23 as an input and enables the receiver. SCI data formats are illustrated in Figure 23.





Data 01001101 (\$4D)

#### **INSTRUCTION SET**

The MC68701U4 is directly source compatible with the MC6801 and upward source and object code compatible with the MC6800. Execution times of key instructions have been reduced and several instructions have been added, including a hardware multiply. A list of new operations added to the MC6800 instruction set is shown in Table 1.

In addition, two special opcodes, 4E and 5E, are provided for test purposes. These opcodes force the program counter

to increment like a 16-bit counter causing address lines used in the expanded modes to increment until the device is reset. These opcodes have no mnemonics.

The coding of the first (or only) byte corresponding to an executable instruction is sufficient to identify the instruction and the addressing mode. The hexadecimal equivalents of the binary codes, which result from the translation of the 82 instructions in all valid modes of addressing, are shown in Table 8. There are 220 valid machine codes, 34 unassigned codes, and 2 codes reserved for test purposes.

TABLE 8 - CPU INSTRUCTION MAP

OP	MNEM	MODE	~	,	ОР	MNEM	MODE		-	OP	MNEM	MODE	~	#	OP	MNEM	MODE		#	ОР	MNEM	MODE	~	#
00	•	WOOL			34	DES	INHER	3	1	68	ASL	INDXD	6	2	9C	CPX	DIR	5	2	D0	SUBB	DIR	3	2
01	NOP	INHER	2	1	35	TXS	<b>A</b>	3	1	69	ROL	<b>A</b>	6	2	9D	JSR	À	5	2	D1	CMPB	<b>A</b>	3	2
02	•	<b>A</b>	-		36	PSHA	Т	3	1	6A	DEC	Т	6	2	9E	LDS	<b>\$</b>	4	2	D2	SBCB	T	3	2
03	•	T			37	PSHB	1	3	1	6B	•	1			9F	STS	DIR	4	2	D3	ADDD	1	5	2
04	LSRD	- 1	3	1	38	PULX		5	1	6C	INC		6	2	A0	SUBA	INDXD	4	2	D4	ANDB	ŀ	3	2
05	ASLD	ļ	3	1	39	RTS	- 1	5	1	6D	TST	- 1	6	2	A1	CMPA	<b>A</b>	4	2	D5	BITB	- 1	3	2
06	TAP		2	1	ЗА	ABX	- 1	3	1	6E	JMP	₩	3	2	A2	SBCA	Т	4	2	D6	LDAB		3	2
07	TPA		2	1	3B	RTI	i	10	1	6F	CLR	INDXD	6	2	А3	SUBD		6	2	D7	STAB		3	2
08	INX	1	3	1	3C	PSHX	1	4	1	70	NEG	EXTND	6	3	A4	ANDA	1	4	2	D8	EORB		3	2
09	DEX		3	1	3D	MUL		10	1	71	•	<b>A</b>			A5	BITA		4	2	D9	ADCB		3	2
0A	CLV	- (	2	1	3E	WAI		9	1	72	•	T			A6	LDAA		4	2	DA	ORAB	-	3	2
0B	SEV		2	1	3F	SWI		12	1	73	сом		6	3	A7	STAA		4	2	DB	ADDB	- 1	3	2
OC.	CLC		2	1	40	NEGA	i	2	1	74	LSR	- 1	6	3	A8	EORA		4	2	DC	LDD		4	2
0D	SEC	- 1	2	1	41		1			75	•	ì			A9	ADCA	ì	4	2	DD	STD	- 1	4	2
0E	CLI	ı	2	1	42	•				76	ROR	- }	6	3	AA	ORAA		4	2	DE	LDX	₩	4	2
0F	SEI	l	2	1	43	COMA		2	1	77	ASR	- 1	6	3	AB	ADDA	1	4	2	DF	STX	DIR	4	2
10	SBA		2	1	44	LSRA		2	1	78	ASL		6	3	AC	CPX		6	2	EO	SUBB	INDXD	4	2
11	CBA	- 1	2	1	45	•				79	ROL		6	3	AD	JSR		6	2	E1	CMPB	<b>A</b>	4	2
12		- 1			46	RORA	1	2	1	7A	DEC	1	6	3	ΑE	LDS	٧	5	2	E2	SBCB	T	4	2
13	•	- 1			47	ASRA		2	1	7B		i			AF	STS	INDXD	5	2	E3	ADDD		6	2
14	•	- (			48	ASLA	- (	2	1	7C	INC	Į.	6	3	В0	SUBA	EXTND	4	3	E4	ANDB	- 1	4	2
15	•	ı			49	ROLA		2	1	7D	TST		6	3	B1	CMPA	<b>A</b>	4	3	E5	BITB		4	2
16	TAB		2	1	4A	DECA	ı	2	1	7E	JMP	*	3	3	82	SBCA	T	4	3	E6	LDAB		4	2
17	TBA	1	2	1	48	•	1			7F	CLR	EXTND	6	3	В3	SUBD	1	6	3	E7	STAB	1	4	2
18	•	*			4C	INCA		2	1	80	SUBA	IMMED	2	2	84	ANDA	- 1	4	3	E8	EORB	- 1	4	2
19	DAA	INHER	2	1	4D	TSTA		2	1	81	CMPA	<b>A</b>	2	2	B5	BITA	- 1	4	3	E9	ADCB		4	2
1A	•				4E	T				82	SBCA	J	2	2	В6	LDAA	ļ	4	3	EΑ	ORAB		4	2
18	ABA	INHER	2	1	4F	CLRA		2	1	83	SUBD		4	3	В7	STAA	1	4	3	EB	ADDB		4	2
1C	•				50	NEGB	1	2	1	84	ANDA	- 1	2	2	B8	EORA		4	3	EC	LDD	1	5	2
1D	•				51	•				85	BITA		2	2	B9	ADCA	- 1	4	3	ED	STD		5	2
1E	•				52	•	- 1			86	LDAA	- 1	2	2	BA	ORAA	- 1	4	3	EE	LDX	٧	5	2
1F	•				53	COMB		2	1	87	•	i			BB	ADDA		4	3	EF	STX	INDXD	5	2
20	BRA	REL	3	2	54	LSRB		2	1	88	EORA		2	2	вс	CPX		6	3	F0	SUBB	EXTND	4	3
21	BRN	<b>A</b>	3	2	55	•	ì			89	ADCA	- 1	2	2	BD	JSR	1.	6	3	F1	CMPB	<b>A</b>	4	3
22	вні	1	3	2	56	RORB		2	1	8A	ORAA	T	2	2	BE	LDS	¥	5	3	F2	SBCB	1	4	3
23	BLS	ł	3	2	57	ASRB	1	2	1 -	8B	ADDA	•	2	2	BF	STS	EXTND	5	3	F3	ADDD	- 1	6	3
24	BCC		3	2	58	ASLB		2	1	8C	CPX	IMMED	4	3	C0	SUBB	IMMED	2	2	F4	ANDB		4	3
25	BCS		3	2	59	ROLB		2	1	8D	BSR	REL	6	2	C1	CMPB	<b>A</b>	2	2	F5	BITB	- 1	4	3
26	BNE	- {	3	2	5A	DECB		2	1	8E	LDS	IMMED	3	3	C2	SBCB	1	2	2	F6	LDAB	Ì	4	3
27	BEQ		3	2	5B	•	1			8F	•				C3	ADDD		4	3	F7	STAB		4	3
28	BVC	l l	3	2	5C	INCB		2	1	90	SUBA	DIR	3	2	C4	ANDB	1	2	2	F8	EORB	- 1	4	3
29	BVS	- 1	3	2	5D	TSTB		2	1	91	CMPA	<b>A</b>	3	2	C5	BITB		2	2	F9	ADCB		4	3
2A	BPL	- 1	3	2	5E	T	₩			92	SBCA		3	2	C6	LDAB		2	2	FA	ORAB		4	3
2B	BMI		3	2	5F	CLRB	INHER	2	1	93	SUBD	1	5	2	C7	•	1			FB	ADDB	- 1	4	3
2C	BGE		3	2	60	NEG	INDXD	6	2	94	ANDA		3	2	C8	EORB		2	2	FC	LDD		5	3
2D	BLT	J.	3	2	61	•	<b>A</b>			95	BITA	1	3	2	C9	ADCB	- 1	2	2	FD	STD	1	5	3
2E	BGT	٧	3	2	62	•				96	LDAA		3	2	CA	ORAB		2	2	FE	LDX	4	5	3
2F		REL	3	2	63	COM		6	2	97	STAA		3	2	CB	ADDB		2	2	FF	STX	EXTND	5	3
30		INHER	3	1	64	LSR	1	6	2	98	EORA	1	3	2	CC	LDD	Ţ	3	3	1				_
31	INS	<b>A</b>	3	1	65	• ,	T			99	ADCA		3	2	CD	•	▼			l	* UNDER	INED OP	COD	Ė
32	PULA	1	4	1	66	ROR	▼	6	2	9A	ORAA	J	3	2	CE	LDX	IMMED	3	3	1				
33	PULB	٧	4	1	67	ASR	INDXD	6	2	9B	ADDA	▼	3	2	CF	•				L_				

#### NOTES:

1. Addressing Modes

- 2. Unassigned opcodes are indicated by "•" and should not be executed.
- 3. Codes marked by "T" force the PC to function as a 16-bit counter.

#### PROGRAMMING MODEL

A programming model for the MC68701U4 is shown in Figure 8. Accumulator A can be concatenated with accumulator B and jointly referred to as accumulator D where A is the most significant byte. Any operation which modifies the double accumulator will also modify accumulators A and/or B. Other registers are defined as follows:

**PROGRAM COUNTER** — The program counter is a 16-bit register which always points to the next instruction.

**STACK POINTER** — The stack pointer is a 16-bit register which contains the address of the next available location in a pushdown/pullup (LIFO) queue. The stack resides in random-access memory at a location defined by the programmer.

**INDEX REGISTER** — The index register is a 16-bit register which can be used to store data or provide an address for the indexed mode of addressing.

ACCUMULATORS — The MPU contains two 8-bit accumulators, A and B, which are used to store operands and results from the arithmetic logic unit (ALU). They can also be concatenated and referred to as the D (double) accumulator.

CONDITION CODE REGISTER — The condition code register indicates the results of an instruction and includes the following five condition bits: negative (N), zero (Z), overflow (V), carry/borrow from MSB (C), and half carry from bit 3 (H). These bits are testable by the conditional branch instructions. Bit 4 is the interrupt mask (I bit) and inhibits all maskable interrupts when set. The two unused bits, B6 and B7, are read as ones.

#### ADDRESSING MODES

Six addressing modes can be used to reference memory. A summary of addressing modes for all instructions is presented in Tables 9, 10, 11, and 12 where execution times are provided in E cycles. Instruction execution times are summarized in Table 13. With an input frequency of 4 MHz, one E cycle is equivalent to one microsecond. A cycle-by-cycle description of bus activity for each instruction is provided in Table 14 and descriptions of selected instructions are shown in Figure 24.

**IMMEDIATE ADDRESSING** — The operand or "immediate byte(s)" is contained in the following byte(s) of the instruction where the number of bytes matches the size of the register. These are two or three byte instructions.

**DIRECT ADDRESSING** — The least significant byte of the operand address is contained in the second byte of the instruction and the most significant byte is assumed to be \$00. Direct addressing allows the user to access \$00 through \$FF using two byte instructions and execution time is reduced by eliminating the additional memory access. In most applications, the 256-byte area is reserved for frequently referenced data.

**EXTENDED ADDRESSING** — The second and third bytes of the instruction contain the absolute address of the operand. These are three byte instructions.

**INDEXED ADDRESSING** — The unsigned offset contained in the second byte of the instruction is added with carry to the index register and is used to reference memory without changing the index register. These are two byte instructions.

**INHERENT ADDRESSING** — The operand(s) is a register and no memory reference is required. These are single byte instructions

**RELATIVE ADDRESSING** — Relative addressing is used only for branch instructions. If the branch condition is true, the program counter is overwritten with the sum of a signed single byte displacement in the second byte of the instruction and the current program counter. This provides a branch range of — 126 to + 129 bytes from the first byte of the instruction. These are two byte instructions.

#### SUMMARY OF CYCLE-BY-CYCLE OPERATION

Table 14 provides a detailed description of the information present on the address bus, data bus, and the read/write  $(R/\overline{W})$  line during each cycle of each instruction.

The information is useful in comparing actual with expected results during debug of both software and hardware as the program is executed. The information is categorized in groups according to addressing mode and number of cycles per instruction. In general, instructions with the same addressing mode and number of cycles execute in the same manner. Exceptions are indicated in the table.

Note that during MPU reads of internal locations, the resultant value will not appear on the external data bus except in mode 0. "High order" byte refers to the most significant byte of a 16-bit value. During unused bus cycles, the address bus is forced to \$FFFF and  $R/\overline{W}$  is high.

TABLE 9 - INDEX REGISTER AND STACK MANIPULATION INSTRUCTIONS

										- :									Con	ditio	n C	ode	s
	1	l ir	nme	ed		Direc	ct	ı	nde	x	E	xten	d	In	here	ent	Boolean/	5	4	3	2	1	0
Pointer Operations	MNEM	Op	~	#	Op	~	#	Op	~	#	Оp	~	#	Ĵр	~	#	Arithmetic Operation	Н	1	Ν	z	<b>V</b>	С
Compare Index Register	CPX	8C	4	3	9C	5	2	AC	6	2	вс	6	3				X – M:M + 1	•	•	1	1	1	1
Decrement Index Register	DEX	Г	Γ			Г								09	3	1	X – 1 → X	•	•	•	1	•	•
Decrement Stack Pointer	DES													34	3	1	SP-1→SP	•	•	•	•	•	•
Increment Index Register	INX		Г				Г							08	3	1	X+1→X	•	•	•	1	•	•
Increment Stack Pointer	INS					Г	Г							31	3	1	1 SP+1→SP	•	•	•	•	•	•
Load Index Register	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				$M \longrightarrow X_H, (M+1) \longrightarrow X_L$	•	•	1	1	R	•
Load Stack Pointer	LDS	8E	3	3	9E	4	2	ΑE	5	2	BE	5	3			П	$M \rightarrow SP_{H_r}(M+1) \rightarrow SP_L$	•	•	T	1	R	•
Store Index Register	STX		Г		DF	4	2	EF	5	2	FF	5	3				$X_H \rightarrow M, X_L \rightarrow (M+1)$	•	•	1	1	R	٠
Store Stack Pointer	STS				9F	4	2	AF	5	2	BF	5	3				$SP_H \rightarrow M, SP_L \rightarrow (M+1)$	•	•	1	1	R	•
Index Reg → Stack Pointer	TXS					Г								35	3	1	X – 1 → SP	•	•	•	•	•	•
Stack Pntr → Index Register	TSX		Г			Г								30	3	1	SP + 1 → X	•	•	•	•	•	•
Add	ABX	Π					Г	Г						ЗА	3	1	B + X → X	•	•	•	•	•	•
Push Data	PSHX	T		Г		Г								3C	4	1	$X_L \rightarrow M_{SP}, SP - 1 \rightarrow SP$	•	•	•	•	•	•
Pull Data	PULX	-			-							-		38	5	1	$X_H \rightarrow M_{SP}, SP-1 \rightarrow SP$ $SP+1 \rightarrow SP, M_{SP} \rightarrow X_H$ $SP+1 \rightarrow SP, M_{SP} \rightarrow X_L$	•	•	•	•	-	•

TABLE 10 — ACCUMULATOR AND MEMORY INSTRUCTIONS (Sheet 1 of 2)

								Г										(	Con	ditic	n C	ode	5
Accumulator and		lr	nme	d		Direc	t	1	nde	x	E	kten	d		nhe	r	Boolean	5	4	3	2	1	0
Memory Operations	MNEM	Op	~	#	Op	~	#	Op	~	#	Op	~	#	Op	~	#	Expression	Н	ı	Z	z	>	С
Add Accumulators	ABA			Г										1B	2	1	A + B → A	1	•	1	1	‡	1
Add B to X	ABX			Г					П					ЗА	3	1	00:B+X → X	•	•	•	•	•	•
Add with Carry	ADCA	89	2	2	99	3	2	Α9	4	2	В9	4	3				A+M+C→A	1	•	1	1	1	1
	ADCB	С9	2	2	D9	3	2	E9	4	2	F9	4	3				$B + M + C \longrightarrow B$	1	•	1	1	‡	1
Add	ADDA	8B	2	2	9B	3	2	ΑВ	4	2	вв	4	3		П		A + M → A	1	•	1	1	1	1
	ADDB	СВ	2	2	DB	3	2	EВ	4	2	FB	4	3	Г			B + M → A	1	•	1	1	ţ	1
Add Double	ADDD	СЗ	4	3	D3	5	2	E3	6	2	F3	6	3		Г		D+M:M+1 → D	•	•	1	1	1	1
And	ANDA	84	2	2	94	3	2	A4	4	2	В4	4	3			Π	A•M → A	•	•	1	1	R	•
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3				B•M → B	•	•	1	1	R	•
Shift Left, Arithmetic	ASL							68	6	2	78	6	3				-	•	•	1	1	1	1
	ASLA			Γ		Г								48	2	1	□ ←         -	•	•	1	1	1	1
	ASLB			Г										58	2	1	b7 b0	•	•	1	1	1	1
Shift Left Double	ASLD								П					05	3	1		•	•	1	1	1	1
Shift Right, Arithmetic	ASR							67	6	2	77	6	3					•	•	1	1	1	1
	ASRA	Г												47	2	1		•	•	1	1	1	1
	ASRB					Γ	П							57	2	1	b7 b0	•	•	1	1	1	1
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	В5	4	3				A•M	•	•	1	1	R	•
	BITB	C5	2	2	D5	3	2	E5	4	2	F5	4	3	Γ			B•M	•	•	1	1	R	•
Compare Accumulators	CBA													11	2	1	A – B	•	•	1	1	1	1
Clear	CLR							6F	6	2	7F	6	3		Π		∞ → M	•	•	R	S	R	R
	CLRA													4F	2	1	00 → A	•	•	R	S	R	R
	CLRB												Г	5F	2	1	∞ → B	•	•	R	S	R	R
Compare	CMPA	81	2	2	91	3	2	Α1	4	2	В1	4	3		L		A – M	•	•	1	1	1	1
	СМРВ	C1	2 -	2	D1	3	2	E1	4	2	F1	4	3			Ľ	B – M	•	•	1	1	1	1
1's Complement	сом			Г				63	6	2	73	6	3				M → M	•	•	1	1	R	S
	СОМА												L	43	2	1	A → A	•	•	1	1	R	S
	сомв	T		Г		Ī	Г							53	2	1	в→в	•	•	1	1	R	S

TABLE 10 — ACCUMULATOR AND MEMORY INSTRUCTIONS (Sheet 2 of 2)

								1													on C	_	_
Accumulator and			mme	ed		Dire	ct	_	Inde	x		xter	nd	_	Inhe		Boolean	5	4	3	2	1	0
Memory Operations	MNEM	Op	~	#	Op	~	#	Op	~	#	Op	~	#	Op	-	#	Expression	Н	1	N	Z	+	+
Decimal Adjust, A	DAA				L	L	L		L					19	2	1.	Adj binary sum to BCD	•	•	I	1	1	$\perp$
Decrement	DEC	Ŀ				L	L	6A	6	2	7A	6	3				M − 1 → M	•	·	1	1	1	ŀ
	DECA													4A	2	1	A − 1 → A	•	•	1	1	1	1.
	DECB													5A	2	1	B − 1 → B	•	Ŀ	1	1	1	+
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	B8	4	3				A ⊕ M → A	•	•	1	1	R	<u>  •</u>
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3				B <b>⊕</b> M → B	•	•	1	1	R	Ŀ
Increment	INC							6C	6	2	7C	6	3				M + 1 → M	•	Ŀ	1	1	1	
	INCA													4C	2	1	A + 1 → A	•	٠	<b>‡</b>	1	1	•
1.54	INCB													5C	2	1	B + 1 → B	•	•	<b>‡</b>	1	1	•
Load Accumulators	LDAA	86	2	2	96	3	2	Α6	4	2	В6	4	3			Г	M → A	•	•	1	1	R	•
	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3				M → B	•	•	1	1	R	•
Load Double	LDD	СС	3	3	DC	4	2	EC	5	2	FC	5	3				M:M+1 → D	•	•	1	1	R	•
Logical Shift, Left	LSL							68	6	2	78	6	3		-			•	•	1	1	1	1
	LSLA													48	2	1		•	•	1	1	1	1
	LSLB													58	2	1		•	•	1	1	1	T
	LSLD		$\Box$							П		П	Г	05	3	2	5, 50	•	•	1	1	1	T
Shift Right, Logical	LSR		$\vdash$				_	64	6	2	74	6	3	$\vdash$	$\vdash$	$\vdash$	-	•	•	R	1	1	I
	LSRA		П		_									44	2	1	$\circ \rightarrow \square \square \square \rightarrow \square$	•	•	R	1	1	1
	LSRB												_	54	2	1	b7 b0	•	•	R	1	1	1
	LSRD		Н		_		-	-	-				_	04	3	1		•	•	R	Ť	Ì	Ť
Multiply	MUL	_		_	_			$\vdash$		М	_			3D	10	1	A×B → D	•	•	•	·	Ť	Ť
2's Complement (Negate)	NEG	H	H			_	-	60	6	2	70	6	3	00	Ť	H	00 - M → M		•	1	ī	1	Ť
2 a complement (regule)	NEGA	$\vdash$	H	-	-	_	_	"	Ť	-		Ť	Ť	40	2	1	00 - A → A		•	Ì	Ť	Ť	†
	NEGB	-	Н	-	-	-				-	-	Н	_	50	2	1	00 − B <del>→</del> B		•	i	li	i	Ť
No Operation	NOP	_	Н	-	_			-			-	Н	-	01	2	1	PC+1→PC	•	•	•	•	Ť	٠.
Inclusive OR	ORAA	8A	2	2	9A	3	2	AA	4	2	BA	4	3	-	- ا	۲	A+M→A	•	•	1	1	R	
inclusive on	ORAB	CA	2	-	DA	3	2	EA	4	2	FA	4	3	┢	_	-	B+M→B	•	•	i	Ť	R	•
Push Data	PSHA	CA	-	-	DA	3	-	-	-	_	1 A	+	_	36	3	1	A → Stack		•	•	ŀ	•	ŀ.
rusii Data	PSHB	├	Н	-	-	Н	-	-	Н	-		Н	-	37	3	⊢÷	B → Stack		•	·		•	
Pull Data	PULA	-	Н	-	_	-	_	-	_	_		H	_	32	4	1	Stack → A		•	÷	ŀ	-	١.
Full Data	PULB	<u> </u>	$\vdash$	_	_	_	-	-		-			_	33	4	1		•		:	ŀ	ŀ	١:
Danas Lafe		├	$\vdash$		-	-		69	_	2	79	6	3	. 33	4	+	Stack → B		÷	1	1	i	i
Rotate Left	ROL	<u> </u>	$\vdash$		Ŀ.	-	┡	69	6	_	79	0	3	-	<u>_</u>	-		÷	•	t	l÷	H	+
	ROLA	-	Н		$\vdash$	-	┝	├	<u> </u>	$\vdash$		-	-	49	2	1		÷	÷	†	+	+	+
	ROLB		Н		<u> </u>	⊢	<u> </u>	-	-		7.0		<u> </u>	59	2	1	57 50		_	+	H.	H٠	┼
Rotate Right	ROR	<u> </u>	Н		-	$\vdash$	├	66	6	2	76	6	3	-	_	<del> </del>	a. minn. a	:	•	-	١÷	++	+
	RORA	_	Н		<u> </u>	├-	<u> </u>	_	<u> </u>	H		-	<u> </u>	46	2	1		-	_	ţ	l÷.	+	┼
	RORB	<u> </u>	Н	_	-	-	├	-	-	-		_	_	56	2	1		•	•	÷	ļ.	╀	╁
Subtract Accumulator	SBA	L.	Н		<u> </u>	<u> </u>	<u> </u>	_	<u> </u>	_	<u> </u>	<u> </u>	<u> </u>	10	2	1	A – B → A	ŀ	Ŀ	Ť	Ļ	H	H
Subtract with Carry	SBCA	82	2	2	92	3	2	A2	4	2	B2	4	3		_	<u> </u>	A – M – C → A	·	·	Ţ	H	1	Ħ
	SBCB	C2	2	2	D2	3	2	E2	4	2	F2	4	3	_	<u> </u>	-	B – M – C → B		•	1	1	1	11
Store Accumulators	STAA		Н	_	97	3	2	Α7	4	2	В7	4	3	_	<u> </u>	<u> </u>	A → M	•	•	1	Ť	R	1.
	STAB		Н		D7	3	2	E7	4	2	F7	4	3		L	<u> </u>	В → М	•	·	1	1	R	
	STD	<u> </u>	Н		DD	4	2	ED	5	2	FD	5	3	<u> </u>	L	L	D → M:M+1	•	•	1	1	R	l:
Subtract	SUBA	80	2	2	90	3	2	A0	4	2	ВО	4	3		_	_	A – M → A	•	٠	1	1	ļį	1
	SUBB	C0	2	2	D0	3	2	E0	4	2	F0	4	3	<u> </u>	<u>L</u>	<b>L</b>	B – M → B	ŀ	٠	1	ļį	ļį	ļ!
Subtract Double	SUBD	83	4	3	93	5	2	А3	6	2	ВЗ	6	3		L	1_	D – M:M + 1 → D	1.	•	1	1	1	11
Transfer Accumulator	TAB	L.	Ш			_	L	_	_	L	L	_	L	16	2	1	A → B	•	٠	1	1	R	
	TBA	<u> </u>	Ш			L	_	L	_	L	L_		L	17	2	1	B→A	•	•	1	1	R	
Test, Zero or Minus	TST	L_	Ш		_	L	L	6D	6	2	7D	6	3				M - 00	•	•	1	1	R	R
	TSTA		L	Ŀ	L	L	L	L	<u></u>	_	<u>L</u>	L	L	4D	2	1	A - 00	•	•	1	1	R	R
	TSTB		1 7		1	1	I	1	1	1	1	1	ı –	5D	2	1	B - 00	1.		1	11	IR	R

The condition code register notes are listed after Table 12.

TABLE 11 - JUMP AND BRANCH INSTRUCTIONS

																		Co	ndit	tion	Cod	le R	eg.
	ļ		Direc	ct	R	elati	ve		nde	x		xter	d	in	here	ent		5	4	3		1	0
Operations	MNEM	Op	~	#	Op	_	#	Op	ł	#	Op	1	#	Op	1	#	Branch Test	Н	-	Ν	Z	>	С
Branch Always	BRA		Ш		20	3	2										None	Ŀ	•	•	٠	٠	•
Branch Never	BRN				21	3	2									L	None	٠	·	•	•	٠	•
Branch If Carry Clear	BCC				24	3	2										C=0	•	·	•	•	·	•
Branch If Carry Set	BCS				25	3	2										C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ				27	3	2										Z = 1	•	•	•	•	•	•
Branch If ≥Zero	BGE				2C	3	2										N <b>⊕</b> V = 0	•	•	•	•	•	•
Branch If >Zero	BGT				2E	3	2										Z+(N + V)=0	•	•	•	•	•	•
Branch If Higher	BH!				22	3	2										C+Z=0	٠	٠	•	٠	•	٠
Branch If Higher or Same	BHS				24	3	2									Г	C=0	•	•	•	•	•	•
Branch If ≤Zero	BLE				2F	3	2										Z+(N <b>O</b> V)=1	•	•	•	•	•	•
Branch If Carry Set	BLO	Γ			25	3	2										C=1	•	•	•	•	•	•
Branch If Lower Or Same	BLS				23	3	2										C+Z=1	•	•	•	•	•	•
Branch If < Zero	BLT				2D	3	2	Г									N <b>⊕</b> V = 1	•	•	•	•	•	•
Branch If Minus	BMI				2B	3	2										N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE				26	3	2										Z=0	•	•	•	•	•	•
Branch If Overflow Clear	BVC				28	3	2										V = 0	•	•	•	•	•	•
Branch If Overflow Set	BVS				29	3	2										V = 1	•	•	•	•	•	•
Branch If Plus	BPL	П			2A	3	2										N=0	•	•	•	•	•	•
Branch To Subroutine	BSR				8D	6	2											•	•	•	•	•	•
Jump	JMP				Г			6E	3	2	7E	3	3				See Special Operations-Figure 24	•	•	•	•	•	•
Jump To Subroutine	JSR	9D	5	2				ΑD	6	2	ВD	6	3				1	•	•	•	•	•	•
No Operation	NOP	Π												01	2	1		•	•	•	•	•	•
Return From Interrupt	RTI					Г								ЗВ	10	1		1	1	1	1	1	1
Return From Subroutine	RTS	T												39	5	1	See Special Operations-Figure 24	•	•	•	•	•	•
Software Interrupt	SWI	Г												3F	12	1	]	•	S	•	•	•	•
Wait For Interrupt	WAI	t				Г	Γ					Г		3E	9	1		•	•	•	•	•	•

TABLE 12 — CONDITION CODE REGISTER MANIPULATION INSTRUCTIONS

	T I				,		Cond	ition	Code	Reg	ister
	10	nherer	nt		i	5	4	. 3	2	1	0
Operations	MNEM	Op	~	#	Boolean Operation	Н	1	N	Z	V	С
Clear Carry	CLC	0C	2	1	0 <b>→</b> C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	2	1	0→1	•	R	•	•	•	•
Clear Overflow	CLV	0A	2	1	0 <b>→</b> V	•	•	•	•	R	•
Set Carry	SEC	0D	2	1	1 → C	•	•	•	•	•	S
Set Interrupt Mask	SEI	0F	2	1	1 → 1	•	S	•	•	•	•
Set Overflow	SEV	0B	2	1	1 → V	•	•	•	•	S	•
Accumulator A → CCR	TAP	06	2	1	A → CCR	1	1	1	1	1	1
CCR → Accumulator A	TPA	07	2	1	CCR → A	•	•	•	•	•	•

#### LEGEND

- Op Operation Code (Hexadecimal)
- ~ Number of MPU Cycles
- MSP Contents of memory location pointed to by Stack Pointer
  - # Number of Program Bytes
  - + Arithmetic Plus
  - Arithmetic Minus
  - Boolean AND
  - X Arithmetic Multiply+ Boolean Inclusive OR
  - Boolean Exclusive OR
  - M Complement of M
  - → Transfer Into
  - 0 Bit = Zero
  - 00 Byte=Zero

#### CONDITION CODE SYMBOLS

- H Half-carry from bit 3
- I Interrupt mask
- N Negative (sign bit)
- Z Zero (byte)V Overflow, 2's complement
- C Carry/Borrow from MSB
- R Reset Always
- S Set Always
- ‡ Affected
- Not Affected

TABLE 13 - INSTRUCTION EXECUTION TIMES IN E CYCLES

		ADE	RESSI	NG MOI	DE	
	Immediate	Direct	Extended	Indexed	Inherent	Relative
ABA ABX ADC ADD ADDD AND ASL ASLD	2 2 2 4 2	3 3 5 3	4 4 6 4 6	• 4 4 6 4 6	2 3 • • • 2 3	• • • • • •
ASR BCC BCS BEQ BGE BGT BHI	•	•	6	6	2	•
BHS BIT BLE BLO BLS BLT	2	3	4	4		3 • 3 3 3
BMI BNE BPL BRA BRN BSR BVC	•	• • • • •	•	•	• • • • •	3 3 3 3 3 3 3 3 3 3 6 3 3 3 6 3 3 6 6 3 3
BVS CBA CLC CLI CLR CLV CMP	•	•	6	6	2 2 2 2 2	•
COM CPX DAA DEC DES DEX EOR INC	2	3 5 • • • • 3	6 6 6 4 6	6 6 6 4 6	2 2 3 3	•

		ADDRESSING MODE											
	Immediate	Direct	Extended	Indexed	Inherent	Relative							
INX JMP JSR LDA LDD LDS LDX LSL LSL LSLD LSR LSRD MUL	2 3 3 3	5 3 4 4 4	3 6 4 5 5 5 6	3 6 4 5 5 5 6	3 • • • • 2 3 2 3 10								
NEG NOP ORA PSH PSHX PUL PULX ROL ROR		3	6 6 6	6 • • • • 6 6	10 2 2 3 4 4 5 2 2								
RTS SBA SBC SEC SEI SEV STA STD	2	3	4 • • • 4 5	4 5	5 2 2 2 2 2	•							
STS STX SUB SUBD SWI TAB TAP	2 4	3 4 4 4 3 5	5 5 4 6 •	5 5 4 6 •	•	•							
TBA TPA TST TSX TXS WAI	•	•	6	6	12 2 2 2 2 2 2 3 3 9	•							

#### MC68701U4

TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 1 of 5)

Addres	s Mode and	T	Cycle		R/W	
Inst	tructions	Cycles	#	Address Bus	Line	Data Bus
IMMEDIAT	E					
ADC ADD	EOR LDA	2	1 2	Opcode Address Opcode Address+1	1	Opcode Operand Data
AND BIT	ORA SBC					
СМР	SUB	↓				
LDS		3	1	Opcode Address	1	Opcode
LDX		i	2	Opcode Address + 1	î	Operand Data (High Order Byte)
LDD			3	Opcode Address + 2	1	Operand Data (Low Order Byte)
CPX		4	1	Opcode Address	1	Opcode
SUBD		1	2	Opcode Address + 1	1	Operand Data (High Order Byte)
ADDD			3	Opcode Address + 2	1	Operand Data (Low Order Byte)
			4	Address Bus FFFF	1	Low Byte of Restart Vector
DIRECT						
ADC	EOR	3	1	Opcode Address	1	Opcode
ADD	LDA		2	Opcode Address + 1	1	Address of Operand
AND	ORA	1	3	Address of Operand	1	Operand Data
BIT	SBC	1	ĺ			
CMP	SUB	1	1			
STA		3	1	Opcode Address	1	Opcode
			2	Opcode Address + 1	1	Destination Address
		l	3 .	Destination Address	0	Data from Accumulator
LDS		4	1	Opcode Address	1	Opcode
LDX			2	Opcode Address + 1	1	Address of Operand
LDD			3	Address of Operand	1	Operand Data (High Order Byte)
		l	4	Operand Address + 1	1	Operand Data (Low Order Byte)
STS		4	1	Opcode Address	1	Opcode
STX			2	Opcode Address + 1	1	Address of Operand
STD			3	Address of Operand	0	Register Data (High Order Byte)
			4	Address of Operand + 1	0	Register Data (Low Order Byte)
CPX		5	1	Opcode Address	1	Opcode
SUBD			2	Opcode Address + 1	1	Address of Operand
ADDD		1	3	Operand Address	1	Operand Data (High Order Byte)
		1	4	Operand Address + 1	1	Operand Data (Low Order Byte)
			5	Address Bus FFFF	1	Low Byte of Restart Vector
JSR		5	1	Opcode Address	1	Opcode
		1	2	Opcode Address + 1	1	Irrelevant Data
			3	Subroutine Address	1	First Subroutine Opcode
			4	Stack Pointer	0	Return Address (Low Order Byte)
			5	Stack Pointer - 1	0	Return Address (High Order Byte)

TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 2 of 5)

Addre	ss Mode and		Cycle		R/W					
Ins	structions	Cycles	#	Address Bus	Line	Data Bus				
EXTENDE	D,									
JMP		3	1	Opcode Address	1	Opcode				
			2	Opcode Address + 1	1	Jump Address (High Order Byte)				
			3	Opcode Address+2	1	Jump Address (Low Order Byte)				
ADC	EOR	4	1	Opcode Address	1	Opcode				
ADD	LDA		2	Opcode Address + 1	1	Address of Operand				
AND ORA 3 Opcode Address + 2		Opcode Address + 2	1	Address of Operand (Low Order Byte)						
BIT	SBC		4	Address of Operand	1	Operand Data				
CMP	SUB			-						
STA		4	1	Opcode Address	1	Opcode				
			2	Opcode Address + 1	1	Destination Address (High Order Byte)				
1		1 1	3	Opcode Address + 2	1	Destination Address (Low Order Byte)				
4 Operand Destination Address		Operand Destination Address	0	Data from Accumulator						
LDS		5	1	Opcode Address	1	Opcode				
LDX		1 1	2	Opcode Address + 1	1	Address of Operand (High Order Byte)				
LDD			3	Opcode Address + 2	1	Address of Operand (Low Order Byte)				
4 Address o		Address of Operand	1 1	Operand Data (High Order Byte)						
			5	Address of Operand + 1	1	Operand Data (Low Order Byte)				
STS		5	1	Opcode Address	1	Opcode				
STX		1 1	2	Opcode Address + 1	1	Address of Operand (High Order Byte)				
STD			3	Opcode Address + 2	1	Address of Operand (Low Order Byte)				
			4	Address of Operand	0	Operand Data (High Order Byte)				
			5	Address of Operand + 1	0	Operand Data (Low Order Byte)				
ASL	LSR	6	1	Opcode Address	1	Opcode				
ASR	NEG	1 1	2	Opcode Address + 1	1	Address of Operand (High Order Byte)				
CLR	ROL		3	Opcode Address + 2	1	Address of Operand (Low Order Byte)				
СОМ	ROR		4	Address of Operand	1	Current Operand Data				
DEC	TST*	1 1	5	Address Bus FFFF	1 1	Low Byte of Restart Vector				
INC			6	Address of Operand	0	New Operand Data				
CPX		6	1	Opcode Address	1	Opcode ,				
SUBD			2	Opcode Address + 1	1 1	Operand Address (High Order Byte)				
ADDD			3	Opcode Address + 2	1	Operand Address (Low Order Byte)				
ļ.		1 1	4	Operand Address	1	Operand Data (High Order Byte)				
		'	5	Operand Address + 1	1	Operand Data (Low Order Byte)				
			6	Address Bus FFFF	1	Low Byte of Restart Vector				
JSR		6	1	Opcode Address	1	Opcode				
			2	Opcode Address + 1	1 1	Address of Subroutine (High Order Byte)				
ļ		1 1	3	Opcode Address+2	] 1 ]	Address of Subroutine (Low Order Byte)				
		1 1	4	Subroutine Starting Address	1	Opcode of Next Instruction				
			5	Stack Pointer	0	Return Address (Low Order Byte)				
			6	Stack Pointer – 1	0	Return Address (High Order Byte)				

<sup>\*</sup>TST does not perform the write cycle during the sixth cycle. The sixth cycle is another address bus=\$FFFF.

TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 3 of 5)

	s Mode and		Cycle		R/W	
Ins	tructions	Cycles	#	Address Bus	Line	Data Bus
INDEXED						
JMP		3	1	Opcode Address	1	Opcode
			2	Opcode Address + 1	1	Offset
		1	3	Address Bus FFFF	1	Low Byte of Restart Vector
ADC	EOR	4	1	Opcode Address	1	Opcode
ADD	LDA	1	2	Opcode Address + 1	1	Offset
AND	ORA	1	3	Address Bus FFFF	1	Low Byte of Restart Vector
BIT	SBC	l	4	Index Register Plus Offset	1	Operand Data
CMP	SUB			-	1	
STA		4	1	Opcode Address	1	Opcode
		l .	2	Opcode Address + 1	1	Offset
			3	Address Bus FFFF	1	Low Byte of Restart Vector
			4	Index Register Plus Offset	0	Operand Data
LDS		5	1	Opcode Address	1	Opcode
LDX			2	Opcode Address + 1	1	Offset
LDD			3	Address Bus FFFF	1	Low Byte of Restart Vector
		1	4	Index Register Plus Offset	1	Operand Data (High Order Byte)
			5	Index Register Plus Offset + 1	1	Operand Data (Low Order Byte)
STS		5	1	Opcode Address	1	Opcode
STX			2	Opcode Address + 1	1 1	Offset
STD			3	Address Bus FFFF	1 1	Low Byte of Restart Vector
			4	Index Register Plus Offset	0	Operand Data (High Order Byte)
			5	Index Register Plus Offset + 1	0	Operand Data (Low Order Byte)
ASL	LSR	6	1	Opcode Address	1	Opcode
ASR	NEG		2	Opcode Address + 1	1	Offset
CLR	ROL	1 1	3	Address Bus FFFF	1 1	Low Byte of Restart Vector
COM	ROR		4	Index Register Plus Offset	1	Current Operand Data
DEC	TST*		5	Address Bus FFFF	1	Low Byte of Restart Vector
INC		ĺ	6	Index Register Plus Offset	0	New Operand Data
CPX		6	1	Opcode Address	1	Opcode
SUBD			2	Opcode Address + 1	1	Offset
ADDD		1	3	Address Bus FFFF	1	Low Byte of Restart Vector
			4	Index Register + Offset	1	Operand Data (High Order Byte)
			5	Index Register + Offset + 1	1 1	Operand Data (Low Order Byte)
		1	6	Address Bus FFFF		Low Byte of Restart Vector
JSR		6	1	Opcode Address	1	Opcode
		1	2	Opcode Address + 1	1	Offset
			3	Address Bus FFFF	- 1	Low Byte of Restart Vector
			4	Index Register + Offset	1	First Subroutine Opcode
			5	Stack Pointer	0 -	Return Address (Low Order Byte)
			6	Stack Pointer - 1	0	Return Address (High Order Byte)

<sup>\*</sup>TST does not perform the write cycle during the sixth cycle. The sixth cycle is another address bus=\$FFFF.

TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 4 of 5)

Addre	ess Mode ar	nd		Cycle		R/W	. :
In	structions		Cycles	#	Address Bus	Line	Data Bus
INHEREN	T					***************************************	
ABA	DAA	SEC	2	1	Opcode Address	1	Opcode
ASL	DEC	SEI		2	Opcode Address + 1	1	Opcode of Next Instruction
ASR	INC	SEV			·		
СВА	LSR	TAB					
CLC	NEG	TAP					
CLI	NOP	TBA					
CLR	ROL	TPA				l i	·
CLV	ROR	TST					
сом	SBA						**
ABX			3	1	Opcode Address	1	Opcode
				2	Opcode Address + 1	1	Irrelevant Data
				3	Address Bus FFFF	1	Low Byte of Restart Vector
ASLD			3	1	Opcode Address	1	Opcode
LSRD				2	Opcode Address + 1	1	Irrelevant Data
				3	Address Bus FFFF	1	Low Byte of Restart Vector
DES			3	1	Opcode Address	1	Opcode
INS			Ŭ	2	Opcode Address + 1	1	Opcode of Next Instruction
				3	Previous Stack Pointer Contents	i	Irrelevant Data
INX			3	1	Opcode Address	1	Opcode
DEX			3	2	Opcode Address + 1	1	Opcode of Next Instruction
DLX				3	Address Bus FFFF	i	Low Byte of Restart Vector
PSHA			3	1	Opcode Address	1	
PSHB			3	2	Opcode Address + 1	i	Opcode Opcode of Next Instruction
FOND				3	Stack Pointer	0	Accumulator Data
TOV							
TSX			3	1	Opcode Address	1	Opcode
				2	Opcode Address + 1	1	Opcode of Next Instruction
				3	Stack Pointer	1	Irrelevant Data
TXS			. 3	1	Opcode Address	1	Opcode
				2	Opcode Address + 1	1	Opcode of Next Instruction
				3	Address Bus FFFF	1	Low Byte of Restart Vector
PULA			4	1	Opcode Address	1	Opcode
PULB			ļ	2	Opcode Address + 1	1	Opcode of Next Instruction
				3	Stack Pointer	1	Irrelevant Data
				4	Stack Pointer + 1	1	Operand Data from Stack
PSHX			4	1	Opcode Address	1	Opcode
				2	Opcode Address + 1	1	Irrelevant Data
			l	3	Stack Pointer	0	Index Register (Low Order Byte)
				4	Stack Pointer – 1	0	Index Register (High Order Byte)
PULX			5	1	Opcode Address	1	Opcode
				2	Opcode Address + 1	1	Irrelevant Data
			- 1	3	Stack Pointer	1	Irrelevant Data
			1	4	Stack Pointer + 1	1	Index Register (High Order Byte)
				5	Stack Pointer + 2	1	Index Register (Low Order Byte)
RTS			5	1	Opcode Address	1	Opcode
				2	Opcode Address + 1	1	Irrelevant Data
		ļ		3	Stack Pointer	1	Irrelevant Data
		1	l	4	Stack Pointer + 1	1	Address of Next Instruction (High Order Byte)
				5	Stack Pointer + 2	1	Address of Next Instruction (Low Order Byte)
WAI			9	1	Opcode Address	1	Opcode
		.		2	Opcode Address + 1	1	Opcode of Next Instruction
				3	Stack Pointer	0	Return Address (Low Order Byte)
				4	Stack Pointer – 1	0	Return Address (High Order Byte)
			1	5	Stack Pointer – 2	0	Index Register (Low Order Byte)
			l	6	Stack Pointer – 3	0	Index Register (High Order Byte)
			- 1	7	Stack Pointer – 4	0	Contents of Accumulator A
		1	l	8	Stack Pointer – 5	0	Contents of Accumulator B
			1	9	Stack Pointer – 6	0	Contents of Condition Code Register


#### MC68701U4

TABLE 14 — CYCLE-BY-CYCLE OPERATION (Sheet 5 of 5)

Address Mode and		Cycle		R/W					
Instructions	Cycles		Address Bus	Line	Data Bus				
INHERENT (Continued)	- /	L							
MUL	10	1	Opcode Address	1 1	Opcode				
14102	, ,	2	Opcode Address + 1		Irrelevant Data				
		3	Address Bus FFFF	ΙiΙ	Low Byte of Restart Vector				
	ì	4	Address Bus FFFF	l i l	Low Byte of Restart Vector				
	l	5	Address Bus FFFF	1	Low Byte of Restart Vector				
		6	Address Bus FFFF	1	Low Byte of Restart Vector				
		7			,				
	1	, ,	Address Bus FFFF	1	Low Byte of Restart Vector				
	i	8	Address Bus FFFF	1 ' 1	Low Byte of Restart Vector				
		9	Address Bus FFFF	1	Low Byte of Restart Vector				
	L	10	Address Bus FFFF	1	Low Byte of Restart Vector				
RTI	10	1	Opcode Address	1	Opcode				
	İ	2	Opcode Address + 1	1	Irrelevant Data				
	ĺ	3	Stack Pointer	1	Irrelevant Data				
		4	Stack Pointer + 1	1	Contents of Condition Code Register from Stack				
	Į	5	Stack Pointer + 2	1	Contents of Accumulator B from Stack				
		6	Stack Pointer+3	1	Contents of Accumulator A from Stack				
		7	Stack Pointer + 4	1	Index Register from Stack (High Order Byte)				
	[	8	Stack Pointer + 5	1	Index Register from Stack (Low Order Byte)				
	1	9	Stack Pointer+6	1	Next Instruction Address from Stack (High Order Byte)				
	ĺ	10	Stack Pointer + 7	1	Next Instruction Address from Stack (Low Order Byte)				
SWI	12	1	Opcode Address	1	Opcode				
		2	Opcode Address + 1	1	Irrelevant Data				
	Ì	3	Stack Pointer	0	Return Address (Low Order Byte)				
		4	Stack Pointer – 1	0	Return Address (High Order Byte)				
	1	5	Stack Pointer – 2	0	Index Register (Low Order Byte)				
	ĺ	6	Stack Pointer – 3	0	Index Register (High Order Byte)				
		7	Stack Pointer – 4	0	Contents of Accumulator A				
	1	8	Stack Pointer – 5	0	Contents of Accumulator B				
	ĺ	9	Stack Pointer – 6	l o	Contents of Condition Code Register				
		10	Stack Pointer – 7	l ĭ	Irrelevant Data				
		11	Vector Address FFFA (Hex)	1	Address of Subroutine (High Order Byte)				
	1	12	Vector Address FFFB (Hex)	l i 1	Address of Subroutine (Low Order Byte)				
DEL A TIME	L	لــــــا							
RELATIVE					0				
BCC BHT BNE BLO	3	1	Opcode Address	1	Opcode Officer				
BCS BLE BPL BHS		2	Opcode Address + 1	1 1	Branch Offset				
BEQ BLS BRA BRN		3	Address Buss FFFF	1	Low Byte of Restart Vector				
BGE BLT BVC									
BGT BMI BVS									
BSR	6	1	Opcode Address	1	Opcode				
		2	Opcode Address + 1	1	Branch Offset				
		3	Address Bus FFFF	1	Low Byte of Restart Vector				
		4	Subroutine Starting Address	1	Opcode of Next Instruction				
		5	Stack Pointer	0	Return Address (Low Order Byte)				
l		6	Stack Pointer - 1	0	Return Address (High Order Byte)				




FIGURE 24 - SPECIAL OPERATIONS



#### Legend:

- RTN = Address of next instruction in Main Program to be executed upon return from subroutine
- RTNH = Most significant byte of Return Address
- RTN<sub>I</sub> = Least significant byte of Return Address
- → = Stack Pointer After Execution
- K = 8-bit Unsigned Value



MC68701U4


#### ORDERING INFORMATION

#### **GENERIC INFORMATION**

 $(T_A = 0^\circ \text{ to } 70^\circ \text{C})$ 

Package Type	Frequency	Generic Number
Cerdip — S Suffix	1.0 MHz	MC68701U4S
	1.25 MHz	MC68701U4S-1

#### **PIN ASSIGNMENTS**



## MC6802


# Microprocessor With Clock and Optional RAM

The MC6802 is a monolithic 8-bit microprocessor that contains all the registers and accumulators of the present MC6800 plus an internal clock oscillator and driver on the same chip. In addition, the MC6802 has 128 bytes of on-board RAM located at hex addresses \$0000 to \$007F. The first 32 bytes of RAM, at hex addresses \$0000 to \$007F, may be retained in a low power mode by utilizing VCC standby; thus, facilitating memory retention during a power-down situation.

The MC6802 is completely software compatible with the MC6800 as well as the entire M6800 family of parts. Hence, the MC6802 is expandable to 64K words.

- On-Chip Clock Circuit
- 128×8 Bit On-Chip RAM
- 32 Bytes of RAM are Retainable
- Software-Compatible with the MC6800
- Expandable to 64K Words
- Standard TTL-Compatible Inputs and Outputs
- 8-Bit Word Size
- 16-Bit Memory Addressing
- Interrupt Capability

#### TYPICAL MICROCOMPUTER



This block diagram shows a typical cost effective microcomputer. The MPU is the center of the microcomputer system and is shown in a minimum system interfacing with a ROM combination chip. It is not intended that this system be limited to this function but that it be expandable with other parts in the M6800 Microcomputer family.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3  to  +7.0	٧
Input Voltage	V <sub>in</sub>	-0.3 to +7.0	٧
Operating Temperature Range MC6802, MC680A02, MC680B02 MC6802C, MC680A02C	TA	0 to +70 -40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C

This input contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either Vss or Vcc).

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Average Thermal Resistance (Junction to Ambient) Plastic	$AL^{\theta}$	100	°C/W

#### **POWER CONSIDERATIONS**

The average chip-junction temperature, T<sub>J</sub>, in °C can be obtained from:

(1)  $T_{.I} = T_A + (P_D \cdot \theta_{JA})$ 

where:

 $T_A$ = Ambient Temperature, °C

= Package Thermal Resistance, Junction-to-Ambient, °C/W  $\theta_{\text{JA}}$ 

= PINT+PPORT = I<sub>CC</sub> × V<sub>CC</sub>, Watts — Chip Internal Power = Port Power Dissipation, Watts — User Determined

For most applications PPORT<PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is: PD = K  $\div$  (TJ + 273°C)

$$P_D = K \div (T_J + 273^{\circ}C)$$
 (2)

Solving equations (1) and (2) for K gives:

 $K = P_D \cdot (T_A + 273^{\circ}C) + \theta JA \cdot P_D^2 \tag{3}$  where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known TA. Using this value of K, the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.

#### **DC ELECTRICAL CHARACTERISTICS** ( $V_{DD} = +5.0 \text{ Vdc} \pm 0.5\%$ , $V_{SS} = 0$ , $T_A = 0$ to $70^{\circ}\text{C}$ , unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Input High Voltage Logic, EXTAL RESET	V <sub>IH</sub>	V <sub>SS</sub> +2.0 V <sub>SS</sub> +4.0	_	V <sub>CC</sub>	٧
Input Low Voltage Logic, EXTAL, RESET	٧ <sub>IL</sub>	V <sub>SS</sub> -0.3		V <sub>SS</sub> +0.8	٧
Input Leakage Current (Vin = 0 to 5.25 V, VDD = max) Logic	lin	_	1.0	2.5	μΑ
Output High Voltage (I <sub>Load</sub> = -205 μA, V <sub>CC</sub> =min) (I <sub>Load</sub> = -145 μA, V <sub>CC</sub> =min) (I <sub>Load</sub> = -100 μA, V <sub>CC</sub> =min) BA	Voн	V <sub>SS</sub> +2.4 V <sub>SS</sub> +2.4 V <sub>SS</sub> +2.4	_ 	_ _	V
Output Low Voltage (I <sub>Load</sub> = 1.6 mA, V <sub>CC</sub> = min)	VOI	_	_	V <sub>SS</sub> +0.4	٧
Internal Power Dissipation (Measured at T <sub>A</sub> = 0°C)	PINT	_	0.750	1.0	W
V <sub>DD</sub> Standby Power Down Power Up	V <sub>SBB</sub> V <sub>SB</sub>	4.0 4.75	=	5.25 5.25	٧
Standby Current	ISBB	_	_	8.0	mA
	C <sub>in</sub> C <sub>out</sub>	_	10 6.5 —	12.5 10 12	pF

<sup>\*</sup>In power-down mode, maximum power dissipation is less than 42 mW. #Capacitances are periodically sampled rather than 100% tested.

### $\textbf{CONTROL TIMING} \quad (V_{CC} = 5.0 \text{ V } \pm 5\%, \text{ V}_{SS} = 0, \text{ T}_{A} = \text{T}_{L} \text{ to T}_{H}) \text{, unless otherwise noted)}$


Characteristic	Cumbal	MC	6802	MC6	8A02	MC6	8B02	Unit
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Frequency of Operation	fo	0.1	1.0	0.1	1.5	0.1	2.0	MHz
Crystal Frequency	fXTAL	1.0	4.0	1.0	6.0	1.0	8.0	MHz
External Oscillator Frequency	4xf <sub>o</sub>	0.4	4.0	0.4	6.0	0.4	8.0	MHz
Crystal Oscillator Start Up Time	t <sub>rc</sub>	100	_	100	_	100	-	ms
Processor Controls (HALT, MR, RE, RESET, IRO NMI) Processor Control Setup Time Processor Control Rise and Fall Time	tPCS tPCr,	200	_	140		110	_	ns
(Does Not Apply to RESET)	tPCf		100	-	100	—	100	

#### **BUS TIMING CHARACTERISTICS**

ldent.	Characteristic		MC	6802	MC6	8A02	MC6	8B02	1114
Number	Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
1	Cycle Time	tcyc	1.0	10	0.667	10	0.5	10	μs
2	Pulse Width, E Low	PW <sub>EL</sub>	450	5000	280	5000	210	5000	ns
3	Pulse Width, E High	PWEH	450	9500	280	9700	220	9700	ns
4	Clock Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>		25	_	25	_	25	ns
9	Address Hold Time*	tAH	20	_	20	_	20	_	ns
12	Non-Muxed Address Valid Time to E (see Note 4)	tAV1 tAV2	160	 270	100	_	50	_	ns
17	Read Data Setup Time	tDSR	100	_	70	_	60	_	ns
18	Read Data Hold Time	tDHR	10	_	10	_	10	_	ns
19	Write Data Delay Time	tDDW	_	225	_	170	_	160	ns
21	Write Data Hold Time*	tDHW	30	_	20	_	20	_	ns
29	Usable Access Time (see Note 4)	tACC	535	_	335	_	235		ns

<sup>\*</sup>Address and data hold times are periodically tested rather than 100% tested.


FIGURE 2 - BUS TIMING




#### NOTES:

- Voltage levels shown are V<sub>L</sub> ≤0.4 V, V<sub>H</sub>≥2.4 V, unless otherwise specified.
   Measurement points shown are 0.8 V and 2.0 V, unless otherwise noted.
   Usable access time is computed by: 12+3+4-17.


- Osable access time is computed by: 12+3+4-17.
   If programs are not executed from on-board RAM, TAV1 applies. If programs are to be stored and executed from on-board RAM, TAV2 applies. For normal data storage in the on-board RAM, this extended delay does not apply. Programs cannot be executed from on-board RAM when using A and B parts (MC68A02, MC68B02). On-board RAM can be used for data storage with all parts.
- 5. All electrical and control characteristics are referenced from:  $T_L = 0^{\circ}C$  minimum and  $T_H = 70^{\circ}C$  maximum.




# FIGURE 4 — TYPICAL DATA BUS OUTPUT DELAY versus CAPACITIVE LOADING



# FIGURE 5 — TYPICAL READ/WRITE, VMA AND ADDRESS OUTPUT DELAY versus CAPACITIVE LOADING



#### FIGURE 6 - EXPANDED BLOCK DIAGRAM



#### MPU REGISTERS

A general block diagram of the MC6802 is shown in Figure 1. As shown, the number and configuration of the registers are the same as for the MC6800. The  $128\times8$ -bit RAM\* has been added to the basic MPU. The first 32 bytes can be retained during powerup and powerdown conditions via the RE signal.

The MPU has three 16-bit registers and three 8-bit registers available for use by the programmer (Figure 7).

#### PROGRAM COUNTER

The program conter is a two byte (16-bit) register that points to the current program address.

#### STACK POINTER

The stack pointer is a two byte register that contains the address of the next available location in an external pushdown/pop-up stack. This stack is normally a random access read/write memory that may have any location (address) that is convenient. In those applications that require storage of information in the stack when power is lost, the stack must be non-volatile.

#### INDEX REGISTER

The index register is a two byte register that is used to store data or a 16-bit memory address for the indexed mode of memory addressing.

#### **ACCUMULATORS**


The MPU contains two 8-bit accumulators that are used to hold operands and results from an arithmetic logic unit (ALU).

#### CONDITION CODE REGISTER

The condition code register indicates the results of an Arithmetic Logic Unit operation: Negative (N), Zero (Z), Overflow (V), Carry from bit 7 (C), and Half Carry from bit 3 (H). These bits of the Condition Code Register are used as testable conditions for the conditional branch instructions. Bit 4 is the interrupt mask bit (I). The unused bits of the Condition Code Register (b6 and b7) are ones.

Figure 8 shows the order of saving the microprocessor status within the stack.


FIGURE 7 - PROGRAMMING MODEL OF THE MICROPROCESSING UNIT



<sup>\*</sup>If programs are not executed from on-board RAM, TAV1 applies. If programs are to be stored and executed from on-board RAM, TAV2 applies. For normal data storage in the on-board RAM, this extended delay does not apply. Programs cannot be executed from on-board RAM when using A and B parts (MC68A02 and MC68B02). On-board RAM can be used for data storage with all parts.

FIGURE 8 - SAVING THE STATUS OF THE MICROPROCESSOR IN THE STACK

SP = Stack Pointer
CC = Condition Codes (Also called the Processor Status Byte)
ACCB = Accumulator B
ACCA = Accumulator A
IXH = Index Register, Higher Order 8 Bits
IXL = Index Register, Lower Order 8 Bits
PCH = Program Counter, Higher Order 8 Bits
PCL = Program Counter, Lower Order 8 Bits



#### MPU SIGNAL DESCRIPTION

Proper operation of the MPU requires that certain control and timing signals be provided to accomplish specific functions and that other signal lines be monitored to determine the state of the processor. These control and timing signals are similar to those of the MC6800 except that TSC, DBE,  $\phi1$ ,  $\phi2$  input, and two unused pins have been eliminated, and the following signal and timing lines have been added:

RAM Enable (RE)

Crystal Connections EXTAL and XTAL Memory Ready (MR)
VCC Standby

Enable  $\phi$ 2 Output (E)

The following is a summary of the MPU signals:

#### ADDRESS BUS (A0-A15)

Sixteen pins are used for the address bus. The outputs are capable of driving one standard TTL load and 90 pF. These lines do not have three-state capability.

#### DATA BUS (D0-D7)

Eight pins are used for the data bus. It is bidirectional, transferring data to and from the memory and peripheral devices. It also has three-state output buffers capable of driving one standard TTL load and 130 pF.

Data bus will be in the output mode when the internal RAM is accessed and RE will be high. This prohibits external data entering the MPU. It should be noted that the internal RAM is fully decoded from \$0000 to \$007F. External RAM at \$0000 to \$007F must be disabled when internal RAM is accessed.

#### HALT

When this input is in the low state, all activity in the machine will be halted. This input is level sensitive. In the HALT mode, the machine will stop at the end of an instruc-

tion, bus available will be at a high state, valid memory address will be at a low state. The address bus will display the address of the next instruction.

To ensure single instruction operation, transition of the HALT line must occur tpcs before the rising edge of E and the HALT line must go high for one clock cycle.

HALT should be tied high if not used. This is good engineering design practice in general and necessary to ensure proper operation of the part.

#### READ/WRITE (R/W)

This TTL-compatible output signals the peripherals and memory devices whether the MPU is in a read (high) or write (low) state. The normal standby state of this signal is read (high). When the processor is halted, it will be in the read state. This output is capable of driving one standard TTL load and 90 pF.

#### VALID MEMORY ADDRESS (VMA)

This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not three-state. One standard TTL load and 90 pF may be directly driven by this active high signal.

BUS AVAILABLE (BA) — The bus available signal will normally be in the low state; when activated, it will go to the high state indicating that the microprocessor has stopped and that the address bus is available (but not in a three-state condition). This will occur if the HALT line is in the low state or the processor is in the WAIT state as a result of the execution of a WAIT instruction. At such time, all three-state output drivers will go to their off-state and other outputs to their normally inactive level. The processor is removed from the

WAIT state by the occurrence of a maskable (mask bit I=0) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30 pF.

#### INTERRUPT REQUEST (IRQ)

A low level on this input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that is being excuted before it recognizes the request. At that time, if the interrupt mask bit in the condition code register is not set, the machine will begin an interrupt sequence. The index register, program counter, accumulators, and condition code register are stored away on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further interrupts may occur. At the end of the cycle, a 16-bit vectoring address which is located in memory locations \$FFF8 and \$FFF9 is loaded which causes the MPU to branch to an interrupt routine in memory.

The HALT line must be in the high state for interrupts to be serviced. Interrupts will be latched internally while HALT is low.

A nominal 3 k $\Omega$  pullup resistor to V<sub>CC</sub> should be used for wire-OR and optimum control of interrupts.  $\overline{\text{IRQ}}$  may be tied directly to V<sub>CC</sub> if not used.

#### RESET

This input is used to reset and start the MPU from a power-down condition, resulting from a power failure or an initial start-up of the processor. When this line is low, the MPU is inactive and the information in the registers will be lost. If a high level is detected on the input, this will signal the MPU to begin the restart sequence. This will start execu-

NOTE: If option 1 is chosen, RESET and RE pins can be tied together.

tion of a routine to initialize the processor from its reset condition. All the higher order address lines will be forced high. For the restart, the last two (\$FFFE, \$FFFF) locations in memory will be used to load the program that is addressed by the program counter. During the restart routine, the interrupt mask bit is set and must be reset before the MPU can be interrupted by  $\overline{IRQ}$ . Power-up and reset timing and power-down sequences are shown in Figures 9 and 10, respectively.

RESET, when brought low, must be held low at least three clock cycles. This allows adequate time to respond internally to the reset. This is independent of the  $t_{\rm fC}$  power-up reset that is required.

When RESET is released it *must* go through the low-tohigh threshold without bouncing, oscillating, or otherwise causing an erroneous reset (less than three clock cycles). This may cause improper MPU operation until the next valid

#### NON-MASKABLE INTERRUPT (NMI)

A low-going edge on this input requests that a non-maskable interrupt sequence be generated within the processor. As with the interrupt request signal, the processor will complete the current instruction that is being executed before it recognizes the  $\overline{NM}$  signal. The interrupt mask bit in the condition code register has no effect on  $\overline{NM}$ .

The index register, program counter, accumulators, and condition code registers are stored away on the stack. At the end of the cycle, a 16-bit vectoring address which is located in memory locations \$FFFC and \$FFFD is loaded causing the MPU to branch to an interrupt service routine in memory.

A nominal 3 k $\Omega$  pullup resistor to VCC should be used for wire-OR and optimum control of interrupts.  $\overline{NMI}$  may be tied

RESET

Vinty

Option 1
(See Note Below)

RESET

Option 2
(See Figure 10 for Power-down Condition)

RESET

RESET

RESET

Option 2
(See Figure 10 for Power-down Condition)

FIGURE 9 - POWER-UP AND RESET TIMING

directly to VCC if not used.

Inputs IRQ and NMI are hardware interrupt lines that are sampled when E is high and will start the interrupt routine on a low E following the completion of an instruction.

Figure 11 is a flowchart describing the major decision paths and interrupt vectors of the microprocessor. Table 1 gives the memory map for interrupt vectors.

TABLE 1 — MEMORY MAP FOR INTERRUPT VECTORS

Vec	ctor	D
MS	LS	Description
\$FFFE	\$FFFF	Restart
\$FFFC	\$FFFD	Non-Maskable Interrupt
\$FFFA	\$FFFB	Software Interrupt
\$FFF8	\$FFF9	Interrupt Request

FIGURE 10 - POWER-DOWN SEQUENCE




FIGURE 11 - MPU FLOWCHART






FIGURE 12 - CRYSTAL SPECIFICATIONS



Y1	Cin	Cout
3.58 MHz	27 pF	27 pF
4 MHz	27 pF	27 pF
6 MHz	20 pF	20 pF
8 MHz	18 pF	18 pF

#### Crystal Loading



Nominal Crystal Parameters\*

	3.58 MHz	4.0 MHz	6.0 MHz	8.0 MHz
RS	60 Ω	50 Ω	30-50 Ω	20-40 Ω
CO	3.5 pF	6.5 pF	4-6 pF	4-6 pF
C1	0.015 pF	0.025 pF	0.01-0.02 pF	0.01-0.02 pF
a	>40K	>30K	> 20K	>20K

<sup>\*</sup>These are representative AT-cut parallel resonance crystal parameters only. Crystals of other types of cuts may also be used.

Figure 13 - SUGGESTED PC BOARD LAYOUT

Example of Board Design Using the Crystal Oscillator




FIGURE 14 - MEMORY READY SYNCHRONIZATION






FIGURE 15 - MR NEGATIVE SETUP TIME REQUIREMENT

#### E Clock Stretch



The E clock will be stretched at end of E high of the cycle during which MR negative meets the tpcs setup time. The tpcs setup time is referenced to the fall of E. If the tpcs setup time is not met, E will be stretched at the end of the next E-high ½ cycle. E will be stretched in integral multiples of ½ cycles.

#### Resuming E Clocking



The E clock will resume normal operation at the end of the ½ cycle during which MR assertion meets the tpcs setup time. The tpcs setup time is referenced to transitions of E were it not stretched. If tpcs setup time is not met, E will fall at the second possible transition time after MR is asserted. There is no direct means of determining when the tpcs references occur, unless the synchronizing circuit of Figure 14 is used.

#### RAM ENABLE (RE)

A TTL-compatible RAM enable input controls the onchip RAM of the MC6802. When placed in the high state, the on-chip memory is enabled to respond to the MPU controls. In the low state, RAM is disabled. This pin may also be utilized to disable reading and writing the onchip RAM during a powerdown situation. RAM Enable must be low three cycles before V<sub>CC</sub> goes below 4.75 V during powerdown. RE should be tied to the correct high or low state if not used.

#### EXTAL AND XTAL

These inputs are used for the internal oscillator that may be crystal controlled. These connections are for a parallel resonant fundamental crystal (see Figure 12). (AT-cut.) A divide-by-four circuit has been added so a 4 MHz crystal may be used in lieu of a 1 MHz crystal for a more cost-effective system. An example of the crystal circuit layout is shown in Figure 13. Pin 39 may be driven externally by a TTL input signal four times the required E clock frequency. Pin 38 is to be grounded.

An RC network is not directly usable as a frequency source on pins 38 and 39. An RC network type TTL or CMOS oscillator will work well as long as the TTL or CMOS output drives the on-chip oscillator.

LC networks are not recommended to be used in place of the crystal

If an external clock is used, it may not be halted for more than  $tp_{W_0L}$ . The MC6802 is a dynamic part except for the internal RAM, and requires the external clock to retain information.

#### MEMORY READY (MR)

MR is a TTL-compatible input signal controlling the stretching of E. Use of MR requires synchronization with the  $4xf_0$  signal, as shown in Figure 14. When MR is high, E will be in normal operation. When MR is low, E will be stretched integral numbers of half periods, thus allowing interface to slow memories. Memory Ready timing is shown in Figure 15.

MR should be tied high (connected directly to V<sub>CC</sub>) if not used. This is necessary to ensure proper operation of the part. A maximum stretch is t<sub>CVC</sub>.

#### **ENABLE (E)**

This pin supplies the clock for the MPU and the rest of the system. This is a single-phase, TTL-compatible clock. This clock may be conditioned by a memory read signal. This is equivalent to  $\phi 2$  on the MC6800. This output is capable of driving one standard TTL load and 130 pF.

#### **VCC STANDBY**

This pin supplies the dc voltage to the first 32 bytes of RAM as well as the RAM Enable (RE) control logic. Thus, retention of data in this portion of the RAM on a power-up, power-down, or standby condition is guaranteed. Maximum current drain at VSB maximum is ISBB-

#### MPU INSTRUCTION SET

The instruction set has 72 different instructions. Included are binary and decimal arithmetic, logical, shift, rotate, load, store, conditional or unconditional branch, interrupt and stack manipulation instructions (Tables 2 through 6). The instruction set is the same as that for the MC6800.

#### MPU ADDRESSING MODES

There are seven address modes that can be used by a programmer, with the addressing mode a function of both the type of instruction and the coding within the instruction. A summary of the addressing modes for a particular instruction can be found in Table 7 along with the associated instruction execution time that is given in machine cycles. With a bus frequency of 1 MHz, these times would be microseconds.

#### ACCUMULATOR (ACCX) ADDRESSING

In accumulator only addressing, either accumulator A or accumulator B is specified. These are one-byte instructions.

#### IMMEDIATE ADDRESSING

In immediate addressing, the operand is contained in the second byte of the instruction except LDS and LDX which have the operand in the second and third bytes of the instruction. The MPU addresses this location when it fetches the immediate instruction for execution. These are two- or three-byte instructions.

#### DIRECT ADDRESSING

In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in the machine, i.e., locations zero through 255. Enhanced execution times are achieved by storing data in these locations. In most configurations, it should be a random-access memory. These are two-byte instructions.

#### **EXTENDED ADDRESSING**

In extended addressing, the address contained in the second byte of the instruction is used as the higher eight bits of the address of the operand. The third byte of the instruction is used as the lower eight bits of the address for the operand. This is an absolute address in memory. These are three-byte instructions

#### INDEXED ADDRESSING

In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest eight bits in the MPU. The carry is then added to the higher order eight bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are two-byte instructions.

#### IMPLIED ADDRESSING

In the implied addressing mode, the instruction gives the address (i.e., stack pointer, index register, etc.). These are one-byte instructions.

#### RELATIVE ADDRESSING

In relative addressing, the address contained in the second

byte of the instruction is added to the program counter's lowest eight bits plus two. The carry or borrow is then added to the high eight bits. This allows the user to address data within a range of  $-125\ {\rm to}\ +129\ {\rm bytes}$  of the present instruction. These are two-byte instructions.

#### TABLE 2 - MICROPROCESSOR INSTRUCTION SET - ALPHABETIC SEQUENCE

ABA	Add Accumulators	CLR	Clear	PUL	Pull Data
ADC	Add with Carry	CLV	Clear Overflow	ROL	Rotate Left
ADD AND	Add Logical And	CMP	Compare	ROR	Rotate Right
ASL	Arithmetic Shift Left	COM	Complement	RTI	Return from Interrupt
ASR		CPX	Compare Index Register	RTS	Return from Subroutine
	Arithmetic Shift Right	DAA	Decimal Adjust	SBA	Subtract Accumulators
BCC	Branch if Carry Clear	DEC	Decrement	SBC	
BCS	Branch if Carry Set	DES	Decrement Stack Pointer	SEC	Subtract with Carry
BEQ	Branch if Equal to Zero	DEX	Decrement Index Register	SEI	Set Carry
BGE	Branch if Greater or Equal Zero	EOR	Evaluaina OD	SEV	Set Interrupt Mask
BGT	Branch if Greater than Zero	EUN	Exclusive OR	STA	Set Overflow
BHI	Branch if Higher	INC	Increment		Store Accumulator
BIT	Bit Test	INS	Increment Stack Pointer	STS STX	Store Stack Register
BLE	Branch if Less or Equal	INX	Increment Index Register		Store Index Register
BLS	Branch if Lower or Same	IMP	,	SUB SWI	Subtract
BLT	Branch if Less than Zero	JMP	Jump	2441	Software Interrupt
BMI	Branch if Minus	JSR	Jump to Subroutine	TAB	Transfer Accumulators
BNE	Branch if Not Equal to Zero	LDA	Load Accumulator	TAP	Transfer Accumulators to Condition Code Reg.
BPL	Branch if Plus	LDS	Load Stack Pointer	TBA	Transfer Accumulators
BRA	Branch Always	LDX	Load Index Register	TPA	Transfer Condition Code Reg. to Accumulator
BSR	Branch to Subroutine	LSR	Logical Shift Right	TST	Test
BVC	Branch if Overflow Clear	NEG	Nanata	TSX	Transfer Stack Pointer to Index Register
BVS	Branch if Overflow Set	NOP	Negate	TXS	Transfer Index Register to Stack Pointer
CBA	Compare Accumulators	NOP	No Operation	WAI	Wait for Interrupt
CLC	Clear Carry	ORA	Inclusive OR Accumulator	**^!	Trail or interrupt
CLU	Clear Interrunt Mask	PSH	Push Data		

TABLE 3 - ACCUMULATOR AND MEMORY INSTRUCTIONS

		1	MME	0	D	REC	T		NDE	G M	E	XTN	0	IM	PLIE	D	(All register labels	5	4	3	-	RI
OPERATIONS	MNEMONIC	OP	~	=	OP	_		OP			OP		=	OP	_	=	refer to contents)	Ħ			zή	
Add	ADDA	38	2	2	98	3	2	AB	5	2	вв	4	3				A+M -A	1	•	1	;	ı
	ADDB	СВ	2	2	DB	3	2	EB	5	2	FB	4	3	1			B + M · B	11	•			t
Add Acmitrs	ABA										1			18	2	1	A + B - A	1	•	1	1	1
Add with Carry	ADCA	89	2	2	99	3	2	A9	5	2	89	4	3				A + M + C - A	1	•	1	t	t
	ADCB	C9	2	2	09	3	2	E9	5	2	F9	4	3				B + M + C · B	11	•	1		1
And	ANDA	84	2	2	94	3	2	A4	5	2	84	4	3				A·M·A	•	•	1		R
	ANDB	C4	2	2	D4	3	2	E4	5	2	F4	4	3				B·M·B	•	•	1		R
Bit Test	BITA	85	2	2	95	3	2	A5	5	2	85	4	3				A·M	•	•	ı • ı		R
Clear	BITB	C5	2	2	D5	3	2	E5	5	2	7 F	4 6	3				B·M	:	•			R
riear	CLRA							64	′	2	/*	ь	3	4F	2	1	00 M 00 A		•	1		R
	CLRB	l									l			5F	2	í	00 · B		:			R
Compare	CMPA	81	2	2	91	3	2	A1	5	2	81	4	3	3"	-	,	A - M		•	î.		;
oo mpare	CMPB	CI	2	2	01	3	2	EI	5	2	Fi	4	3				B - M		•	i		:
Compare Acmitrs	CBA	"	•	-		•	-	-	•	٠				11	2	1	A - B		•			i
Complement, 1's	COM	l						63	7	2	73	6	3	l ''	•		₩ - M		•			R
	COMA													43	2	1	Ā · A		•			R
	COMB										l			53	2	1	Ē -B		•	1		R
Complement, 2's	NEG							60	7	2	70	6	3				00 - M • M		•	1.	1 (	D
(Negate)	NEGA	1						ſ			1			40	2	1	00 ·· A → A		•	1	1 (	D
	NEGB	l									1			50	2	1	00 - B • B		•	1	1 (	D
Decimal Adjust, A	DAA	l												19	2	1	Converts Binary Add. of BCD Characters	•	٠			:
		1						l			1						into BCD Format			Н	1.	
Decrement	DEC	1						6A	7	2	7A	6	3				M - 1 · M	•	•			Ð
	DECA							ĺ			1			4A	2	1	A 1 · A	•	٠			④
	DECB										1			5A	2	1	B - 1 - B	•	•			4
Exclusive OR	EORA	88	2	2	98	3	2	A8	5	2	88	4	3				A⊕M · A	•	٠			R
	EORB	C8	2	2	D8	3	2	E8	5	2	F8	4	3				B⊕M -B	•	٠	١, ١		R
Increment	INC	1						6C	7	2	7 C	6	3	١	_		M + 1 → M	•	٠			<u> </u>
	INCA	1												4C	2	1	A+1 -A	•	٠		1 (	5
Load Acmitr	LDAA	86	2	2	96	3	2	A6	5	2	86	- 4	3	5C	2	1	B + 1 · B		•			5)
Load Acmitr	LDAB	C6	2	2	D6	3	2	E6	5	2	F6	4	3	Ì			M · A M · B		:			R
On the law or			2	2		3				2			3				! ···· -			١.١		
Or, Inclusive	ORAA ORAB	8A CA	2	2	9A DA	3	2	AA EA	5	2	BA FA	4	3				A+M·A R+M·B	:	•			R
Push Data	PSHA	LA	2	۷.	UA	3	2	EA	э	2	FA	4	3	36	4	1			•			R
OSI Data	PSHB													37	4	1	A -MSP, SP - 1 - SP B -MSP, SP - 1 - SP				- 1	
Pull Data	PULA													32	4	i	SP + 1 · SP, MSP · A				- 1	
	PULB	1									l			33	4	1	SP + 1 ·· SP, MSP · B		•			
Rotate Left	ROL							69	7	2	79	6	3				M)		•		10	6
	ROLA										ĺ			49	2	1	A} └-o =======		•	:		ŏ
	ROLB													- 59	2	1	8 € 67 - 60	•	•	1		6
Rotate Right	ROR							66	7	2	76	6	3				M)		•	1	1 (	6
	RORA													46	2	1	A}  -0 - ammo	•	٠	1	1 (	6
	RORB													56	2	1	В] С 67 — 60	•	•	1	1 (	6
Shift Left, Arithmetic	ASL							68	7	2	78	6	3				M] —	•	٠	1	1 (	6
	ASLA	l												48	2	1	A	•	٠	1	1 (	<u>6</u>
	ASLB													58	2	1	B C 67 60	•	•	1		<u></u>
Shift Right, Arithmetic	ASR	1						6/	7	2	11	6	3				M	•	•	1		⊚
	ASRA													47	2	1	A	•	٠			<u></u>
	ASRB	ļ						١			١	_		57	2	1	100	•	•	1		<u></u>
Shift Right, Logic	LSR							64	7	2	74	6	3				M	•	•	R		9
	LSRA	l									1			44	2	1	A 0	•	•	R		9
Store Acmitr	LSRB STAA	l			97	4	2	A7	6	2	B7		3	54	2	1	0   +	•	•			<u>6</u>
Store Acmitt	STAB	1			07	4	2	E7	6	2	F7	5	3				A · M B · M		•			R
Subtract	SUBA	80	2	2	90	3	2	A0	5	2	80	4	3				1		•			R
Juditati	SUBB	CO	2	2	00	3	2	EO	5	2	FO	4	3				A M · A B - M · · B	•	•	1		:
Subtract Acmitrs.	SBA	"		-	"	J	-	"	3	-	1.0	,	3	10	2	1	A - B - A		•	1		il
Subtr. with Carry	SBCA	82	2	2	92	3	2	A2	5	2	B2	4	3		٠		A - M - C - A			i		i
Jobin. With Conty	SBCB	C2	2	2	D2	3	2	E2	5	2	F2	4	3				B - M - C · B		:			i
Transfer Acmitrs	TAB	۳,	-	-	1	J	-	``	3	-		-	3	16	2	1	A ·· B		:	i		R
	TBA	l									l			17	2	i	B - A					R
Test, Zero or Minus	TST	1						60	7	2	70	6	3		-		M - 00					R
,	TSTA	l						-		-		-	-	4D	2	1	A - 00					R
	TSTB													5D	2	i	B - 00					R
											1							1			1	- 1

#### LEGEND:

- OP Operation Code (Hexadecimal);

  Number of MPU Cycles;

  Number of Prógram Bytes;

- Arithmetic Plus;
- Arithmetic Minus;
- Boolean AND;
- MSP Contents of memory location pointed to be Stack Pointer;

Note - Accumulator addressing mode instructions are included in the column for IMPLIED addressing

#### CONDITION CODE SYMBOLS:

- Half-carry from bit 3; Interrupt mask
- Negative (sign bit)
  Zero (byte)
  Overflow, 2's complement
  Carry from bit 7
- Reset Always
- Set Always Test and set if true, cleared otherwise
- Not Affected

Boolean Inclusive OR;

Boolean Exclusive OR; Complement of M; Transfer Into;

Bit = Zero;

00 Byte = Zero;

÷

M

TABLE 4 - INDEX REGISTER AND STACK MANIPULATION INSTRUCTIONS

COND. CODE REG. IMMED DIRECT EXTND IMPLIED 5 4 3 2 1 0 BOOLEAN/ARITHMETIC OPERATION H I N Z V C MNEMONIC ~ OP POINTER OPERATIONS ΩP = NΡ = ΩP = ΠP = • • ① : ⑧ • -3 3 9C 4 2 AC 6 2 5 3 XH - M, XL - (M + 1) Compare Index Reg CPX BC Decrement Index Reg DEX 09 4 X - 1 • X Decrement Stack Potr DES 34 SP - 1 - SP X + 1 • X Increment Index Reg INX 08 4 4 SP + 1 · SP Increment Stack Potr INS 31 1 M - XH, (M + 1) - XL (9) ınx CE DE EE 2 FF 3 Load Index Ren 3 3 4 2 6 R • • (9) • 9 : • 9 : Load Stack Pntr LDS 8E 3 3 9E 4 2 ΑE 6 2 ВE 3 M · SPH, (M + 1) · SPL XH -M, XL -(M+1) R • Store Index Reg STX DF 5 2 EF 2 FF 6 3 Store Stack Pntr STS 9F 2 ΑF 2 ВF 6 3 SPH . M, SPL . (M + 1) ndx Reg · Stack Pntr TXS 35 4 1 X - 1 - SP • • • . . Stack Pntr - Indx Reg 30

#### TABLE 5 - JUMP AND BRANCH INSTRUCTIONS


COND. CODE REG.

RELATIVE INDEX EXTNO IMPLIED 5 4 3 2 1 0 ٧ C OPERATIONS MNEMONIC = ΩP # OP # OP **BRANCH TEST** н N Z Branch Always 20 4 2 • • • • None Branch If Carry Clear 24 всс 2 C = 0 Branch If Carry Set BCS 25 • • 4 2 C = 1Branch If = Zero BEO 27 4 2 Z = 1 N ⊕ V = 0 Branch If ≥ Zero • RGE 2 C 4 2 Branch If > Zero RGT 2E 4 2  $Z + (N \oplus V) = 0$ • • • Branch If Higher ВНІ 22 4 2 C + Z = 0٠ Branch If ≤ Zero BLE 2 F 2 Z + (N + V) = 1 Branch If Lower Or Same BLS 23 2 C + Z = 1 Branch If < Zero 2 D 4 N ⊕ V = 1 BLT 2 • • Branch If Minus 2R 2 N = 1 RMI 4 Z = 0 Branch If Not Equal Zero RNF 26 4 • 2 Branch If Overflow Clear RVC 28 4 2 V = 0 • • Branch If Overflow Set BVS 29 4 2 V = 1 • • Branch If Plus BPL 2A 4 2 N = 0 • Branch To Subroutine BSR JMP Jump 6E 4 2 7E 3 3 See Special Operations • • • (Figure 16) Jump To Subroutine JSR ΑD 8 2 BD 9 3 NOP **N** 1 2 • No Operation 1 Advances Prog. Cntr. Only Return From Interrupt RTI 38 10 1 1 Return From Subroutine 39 RTS 5 1 • • Software Interrupt SWI 3F 12 1 See Special Operations • (11) • • • • (Figure 16) Wait for Interrupt WAI 3E 9

#### FIGURE 16 - SPECIAL OPERATIONS

#### **SPECIAL OPERATIONS**

JSR, JUMP TO SUBROUTINE:








#### RTS, RETURN FROM SUBROUTINE:



#### RTI, RETURN FROM INTERRUPT:



#### TABLE 6 - CONDITION CODE REGISTER MANIPULATION INSTRUCTIONS

							CON	D. CC	DE	REG.	
		IM	PLI	D		5	4	3	2	1	0
OPERATIONS	MNEMONIC	OP	1	=	BOOLEAN OPERATION	н	1	N	Z	٧	С
Clear Carry	CLC	0C	2	1	0 · C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	OE.	2	1	0 -1	•	R	•	•	•	•
Clear Overflow	CLV	0A	2	1	0 · V	•	•	•	•	R	•
Set Carry	SEC	00	2	1	1 · C	•	•	•	•	•	S
Set Interrupt Mask	SEI	0F	2	1	1 • 1	•	S	•	•	•	•
Set Overflow	SEV	08	2	1	1 · V	•	•	•	•	S	•
Acmitr A → CCR	TAP	06	2	1	A · CCR	-		—(	<u> 2</u> )—	_	
CCR → Acmltr A	TPA	07	2	1	CCR • A	•	•	•	•	•	•

CONDITION CODE REGISTER NOTES: (Bit set if test is true and cleared otherwise)

1	(Bit V)	Test: Result = 10000000?	7	(Bit N)	Test: Sign bit of most significant (MS) byte = 1?
2	(Bit C)	Test: Result # 00000000?	8	(Bit V)	Test: 2's complement overflow from subtraction of MS bytes?
3	(Bit C)	Test: Decimal value of most significant BCD Character greater than nine?	9	(Bit N)	Test: Result less than zero? (Bit 15 = 1)
		(Not cleared if previously set.)	10	(AII)	Load Condition Code Register from Stack. (See Special Operations)
4	(Bit V)	Test: Operand = 10000000 prior to execution?	11	(Bit I)	Set when interrupt occurs. If previously set, a Non-Maskable
5	(Bit V)	Test: Operand = 01111111 prior to execution?			Interrupt is required to exit the wait state.
6	(Bit V)	Test: Set equal to result of N⊕C after shift has occurred.	12	(All)	Set according to the contents of Accumulator A.

TABLE 7 - INSTRUCTION ADDRESSING MODES AND ASSOCIATED EXECUTION TIMES (Times in Machine Cycle)

	(Dual Operand)	ACCX	Immediate	Direct	Extended	Indexed	Implied	Relative		(Dual Operand)	ACCX	Immediate	Direct	Extended	Indexed	Implied
ABA		•	•	•	•	•	2	•	INC		2	•	•	6	7	•
ADC	x	•	2	3	4	5	•	•	INS		•	•	•	•	•	4
ADD	x	•	2	3	4	5			INX			•	•	•	•	4
AND	x	•	2	3	4	5	•	•	JMP		•	•	•	3	4	•
ASL		2	•	•	6	7	•	•	JSR		•	•	•	9	8	•
ASR		2	•	•	6	7	•	•	LDA	×	•	2	3	4	5	•
BCC		•	•	•	•	•	•	4	LDS		•	3	4	5	6	
BCS		•	•	•	•	•	•	4	LDX		•	3	4	5	6	•
BEA		•	•	•	•	•	•	4	LSR		2	•	•	6	7	•
BGE		•	•	•	•	•	•	4	NEG		2	•	•	6	7	•
BGT		•	•	•	•	•	•	4	NOP			•	•	•	•	2
ВНІ		•	•	•	•	•	•	4	ORA	×	•	2	3	4	5	•
BIT	×	•	2	3	4	5	•	•	PSH		•	•	•	•	•	4
BLE		•	•	•	•	•	•	4	PUL		•	•	•	•	•	4
BLS		•	•	•	•	•	•	4	ROL		2	•	•	6	7	•
BLT		•	•	•	•	•	•	4	ROR		2	•	•	6	7	•
BMI		•	•	•	•	•	•	4	RTI		•	•	•	•	•	10
BNE		•	•	•	•	•	•	4	RTS		•	•	•	•	•	5
BPL		•	•	•	•	•	•	4	SBA		•	•	• ,	•	•	2
BRA		•	•	•	•	•	•	4	SBC SEC	×	•	2	3.	4	5	•
BSR		•	•	•	•	•	•	8	SEC		•	•	•	•	•	2 2
BVC		•	•	•	•	•	•	4	SEI		•	•	•	•	•	2
BVS		•	•	•	•	•	•	4	SEV		•	•	•	•	•	2
CBA		•	•	•	•	•	2	•	STA	×	•	•	4	5	6	•
CLC		•	•	•	•	٠	2	•	STS		•	•	5	6	7	•
CLI		•	•	•	•	•	2	•	STX		•	•	5	6	7	•
CLR		2	•	•	6	7:	•	•	SUB	X	•	2	3	4	5	•
CLV		•	•	•	•	•	2	•	SWI		•	•	•	•	•	12
CMP	X	•	2	3	4	5	•	•	TAB		•	•	•	•	•	2
COM		2	•	•	6	7	•	•	TAP		•	•	•	•	•	2
CPX		•	3	4	5	6	•	•	TBA		•	•	•	•	•	2
DAA		•	•	•	•	•	2	•	TPA		•	•	•	•	•	2
DEC		2	•	•	6	7	•	•	TST		2	•		6	7	•
DES		•	•	•	•	•	4	•	TSX		•	•	•	•	•	4
DEX		•	•,	•	•	•	4	•	TSX		•	•	•	•	•	4
EOR	X	•	2	3	4	5	•	•	WAI		•	•	•	•	•	9

NOTE: Interrupt time is 12 cycles from the end of the instruction being executed, except following a WAI instruction. Then it is 4 cycles

#### SUMMARY OF CYCLE-BY-CYCLE OPERATION

Table 8 provides a detailed description of the information present on the address bus, data bus, valid memory address line (VMA), and the read/write line (R/ $\overline{W}$ ) during each cycle for each instruction.

This information is useful in comparing actual with expected results during debug of both software and hardware

as the control program is executed. The information is categorized in groups according to addressing modes and number of cycles per instruction. (In general, instructions with the same addressing mode and number of cycles execute in the same manner; exceptions are indicated in the table.)

TABLE 8 - OPERATIONS SUMMARY

Address Mode Cycle VMA R/W						
and Instructions	Cycles	#	Line	Address Bus	Line	Data Bus
IMMEDIATE	<del>*</del>		<b>.</b>		L	
ADC EOR		1	1	Op Code Address	1	Op Code
ADD LDA AND ORA	2	2	1	Op Code Address + 1	1	Operand Data
BIT SBC	*			*		
CMP SUB	ļ					
LDS	1 .	1	1	Op Code Address	1	Op Code
LDX	3	2	1	Op Code Address + 1	1	Operand Data (High Order Byte)
	<u> </u>	3	1	Op Code Address + 2	1	Operand Data (Low Order Byte)
DIRECT						
ADC EOR ADD LDA	3	1	1	Op Code Address	1	Op Code
AND ORA		2	1	Op Code Address + 1	1	Address of Operand
BIT SBC CMP SUB		3	1	Address of Operand	1	Operand Data
CPX LDS LDX		1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Address of Operand
	•	3	1	Address of Operand	1	Operand Data (High Order Byte)
		4	1	Operand Address + 1	1	Operand Data (Low Order Byte)
STA		1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Destination Address
		3	0	Destination Address	1	Irrelevant Data (Note 1)
		4	1	Destination Address	0	Data from Accumulator
STS		1	1	Op Code Address	1	Op Code
STX		2	1	Op Code Address + 1	1	Address of Operand
	5	3	0	Address of Operand	1	Irrelevant Data (Note 1)
		4	1	Address of Operand	0	Register Data (High Order Byte)
		5	1	Address of Operand + 1	0	Register Data (Low Order Byte)
INDEXED						
JMP		1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Offset
		3	0	Index Register	1	Irrelevant Data (Note 1)
		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	5	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Offset
		3	0	Index Register	1	Irrelevant Data (Note 1)
		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	1	Index Register Plus Offset	1	Operand Data
CPX		1	1	Op Code Address	1	Op Code
LDS LDX	6	2	1	Op Code Address + 1	1	Offset
		3	0	Index Register	1	Irrelevant Data (Note 1)
		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	1	Index Register Plus Offset	1	Operand Data (High Order Byte)
		6	1	Index Register Plus Offset + 1	1	Operand Data (Low Order Byte)

TABLE 8 - OPERATIONS SUMMARY (CONTINUED)

TABLE 8 — OPERATIONS SUMMARY (CONTINUED)						
Address Mode and Instructions	Cycles	Cycle #	VMA Line			Data Bus
INDEXED (Continued)	· · · · ·					
STA		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1 1	Offset
	6	3	0	Index Register	1	Irrelevant Data (Note 1)
	l	4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	0	Index Register Plus Offset	1	Irrelevant Data (Note 1)
		6	1	Index Register Plus Offset	0	Operand Data
ASL LSR		1	1	Op Code Address	1	Op Code
ASR NEG		2	1	Op Code Address + 1	1	Offset
CLR ROL COM ROR	_	3	0	Index Register	1 1	Irrelevant Data (Note 1)
DEC TST	7	4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
INC		5	1	Index Register Plus Offset	1	Current Operand Data
		6	0	Index Register Plus Offset		Irrelevant Data (Note 1)
		7	1/0	Index Register Plus Offset	1 1	
		,	(Note 3)	maex negister rius Offset	0	New Operand Data (Note 3)
STS	1	1	1	Op Code Address	1	Op Code
STX		2	1	Op Code Address + 1	1	Offset
	7	3	0	Index Register	1	Irrelevant Data (Note 1)
	′	4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	0	Index Register Plus Offset	1	Irrelevant Data (Note 1)
		6	1 1	Index Register Plus Offset	0	Operand Data (High Order Byte)
		7	1	Index Register Plus Offset + 1	0	Operand Data (Low Order Byte)
JSR		1	1	Op Code Address	1	Op Code
3311		2	1	,	1	Offset
		l		Op Code Address + 1	1	
		3	0	Index Register	1	Irrelevant Data (Note 1)
	8	4 -	1	Stack Pointer	0	Return Address (Low Order Byte)
		5	1	Stack Pointer - 1	0	Return Address (High Order Byte)
		. 6	0	Stack Pointer - 2	1	Irrelevant Data (Note 1)
		7	0	Index Register	1	Irrelevant Data (Note 1)
		8	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
EXTENDED						
JMP		1	1	Op Code Address	1	Op Code
	3	2	1	Op Code Address + 1	1	Jump Address (High Order Byte)
		3	1	Op Code Address + 2	1	Jump Address (Low Order Byte)
ADC EOR		1	1	Op Code Address	1	Op Code
ADD LDA	١.	2	1	Op Code Address + 1	1	Address of Operand (High Order Byte)
AND ORA BIT SBC	4	3	1	Op Code Address + 2	1 .	Address of Operand (Low Order Byte)
CMP SUB		4	1	Address of Operand	1	Operand Data
CPX	<del> </del>	1	1	Op Code Address	1	Op Code
LDS		2	1	Op Code Address + 1	1	· ·
LDX	5	3	1		'	Address of Operand (High Order Byte)
	5			Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	1	Address of Operand	1	Operand Data (High Order Byte)
	ļ	5	1	Address of Operand + 1	1	Operand Data (Low Order Byte)
STA A STA B		1	1	Op Code Address	1	Op Code
منحو		2	1	Op Code Address + 1	1	Destination Address (High Order Byte)
	5	3	1	Op Code Address + 2	1	Destination Address (Low Order Byte)
		4	0	Operand Destination Address	1	Irrelevant Data (Note 1)
	1	5	1	Operand Destination Address	0	Data from Accumulator
ASL LSR		1	1	Op Code Address	1	Op Code
ASR NEG	1	2	1	Op Code Address + 1	1	Address of Operand (High Order Byte)
CLR ROL COM ROR		3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte)
DEC TST	6	4	1	Address of Operand	1	Current Operand Data
INC		5	Ö	Address of Operand	1	Irrelevant Data (Note 1)
	1	6	1/0	· ·	0	
			(Note 3)	Address of Operand		New Operand Data (Note 3)

TABLE 8 — OPERATIONS SUMMARY (CONTINUED)

Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
EXTENDED (Continued)						
STS		1	1	Op Code Address	1 1	Op Code
•••		2	1	Op Code Address + 1	1	Address of Operand (High Order Byte)
	6	3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	0	Address of Operand	1	Irrelevant Data (Note 1)
		5	1	Address of Operand	0	Operand Data (High Order Byte)
		6	1	Address of Operand + 1	0	Operand Data (Low Order Byte)
JSR	[	1 .	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Address of Subroutine (High Order Byte)
		3	1	Op Code Address + 2	1	Address of Subroutine (Low Order Byte)
		4	1	Subroutine Starting Address	1	Op Code of Next Instruction
	9	5	1	Stack Pointer	0	Return Address (Low Order Byte)
		6	1	Stack Pointer - 1	0	Return Address (High Order Byte)
		7	0	Stack Pointer — 2	1	Irrelevant Data (Note 1)
		8	0	Op Code Address + 2	1	Irrelevant Data (Note 1)
		9	1	Op Code Address + 2	1	Address of Subroutine (Low Order Byte)
INHERENT						
ABA DAA SEC	2	1	1	Op Code Address	1	Op Code
ASL DEC SEI ASR INC SEV	*	2	1	Op Code Address + 1	1	Op Code of Next Instruction
CBA LSR TAB						
CLC NEG TAP						
CLR ROL TPA	i					
CLV ROR TST		1				
COM SBA		<del>   </del>	1	Op Code Address	1	Op Code
DES		1		· ·	1	Op Code of Next Instruction
INS	4	2	1	Op Code Address + 1	'	· ·
INX		3	0	Previous Register Contents	1	Irrelevant Data (Note 1)
		4	0	New Register Contents	<del> </del>	Irrelevant Data (Note 1) Op Code
PSH		1	1	Op Code Address		
	4	2	1	Op Code Address + 1	1	Op Code of Next Instruction
		3	1	Stack Pointer	0	Accumulator Data
		4	0	Stack Pointer — 1	1	Accumulator Data
PUL		1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Op Code of Next Instruction
		3	0	Stack Pointer	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer + 1	1	Operand Data from Stack
TSX		1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Op Code of Next Instruction
		3	0	Stack Pointer	1	Irrelevant Data (Note 1)
		4	0	New Index Register	1	Irrelevant Data (Note 1)
TXS		1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Op Code of Next Instruction
	-	-3	0	Index Register	1	Irrelevant Data
		4	0	New Stack Pointer	1	Irrelevant Data
RTS		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Data (Note 2)
	, 5	3	0	Stack Pointer	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer + 1	1	Address of Next Instruction (High Order Byte)
		5	1	Stack Pointer + 2	1	Address of Next Instruction (Low Order Byte)

TABLE 8 - OPERATIONS SUMMARY (CONCLUDED)

Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
INHERENT (Continued)						10-0-1-
WAI		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Op Code of Next Instruction
		3	1	Stack Pointer	0	Return Address (Low Order Byte)
		4	1	Stack Pointer — 1	0	Return Address (High Order Byte)
	9	5	1	Stack Pointer - 2	0	Index Register (Low Order Byte)
		6	1	Stack Pointer — 3	0	Index Register (High Order Byte)
		7	1	Stack Pointer — 4	0	Contents of Accumulator A
		8	1	Stack Pointer — 5	.0	Contents of Accumulator B
		9	1	Stack Pointer — 6	1	Contents of Cond, Code Register
RTI	1	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Data (Note 2)
		3	0	Stack Pointer	1	Irrelevant Data (Note 1)
		. 4	1	Stack Pointer + 1	1	Contents of Cond. Code Register from Stack
	10	5	1	Stack Pointer + 2	1	Contents of Accumulator B from Stack
		6	1	Stack Pointer + 3	1	Contents of Accumulator A from Stack
		7	1	Stack Pointer + 4	1	Index Register from Stack (High Order Byte)
		8	1	Stack Pointer + 5	1	Index Register from Stack (Low Order Byte)
		9	1	Stack Pointer + 6	1	Next Instruction Address from Stack (High Order Byte)
		10	1	Stack Pointer + 7	1	Next Instruction Address from Stack (Low Order Byte)
SWI		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Data (Note 1)
		3	1	Stack Pointer	0	Return Address (Low Order Byte)
		4	1	Stack Pointer - 1	0	Return Address (High Order Byte)
		5	1	Stack Pointer - 2	0	Index Register (Low Order Byte)
	12	6	1	Stack Pointer - 3	0	Index Register (High Order Byte)
	12	7	1	Stack Pointer - 4	0	Contents of Accumulator A
		8	1	Stack Pointer - 5	0	Contents of Accumulator B
	İ	9	1	Stack Pointer — 6	0	Contents of Cond. Code Register
		10	0	Stack Pointer - 7	1	Irrelevant Data (Note 1)
		11	1	Vector Address FFFA (Hex)	1	Address of Subroutine (High Order Byte)
		12	1	Vector Address FFFB (Hex)	1	Address of Subroutine (Low Order Byte)
RELATIVE						
BCC BHI BNE		1	1	Op Code Address	1	Op Code
BCS BLE BPL	4	2	1	Op Code Address + 1	1	Branch Offset
BEQ BLS BRA BGE BLT BVC	4	3	0	Op Code Address + 2	1	Irrelevant Data (Note 1)
BGT BMI BVS		4	0	Branch Address	1	Irrelevant Data (Note 1)
BSR		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Branch Offset
		3	0	Return Address of Main Program	1	Irrelevant Data (Note 1)
	1 _	4	1	Stack Pointer	0	Return Address (Low Order Byte)
	8	5	;	Stack Pointer – 1	0	Return Address (High Order Byte)
		6	0	Stack Pointer – 2	1	Irrelevant Data (Note 1)
		7	0	Return Address of Main Program	;	Irrelevant Data (Note 1)
		1	0	Subroutine Address (Note 4)	;	
	L	8		Subroutine Address (Note 4)	<u> </u>	Irrelevant Data (Note 1)

## NOTES:


- If device which is addressed during this cycle uses VMA, then the Data Bus will go to the high-impedance three-state condition.
   Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus.
- 2. Data is ignored by the MPU.
- 3. For TST, VMA=0 and Operand data does not change.
- 4. MS Byte of Address Bus = MS Byte of Address of BSR instruction and LS Byte of Address Bus = LS Byte of Sub-Routine Address.

# **MECHANICAL DATA AND ORDERING INFORMATION**

# **ORDERING INFORMATION**

Package Type	Frequency MHz	Temperature	Order Number
Plastic	1.0	0°C to 70°C	MC6802P
P Suffix	1.0	-40°C to +85°C	MC6802CP
	1.5	0°C to 70°C	MC68A02P
	1.5	-40°C to +85°C	MC68A02CP
	2.0	0°C to 70°C	MC68B02P
Cerdip	1.0	0°C to 70°C	MC6802S
S Suffix	1.0	-40°C to +85°C	MC6802CS
	1.5	0°C to 70°C	MC68A02S
	1.5	-40°C to +85°C	MC68A02CS
	2.0	0°C to 70°C	MC68B02S

# PIN ASSIGNMENT



# MC6804J1

# Technical Summary

# 8-Bit Microcomputer Unit

MC6804J1 HMOS (high-density NMOS) microcomputer unit (MCU) is a member of the M6804 Family of serial processing microcomputers. This device displays all the versatility of an MCU whose design-ability to process 8-bit variables one bit at a time already makes it tremendously cost


This technical summary contains limited information on the MC6804J1. For detailed information, refer to the advanced information data sheet for the MC6804J1, MC6804J2, MC6804P2, and MC68704P2 8-bit microcomputers (MC6804J1/D) or to the M6804 MCU Manual (DLE404/D).

Major hardware and software features of the MC6804P2 MCU are:

- On-Chip Clock Generator
- Memory Mapped I/O
- Software Programmable 8-Bit Timer with 7-Bit Prescaler
- Single Instruction Memory Examine/ Change
- 30 Bytes of Data RAM

- True Bit Manipulation
- Bit Test and Branch Instruction
- 304 Bytes Self-Check ROM
- Conditional Branches
- Timer Pin is Software Programmable as Clock Input or Timer Output
- 504 Bytes of User Program Space ROM
- User Selectable Constant Current Pullup Devices available on LSTTL and Open-Drain Interface
- Mask Selectable Edge- or Level-Sensitive Interrupt Pin

# **BLOCK DIAGRAM**



This document contains information on a new product. Specifications and information herein are subject to change without notice.

# SIGNAL DESCRIPTION

# VCC AND VSS

Power is supplied to the microcomputer using these two pins. VCC is +5 volts ( $\pm\,0.5$  V) power, and VSS is ground.

## IRQ

This pin provides the capability for asynchronously applying an external interrupt to the microcomputer.

#### **EXTAL AND XTAL**

These pins provide control input for the on-chip clock oscillator circuit. A crystal, a resistor/capacitor combination, or an external signal is connected to these pins to provide a system clock. Selection is made by a manufacturing mask option. The different clock generator options are shown in Figure 1, along with crystal specifications.

## Internal Clock Options

The crystal oscillator start-up time is a function of many variables. To ensure rapid oscillator start-up, neither the crystal characteristics nor load capacitances should exceed recommendations. When using the on-board oscillator, the MCU should remain in a reset condition, with the RESET pin voltage below VIRES+, until the oscillator has stabilized at its operating frequency. See Figure 2 for resistor/capacitor oscillator options.

#### TIMER

The TIMER pin can be configured to operate in either the input or output mode. As input, this pin is connected to the prescaler input and serves as the timer clock. As output, the timer pin reflects the contents of the DOUT bit of the timer status/control register, the last time the TMZ bit was logic high.

#### RESET


The RESET pin is used to restart the processor to the beginning of a program. The program counter is loaded with the address of the restart vector. This should be a jump instruction to the first instruction of the main program. Together with the MDS pin, the RESET pin selects the operating mode of the MCU.

## MDS

The mode select (MDS) pin places the MCU into special operating modes. When this pin is logic high at the exit of the reset state, the decoded state of PA6 and PA7 is latched to determine the operating mode. This choice can be either the single-chip, self-check, or EPROM programming. However, if MDS is logic low at the end of the reset state, the single-chip operating mode is automatically selected. No external diodes, switches, transistors, etc. are required for single-chip mode selection.


# INPUT/OUTPUT LINES (PA4-PA7, PB0-PB7)


These 12 lines are arranged into one 4-bit port (A) and one 8-bit port (B). All lines are programmable as either



NOTE Keep crystal leads and circuit connections as short as possible


Figure 1. Clock Generator Options and Crystal Parameters





(a) TYPICAL FREQUENCY VS RESISTANCE

(b) TYPICAL FREQUENCY VARIATIONS @  $C_{I} = 15$  pF, 10 k $\Omega$ 



(c) TYPICAL FREQUENCY VARIATIONS @  $C_L = 50$  pF, 3 k $\Omega$ 

Figure 2. Typical Frequency Selection for Resistor/Capacitor Oscillator Options

inputs or outputs under software control of the data direction registers.

# **PROGRAMMING**

# INPUT/OUTPUT PROGRAMMING

There are 12 input/output pins. All pins of each port are programmable as inputs or outputs under the control of the data direction registers (DDR).

The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic one for output, or a logic zero for input, as shown in Figure 3. When the registers are programmed as outputs, the latched data is readable regardless of the logic levels at the output pin due to output loading.

All the I/O pins are LSTTL compatible as both inputs and outputs. In addition, both ports may use either or both of two manufacturing mask options; open drain output, or internal pull-up resistor for CMOS compatibility.


Any write to a port writes to all of its data bits even though the port DDR may be set to input. This can be used as a tool to initialize the data registers and avoid undefined outputs. However, care must be exercised when using read-modify-write instructions. The data read corresponds to the pin level if the DDR is an input or to the latched output data when the DDR is an output.

The 12 bidirectional lines may be configured by port to be the standard configuration (LSTTL), or either mask option; LSTTL/CMOS, or open drain. Port B outputs are LED compatible.

# Port Data Registers (\$00, \$01)

The port data registers are not initialized on reset. These registers should be initialized before changing the DDR bits to avoid undefined levels.

			Port A	(\$00)					
7	6	5	4	3	2	1	0		
				Х	Х	Х	Х		
	Port B (\$01)								
7	6	5	4	3	2	1	0		



DATA DIRECTION REGISTER BIT	OUTPUT Data Bit	OUTPUT State	INPUT To Mcu
1	0	0	0
1	1	1	1
0	X	HI-Z	PIN

<sup>\*</sup>For CMOS option transistor acts as resistor (approximately 40 kΩ) to VCC. For LSTTL/open-drain options transistor acts as low current clamping diode to VCC.

Figure 3. Typical I/O Port Circuitry

With regard to Port A only, the four LSB bits are unused. These bits are "don't care" (X) bits when written to but are always logic high when read.

# Port Data Direction Registers (\$04, \$05)

Port DDRs configure the port pins as either outputs or inputs. Each port pin can be programmed individually to be an input or an output. A zero in the pin's corresponding DDR bit programs it as an input; a logic one programs it as an output. On reset, all the DDRs are initialized to a logic zero state to put the ports in the input mode.

			Port A	(\$04)				
7	6	5	4	3	2	1	0	
				0	0	0	0	
7	Port B (\$05)							

With regard to Port A, the four LSB bits are cleared (logic zero) by reset. These bits must not be set (logic one).

# **MEMORY**

The MCU memory map (Figure 4) consists of 4352 bytes of addressable memory, I/O register locations, and four levels of stack space. This MCU has three separate memory spaces: program space, data space, and stack space.

The MCU is capable of addressing 4096 bytes of program space memory with its program counter and 256 bytes of data space memory with its instructions. Program space memory includes self-check ROM, program ROM, self-check and user program vectors, and reserved memory locations.

A non-accessible subroutine stack space RAM is provided. This stack space consists of a last-in-first-out (LIFO) register. This register is used with inherent addressing to stack the return address for subroutines and interrupts.

Indirect X and Y register locations \$80 and \$81 are generally used as pointers for such tasks as indirect addressing to data space locations. Short direct addressing allows access to the four data space addresses \$80-\$83 with single byte opcodes. The operations allowed are increment, decrement, load, and store. Data space locations \$82 and \$83 can be used for 8-bit counter locations.





Figure 4. Memory Map

# 3

# **REGISTERS**


# **ACCUMULATOR (A)**

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.



# **INDIRECT REGISTERS (X,Y)**

These two registers are used to maintain pointers to other memory locations in data space. They are used in the register-indirect addressing mode and can be accessed with the direct, indirect, short direct, or bit set/clear modes.



# PROGRAM COUNTER (PC)


The program counter is a 12-bit register that contains the address of the next byte to be fetched. The program counter is contained in low byte (PCL) and high nibble (PCH).



# FLAGS (C,Z)

The first flag, the carry (C) bit, is set on a carry or borrow out of the arithmetic logic unit (ALU). It is cleared if the arithmetic operation does not result in a carry or borrow. The C bit is also set to the value of the bit tested in a bit test instruction. It participates in the rotate left (ROLA) instruction, as well.

The second flag, the zero (Z) bit, is set if the result of the last arithmetic or logic operation was equal to zero. Otherwise, it is cleared. Bit test instructions do not affect the Z bit.



There are two sets of these flags. One set is for interrupt processing (interrupt mode flags). The other set is for normal operations (program mode flags). When an interrupt occurs, a context switch is made from the program flags to the interrupt flags. An RTI forces the context switch back. While in either mode, only the flags for that mode are available. A context switch does not affect the value of the C or Z bits. Both sets of flags are cleared by RESET.

# STACK

A last-in-first-out (LIFO) stack is incorporated in the MCU that eliminates the need for a stack pointer. This non-accessible subroutine stack space is implemented in separate RAM, 12 bits wide. Whenever a subroutine call or interrupt occurs, the contents of the PC are shifted into the top register of the stack. At the same time, the top register is shifted one level deeper. This happens to all registers, with the bottom register falling out of the stack.

Whenever a return from subroutine or interrupt occurs, the top register is shifted into the PC and all lower registers are shifted one level higher. The stack RAM is four levels deep. If the stack is pulled more than four times with no pushes, then the address that was stored in the bottom level of the stack is shifted into the PC.

# SELF CHECK

The MCU implements two forms of internal check: self check and ROM verify. Self check performs an extensive functional check of the MCU using a signature analysis technique. ROM verify uses a similar method to check the contents of program ROM.

Self-check mode is selected by holding the MDS and PA7 pins logic high and the PA6 pin logic low as RESET goes low to high. ROM verify mode is entered by holding MDS, PA7, and PA6 logic high as RESET\* goes low to high. Unimplemented program space ROM locations are also tested. Monitoring the self-check mode's stages for successful completion requires external circuitry, see M6804 MCU Manual (DLE404/D).

# RESET

#### RESET

All resets of the MC6804J1 are caused by the external reset input (RESET). A reset can be achieved by pulling the RESET pin to logic low for a minimum of 96 oscillator cycles.

During reset, a delay of 96 oscillator cycles is needed before allowing the RESET input to go high. If power is being applied, RESET must be held low long enough for the oscillator to stabilize and then provide the 96 clocks. Connecting a capacitor and resistor to the RESET input, as shown in Figure 5 below, typically provides sufficient delay.




Figure 5. Powerup RESET Delay Circuit

# INTERRUPT

The MCU can be interrupted by applying a logic low signal to the  $\overline{\mbox{IRO}}$  pin. However, a manufacturing mask option determines whether the falling edge or the actual low level of the  $\overline{\mbox{IRO}}$  pin is sensed to indicate an interrupt.

# **EDGE-SENSITIVE OPTION**

When the  $\overline{\text{IRQ}}$  pin is pulled low, the internal interrupt request latch is set. Prior to each instruction fetch, this interrupt request latch is tested. If its output is low, an interrupt sequence is initiated at the end of the current interruction, provided the interrupt mask is cleared. Figure 6 contains a flowchart that illustrates both the reset and interrupt sequences.

The interrupt sequence consists of one cycle during which:

The interrupt request latch is cleared;

The interrupt mode flags are selected;

The program counter (PC) is saved on the stack:

The interrupt mask is set; and

The IRQ vector jump address is loaded into the PC.

The IRQ vector jump address is \$FFC-\$FFD in the singlechip mode and \$FF8-\$FF9 in the self-check mode. The contents of these locations are not decoded as an address to which the PC should jump. Instead, they are decoded like any other EPROM program word. So, it is essential that the vector contents specify a JMP instruction in addition to the starting address of the interrupt service routine. If required, this routine should save the values of the accumulator and the X and Y registers, since these values are not stored on the stack.

Internal processing of the interrupt continues until a return from interrupt (RTI) instruction is processed. During RTI the interrupt mask is cleared and the program mode flags are selected. The next instruction of the program is then fetched and executed.

When the interrupt was initially detected and the interrupt sequence started, the interrupt request latch was cleared so that the next interrupt could be detected. These steps occurred even as the first interrupt was being serviced. However, even though the second interrupt edge set the interrupt request latch during the first interrupt's processing, the second interrupt's sequence can not begin until completion of the interrupt service routine for the first interrupt. Completion of an interrupt service routine is always accomplished using an RTI instruction to return to the main program. The interrupt mask, which is not directly available to the programmer, is cleared during the last cycle of the RTI instruction.

# LEVEL-SENSITIVE OPTION

Actual operation of the level-sensitive and edge-sensitive options are similar. However, the level-sensitive option does not have an interrupt request latch. Since there is no interrupt request latch, the logic level of the IRQ pin is checked to detect the interrupt. Also, in the interrupt sequence there is no need to clear the interrupt request latch. These differences are shown in Figure 6.




Figure 6. Reset and Interrupt Flowchart

# POWERUP AND TIMING

During the powerup sequence, the interrupt mask is closed. This precludes any false interrupts. The PC is also loaded with the appropriate restart vector (jump instruction).

To open the interrupt mask, the user should do a JSR to an initialization subroutine that ends with an RTI instead of an RTS. The RTI opens the interrupt mask. Typical  $\overline{RESET}$  and  $\overline{IRQ}$  processes and their relationship to the interrupt mask are shown in Figure 7.

Maximum interrupt response time is six machine cycles. This includes five cycles for the longest instruction plus one for stacking the PC and switching flags.

# **TIMER**

A block diagram of the MC6804J1 timer circuitry is shown in Figure 8. The timer logic in the MCU is comprised of a simple 8-bit counter called the timer counter. This counter is decremented by a 7-bit prescaler at a rate determined by the timer status/control register (TSCR).

# PRESCALER

The prescaler is a 7-bit counter used to extend the maximum interval of the overall timer. This counter is clocked by a signal from the TIMER pin or by the internal sync pulse. It divides the frequency received by some factor




Figure 7. Interrupt Mask

3-286






Figure 8. Timer Block Diagram

to create the prescaler output. The factor by which the TIMER pin signal is divided is called the prescaler tap. The value of this tap is selected by three bits of the TSCR (PS0-PS2). These bits control the division of the prescaler input within the range of divide-by-2<sup>0</sup>, to divide-by-2<sup>7</sup>.

# **TIMER COUNTER**

The timer counter, which may be read or loaded under program control, is decremented from a maximum value of 256 toward zero by the prescaler output. Both are decremented on rising clock edges.

The prescaler register and timer count register are readable and writeable. A write to either one will take precedence over the normal counter function. For example, if a value is written to the timer count register, and this write and a decrement-to-zero occur at the same time, the write takes precedence. TSCR bit one (TMZ) is not set until the next time time out.

# TIMER PIN

The TIMER pin may be programmed as either an input or an output. Its status depends on the value of TSCR bit 5 (TOUT). This relationship is shown in the TIMER pin status section of Figure 8. The frequency of the internal clock applied to the TIMER pin must be less than tbyte, which is (f<sub>0SC</sub>/48).

# **TIMER INPUT MODE**

In the timer input mode, TOUT is logic zero and the TIMER pin is connected directly to prescaler input. So, the prescaler is clocked by the signal from the TIMER pin. The prescaler divides the TIMER pin clock input by the prescaler tap. The prescaler output then clocks the 8-bit timer count register. When this register is decremented to zero, it sets TSCR bit one (TMZ). This TMZ bit can be tested under program control.

### TIMER OUTPUT MODE

In the output mode, the TIMER pin is output. TOUT is a logic one. The prescaler is clocked by the internal sync pulse. This pulse is a divide-by-48 of the internal oscillator ( $f_{\rm OSC}/48$ ). From this point on, operation is similar to that described for the input mode. However, in the output mode, once the prescaler decrements the timer counter to zero, the high TMZ bit state is used to latch the data at TSCR bit 4 (DOUT), onto the TIMER pin.

# NOTE

TMZ is normally set to logic one when TCR decrements to zero and the timer times out. However, it may be set by a write of \$00 to the timer counter or by a write to bit 7 of TSCR.

# **TIMER COUNT REGISTER (\$FE)**

The timer count register reflects the current count in the internal 8-bit counter. The register is the timer counter and can be read or written.

7							0
MSB							LSB
RESET:	1	1	1	1	1	1	1

# TIMER STATUS/CONTROL REGISTER (TSCR) (\$09)

7	6	5	4	3	2	1	0
TMZ	_	TOUT	DOUT	PSI	PS2	PS1	PS0
RESET:	0	0	0	Ω	0	n	n

TMZ — Timer Zero

- 1 = Timer count register has decremented to zero since the last time the TMZ bit was read.
- 0 = This bit is cleared by a read of the TSCR if TMZ is read as logic one.

Bit 6

Not used by this register.

TOUT — Timer Output

- 1 = Output mode is selected for the timer.
- 0 = Input mode is selected for the timer.

DOUT — Data Output

Latched data at this bit is sent to the TIMER pin when both the TMZ and TOUT bits are logic high.

PSI — Prescaler Initialization

- 1 = Prescaler begins to decrement.
- 0 = Prescaler is initialized and counting is inhibited.

PS0-PS2

These bits are used to select the prescaler tap. The coding of the bits is shown below:


PS2	PS1	PS0	Divide By
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

It is recommended that MVI or loading and storing instructions be used when changing bit values in the TSCR. Read-modify-write instructions can cause the TMZ to assume an unexpected state.

During reset, the TSCR is set to all zeroes; the TIMER pin is in the high impedance input mode; and DOUT LATCH is forced to a logic high. At the same time, PSO-PS2 coding sets the prescaler tap at divide-by-one, and bit 3 initializes the prescaler.

# TIMER PRESCALER REGISTER (\$FD)

The timer prescaler register reflects the current count of the 7-bit prescaler. This register is the prescaler counter and can be read or written.



# INSTRUCTION SET

The MCU has a set of 42 basic instructions. They can be divided into five different types: register/memory, readmodify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type.

## REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is the accumulator; the other is obtained from memory using one of the addressing modes. Refer to the following list of instructions.

Function	Mnemonic
Load A from Memory	LDA
Load XP from Memory	LDX
Load YP from Memory	LDY
Store A in Memory	STA
Add to A	ADD
Subtract from A	SUB
AND Memory to A	AND
Transfer A to XP	TAX
Transfer A to YP	TAY
Transfer YP to A	TYA
Transfer XP to A	TPA
Clear A	CLRA
Clear XP	CLRX
Clear YP	CLRY
Arithmetic Compare with Memory	CMP
Move Immediate Value to Memory	MVI
Arithmetic Left Shift of A	ASLA
Complement A	COMA
Rotate A Left and Carry	ROLA

# **READ-MODIFY-WRITE INSTRUCTIONS**

These instructions read a memory location or a register, modify or test its contents, and write the modified

value back to memory or to the register. All INC and DEC forms along with all bit manipulation instructions use this method. Refer to the following list of instructions.

Function	Mnemonic
Increment Memory Location	INC
Increment A	INCA
Increment XP	INCX
Increment YP	INCY
Decrement Memory Location	DEC
Decrement A	DECA
Decrement XP	DECX
Decrement YP	DECY

## **BRANCH INSTRUCTIONS**

This set of instructions branches if a particular condition is met; otherwise, no operation is performed. Branch instructions are two byte instructions. Refer to the following list of instructions.

Function	Mnemonic
Branch if Carry Clear	BCC
Branch if Higher or Same	(BHS)
Branch if Carry Set	BCS
Branch if Lower	(BLO)
Branch if Not Equal	BNE
Branch if Equal	BEQ

# BIT MANIPULATION INSTRUCTIONS

The MCU is capable of setting or clearing any bit which resides in the 256 bytes of data space, where all port registers, port DDRs, timer, timer control, and on-chip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear, and bit test and branch functions are all implemented with a single instruction. For the test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition code register. Refer to the following list of instructions.

Function	Mnemonic
Branch If Bit n is Set	BRSET n(n = 0 7)
Branch If Bit n is Clear	BRCLR n(n = 0 7)
Set Bit n	BSET n(n = 0 7)
Clear Bit n	BCLR n(n = 0 7)

# CONTROL INSTRUCTIONS

These instructions are used to control processor operation during program execution. The jump conditional

(JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to the following list of instructions.

Function	Mnemonic
Return from Subroutine	RTS
Return from Interrupt	RTI
No Operation	NOP
Jump to Subroutine	JSR
Jump Unconditional	JMP

#### IMPLIED INSTRUCTIONS

Since the accumulator and all other registers are located in RAM, many implied instructions exist. Some of the instructions recognized and translated by the assembler are shown below:

Mnemonic	Becomes	Mnemonic	Becomes
ASLA	ADD \$FF	INCX	INC \$80
BHS	BCC	INCY	INC \$81
BLO	BCS	LDXI	MVI \$80 DATA
CLRA	SUB \$FF	LDYI	MVI \$81 DATA
CLRX	MVI \$80 #0	NOP	BEQ (PC) +1
CLRY	MVI \$81 #0	TAX	STA \$80
DECA	DEC \$FF	TAY	STA \$81
DECX	DEC \$80	TXA	LDA \$80
DECY	DEC \$81	TYA	LDA \$81
INCA	INC \$FF		

Some examples of valuable instructions not specifically recognized by the assembler are shown below:

Mnemonic	Meaning
BCLR 7,\$FF	Ensures A is plus
BSET 7, \$FF	Ensures A is minus
BRCLR 7, \$FF	Branch if A is plus
BRSET 7, \$FF	Branch if A is minus
BRCLR 7, \$80	Branch if X is plus (BXPL)
BRSET 7, \$80	Branch if X is minus (BXMI)
BRCLR 7, \$81	Branch if Y is plus (BYPL)
BRSET 7, \$81	Branch if Y is minus (BYMI)

## **OPCODE MAP**

Table 1 is a listing of all the instruction set opcodes applicable to the MC6804J1 MCU.

# **ADDRESSING MODES**

The MCU has nine different addressing modes to provide the programmer with an opportunity to optimize the code for all situations. It deals with objects in three different address spaces: program space, data space, and

stack space. The term "effective address" (EA) is used in describing the various addressing modes. Effective address is defined as the address from which the argument for an instruction is fetched or stored.

# **IMMEDIATE**

In the immediate addressing mode, the operand is located in program ROM. It is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants that do not change during program execution, such as a constant used to initialize a loop counter.

#### DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the 256 bytes of data space with a single twobyte instruction.

# SHORT DIRECT

In the short direct addressing mode, the MCU has four locations in data space RAM it can use, (\$80, \$81, \$82, and \$83). The opcode determines the data space RAM location, and the instruction is only one byte. Short direct addressing is a subset of the direct addressing mode. The X and Y registers are at locations \$80 and \$81, respectively.

# **EXTENDED**

In the extended addressing mode, the effective address of the argument is obtained by concatenating the four least-significant bits of the opcode with the byte following the opcode to form a 12-bit address. Instructions using the extended addressing mode, such as JMP or JSR, are capable of branching anywhere in program space. An extended addressing mode instruction is two bytes long.

# RELATIVE

The relative addressing mode is only used in conditional branch instructions. In relative addressing, the contents of the 8-bit signed byte (the offset) following the opcode is added to the PC if, and only if, the branch conditions are true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from -15 to +16 from the opcode address. The programmer need not calculate the offset when using the Motorola assembler, since it calculates the proper offset and checks to see that it is within the span of the branch.

# BIT SET/CLEAR

In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode. The byte following the opcode specifies the direct addressing of the byte in which the specified bit is to be set or cleared. Thus, any bit in the 256 locations of data space memory that can be written to can be set or cleared with a single two-byte instruction.



Table 1. Opcode Map

				Branch Ins	structions				Re Re	gister/Memo ad/Modify/V	ry, Control, a frite Instruction	nd ons	Bit Man Instru		Register/M Read/Mod	emory and dify/Write	
Low	0	0001	2 0010	3 0011	4 0100	5 0101	6	7	1900	9	. 1010	B 1011	C 1100	D 1101	E 1110	F 1111	Hi
0	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC 1 REL	BCS 1 REL	BCS 1 REL	JSRn 2 EXT	JMPn 2 EXT	•	MVI 3 IMM	BRCLR0	BCLR0 2 BSC	LDA 1 RIND	LDA 1 R-IND	0 0000
1 0001	BNE REL	BNE 1 REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS 1 REL	BCS 1 REL	JSRn 2 EXT	JMPn 2 EXT	•	•	BRCLR1 3 B T B	BCLR1 2 BSC	STA:	STA 1 RIND	1 0001
2	BNE REL	BNE REL	BEQ PEL	BEQ REL	BCC REL	BCC REL	BCS REL	BCS 1 REL	JSRn 2 EXT	JMPn 2 EXT	•	RTI - 1 INH	BRCLR2 BTB	BCLR2 2 BSC	ADD 1 RIND	ADD 1 R-IND	2 · 0010
3 0011	BNE 1 REL	BNE REL	BEQ REL	BEQ REL	BCC 1 REL	BCC 1 REL	BCS 1 REL	BCS 1 REL	JSRn 2 EXT	JMPn 2 EXT	•	RTS	BRCLR3	BCLR3 2 BSC	SUB 1 RIND	SUB 1 RIND	3
4 0100	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS 1 REL	BCS 1 REL	JSRn 2 EXT	JMPn 2 EXT	•	COMA	BRCLR4	BCLR4 BSC	CMP 1 RIND	CMP	<b>4</b> 0100
5 0101	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS 1 REL	BCS 1 REL	JSRn 2 EXT	JMPn 2 EXT	•	ROLA	BRCLR5	BCLR5 BSC	4 AND 1 RIND	4 AND 1 R-IND	5 0101
6	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS 1 REL	BCS 1 REL	JSRn 2 EXT	JMPn 2 EXT	•	٠	BRCLR6	BCLR6 BSC	INC 1 RIND	INC I RIND	6 0110
7 0111	BNE 1 REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS REL	BCS 1 REL	JSRn 2 EXT	JMPn 2 EXT	•	•	BRCLR7	BCLR7 BSC	DEC R IND	DEC 1 R-IND	7 0111
8 1000	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS REL	BCS 1 REL	JSRn 2 EXT	JMPn 2 EXT	INC SD	DEC SD	BRSETO	BSET0 BSC	LDA :	LDA DIR	8 1000
9	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS	BCS 1 REL	JSRn 2 EXT	JMPn 2 EXT	INC SD	DEC SD	5 BRSET1 3 8 T B	BSET1 BSC	#	STA DIR	9
A 1010	BNE REL	BNE REL	BEQ 1 REL	BEQ REL	BCC NEL	BCC REL	BCS REL	BCS 1 REL	JSRn 2 EXT	JMPn 2 EXT	INC so	DEC S D	BRSET2	BSET2 BSC	4 ADD	ADD DIR	A 1010
- B 1011	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS REL	BCS REL	JSRn Z EXT	JMPn 2 EXT	INC SD	DEC S D	5 BRSET3 3 8 T 8	BSET3 BSC	SUB	SUB DIR	B 1011
C 1100	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS	BCS PEL	JSRn 2 EXT	JMPn 2 EXT	LDA SD	STA SD	BRSET4	BSET4 BSC	CMP IMM	CMP DIR	C 1100
D 1101	BNE REL	BNE REL	BEQ 1 REL	BEQ REL	BCC 1 REL	BCC REL	BCS 1 REL	BCS 1 REL	JSRn 2 EXT	JMPn 2 EXT	LDA SD	STA SD	BRSET5	BSET5 BSC	4 AND 2 IMM	AND DIR	D 1101
E 1110	BNE REL	BNE REL	BEQ 1 REL	BEQ REL	BCC 1 REL	BCC REL	BCS 1 REL	BCS 1 REL	JRSn 2 EXT	JMPn 2 EXT	LDA S D	STA SD	5 BRSET6 3 B T B	BSET6 BSC	#	INC DIR	E 1110
F 1111	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS 1 REL	BCS 1 REL	JSRn EXT	JMPn 2 EXT	LDA SD	STA SD	5 BRSET7 3 B T B	BSET7 2 BSC	#	DEC 2 DIR	F.

Inherent

S-D Short Direct

Bit Test and Branch

IMM Immediate


DIR Direct

EXT Extended Relative

BSC Bit Set/Clear R-IND Register Indirect

Indicates Instruction Reserved for Future Use

Indicates Illegal Instruction



MC6804J1

#### CAUTION

The corresponding DDRs for ports A and B are write only registers (registers at \$04 and \$05). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write functions, they cannot be used to set or clear a DDR bit; all "unaffected" bits would be set. Write all DDR bits in a port using a single-store instruction.

# **BIT TEST AND BRANCH**

The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit that is to be tested and its condition (set or clear) is included in the opcode. The data space address of the byte to be tested is in the single byte immediately following the opcode byte. The third byte is sign extended to 12 bits and becomes the offset added to the PC if the condition is true. This single three-byte instruction allows the program to branch based on the condition of any readable bit in the 256 locations of data space. The span of branching is from -125 to +130 from the opcode address. The state of the tested bit is also transferred to the carry flag.

# REGISTER-INDIRECT

In the register-indirect addressing mode, the operand is at the address in data space pointed to by the contents of one of the indirect registers, X or Y. The particular indirect register is selected by bit 4 of the opcode. Bit 4 decodes into an address that represents the register, \$80 or \$81. A register-indirect instruction is one byte long.

# INHERENT

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. These instructions are one byte long.

# **ELECTRICAL SPECIFICATIONS**

## **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	V
Input Voltage	Vin	-0.3  to  +7.0	V
Operating Temperature Range (Comm.)	TA	0 to 70	°C
Operating Temperature Range (Ind.)	TA	-40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C
Junction Temperature	TJ	150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. For proper operation it is recommended that Vin and Vout be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$ . Reliability of operation is enhanced if unused inputs except EXTAL are connected to an appropriate logic voltage level (e.g., either VSS or VCC).

# THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance	θЈД	70	°C/W

# **POWER CONSIDERATIONS**

The average chip-junction temperature, T<sub>J</sub>, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \cdot \theta_{JA}) \tag{1}$$

where: Ambient Temperature, °C  $T_A$ = Package Thermal Resistance,  $\theta_{JA}$ Junction-to-Ambient, °C/W

 $P_D$ 

= P<sub>INT</sub>+P<sub>PORT</sub> = I<sub>CC</sub> × V<sub>CC</sub>, Watts — Chip Internal Power = Port Power Dissipation, PINT

PPORT

Watts - User Determined

For most applications PPORT<PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

$$P_D = K \div (T_J + 273^{\circ}C)$$
 (2)  
Solving equations (1) and (2) for K gives:

 $K = P_D \cdot (T_A + 273^{\circ}C) + \theta_{JA} \cdot P_D^2$ 

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring PD (at equilibrium) for a known TA. Using this value of K, the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.

# **ELECTRICAL CHARACTERISTICS**

(V<sub>CC</sub> =  $\pm$  5.0 Vdc  $\pm$  0.5 Vdc, V<sub>SS</sub> = GND, T<sub>A</sub> = 0°C to 70°C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Internal Power Dissipation — No Port Loading	PINT	_	120	165	mW
Input High Voltage	VIH	2.0	_	Vcc	V
Input Low Voltage	V <sub>IL</sub>	-0.3	_	0.8	V
Input Capacitance	C <sub>in</sub>	_	10	_	pF
Input Current (IRQ, RESET)	lin	_	2	20	μА

# **SWITCHING CHARACTERISTICS**

(V<sub>CC</sub> = +5.0 Vdc  $\pm 0.5$  Vdc, V<sub>SS</sub> = GND, T<sub>A</sub> = 0°C to 70°C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Oscillator Frequency	f <sub>osc</sub>	4.0		11.0	MHz
Bit Time	<sup>t</sup> bit	0.364	_	1.0	μs
Byte Cycle Time	t <sub>byte</sub>	4.36		12.0	μs
IRQ and TIMER Pulse Width	tWL, tWH	2×t <sub>byte</sub>	_	_	_
RESET Pulse Width	tRWL	2×t <sub>byte</sub>	_		-
RESET Delay Time (External Capacitance = 1.0 μF)	tRHL	100	_	_	ms




Figure 12. Clock Generator Timing Diagram

# PORT DC ELECTRICAL CHARACTERISTICS

(V<sub>CC</sub> = +5.0 Vdc  $\pm 0.5$  Vdc, V<sub>SS</sub> = GND, T<sub>A</sub> = 0°C to 70°C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Ports	A and Timer (Stand	dard)			
Output Low Voltage, I <sub>Load</sub> = 0.4 mA	V <sub>OL</sub>	_		0.5	V
Output High Voltage, $I_{Load} = -50 \mu A$	V <sub>OH</sub>	2.3	_		V
Input High Voltage	VIH	2.0	_	V <sub>CC</sub>	V
Input Low Voltage	VIL	-0.3		0.8	V
Hi-Z State Input Current	ITSI	_	4	40	μА
	Port A (Open Drain)				
Output Low Voltage, I <sub>Load</sub> = 0.4 mA	VOL	_	_	0.5	V
Input High Voltage	VIH	2.0		Vcc	V
Input Low Voltage	VIL	-0.3	_	0.8	V
Hi-Z State Input Current	ITSI	_	4	40	μА
Open Drain Leakage (V <sub>out</sub> =V <sub>CC</sub> )	ILOD	_	4	40	μА
	Port A (CMOS Drive	<u>'</u>			
Output Low Voltage, ILoad = 0.4 mA (Sink)	V <sub>OL</sub>			0.5	V
Output High Voltage, I <sub>Load</sub> = -10 μA	Vон	V <sub>CC</sub> – 1.0			v
Output High Voltage, I <sub>Load</sub> = -50 μA	Voн	2.3		_	V
Input High Voltage, $I_{Load} = -300 \mu A Max$	VIH	2.0	_	Vcc	V
Input Low Voltage, I <sub>Load</sub> = -300 μA Max	V <sub>IL</sub>	-0.3	_	0.8	V
Hi-Z State Input Current (V <sub>in</sub> = 0.4 V to V <sub>CC</sub> )	ITSI	_	_	-300	μΑ
	Port B (Standard)				
Output Low Voltage, I <sub>Load</sub> = 1.0 mA	VOL	_		0.5	V
Output Low Voltage,ILoad = 10 mA (Sink)	VOL	_		1.5	V
Output High Voltage, I <sub>Load</sub> = -100 μA	Voн	2.3		_	V
Input High Voltage	VIH	2.0	_	Vcc	V
Input Low Voltage	VIL	-0.3	_	0.8	V
Hi-Z State Input Current	ITSI	_	8	80	μА
	Port B (Open Drain)			<u></u>	
Output Low Voltage, I <sub>Load</sub> = 1.0 mA	VOL	_		0.5	V
Output Low Voltage, I <sub>Load</sub> = 10 mA (Sink)	V <sub>OL</sub>			1.5	V
Input High Voltage	VIH	2.0		Vcc	V
Input Low Voltage	VIL	-0.3		0.8	V
Hi-Z State Input Current	l <sub>TSI</sub>	_	8	80	μА
Open Drain Leakage (V <sub>out</sub> = V <sub>CC</sub> )	lod	_	8	80	μА
	Port B (CMOS Drive			.L	
Output Low Voltage, I <sub>Load</sub> = 1.0 mA	VOL		-	0.5	V
Output High Voltage, I <sub>Load</sub> = 10 mA (Sink)	VOL	_		1.5	V
Output High Voltage, I <sub>Load</sub> = -10 μA	VOH	V <sub>CC</sub> - 1.0	_	_	V
Output High Voltage, I <sub>Load</sub> = -100 μA	VOH	2.3		_	V
Input High Voltage, I <sub>Load</sub> = -300 μA Max	VIH	2.0		Vcc	V
Input Low Voltage, I <sub>Load</sub> = -300 μA Max	VIL	-0.3	_	0.8	V
Hi-Z State Input Current (V <sub>in</sub> = 0.4 V to V <sub>CC</sub> )	ITSI	_	_	-300	μА
	3 (Low Current Clan	ping Diode*)	V	1	1 2 2 2 2
Input High Current V <sub>IH</sub> =V <sub>CC</sub> +1.0 V	hн		-	100	μА
Input Low Current V <sub>IL</sub> = 0.8 V	IIL	_		-4.0	μА

<sup>\*</sup>Denotes not tested unless specified on ordering form.




Figure 13. Typical VOL vs IOL for Port A and TIMER




Figure 14. Typical VOH vs IOH for Port A and TIMER




Figure 15. Typical V<sub>OH</sub> vs I<sub>OH</sub> for Port A with CMOS Pullups




Figure 16. Typical VOL vs IOL for Port B




Figure 17. Typical VOH vs IOH for Port B




Figure 18. Typical VOH vs IOH for Port B with CMOS Pullups

#### ORDERING INFORMATION

The following information is required when ordering a custom MCU. The information may be transmitted to Motorola using the following media:

MDOS<sup>®</sup>, disk file MS<sup>®</sup>-DOS/PC-DOS disk file (360K) EPROM(s) 2516, 2716, 2532, 2732

To initiate a ROM pattern for the MCU, it is necessary to first contact the local field service office, sales person, or Motorola representative.

#### FLEXIBLE DISKS

Several types of flexible disks (MDOS or MS-DOS/PC-DOS disk file) may be submitted for pattern generation. They should be programmed with the customer program, using positive logic sense for address and data. The diskette should be clearly labeled with the customer's name, date, project or product name, and the filename containing the pattern.

In addition to the program pattern, a file containing the program source code listing can be included. This data will be kept confidential and used to expedite the process in case of any difficulty with the pattern file.

# **MDOS Disk File**

MDOS is Motorola's Disk Operating System available on the EXORciser® development system. The disk media submitted must be a single-sided, single-density, 8-inch MDOS compatible floppy diskette. The diskette must contain the minimum set of MDOS system files in addition to the pattern file.

The .LO output of the M6804 cross assembler should be furnished. In addition, the file must be produced using the ROLLOUT command, so that it contains the absolute image of the M6804 memory. It is necessary to include the entire memory image of both program and data space. All unused bytes, including those in the user space, must be set to logic zero.

# MS-DOS/PC-DOS Disk File

MS-DOS is Microsoft's Disk Operating System. PC-DOS is IBM®'s Personal Computer Disk Operating System. Disk media submitted must be standard density (360K), double-sided 5 1/4 inch compatible floppy diskette. The diskette must contain the object file code in Motorola's S-record format. The S-record format is a character-based object file format generated by M6804 cross assemblers and linkers on IBM PC style machines.

#### **EPROMS**

Four K of EPROM are necessary to contain the entire MC6804J1 program. Two 2516 or 2716 type EPROMs or a single 2532 or 2732 type EPROM can be submitted for pattern generation. The EPROM is programmed with the customer program using positive logic sense for address and data. Submissions on two EPROMs must be clearly marked. All unused bytes, including the user's space, must be set to zero.

If the MC6804J1 MCU ROM pattern is submitted on one 2532 or 2732 EPROM, or on two 2516 or 2716 type EPROMs, memory map addressing is one-for-one. The data space ROM runs from EPROM address \$018 to \$05F and program space ROM runs from EPROM address \$E00 to \$FF7, with vectors from \$FFC to \$FFF.

For shipment to Motorola, EPROMs should be placed in a conductive IC carrier and packed securely. Styrofoam is not acceptable for shipment.

# **Verification Media**

All original pattern media, EPROMs or floppy disks, are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked and the verification form should be completed, signed, and returned to Motorola. The signed verification form constitutes the contractual agreement for the creation of the customer mask. To aid in the verification process, Motorola will program customer supplied blank EPROM(s) or DOS disks from the data file used to create the custom mask.

#### **ROM Verification Units (RVUs)**

Ten MCUs containing the customers ROM pattern will be sent for program verification. These units will have been made using the custom mask, but are for the purpose of ROM verification only. For expediency, the MCUs are unmarked, packaged in ceramic, and tested with five volts at room temperature. These RVUs are free with the minimum order quantity, but are not production parts. These RVUs are not guaranteed by Motorola Quality Assurance.

# **Ordering Information**

The following table provides generic information pertaining to the package type and temperature for the MC6804J1. This MCU device is available in the 20-pin dual-in-line (DIP) package.

# Generic Information

Package Type	Temperature	Order Number
Plastic (P Suffix)		MC6804J1P MC6804J1CP

MDOS is a trademark of Motorola Inc.
MS-DOS is a trademark of Microsoft, Inc.
EXORciser is a registered trademark of Motorola Inc.
IBM is a registered trademark of International Business Machines Corporation.

# **MECHANICAL DATA**

# PIN ASSIGNMENTS

v <sub>ss</sub> [	1 ●	20	RESE
IRQ [	2	19	PA7
v <sub>CC</sub> [	3	18	PA6
EXTAL [	4	17	PA5
XTAL [	5	16	PA4
MDS [	6	15	<b>P</b> B7
TIMER [	7	14	<b>]</b> ₽B6
PB0 [	8	13	PB5
PB1 [	9	12	рв4
PB2 [	10	11	<b>PB</b> 3



# Technical Summary 8-Bit Microcomputer Unit

MC6804J2 HMOS (high-density NMOS) microcomputer unit (MCU) is a member of the M6804 Family of serial processing microcomputers. This device displays all the versatility of an MCU whose design-ability to process 8-bit variables one bit at a time already makes it tremendously cost

This technical summary contains limited information on the MC6804J2. For detailed information, refer to the advanced information data sheet for the MC6804J1, MC6804J2, MC6804P2, and MC68704P2 8-bit microcomputers (MC6804J1/D) or to the M6804 MCU Manual (DLE404/D).

User Selectable Output Drive Options, LSTTL, LSTTL/CMOS, and Open-Drain Interface Ports


Major hardware and software features of the MC6804J2 MCU are:

Mask Selectable Edge- or Level-Sensitive Interrupt Pin

- On-Chip Clock Generator
- Memory Mapped I/O
- Software Programmable 8-Bit Timer with 7-Bit Prescaler
- Single Instruction Memory Examine/ Change
- 30 Bytes of Data RAM

- True Bit Manipulation
- Bit Test and Branch Instruction
- 304 Bytes Self-Check ROM
- Conditional Branches
- Timer Pin is Software Programmable as Clock Input or Timer Output
- 1000 Bytes of User Program Space ROM

# **BLOCK DIAGRAM**



This document contains information on a new product. Specifications and information herein are subject to change without notice.

# SIGNAL DESCRIPTION

# VCC AND VSS

Power is supplied to the microcomputer using these two pins. VCC is +5 volts ( $\pm 0.5$  V) power, and VSS is ground.

#### IRQ

This pin provides the capability for asynchronously applying an external interrupt to the microcomputer.

#### **EXTAL AND XTAL**

These pins provide control input for the on-chip clock oscillator circuit. A crystal, a resistor/capacitor combination, or an external signal is connected to these pins to provide a system clock. Selection is made by a manufacturing mask option. The different clock generator options are shown in Figure 1, along with crystal specifications.

# **Internal Clock Options**

The crystal oscillator start-up time is a function of many variables. To ensure rapid oscillator start-up, neither the crystal characteristics nor load capacitances should exceed recommendations. When using the on-board oscillator, the MCU should remain in a reset condition, with the RESET pin voltage below VIRES+, until the oscillator has stabilized at its operating frequency. See Figure 2 for resistor/capacitor oscillator options.

## TIMER

The TIMER pin can be configured to operate in either the input or output mode. As input, this pin is connected to the prescaler input and serves as the timer clock. As output, the timer pin reflects the contents of the DOUT bit of the timer status/control register, the last time the TMZ bit was logic high.

### RESET


The  $\overline{\text{RESET}}$  pin is used to restart the processor to the beginning of a program. The program counter is loaded with the address of the restart vector. This should be a jump instruction to the first instruction of the main program. Together with the MDS pin, the  $\overline{\text{RESET}}$  pin selects the operating mode of the MCU.


#### MDS


The mode select (MDS) pin places the MCU into special operating modes. When this pin is logic high at the exit of the reset state, the decoded state of PA6 and PA7 is latched to determine the operating mode. This choice can be either the single-chip, self-check, or EPROM programming. However, if MDS is logic low at the end of the reset state, the single-chip operating mode is automatically selected. No external diodes, switches, transistors, etc. are required for single-chip mode selection.

# INPUT/OUTPUT LINES (PA4-PA7, PB0-PB7)

These 12 lines are arranged into one 4-bit port (A) and one 8-bit port (B). All lines are programmable as either








PIEZOELECTRIC CERAMIC RESONATORS MAY BE SUBSTITUTED FOR THE CRYSTAL. FOLLOW MANUFACTURER'S CERAMIC RESONATOR SPECIFICATIONS.

XTAL MCU EXTAL (CRYSTAL MASK OPTION)

NOTE: Keep crystal leads and circuit connections as short as possible

Figure 1. Clock Generator Options and Crystal Parameters



(c) TYPICAL FREQUENCY VARIATIONS @  $C_L = 50$  pF, 3 k $\Omega$ 

VCC, SUPPLY VOLTAGE (V)

Figure 2. Typical Frequency Selection for Resistor/Capacitor Oscillator Options

inputs or outputs under software control of the data direction registers.

# **PROGRAMMING**

# INPUT/OUTPUT PROGRAMMING

There are 12 input/output pins. All pins of each port are programmable as inputs or outputs under the control of the data direction registers (DDR).

The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic one for output, or a logic zero for input, as shown in Figure 3. When the registers are programmed as outputs, the latched data is readable regardless of the logic levels at the output pin due to output loading.

All the I/O pins are LSTTL compatible as both inputs and outputs. In addition, both ports may use either or both of two manufacturing mask options; open drain output, or internal pull-up resistor for CMOS compatibility.

Any write to a port writes to all of its data bits even though the port DDR may be set to input. This can be


used as a tool to initialize the data registers and avoid undefined outputs. However, care must be exercised when using read-modify-write instructions. The data read corresponds to the pin level if the DDR is an input or to the latched output data when the DDR is an output.

The 12 bidirectional lines may be configured by port to be the standard configuration (LSTTL), or either mask option; LSTTL/CMOS, or open drain. Port B outputs are LED compatible.

# Port Data Registers (\$00, \$01)

The port data registers are not initialized on reset. These registers should be initialized before changing the DDR bits to avoid undefined levels.

			Port A	(\$00)			
7	6	5	4	3	2	1	0
				Х	Х	Х	Х
	Port B (\$01)						
7	6	5	4	3	2	1	0
			Ī				
L		L				L	



<sup>\*</sup>For CMOS option transistor acts as resistor (approximately 40 kΩ) to VCC. For LSTTL/open-drain options transistor acts as low current clamping diode to VCC.

Figure 3. Typical I/O Port Circuitry

. With regard to Port A only, the four LSB bits are unused. These bits are "don't care" (X) bits when written to but are always logic high when read.

# Port Data Direction Registers (\$04, \$05)

Port DDRs configure the port pins as either outputs or inputs. Each port pin can be programmed individually to be an input or an output. A zero in the pin's corresponding DDR bit programs it as an input; a logic one programs it as an output. On reset, all the DDRs are initialized to a logic zero state to put the ports in the input mode.

Port A (\$04)							
7	6	5	4	3	2	1	0
				0	0	0	0
Port B (\$05)							
7	6	5	4	3	2	1	0
7	6	5	4	3	2	1	
			١				

With regard to Port A only, the four LSB bits are cleared (logic zero) by reset. These bits must not be set (logic one).


# **MEMORY**


The MCU memory map (Figure 4) consists of 4352 bytes of addressable memory, I/O register locations, and four levels of stack space. This MCU has three separate memory spaces: program space, data space, and stack space.

The MCU is capable of addressing 4096 bytes of program space memory with its program counter and 256 bytes of data space memory with its instructions. Program space memory includes self-check ROM, program ROM, self-check and user program vectors, and reserved memory locations.

A non-accessible subroutine stack space RAM is provided. This stack space consists of a last-in-first-out (LIFO) register. This register is used with inherent addressing to stack the return address for subroutines.

Indirect X and Y register locations \$80 and \$81 are generally used as pointers for such tasks as indirect addressing to data space locations. Short direct addressing allows access to the four data space addresses \$80-\$83 with single-byte opcodes. The operations allowed are increment, decrement, load, and store. Data space locations \$82 and \$83 can be used for 8-bit counter locations.






LEVEL 1	
LEVEL 2	
LEVEL 3	
LEVEL 4	
(LIFO)	

Figure 4. Memory Map

### REGISTERS


#### ACCUMULATOR (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.



# **INDIRECT REGISTERS (X,Y)**

These two registers are used to maintain pointers to other memory locations in data space. They are used in the register-indirect addressing mode and can be accessed with the direct, indirect, short direct, or bit set/clear modes.



# PROGRAM COUNTER (PC)

The program counter is a 12-bit register that contains the address of the next byte to be fetched. The program counter is contained in low byte (PCL) and high nibble (PCH).



# FLAGS (C.Z)

The first flag, the carry (C) bit, is set on a carry or borrow out of the arithmetic logic unit (ALU). It is cleared if the arithmetic operation does not result in a carry or borrow. The C bit is also set to the value of the bit tested in a bit test instruction. It participates in the rotate left (ROLA) instruction, as well.

The second flag, the zero (Z) bit, is set if the result of the last arithmetic or logic operation was equal to zero. Otherwise, it is cleared. Bit test instructions do not affect the Z bit.



There are two sets of these flags. One set is for interrupt processing (interrupt mode flags). The other set is for normal operations (program mode flags). When an interrupt occurs, a context switch is made from the program flags to the interrupt flags. An RTI forces the context switch back. While in either mode, only the flags for that mode are available. A context switch does not affect the value of the C or Z bits. Both sets of flags are cleared by RESET.

#### STACK

A last-in-first-out (LIFO) stack is incorporated in the MCU that eliminates the need for a stack pointer. This non-accessible subroutine stack space is implemented in separate RAM, 12 bits wide. Whenever a subroutine call or interrupt occurs, the contents of the PC are shifted into the top register of the stack. At the same time, the top register is shifted one level deeper. This happens to all registers, with the bottom register falling out of the stack.

Whenever a return from subroutine or interrupt occurs, the top register is shifted into the PC and all lower registers are shifted one level higher. The stack RAM is four levels deep. If the stack is pulled more than four times with no pushes, then the address that was stored in the bottom level of the stack is shifted into the PC.

# **SELF CHECK**

The MCU implements two forms of internal check: self check and ROM verify. Self check performs an extensive functional check of the MCU using a signature analysis technique. ROM verify uses a similar method to check the contents of program ROM.

Self-check mode is selected by holding the MDS and PA7 pins logic high and the PA6 pin logic low as RESET goes low to high. ROM verify mode is entered by holding MDS, PA7, and PA6 logic high as RESET goes low to high. Unimplemented program space ROM locations are also tested. Monitoring the self-check mode's stages for successful completion requires external circuitry, see M6804 MCU Manual (DLE404/D).

# RESET

# RESET

All resets of the MC6804J2 are caused by the external reset input (RESET). A reset can be achieved by pulling the RESET pin to logic low for a minimum of 96 oscillator cycles.

During reset, a delay of 96 oscillator cycles is needed before allowing the RESET input to go high. If power is being applied, RESET must be held low long enough for the oscillator to stabilize and then provide the 96 clocks. Connecting a capacitor and resistor to the RESET input, as shown in Figure 5 below, typically provides sufficient delay.




Figure 5. Powerup RESET Delay Circuit

# INTERRUPT

The MCU can be interrupted by applying a logic low signal to the  $\overline{\mbox{IRO}}$  pin. However, a manufacturing mask option determines whether the falling edge or the actual low level of the  $\overline{\mbox{IRO}}$  pin is sensed to indicate an interrupt.

#### **EDGE-SENSITIVE OPTION**

When the  $\overline{\text{IRQ}}$  pin is pulled low, the internal interrupt request latch is set. Prior to each instruction fetch, this interrupt request latch is tested. If its output is low, an interrupt sequence is initiated at the end of the current instruction, provided the interrupt mask is cleared. Figure 6 contains a flowchart that illustrates both the reset and interrupt sequences.

The interrupt sequence consists of one cycle during which:

The interrupt request latch is cleared;

The interrupt mode flags are selected;

The program counter (PC) is saved on the stack;

The interrupt mask is set; and

The IRQ vector jump address is loaded into the PC.

The IRQ vector jump address is \$FFC-\$FFD in the singlechip mode and \$FF8-\$FF9 in the self-check mode. The contents of these locations are not decoded as an address to which the PC should jump. Instead, they are decoded like any other EPROM program word. So, it is essential that the vector contents specify a JMP instruction in addition to the starting address of the interrupt service routine. If required, this routine should save the values of the accumulator and the X and Y registers, since these values are not stored on the stack.

Internal processing of the interrupt continues until a return from interrupt (RTI) instruction is processed. During RTI the interrupt mask is cleared and the program mode flags are selected. The next instruction of the program is then fetched and executed.

When the interrupt was initially detected and the interrupt sequence started, the interrupt request latch was cleared so that the next interrupt could be detected. These steps occurred even as the first interrupt was being serviced. However, even though the second interrupt edge set the interrupt request latch during the first interrupt's processing, the second interrupt's sequence can not begin until completion of the interrupt service routine for the first interrupt. Completion of an interrupt service routine is always accomplished using an RTI instruction to return to the main program. The interrupt mask, which is not directly available to the programmer, is cleared during the last cycle of the RTI instruction.

# LEVEL-SENSITIVE OPTION

Actual operation of the level-sensitive and edge-sensitive options are similar. However, the level-sensitive option does not have an interrupt request latch. Since there is no interrupt request latch, the logic level of the




Figure 6. Reset and Interrupt Flowchart

IRQ pin is checked to detect the interrupt. Also, in the interrupt sequence there is no need to clear the interrupt request latch. These differences are shown in Figure 6.

POWERUP AND TIMING

During the powerup sequence, the interrupt mask is closed. This precludes any false interrupts. The PC is also loaded with the appropriate restart vector (jump instruction).

To open the interrupt mask, the user should do a JSR to an initialization subroutine that ends with an RTI instead of an RTS. The RTI opens the interrupt mask. Typical  $\overline{\text{RESET}}$  and  $\overline{\text{IRQ}}$  processes and their relationship to the interrupt mask are shown in Figure 7.


Maximum interrupt response time is six machine cycles. This includes five cycles for the longest instruction plus one for stacking the PC and switching flags.

#### TIMER

A block diagram of the MC6804J2 timer circuitry is shown in Figure 8. The timer logic in the MCU is comprised of a simple 8-bit counter called the timer counter. This counter is decremented by a 7-bit prescaler at a rate determined by the timer status/control register (TSCR).

# **PRESCALER**

The prescaler is a 7-bit counter used to extend the maximum interval of the overall timer. This counter is clocked



3-305




Figure 8. Timer Block Diagram

3

by a signal from the TIMER pin or by the internal sync pulse. It divides the frequency received by some factor to create the prescaler output. The factor by which the TIMER pin signal is divided is called the prescaler tap. The value of this tap is selected by three bits of the TSCR (PSO-PS2). These bits control the division of the prescaler input within the range of divide-by-2<sup>0</sup>, to divide-by-2<sup>7</sup>.

#### **TIMER COUNTER**

The timer counter, which may be read or loaded under program control, is decremented from a maximum value of 256 toward zero by the prescaler output. Both are decremented on rising clock edges.

The prescaler register and timer count register are readable and writeable. A write to either one will take precedence over the normal counter function. For example, if a value is written to the timer count register, and this write and a decrement-to-zero occur at the same time, the write takes precedence. TSCR bit one (TMZ) is not set until the next timer time out.

# **TIMER PIN**

The TIMER pin may be programmed as either an input or an output. Its status depends on the value of TSCR bit 5 (TOUT). This relationship is shown in the TIMER pin status section of Figure 8. The frequency of the internal clock applied to the TIMER pin must be less than tbyte, which is (f<sub>DSC</sub>/48).

#### TIMER INPUT MODE

In the timer input mode, TOUT is logic zero and the TIMER pin is connected directly to prescaler input. So, the prescaler is clocked by the signal from the TIMER pin. The prescaler divides the TIMER pin clock input by the prescaler tap. The prescaler output then clocks the 8-bit timer count register. When this register is decremented to zero, it sets TSCR bit one (TMZ). This TMZ bit can be tested under program control to tell when the counter register has reached zero.

# **TIMER OUTPUT MODE**

In the output mode, the TIMER pin is output. TOUT is a logic one. The prescaler is clocked by the internal sync pulse. This pulse is a divide-by-48 of the internal oscillator ( $f_{\rm OSC}/48$ ). From this point on, operation is similar to that described for the input mode. However, in the output mode, once the prescaler decrements the timer counter to zero, the high TMZ bit state allows TSCR bit 4 (DOUT) to become direct input to the TIMER pin.

# NOTE

TMZ is normally set to logic one when TCR decrements to zero and the timer times out. However, it may be set by a write of \$00 to TCR or by a write to bit 7 of TSCR.

# **TIMER COUNT REGISTER (\$FE)**

The timer count register reflects the current count in the internal 8-bit counter. The register is the timer counter and can be read or written.

							0
MSB							LSB
RESET:	1	1	1	1	1	1	1

# TIMER STATUS/CONTROL REGISTER (TSCR) (\$09)

7	6	5	4	3	2	1	0
TMZ		TOUT	DOUT	PSI	PS2	PS1	PS0
RESET:							

TMZ — Timer Zero

1 = Timer count register has decremented to zero since the last time the TMZ bit was read.

n

0 = This bit is cleared by a read of the TSCR if TMZ is read as logic one.

D:+ 6

Not used by this register.

TOUT — Timer Output

- 1 = Output mode is selected for the timer.
- 0 = Input mode is selected for the timer.

DOUT — Data Output

Latched data at this bit is sent to the TIMER pin when both the TMZ and TOUT bits are logic high.

PSI — Prescaler Initialization

1 = Prescaler begins to decrement.

0 = Prescaler is initialized and counting is inhibited.

PS0-PS2

These bits are used to select the prescaler tap. The coding of the bits is shown below:

PS2	PS1	PS0	Divide By
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	. 1	1	128

It is recommended that MVI or loading and storing instructions be used when changing bit values in the TSCR. Read-modify-write instructions can cause the TMZ to assume an unexpected state.

During reset, the TSCR is set to all zeroes; the TIMER pin is in the high impedance input mode; and DOUT LATCH is forced to a logic high. At the same time, PS0-PS2 coding sets the prescaler tap at divide-by-one, and bit 3 initializes the prescaler.

# TIMER PRESCALER REGISTER (\$FD)

The timer prescaler register reflects the current count of the 7-bit prescaler. This register is the prescaler counter and can be read or written.

. 6						0
MSB						LSB
RESET:						
1	1	1	1	1	1	1

# INSTRUCTION SET

The MCU has a set of 42 basic instructions. They can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type.

#### REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is the accumulator; the other is obtained from memory using one of the addressing modes. Refer to the following list of instructions.

Function	Mnemonic
Load A from Memory	LDA
Load XP from Memory	LDX
Load YP from Memory	LDY
Store A in Memory	STA
Add to A	ADD
Subtract from A	SUB
AND Memory to A	AND
Transfer A to XP	TAX
Transfer A to YP	TAY
Transfer YP to A	TYA
Transfer XP to A	TPA
Clear A	CLRA
Clear XP	CLRX
Clear YP	CLRY
Arithmetic Compare with Memory	CMP
Move Immediate Value to Memory	MVI
Arithmetic Left Shift of A	ASLA
Complement A	COMA
Rotate A Left and Carry	ROLA

# **READ-MODIFY-WRITE INSTRUCTIONS**

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. All INC and DEC forms along with all bit manipulation instructions use this method. Refer to the following list of instructions.

Function	Mnemonic
Increment Memory Location	INC
Increment A	INCA
Increment XP	INCX
Increment YP	INCY
Decrement Memory Location	DEC
Decrement A	DECA

Function	Mnemonic
Decrement XP	DECX
Decrement YP	DECY

#### **BRANCH INSTRUCTIONS**

This set of instructions branches if a particular condition is met; otherwise, no operation is performed. Branch instructions are two byte instructions. Refer to the following list of instructions.

Function	Mnemonic
Branch if Carry Clear	BCC
Branch if Higher or Same	(BHS)
Branch if Carry Set	BCS
Branch if Lower	(BLO)
Branch if Not Equal	BNE
Branch if Equal	BEQ

#### BIT MANIPULATION INSTRUCTIONS

The MCU is capable of setting or clearing any bit which resides in the 256 bytes of data space, where all port registers, port DDRs, timer, timer control, and on-chip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear, and bit test and branch functions are all implemented with a single instruction. For the test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition code register. Refer to the following list of instructions.

Function	Mnemonic					
Branch If Bit n is Set	BRSET n(n = 0 7)					
Branch If Bit n is Clear	BRCLR n(n=07)					
Set Bit n	BSET n(n = 0 7)					
Clear Bit n	BCLR n(n = 0 7)					

# **CONTROL INSTRUCTIONS**

These instructions are used to control processor operation during program execution. The jump conditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to the following list of instructions.

Function	Mnemonic
Return from Subroutine	RTS
Return from Interrupt	RTI
No Operation	NOP
Jump to Subroutine	JSR
Jump Unconditional	JMP

## IMPLIED INSTRUCTIONS

Since the accumulator and all other registers are located in RAM, many implied instructions exist. Some of the instructions recognized and translated by the assembler are shown below:

Mnemonic	Becomes	Mnemonic	Becomes				
ASLA	ADD \$FF	INCX	INC \$80				
BHS	BCC	INCY	INC \$81				
BLO	BCS	LDXI	MVI \$80 DATA				
CLRA	SUB \$FF	LDYI	MVI \$81 DATA				
CLRX	MVI \$80 #0	NOP	BEQ (PC) +1				
CLRY	MVI \$81 #0	TAX	STA \$80				
DECA	DEC \$FF	TAY	STA \$81				
DECX	DEC \$80	TXA	LDA \$80				
DECY	DEC \$81	TYA	LDA \$81				
INCA	INC \$FF						

Some examples of valuable instructions not specifically recognized by the assembler are shown below:

Mnemonic	Meaning						
BCLR 7,\$FF	Ensures A is plus						
BSET 7, \$FF	Ensures A is minus						
BRCLR 7, \$FF	Branch if A is plus						
BRSET 7, \$FF	Branch if A is minus						
BRCLR 7, \$80	Branch if X is plus (BXPL)						
BRSET 7, \$80	Branch if X is minus (BXMI)						
BRCLR 7, \$81	Branch if Y is plus (BYPL)						
BRSET 7, \$81	Branch if Y is minus (BYMI)						

## OPCODE MAP

Table 1 is a listing of all the instruction set opcodes applicable to the MC6804J2 MCU.

## ADDRESSING MODES

The MCU has nine different addressing modes to provide the programmer with an opportunity to optimize the code for all situations. It deals with objects in three different address spaces: program space, data space, and stack space. The term "effective address" (EA) is used in describing the various addressing modes. Effective address is defined as the address from which the argument for an instruction is fetched or stored.

# **IMMEDIATE**

In the immediate addressing mode, the operand is located in program ROM. It is contained in the byte immediately following the opcode. The immediate

addressing mode is used to access constants that do not change during program execution, such as a constant used to initialize a loop counter.

#### DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the 256 bytes of data space with a single twobyte instruction.

# SHORT DIRECT

In the short direct addressing mode, the MCU has four locations in data space RAM it can use, (\$80, \$81, \$82, and \$83). The opcode determines the data space RAM location, and the instruction is only one byte. Short direct addressing is a subset of the direct addressing mode. The X and Y registers are at locations \$80 and \$81, respectively.

# **EXTENDED**

In the extended addressing mode, the effective address of the argument is obtained by concatenating the four least-significant bits of the opcode with the byte following the opcode to form a 12-bit address. Instructions using the extended addressing mode, such as JMP or JSR, are capable of branching anywhere in program space. An extended addressing mode instruction is two bytes long.

# RELATIVE

The relative addressing mode is only used in conditional branch instructions. In relative addressing, the contents of the 8-bit signed byte (the offset) following the opcode is added to the PC if, and only if, the branch conditions are true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from -15 to +16 from the opcode address. The programmer need not calculate the offset when using the Motorola assembler, since it calculates the proper offset and checks to see that it is within the span of the branch.

#### BIT SET/CLEAR

In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode. The byte following the opcode specifies the direct addressing of the byte in which the specified bit is to be set or cleared. Thus, any bit in the 256 locations of data space memory that can be written to can be set or cleared with a single two-byte instruction.

#### CAUTION

The corresponding DDRs for ports A and B are write only registers (registers at \$04 and \$05). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write functions, they cannot be used to set or clear a DDR bit; all "unaffected" bits would be set. Write all DDR bits in a port using a single-store instruction.

Table 1. Opcode Map

1				Branch Ins	tructions						ry, Control, a frite Instruction		Bit Man Instru		Register Me Read Mod		
Low	0	1 0001	2 3010	3 0011	4 a100	5 010'	6 3110	7	8 1900	9	A 1010	B 1011	C 1100	D .10:	Ec	F	Hi
0	BNE 1 REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS 1 REL	BCS	JSRn 2 EXT	JMPn 2 EXT	•	4 MVI 3 VV	BRCLRO B B B	BCLR0 2 BSC	LDA R NO	LDA RIND	0 0000
1 0001	BNE 1 REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS 1 REL	BCS	JSRn 2 EXT	JMPn 2 EXT	•	•	BRCLR1	BCLR1 2 BSC	STA	STA RIND	1 0001
2 0010	BNE REL	BNE REL	BEQ HEL	BEQ RE.	BCC REL	BCC REL	BCS 1 REL	BCS RE.	JSRn 2 EXT	JMPn 2 Ext		RTI	BRCLR2	BCI.R2 2 BSC	ADD R ND	ADD . RIND	2 0010
3 0011	BNE REL	BNE REC	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS 1 REL	BCS REL	JSRn 2 EXT	JMPn 2 Ext	•	RTS	BRCLR3	BCLR3 2 BSC	SUB R ND	SUB	3 0011
4 0100	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS REL	BCS BCS	JSRn 2 EXT	JMPn 2 EXT	•	COMA NH	BRCLR4	BCLR4 2 BSC	CMP	CMP	4 0100
5 0101	BNE REL	BNE 1 REL	BEQ 1 REL	BEQ REL	BCC REL	BCC REL	BCS REL	BCS BCS	JSRn 2 EXT	JMPn 2 EXT	•	ROLA	BRCLR5	BCLR5 2 BSC	AND RIND	AND RIND	5 0101
6 0110	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS REL	BCS REL	JSRn 2 EXT	JMPn 2 EXT	•	•	BRCLR6	BCLR6 BSC	INC RIND	INC 1 RIND	6
7 0111	BNE 1 REL	BNE 1 REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS 1 REL	BCS REL	JSRn 2 Ext	JMPn 2 EXT	•	•	BRCLR7	BCLR7 2 BSC	DEC RIND	DEC RIND	7 0111
8 1000	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS 1 REL	BCS REL	JSRn ? EXT	JMPn 2 EXT	INC s D		BRSETO B T B	BSET0 2 BSC	LDA 2 MM	LDA 2 DIR	8
9	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS REL	BCS REL	JSRn 2 Ext	JMPn 2 EXT	INC SD	DEC SD	BRSET1	BSET1 BSC	,	STA 2 DIR	9
A 1010	BNE REL	BNE REL	BEQ REL	BEQ PEL	BCC REL	BCC REL	BCS 1 REL	BCS 1 REL	JSRn 2 EXT	JMPn 2 EXT	INC s D	DEC so	BRSET2	BSET2 2 BSC	ADD 1MM	ADD 2 DIR	A 1010
B 1011	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS REL	BCS 1 REL	JSRn Z EXT	JMPn 2 EXT	INC SD	DEC so	5 BRSET3 3 BTB	BSET3 2 BSC	SUB	SUB DIR	B 1011
C 1100	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS 1 REL	BCS PEL	JSRn Z EXT	JMPn 2 EX1	LDA D S D	STA SD	5 BRSET4 3 8 1 8	BSET4 2. BSC	CMP IMM	CMP	C 1100
D 1101	BNE REL	BNE 1 REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS 1 REL	BCS REL	JSRn 2 EXT	JMPn 2 Ex1	LDA SO	STA SD	BRSET5	BSET5 2 BSC	AND IMM	4 AND 2 DIR	D 1101
E 1110	BNE 1 REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC 1 REL	BCS 1 REL	BCS 1 REL	JRSn 2 Ext	JMPn 2 Ext	LDA S D	STA SD	BRSET6	BSET6 2 BSC	#	4 INC 2 DIR	E 1110
F 1111	BNE REL	BNE REL	BEQ REL	BEQ 1 REL	BCC REL	BCC REL	BCS 1 REL	BCS 1 REL	JSRn . /x1	JMPn 2 Ext	LDA so	STA SD	BRSET7	BSET7 2 BSC	#	DEC DIR	F 1111

Abbreviations for Address Modes

INH Inherent


S-D Short Direct B-T-B Bit Test and Branch

IMM Immediate
DIR Direct

EXT Extended
REL Relative
BSC Bit Set/Clear
R-IND Register Indirect

Indicates Instruction Reserved for Future Use

Indicates Illegal Instruction



LEGEND



#### BIT TEST AND BRANCH

The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit that is to be tested and its condition (set or clear) is included in the opcode. The data space address of the byte to be tested is in the single byte immediately following the opcode byte. The third byte is sign extended to twelve bits and becomes the offset added to the PC if the condition is true. This single three-byte instruction allows the program to branch based on the condition of any readable bit in the 256 locations of data space. The span of branching is from -125 to +130 from the opcode address. The state of the tested bit is also transferred to the carry flag.

#### REGISTER-INDIRECT

In the register-indirect addressing mode, the operand is at the address in data space pointed to by the contents of one of the indirect registers, X or Y. The particular indirect register is selected by bit 4 of the opcode. Bit 4 decodes into an address that represents the register, \$80 or \$81. A register-indirect instruction is one byte long.

#### INHERENT

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. These instructions are one byte long.

#### **ELECTRICAL SPECIFICATIONS**

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	٧
Input Voltage	Vin	-0.3 to +7.0	٧
Operating Temperature Range (Comm.)	TA	0 to 70	°C
Operating Temperature Range (Ind.)	TA	-40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C
Junction Temperature	TJ	150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. For proper operation it is recommended that Vin and Vout be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$ . Reliability of operation is enhanced if unused inputs except EXTAL are connected to an appropriate logic voltage level (e.g., either VSS or VCC).

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance	θJΑ	70	°C/W

#### POWER CONSIDERATIONS

The average chip-junction temperature, T<sub>J</sub>, in °C can be obtained from:

$$T_{.I} = T_{\Delta} + (P_{D} \cdot \theta_{.I\Delta}) \tag{1}$$

where:

= Ambient Temperature, °C

 $T_A$ 

= Package Thermal Resistance,

Junction-to-Ambient, °C/W

 $P_D$ 

 $= P_{INT} + P_{PORT}$   $= I_{CC} \times V_{CC}, Watts - Chip Internal Power$ 

Port Power Dissipation,

Watts - User Determined

For most applications PPORT < PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TI (if PPORT is neglected) is:

 $P_D = K \div (T_J + 273^{\circ}C)$ (2)

Solving equations (1) and (2) for K gives:

 $K = P_D \cdot (T_A + 273^{\circ}C) + \theta_{JA} \cdot P_D^2$ (3)

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring PD (at equilibrium) for a known  $T_A$ . Using this value of  $\bar{K}$ , the values of  $P_D$  and  $T_J$  can be obtained by solving equations (1) and (2) iteratively for any value of  $T_A$ .

#### **ELECTRICAL CHARACTERISTICS**

(V<sub>CC</sub> = +5.0 Vdc  $\pm 0.5$  Vdc, V<sub>SS</sub> = GND, T<sub>A</sub> = 0°C to 70°C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Internal Power Dissipation — No Port Loading	PINT	_	120	165	mW
Input High Voltage	ViH	2.0	_	Vcc	٧
Input Low Voltage	V <sub>IL</sub>	-0.3	_	0.8	٧
Input Capacitance	C <sub>in</sub>	_	10		pF
Input Current (IRQ, RESET)	lin	_	2	20	μА

#### **SWITCHING CHARACTERISTICS**

( $V_{CC}$  = +5.0 Vdc ± 0.5 Vdc,  $V_{SS}$  = GND,  $T_A$  = 0°C to 70°C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Oscillator Frequency	fosc	4.0		11.0	MHz
Bit Time	<sup>t</sup> bit	0.364	_	1.0	μs
Byte Cycle Time	t <sub>byte</sub>	4.36	-	12.0	μs
IRQ and TIMER Pulse Width	tWL, tWH	2×t <sub>byte</sub>		_	_
RESET Pulse Width	tRWL	2×t <sub>byte</sub>	_	_	_
RESET Delay Time (External Capacitance = 1.0 μF)	tRHL	100		_	ms




Figure 12. Clock Generator Timing Diagram

# PORT DC ELECTRICAL CHARACTERISTICS

(V<sub>CC</sub> = +5.0 Vdc  $\pm 0.5$  Vdc, V<sub>SS</sub> = GND, T<sub>A</sub> =  $0^{\circ}$ C to  $70^{\circ}$ C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Ports A	and Timer (Stan	dard)			
Output Low Voltage, I <sub>Load</sub> = 0.4 mA	V <sub>OL</sub>	_	_	0.5	٧
Output High Voltage, $I_{Load} = -50 \mu A$	V <sub>OH</sub>	2.3		_	V
Input High Voltage	VIH	2.0		Vcc	V
Input Low Voltage	V <sub>IL</sub>	-0.3	_	0.8	- V
Hi-Z State Input Current	ITSI	_	4	40	μА
Po	rt A (Open Drain)				
Output Low Voltage, I <sub>Load</sub> = 0.4 mA	V <sub>OL</sub>	_	_	0.5	V
Input High Voltage	ViH	2.0	automic .	VCC	V
Input Low Voltage	V <sub>IL</sub>	-0.3		0.8	V
Hi-Z State Input Current	ITSI	_	4	40	μA
Open Drain Leakage (Vout=VCC)	ILOD	_	4	40	μА
Po	rt A (CMOS Drive	)		<del></del> ,	
Output Low Voltage, ILoad = 0.4 mA (Sink)	V <sub>OL</sub>			0.5	V
Output High Voltage, $I_{Load} = -10 \mu A$	VoH	V <sub>CC</sub> – 1.0			V
Output High Voltage, $I_{Load} = -50 \mu A$	V <sub>OH</sub>	2.3	_	_	V
Input High Voltage, $I_{Load} = -300 \mu A Max$	VIH	2.0	_	Vcc	V
Input Low Voltage, $I_{Load} = -300 \mu A Max$	V <sub>IL</sub>	-0.3	-	0.8	V
Hi-Z State Input Current ( $V_{in} = 0.4 \text{ V to } V_{CC}$ )	ITSI		<del></del>	-300	μΑ
P	ort B (Standard)				
Output Low Voltage, I <sub>Load</sub> = 1.0 mA	VOL	_		0.5	V
Output Low Voltage,ILoad = 10 mA (Sink)	VOL			1.5	. V
Output High Voltage, $I_{Load} = -100 \mu A$	Voh	2.3	_	_	V
Input High Voltage	VIH	2.0		Vcc	V
Input Low Voltage	V <sub>IL</sub>	-0.3	_	0.8	V
Hi-Z State Input Current	ITSI		8	80	μΑ
Po	rt B (Open Drain)				
Output Low Voltage, I <sub>Load</sub> = 1.0 mA	VOL	_	_	0.5	V
Output Low Voltage, I <sub>Load</sub> = 10 mA (Sink)	V <sub>OL</sub>	_		1.5	V
Input High Voltage	VIH	2.0	_	VCC	V
Input Low Voltage	V <sub>IL</sub>	-0.3		0.8	V
Hi-Z State Input Current	I <sub>TSI</sub>	_	8	80	μΑ
Open Drain Leakage (V <sub>out</sub> =V <sub>CC</sub> )	<sup>I</sup> LOD	_	8	80	·μA
Po	rt B (CMOS Drive	)			
Output Low Voltage, I <sub>Load</sub> = 1.0 mA	VOL			0.5	V
Output High Voltage, I <sub>Load</sub> = 10 mA (Sink)	V <sub>OL</sub>			1.5	V
Output High Voltage, I <sub>Load</sub> = -10 μA	VOH	V <sub>CC</sub> – 1.0		_	V
Output High Voltage, $I_{Load} = -100 \mu A$	V <sub>OH</sub>	2.3		_	V
Input High Voltage, I <sub>Load</sub> = -300 μA Max	VIH	2.0		Vcc	٧
Input Low Voltage, $I_{Load} = -300 \mu A Max$	V <sub>IL</sub>	-0.3		0.8	V
Hi-Z State Input Current ( $V_{in} = 0.4 \text{ V to V}_{CC}$ )	ITSI		_	-300	μΑ
Ports A and B (	Low Current Clam	nping Diode*)			
Input High Current V <sub>IH</sub> = V <sub>CC</sub> + 1.0 V	lін	_		100	μΑ
Input Low Current V <sub>IL</sub> = 0.8 V	liL	_		-4.0	μА

<sup>\*</sup>Denotes not tested unless specified on ordering form.




Figure 13. Typical VOL vs IOL for Port A and TIMER




Figure 14. Typical V<sub>OH</sub> vs I<sub>OH</sub> for Port A and TIMER




Figure 15. Typical V<sub>OH</sub> vs I<sub>OH</sub> for Port A with CMOS Pullups




Figure 16. Typical VOL vs IOL for Port B




Figure 17. Typical V<sub>OH</sub> vs I<sub>OH</sub> for Port B




Figure 18. Typical VOH vs IOH for Port B with CMOS Pullups

#### ORDERING INFORMATION

The following information is required when ordering a custom MCU. The information may be transmitted to Motorola using the following media:

MDOS<sup>®</sup>, disk file MS<sup>®</sup>-DOS/PC-DOS disk file (360K)

EPROM(s) 2516, 2716, 2532, 2732

To initiate a ROM pattern for the MCU, it is necessary to first contact the local field service office, sales person, or Motorola representative.

#### **FLEXIBLE DISKS**

Several types of flexible disks (MDOS or MS-DOS/PC-DOS disk file) may be submitted for pattern generation. They should be programmed with the customer program, using positive logic sense for address and data. The diskette should be clearly labeled with the customer's name, date, project or product name, and the filename containing the pattern.

In addition to the program pattern, a file containing the program source code listing can be included. This data will be kept confidential and used to expedite the process in case of any difficulty with the pattern file.

#### **MDOS Disk File**

MDOS is Motorola's Disk Operating System available on the EXORciser® development system. The disk media submitted must be a single-sided, single-density, 8-inch MDOS compatible floppy diskette. The diskette must contain the minimum set of MDOS system files in addition to the pattern file.

The .LO output of the M6804 cross assembler should be furnished. In addition, the file must be produced using the ROLLOUT command, so that it contains the absolute image of the M6804 memory. It is necessary to include the entire memory image of both program and data space. All unused bytes, including those in the user space, must be set to logic zero.

#### MS-DOS/PC-DOS Disk File

MS-DOS is Microsoft's Disk Operating System. PC-DOS is IBM® Personal Computer Disk Operating System. Disk media submitted must be standard density (360K), double-sided 5 1/4 inch compatible floppy diskette. The diskette must contain the object file code in Motorola's Srecord format. The S-record format is a character-based object file format generated by M6804 cross assemblers and linkers on IBM PC style machines.

#### **EPROMS**

Four K of EPROM are necessary to contain the entire MC6804J2 program. Two 2516 or 2716 type EPROMs or a single 2532 or 2732 type EPROM can be submitted for pattern generation. The EPROM is programmed with the

customer program using positive logic sense for address and data. Submissions on two EPROMs must be clearly marked. All unused bytes, including the user's space, must be set to zero.

If the MC6804J2 MCU ROM pattern is submitted on one 2532 or 2732 EPROM, or on two 2516 or 2716 type EPROMs, memory map addressing is one-for-one. The data space ROM runs from EPROM address \$018 to \$055 and program space ROM runs from EPROM address \$C10 to \$FF7, with vectors from \$FFC to \$FFF.

For shipment to Motorola, EPROMs should be placed in a conductive IC carrier and packed securely. Styrofoam is not acceptable for shipment.

#### Verification Media

All original pattern media, EPROMs or floppy disks, are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked and the verification form should be completed, signed, and returned to Motorola. The signed verification form constitutes the contractual agreement for the creation of the customer mask. To aid in the verification process, Motorola will program customer supplied blank EPROM(s) or DOS disks from the data file used to create the custom mask.

#### **ROM Verification Units (RVUs)**

Ten MCUs containing the customers ROM pattern will be sent for program verification. These units will have been made using the custom mask, but are for the purpose of ROM verification only. For expediency, the MCUs are unmarked, packaged in ceramic, and tested with five volts at room temperature. These RVUs are free with the minimum order quantity, but are not production parts. These RVUs are not guaranteed by Motorola Quality Assurance

#### **Ordering Information**

The following table provides generic information pertaining to the package type and temperature for the MC6804J2. This MCU device is available only in the 20-pin plastic dual-in-line (DIP) package.

#### **Generic Information**

Package Type	Temperature	Order Number
Plastic	0°C to 70°C	MC6804J2P
(P Suffix)	-40°C to +85°C	MC6804J2CP

MDOS is a trademark of Motorola Inc.
MS-DOS is a trademark of Microsoft, Inc.
EXORciser is a registered trademark of Motorola Inc.
IBM is a registered trademark of International Business Machines Corporation.

## MC6804J2

# **MECHANICAL DATA**

# **PIN ASSIGNMENTS**

		_	
v <sub>ss</sub> [	1 •	20	RESET
ira (	2	19	PA7
V <sub>CC</sub> [	3	18	PA6
EXTAL [		17	PA5
XTAL [	5	16	PA4
MDS [	6	15	PB7
TIMER [	7	14	<b>]</b> ₽B6
РВО [	8	13	) PB5
PB1 [	9	12	] PB4
PB2 [	10	11	] PB3

# Technical Summary

# 8-Bit Microcontroller Unit

MC6804P2 HMOS (high-density NMOS) microcontroller unit (MCU) is a member of the M6804 Family of serial processing microcontrollers. This device is extremely versatile and cost effective based on the MCU's simple design and its ability to process 8-bit variables, one bit at a time.


This technical summary contains limited information on the MC6804P2. For detailed information, refer to the advanced information data sheet for the MC6804J1, MC6804J2, MC6804P2 and MC68704P2 8-bit microcontrollers (MC6804 J1/D) or to the M6804 MCU Manual (DLE404/D).

Major hardware and software features of the MC6804P2 MCU are:

- On-Chip Clock Generator
- Memory Mapped I/O
- Software Programmable 8-Bit Timer with 7-Bit Prescaler
- Single Instruction Memory Examine/ Change

- 30 Bytes of RAM

- True Bit Manipulation
- Bit Test and Branch Instruction
- 288 Bytes Self-Check ROM
- Conditional Branches
- Timer Pin is Software Programmable as Clock Input or Timer Output
- 1016 Bytes of User Program ROM
- User Selectable Constant Current Pullup Devices available on LSTTL and Open-Drain Interface
- Mask Selectable Edge- or Level-Sensitive Interrupt Pin



#### SIGNAL DESCRIPTION

#### VCC AND Vss

Power is supplied to the microcontroller using these two pins. V<sub>CC</sub> is +5 volts ( $\pm\,0.5$  V) power, and V<sub>SS</sub> is ground.

#### IRO

This pin provides the capability for asynchronously applying an external interrupt to the microcontroller.

#### **EXTAL AND XTAL**

These pins provide control input for the on-chip clock oscillator circuit. A crystal, a resistor/capacitor combination, or an external signal is connected to these pins to provide a system clock. Selection is made by a manufacturing mask option. The different clock generator options are shown in Figure 1, along with crystal specifications.

#### **Internal Clock Options**

The crystal oscillator start-up time is a function of many variables. To ensure rapid oscillator start-up, neither the crystal characteristics nor load capacitances should exceed recommendations. When using the on-board oscillator, the MCU should remain in a reset condition, with the RESET pin voltage below VIRES+, until the oscillator has stabilized at its operating frequency. See Figure 2 for resistor/capacitor oscillator options.

#### TIMER

The TIMER pin can be configured to operate in either the input or output mode. As input, this pin is connected to the prescaler input and serves as the timer clock. As output, the timer pin reflects the contents of the DOUT bit of the timer status/control register, the last time the TMZ bit was logic high.

#### RESET


The RESET pin is used to restart the processor to the beginning of a program. The program counter is loaded with the address of the restart vector. This should be a jump instruction to the first instruction of the main program. Together with the MDS pin, the RESET pin selects the operating mode of the MCU.

#### MDS

The mode select (MDS) pin places the MCU into special operating modes. When this pin is logic high at the exit of the reset state, the decoded state of PA6 and PA7 is latched to determine the operating mode. This choice can be either the single-chip, self-check, or ROM-verify mode. However, if MDS is logic low at the end of the reset state, the single-chip operating mode is automatically selected. No external diodes, switches, transistors, etc. are required for single-chip mode selection.


# INPUT/OUTPUT LINES (PA0-PA7, PB0-PB7, PC0-PC3)


These 20 lines are arranged into two 8-bit ports (A and B) and one 4-bit port (C). All lines are programmable as




NOTE: Keep crystal leads and circuit connections as short as possible.

Figure 1. Clock Generator Options and Crystal Parameters





(b) TYPICAL FREQUENCY VARIATIONS @  $C_l = 15$  pF, 10 k $\Omega$ 



(c) TYPICAL FREQUENCY VARIATIONS @  $C_L = 50$  pF, 3 k $\Omega$ 

Figure 2. Typical Frequency Selection for Resistor/Capacitor Oscillator Options

either inputs or outputs under software control of the data direction registers.

#### **PROGRAMMING**

# INPUT/OUTPUT PROGRAMMING

There are 20 input/output pins. All pins of each port are programmable as inputs or outputs under the control of the data direction registers (DDR).

The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic one for output, or a logic zero for input, as shown in Figure 3. When the registers are programmed as outputs, the latched data is readable regardless of the logic levels at the output pin due to output loading.

All the I/O pins are LSTTL compatible as both inputs and outputs. In addition, all three ports may use either or both of two manufacturing mask options; open drain output, or internal pull-up resistor for CMOS compatibility.


Any write to a port writes to all of its data bits even though the port DDR may be set to input. This can be


used as a tool to initialize the data registers and avoid undefined outputs. However, care must be exercised when using read-modify-write instructions. The data read corresponds to the pin level if the DDR is an input or to the latched output data when the DDR is an output.

The 20 bidirectional lines may be configured by port to be the standard configuration (LSTTL), or either mask option; LSTTL/CMOS, or open drain. Port B outputs are LED compatible.

#### Port Data Registers (\$00, \$01, \$02)

The port data registers are not initialized on reset. These registers should be initialized before changing the DDR bits to avoid undefined levels.





<sup>\*</sup>For CMOS option transistor acts as resistor (approximately 40 kΩ) to V<sub>CC</sub>. For LSTTL/open-drain options transistor acts as low current clamping diode to V<sub>CC</sub>.

X

Figure 3. Typical I/O Port Circuitry

HI-Z


PIN

With regard to Port C only, the four MSB bits are unused. These bits are "don't care" (X) bits when written to but are always logic high when read.

0

#### Port Data Direction Registers (\$04, \$05, \$06)

Port DDRs configure the port pins as either outputs or inputs. Each port pin can be programmed individually to be an input or an output. A zero in the pin's corresponding DDR bit programs it as an input; a logic one programs it as an output. On reset, all the DDRs are initialized to a logic zero state to put the ports in the input mode.



With regard to Port C only, the four MSB bits are unused. These bits are "don't care" (X) bits when written to but are always logic high when read.

#### **MEMORY**

The MCU memory map (Figure 4) consists of 4352 bytes of addressable memory, I/O register locations, and four levels of stack space. This MCU has three separate memory spaces: program space, data space, and stack space.

The MCU is capable of addressing 4096 bytes of program space memory with its program counter and 256 bytes of data space memory with its instructions. Program space memory includes self-check ROM, program ROM, self-check and user program vectors, and reserved memory locations.

A non-accessible subroutine stack space RAM is provided. This stack space consists of a last-in-first-out (LIFO) register. This register is used with inherent addressing to stack the return address for subroutines and interrupts.

Indirect X and Y register locations \$80 and \$81 are generally used as pointers for such tasks as indirect addressing to data space locations. Short direct addressing allows access to the four data space addresses \$80-\$83 with single byte opcodes. The operations allowed are increment, decrement, load, and store. Data space locations \$82 and \$83 can be used for 8-bit counter locations.





Figure 4. Memory Map

#### REGISTERS


#### ACCUMULATOR (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.



#### **INDIRECT REGISTERS (X,Y)**

These two registers are used to maintain pointers to other memory locations in data space. They are used in the register-indirect addressing mode and can be accessed with the direct, indirect, short direct, or bit set/clear modes.



#### PROGRAM COUNTER (PC)


The program counter is a 12-bit register that contains the address of the next byte to be fetched. The program counter is contained in low byte (PCL) and high nibble (PCH).



#### FLAGS (C,Z)

The first flag, the carry (C) bit, is set on a carry or borrow out of the arithmetic logic unit (ALU). It is cleared if the arithmetic operation does not result in a carry or borrow. The C bit is also set to the value of the bit tested in a bit test instruction. It participates in the rotate left (ROLA) instruction, as well.

The second flag, the zero (Z) bit, is set if the result of the last arithmetic or logic operation was equal to zero. Otherwise, it is cleared. Bit test instructions do not affect the Z bit.



There are two sets of these flags. One set is for interrupt processing (interrupt mode flags). The other set is for normal operations (program mode flags). When an interrupt occurs, a context switch is made from the program flags to the interrupt flags. An RTI forces the context switch back. While in either mode, only the flags for that mode are available. A context switch does not affect the value of the C or Z bits. Both sets of flags are cleared by RESET.

#### STACK

A last-in-first-out (LIFO) stack is incorporated in the MCU that eliminates the need for a stack pointer. This non-accessible subroutine stack space is implemented in separate RAM, 12-bits wide. Whenever a subroutine call or interrupt occurs, the contents of the PC are shifted into the top register of the stack. At the same time, the top register is shifted one level deeper. This happens to all registers, with the bottom register falling out of the stack.

Whenever a return from subroutine or interrupt occurs, the top register is shifted into the PC and all lower registers are shifted one level higher. The stack RAM is four levels deep. If the stack is pulled more than four times with no pushes, then the address that was stored in the bottom level of the stack is shifted into the PC.

#### SELF CHECK

The MCU implements two forms of internal check: self check and ROM verify. Self check performs an extensive functional check of the MCU using a signature analysis technique. ROM verify uses a similar method to check the contents of program ROM.

Self-check mode is selected by holding the MDS and PA7 pins logic high and the PA6 pin logic low as RESET goes low to high. ROM verify mode is entered by holding MDS, PA7, and PA6 logic high as RESET\* goes low to high. Unimplemented program space ROM locations are also tested. Monitoring the self-check mode's stages for successful completion requires external circuitry, see M6804 MCU Manual (DLE404/D).

#### RESET

#### RESET

All resets of the MC6804P2 are caused by the external reset input (RESET). A reset can be achieved by pulling the RESET pin to logic low for a minimum of 96 oscillator cycles.

During reset, a delay of 96 oscillator cycles is needed before allowing the RESET input to go high. If power is being applied, RESET must be held low long enough for the oscillator to stabilize and then provide the 96 clocks. Connecting a capacitor and resistor to the RESET input, as shown in Figure 5 below typically provides sufficient delay.




Figure 5. Powerup RESET Delay Circuit

#### INTERRUPT

The MCU can be interrupted by applying a logic low signal to the  $\overline{\text{IRO}}$  pin. However, a manufacturing mask option determines whether the falling edge or the actual low level of the  $\overline{\text{IRO}}$  pin is sensed to indicate an interrupt.

#### **EDGE-SENSITIVE OPTION**

When the  $\overline{\text{IRQ}}$  pin is pulled low, the internal interrupt request latch is set. Prior to each instruction fetch, this interrupt request latch is tested. If its output is low, an interrupt sequence is initiated at the end of the current instruction, provided the interrupt mask is cleared. Figure 6 contains a flowchart that illustrates both the reset and interrupt sequences.

The interrupt sequence consists of one cycle during which:

the interrupt request latch is cleared; the interrupt mode flags are selected;

the program counter (PC) is saved on the stack; the interrupt mask is set; and

the IRQ vector jump address is loaded into the PC.

The IRQ vector jump address is \$FFC-\$FFD in the single-chip mode and \$FF8-\$FF9 in the self-check mode. The contents of these locations are not decoded as an address to which the PC should jump. Instead, they are decoded like any other ROM word. So, it is essential that the vector contents specify a JMP instruction in addition to the starting address of the interrupt service routine. If required, this routine should save the values of the accumulator and the X and Y registers, since these values are not stored on the stack.

Internal processing of the interrupt continues until a return from interrupt (RTI) instruction is processed. During RTI the interrupt mask is cleared and the program mode flags are selected. The next instruction of the program is then fetched and executed.

When the interrupt was initially detected and the interrupt sequence started, the interrupt request latch was cleared so that the next interrupt could be detected. These steps occurred even as the first interrupt was being serviced. However, even though the second interrupt edge set the interrupt request latch during the first interrupt's processing, the second interrupt's sequence can not begin until completion of the interrupt service routine for




Figure 6. Reset and Interrupt Flowchart

the first interrupt. Completion of an interrupt service routine is always accomplished using an RTI instruction to return to the main program. The interrupt mask, which is not directly available to the programmer, is cleared during the last cycle of the RTI instruction.

#### LEVEL-SENSITIVE OPTION

Actual operation of the level-sensitive and edge-sensitive options are similar. However, the level-sensitive option does not have an interrupt request latch. Since there is no interrupt request latch, the logic level of the  $\overline{\mbox{IRQ}}$  pin is checked to detect the interrupt. Also, in the

interrupt sequence there is no need to clear the interrupt request latch. These differences are shown in Figure 6.

#### POWERUP AND TIMING

During the powerup sequence, the interrupt mask is closed. This precludes any false interrupts. The PC is also loaded with the appropriate restart vector (jump instruction).

To open the interrupt mask, the user should do a JSR to an initialization subroutine that ends with an RTI instead of an RTS. The RTI opens the interrupt mask. Typical RESET and  $\overline{\text{IRQ}}$  processes and their relationship to the interrupt mask are shown in Figure 7.




Figure 7. Interrupt Mask

Maximum interrupt response time is six machine cycles. This includes five cycles for the longest instruction plus one for stacking the PC and switching flags.

#### TIMER

A block diagram of the MC6804P2 timer circuitry is shown in Figure 8. The timer logic in the MCU is comprised of a simple 8-bit counter called the timer counter. This counter is decremented by a 7-bit prescaler at a rate determined by the timer status/control register (TSCR).

#### **PRESCALER**

The prescaler is a 7-bit counter used to extend the maximum interval of the overall timer. This counter is clocked by a signal from the TIMER pin or by the internal sync pulse. It divides the frequency received by some factor to create the prescaler output. The factor by which the TIMER pin signal is divided is called the prescaler tap. The value of this tap is selected by three bits of the TSCR (PS0-PS2). These bits control the division of the prescaler input within the range of divide-by-2<sup>0</sup>, to divide-by-2<sup>7</sup>.

#### TIMER COUNTER

The timer counter, which may be read or loaded under program control, is decremented from a maximum value of 256 toward zero by the prescaler output. Both are decremented on rising clock edges.

The prescaler register and timer count register are readable and writeable. A write to either one will take precedence over the normal counter function. For example, if a value is written to the timer count register, and this write and a decrement-to-zero occur at the same time, the write takes precedence. TSCR bit one (TMZ) is not set until the next timer time out.

## **TIMER PIN**

The TIMER pin may be programmed as either an input or an output. Its status depends on the value of TSCR bit 5 (TOUT). This relationship is shown in the TIMER pin status section of Figure 8. The frequency of the internal clock applied to the TIMER pin must be less than tbyte, which is (f<sub>0SC</sub>/48).

#### **TIMER INPUT MODE**

In the timer input mode, TOUT is logic zero and the TIMER pin is connected directly to prescaler input. So, the prescaler is clocked by the signal from the TIMER pin. The prescaler divides the TIMER pin clock input by the prescaler tap. The prescaler output then clocks the 8-bit timer count register. When this register is decremented to zero, it sets TSCR bit one (TMZ). This TMZ bit can be tested under program control to tell when the counter register has reached zero.

#### TIMER OUTPUT MODE

In the output mode, the TIMER pin is output. TOUT is a logic one. The prescaler is clocked by the internal sync pulse. This pulse is a divide-by-48 of the internal oscillator ( $f_{OSC}/48$ ). From this point on, operation is similar to that

described for the input mode. However, in the output mode, once the prescaler decrements the timer counter to zero, the high TMZ bit state allows TSCR bit 4 (DOUT) to become direct input to the TIMER pin.

#### NOTE

TMZ is normally set to logic one when TCR decrements to zero and the timer times out. However, it may be set by a write of \$00 to the timer counter or by a write to bit 7 of TSCR.

#### TIMER COUNT REGISTER (\$FE)

The timer count register reflects the current count in the internal 8-bit counter. The register is the counter and can be read or written.

7						0
MSB	 					LSB
RESET:		1	1	1	1	1

#### TIMER STATUS/CONTROL REGISTER (TSCR) (\$09)

7	6	5	4	3	2	1	0
TMZ		TOUT	DOUT	PSI	PS2	PS1	PS0
RESET:		•	•		•	•	•

#### TMZ — Timer Zero

- 1 = Timer count register has decremented to zero since the last time the TMZ bit was read.
- 0 = This bit is cleared by a read of the TSCR if TMZ is read as logic one.

Bit 6

Not used by this register.

TOUT - Timer Output

- 1 = Output mode is selected for the timer.
- 0 = Input mode is selected for the timer.

DOUT — Data Output

Latched data at this bit is sent to the TIMER pin when both the TMZ and TOUT bits are logic high.

PSI — Prescaler Initialize

1 = Prescaler begins to decrement.

0 = Prescaler is initialized and counting is inhibited.

DSU DS2

These bits are used to select the prescaler tap. The coding of the bits is shown below:

PS2	PS1	PS0	Divide By
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128




Figure 8. Timer Block Diagram

It is recommended that MVI or load immediate and storing instructions be used when changing bit values in the TSCR. Read-modify-write instructions can cause the TMZ to assume an unexpected state.

During reset, the TSCR is set to all zeros; the TIMER pin is in the high impedance input mode; and DOUT LATCH is forced to a logic high. At the same time, PS0-PS2 coding sets the prescaler tap at divide-by-one, and bit 3 initializes the prescaler.

#### TIMER PRESCALER REGISTER (\$FD)

The timer prescaler register reflects the current count of the 7-bit prescaler. This register is the prescaler counter and can be read or written.

6						0
MSB						LSB
RESET:						
1	1	1	1	1	1	1 .

#### INSTRUCTION SET

The MCU has a set of 42 basic instructions. They can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type.

#### REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is the accumulator; the other is obtained from memory using one of the addressing modes. Refer to the following list of instructions.

Function	Mnemonic
Load A from Memory	LDA
Load XP from Memory	LDX
Load YP from Memory	LDY
Store A in Memory	STA
Add to A	ADD
Subtract from A	SUB
AND Memory to A	AND
Transfer A to XP	TAX
Transfer A to YP	TAY
Transfer YP to A	TYA
Transfer XP to A	TPA
Clear A	CLRA
Clear XP	CLRX
Clear YP	CLRY
Arithmetic Compare with Memory	СМР
Move Immediate Value to Memory	MVI
Arithmetic Left Shift of A	ASLA
Complement A	COMA
Rotate A Left and Carry	ROLA

#### READ-MODIFY-WRITE INSTRUCTIONS

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. All INC and DEC forms along with all bit manipulation instructions use this method. Refer to the following list of instructions.

Function	Mnemonic
Increment Memory Location	INC
Increment A	INCA
Increment XP	INCX
Increment YP	INCY
Decrement Memory Location	DEC
Decrement A	DECA
Decrement XP	DECX
Decrement YP	DECY

#### **BRANCH INSTRUCTIONS**

This set of instructions branches if a particular condition is met; otherwise, no operation is performed. Branch instructions are two-byte instructions. Refer to the following list of instructions.

Function	Mnemonic
Branch if Carry Clear	ВСС
Branch if Higher or Same	(BHS)
Branch if Carry Set	BCS
Branch if Lower	(BLO)
Branch if Not Equal	BNE
Branch if Equal	BEQ

### **BIT MANIPULATION INSTRUCTIONS**

The MCU is capable of setting or clearing any bit which resides in the 256 bytes of data space where all port registers, port DDRs, timer, timer control, and on-chip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear, and bit test and branch functions are all implemented with a single instruction. For the test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition code register. Refer to the following list of instructions.

Function	Mnemonic
Branch If Bit n is Set	BRSET n(n = 0 7)
Branch If Bit n is Clear	BRCLR n(n=07)
Set Bit n	BSET n(n = 0 7)
Clear Bit n	BCLR n(n = 0 7)

## CONTROL INSTRUCTIONS

These instructions are used to control processor operation during program execution. The jump conditional (JMP) and jump to subroutine (JSR) instructions have no

register operand. Refer to the following list of instructions.

Function	Mnemonic
Return from Subroutine	RTS
Return from Interrupt	RTI
No Operation	NOP
Jump to Subroutine	JSR
Jump Unconditional	JMP

#### **IMPLIED INSTRUCTIONS**

Since the accumulator and all other registers are located in RAM, many implied instructions exist. Some of the instructions recognized and translated by the assembler are shown below:

Mnemonic	Becomes	Mnemonic	Becomes
ASLA	ADD \$FF	INCX	INC \$80
BHS	BCC	INCY	INC \$81
BLO	BCS	LDXI	MVI \$80 DATA
CLRA	SUB \$FF	LDYI	MVI \$81 DATA
CLRX	MVI \$80 #0	NOP	BEQ (PC) +1
CLRY	MVI \$81 #0	TAX	STA \$80
DECA	DEC \$FF	TAY	STA \$81
DECX	DEC \$80	TXA	LDA \$80
DECY	DEC \$81	TYA	LDA \$81
INCA	INC \$FF		

Some examples of valuable instructions not specifically recognized by the assembler are shown below:

Mnemonic	Meaning
BCLR 7,\$FF	Ensures A is plus
BSET 7, \$FF	Ensures A is minus
BRCLR 7, \$FF	Branch if A is plus
BRSET 7, \$FF	Branch if A is minus
BRCLR 7, \$80	Branch if X is plus (BXPL)
BRSET 7, \$80	Branch if X is minus (BXMI)
BRCLR 7, \$81	Branch if Y is plus (BYPL)
BRSET 7, \$81	Branch if Y is minus (BYMI)

#### OPCODE MAP

Table 1 is a listing of all the instruction set opcodes applicable to the MC6804P2 MCU.

#### ADDRESSING MODES

The MCU has nine different addressing modes to provide the programmer with an opportunity to optimize the code for all situations. It deals with objects in three different address spaces: program space, data space, and stack space. The term "effective address" (EA) is used in

describing the various addressing modes. Effective address is defined as the address from which the argument for an instruction is fetched or stored.

#### **IMMEDIATE**

In the immediate addressing mode, the operand is located in program ROM. It is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants that do not change during program execution, such as a constant used to initialize a loop counter.

#### DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the 256 bytes of data space with a single twobyte instruction.

#### SHORT DIRECT

In the short direct addressing mode, the MCU has four locations in data space RAM it can use, (\$80, \$81, \$82, and \$83). The opcode determines the data space RAM location, and the instruction is only one byte. Short direct addressing is a subset of the direct addressing mode. The X and Y registers are at locations \$80 and \$81, respectively.

# **EXTENDED**

In the extended addressing mode, the effective address of the argument is obtained by concatenating the four least-significant bits of the opcode with the byte following the opcode to form a 12-bit address. Instructions using the extended addressing mode, such as JMP or JSR, are capable of branching anywhere in program space. An extended addressing mode instruction is two bytes long.

#### RELATIVE

The relative addressing mode is only used in conditional branch instructions. In relative addressing, the contents of the 8-bit signed byte (the offset) following the opcode is added to the PC if, and only if, the branch conditions are true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from –15 to +16 from the opcode address. The programmer need not calculate the offset when using the Motorola assembler, since it calculates the proper offset and checks to see that it is within the span of the branch.

#### BIT SET/CLEAR

In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode. The byte following the opcode specifies the direct addressing of the byte in which the specified bit is to be set or cleared. Thus, any bit in the 256 locations of data space memory that can be written to can be set or cleared with a single two-byte instruction.

#### CAUTION

The corresponding DDRs for ports A, B, and C are write only registers (registers at \$04, \$05, and \$06).



Table 1. Opcode Map

				Branch In:	structions						ry, Control, a			ipulation ctions	Register/M Read/Mod		]
Low	0	0001	2	3	4 0100	5 0101	6 0110	7	1000	9	A 1010	B 1011	C 1100	D 1101	E 1110	F	Hi Low
0	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS 1 REL	BCS 1 REL	JSRn 2 EXT	JMPn 2 EXT		4 MVI 3 IMM	5 BRCLR0 3 B T B	BCLR0 2 BSC	LDA 1 R-IND	LDA 1 R-IND	0 0000
1 0001	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC BCC	BCC 1 REL	BCS 1 REL	BCS 1 REL	JSRn 2 EXT	JMPn 2 EXT	•	•	5 BRCLR1 3 BTB	BCLR1 2 BSC	STA 1 RIND	STA 1 R-IND	1 0001
2 0010	BNE REL	BNE 1 REL	BEQ PEL	BEQ REL	BCC REL	BCC 1 REL	BCS 1 REL	BCS 1 REL	JSRn 2 EXT	JMPn 2 EXT	•	2 RTI 1 INH	5 BRCLR2 3 BTB	BCLR2 2 BSC	ADD 1 RIND	ADD 1 R-IND	2 0010
3 0011	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS 1 REL	BCS REL	JSRn 2 EXT	JMPn 2 EXT	•	RTS 1 INH	BRCLR3	BCLR3 BSC	SUB 1 RIND	SUB 1 R-IND	3 9011
4 0100	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS 1 REL	BCS REL	JSRn 2 EXT	JMPn 2 EXT	•	COMA	BRCLR4	BCLR4 2 BSC	CMP 1 RIND	CMP R-IND	4 0100
5 0101	BNE REL	BNE 1 REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS 1 REL	BCS REL	JSRn 2 EXT	JMPn 2 EXT	•	ROLA	BRCLR5	BCLR5 2 BSC	AND 1 RIND	AND 1 RIND	5 0101
6 0110	BNE 1 REL	BNE 1 REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS REL	BCS REL	JSRn 2 EXT	JMPn 2 EXT	•	•	BRCLR6	BCLR6 2 BSC	INC 1 RIND	INC I RIND	6 0110
7 0111	BNE 1 REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC- 1 REL	BCS REL	BCS REL	JSRn 2 EXT	JMPn 2 EXT	•	•	BRCLR7	BCLR7 2 BSC	DEC 1 RIND	DEC 1 R-IND	7 0111
1000	BNE 1 REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS REL	BCS 1 REL	JSRn 2 EXT	JMPn 2 Ext	INC so	DEC	BRSET0	BSETÓ 2 BSC	LDA MM	LDA 2 DIR	8
9	BNE 1 REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS REL	BCS REL	JSRn 2 EXT	JMPn 2 EXT	INC SD	DEC SD	BRSET1	BSET1 2 BSC	#	STA DIR	9
A 1010	BNE 1 REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS REL	BCS REL	JSRn 2 EXT	JMPn 2 EXT	INC S D	DEC SD	BRSET2	BSET2 2 BSC	ADD MMM	ADD DIR	A 1010
B 1011	BNE 1 REL	BNE REL	BEQ REL	BEQ REL	BCC 1 REL	BCC REL	BCS REL	BCS REL	JSRn Z EXT	JMPn.	INC SD	DEC	BRSET3	BSET3 BSC	SUB	SUB DIR	B 1011
C 1100	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS REL	BCS PEL	JSRn 2 EXT	JMPn 2 EXT	LDA S D	STA SD	BRSET4	BSET4 BSC	CMP IMM	CMP	C 1100
D 1101	BNE 1 REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS REL	BCS REL	JSRn 2 EXT	JMPn 2 EXT	LDA SD	STA SD	BRSET5	BSET5 BSC	AND MM	AND DIR	D 1101
E 1110	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC 1 REL	BCS REL	BCS REL	JRSn 2 EXT	JMPn 2 EXT	LDA S D	STA SD	BRSET6	BSET6 BSC	#	INC DIR	E 1110
. F	BNE REL	BNE 1 REL	BEQ REL	BEQ 1 REL	BCC REL	BCC REL	BCS REL	BCS REL	JSRn 2 EXT	JMPn 2 EXT	LDA SD	STA SD	BRSET7	BSET7 BSC	#	DEC DIR	F 1111

Abbreviations for Address Modes


INH Inherent S-D Short Direct B-T-B Bit Test and Branch

IMM Immediate
DIR Direct

EXT Extended
REL Relative
BSC Bit Set/Clear
R-IND Register Indirect

Indicates Instruction Reserved for Future Use

Indicates Illegal Instruction



LEGEND

MC6804P2

A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write functions, they cannot be used to set or clear a DDR bit; all "unaffected" bits would be set. Write all DDR bits in a port using a single-store instruction.

#### BIT TEST AND BRANCH

The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit to be tested, and its condition (set or clear), is included in the opcode. The data space address of the byte to be tested is in the single byte immediately following the opcode byte. The third byte is sign extended to twelve bits and becomes the offset added to the PC if the condition is true. This single three-byte instruction allows the program to branch based on the condition of any readable bit in the 256 locations of data space. The span of branching is from -125 to +130 from the opcode address. The state of the tested bit is also transferred to the carry flag.

#### REGISTER-INDIRECT

In the register-indirect addressing mode, the operand is at the address in data space pointed to by the contents of one of the indirect registers, X or Y. The particular indirect register is selected by bit 4 of the opcode. Bit 4 decodes into an address that represents the register, \$80 or \$81. A register-indirect instruction is one byte long.

#### INHERENT

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. These instructions are one byte long.

#### **ELECTRICAL SPECIFICATIONS**

#### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	V <sub>CC</sub>	-0.3  to  +7.0	V
Input Voltage	Vin	-0.3  to  +7.0	٧
Operating Temperature Range (Comm.)	TA	0 to 70	°C
Operating Temperature Range (Ind.)	TA	-40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C
Junction Temperature Plastic PLCC Cerdip	TJ	150 150 175	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. For proper operation it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$ . Reliability of operation is enhanced if unused inputs except EXTAL are connected to an appropriate logic voltage level (e.g., either VSS or VCC).

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance	θJΑ		°C/W
Plastic		70	
PLCC		120	
Cerdip		60	

#### POWER CONSIDERATIONS

The average chip-junction temperature, T<sub>1</sub>, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \cdot \theta_{JA}) \tag{1}$$

where. = Ambient Temperature, °C  $T_A$  $\theta_{\text{JA}}$ 

= Package Thermal Resistance, Junction-to-Ambient, °C/W

 $P_{D}$ 

 $= P_{INT} + P_{PORT}$   $= I_{CC} \times V_{CC}, Watts - Chip Internal Power$ PINT

PPORT = Port Power Dissipation,

Watts - User Determined

For most applications PPORT<PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

 $P_D = K \div (T_J + 273^{\circ}C)$ (2)Solving equations (1) and (2) for K gives:

 $K = P_D \cdot (T_A + 273^{\circ}C) + \theta_{JA} \cdot P_D^2$ 


where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring PD (at equilibrium) for a known  $T_A$ . Using this value of  $\overline{K}$ , the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.

# **ELECTRICAL CHARACTERISTICS** ( $V_{CC} = +5.0 \text{ Vdc} \pm 0.5 \text{ Vdc}$ , $V_{SS} = GND$ , $T_A = 0^{\circ}C$ to $70^{\circ}C$ , unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Internal Power Dissipation — No Port Loading	PINT		120	165	mW
Input High Voltage	V <sub>IH</sub>	2.0	_	Vcc	٧
Input Low Voltage	V <sub>IL</sub>	-0.3	_	0.8	٧
Input Capacitance	C <sub>in</sub>	<u> </u>	10	_	pF
Input Current (IRQ, RESET)	lin	_	2	20	μΑ

## **SWITCHING CHARACTERISTICS** ( $V_{CC} = +5.0 \text{ Vdc} \pm 0.5 \text{ Vdc}, V_{SS} = \text{GND}, T_A = 0^{\circ}\text{C}$ to 70°C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Oscillator Frequency	fosc	4.0		11.0	MHz
Bit Time	<sup>t</sup> bit	0.364		1.0	μs
Byte Cycle Time	t <sub>byte</sub>	4.36	_	12.0	μs
IRQ and TIMER Pulse Width	tWL, tWH	2×t <sub>byte</sub>	_	_	_
RESET Pulse Width	tRWL	2×t <sub>byte</sub>		_	
RESET Delay Time (External Capacitance = 1.0 μF)	t <sub>RHL</sub>	100	_	_	ms



TEST POINT O 30 pF (TOTAL)




Figure 9. LSTTL Equivalent Test Load (Port B)

Figure 10. CMOS Equivalent Test Load (Ports A, B, C)

Figure 11. LSTTL Equivalent Test Load (Ports A, C, and TIMER)




Figure 12. Clock Generator Timing Diagram

# PORT DC ELECTRICAL CHARACTERISTICS

(VCC = +5.0 Vdc  $\pm\,0.5$  Vdc, VSS = GND, TA =  $0^{\circ}$  to  $70^{\circ}$ C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Ports A	, C, and Timer (Sta	andard)			
Output Low Voltage, I <sub>Load</sub> = 0.4 mA	VOL			0.5	V
Output High Voltage, I <sub>Load</sub> = -50 μA	VOH	2.3	-	_	V
Input High Voltage	ViH	2.0		VCC	V
Input Low Voltage	VIL	- 0.3		0.8	V
Hi-Z State Input Current	ITSI	_	4	40	μΑ
Ports	A and C (Open D	rain)			
Output Low Voltage, I <sub>Load</sub> = 0.4 mA	V <sub>OL</sub>			0.5	V
Input High Voltage	VIH	2.0		VCC	V
Input Low Voltage	VIL	- 0.3		0.8	V
Hi-Z State Input Current	ITSI		4	40	μΑ
Open Drain Leakage (Vout = VCC)	ILOD		4	40	μА
Ports	A and C (CMOS D	rive)			
Output Low Voltage, ILoad = 0.4 mA (Sink)	V <sub>OL</sub>			0.5	V
Output High Voltage, I <sub>Load</sub> = -10 μA	Voн	V <sub>CC</sub> – 1.0			V
Output High Voltage, I <sub>Load</sub> = -50 μA	VOH	2.3		_	V
Input High Voltage, $I_{Load} = -300 \mu A Max$	V <sub>IH</sub>	2.0		V <sub>CC</sub>	V
Input Low Voltage, I <sub>Load</sub> = -300 μA Max	VIL	- 0.3		0.8	V
Hi-Z State Input Current ( $V_{in} = 0.4 \text{ V to } V_{CC}$ )	ltsi		_	-300	μΑ
	Port B (Standard)				
Output Low Voltage, ILoad = 1.0 mA	VOL	_	_	0.5	V
Output Low Voltage, ILoad = 10 mA (Sink)	VOL		Notice	1.5	V
Output High Voltage, I <sub>Load</sub> = -100 μA	VOH	2.3	WWW.		V
Input High Voltage	V <sub>IH</sub>	2.0	_	V <sub>CC</sub>	V
Input Low Voltage	VIL	- 0.3	_	0.8	V
Hi-Z State Input Current	<sup>I</sup> TSI	_	8	80	μΑ
P	ort B (Open Drain	)			
Output Low Voltage, ILoad = 1.0 mA	VOL	_	_	0.5	V
Output Low Voltage, ILoad = 10 mA (Sink)	VOL	_	_	1.5	V
Input High Voltage	VIH	2.0		VCC	V
Input Low Voltage	VIL	-0.3	_	0.8	V
Hi-Z State Input Current	<sup>I</sup> TSI		8	80	μΑ
Open Drain Leakage (Vout = VCC)	ILOD	_	8	80	μА
	ort B (CMOS Drive	.)			
Output Low Voltage, ILoad = 1.0 mA	V <sub>OL</sub>	_	_	0.5	V
Output High Voltage, I <sub>Load</sub> = 10 mA (Sink)	VOL	_	_	1.5	V
Output High Voltage, I <sub>Load</sub> = -10 μA	VOH	V <sub>CC</sub> – 1.0		_	V
Output High Voltage, I <sub>Load</sub> = -100 μA	V <sub>OH</sub>	2.3	_		V
Input High Voltage, ILoad = -300 μA Max	VIH	2.0	_	VCC	V
Input Low Voltage, I <sub>Load</sub> = -300 μA Max	VIL	- 0.3		0.8	V
Hi-Z State Input Current (V <sub>in</sub> = 0.4 V to V <sub>CC</sub> )	ITSI	_	_	300	μΑ
	C (Low Current Cla	mping Diode*)			
Input High Current V <sub>IH</sub> = V <sub>CC</sub> + 1.0 V	IIH		_	100	μА
Input Low Current V <sub>IL</sub> = 0.8 V	IIL	_	-	4.0	μΑ

<sup>\*</sup>Denotes not tested unless specified on ordering form.




Figure 13. Typical VOL vs IOL for Port A and TIMER




Figure 14. Typical VOH vs IOH for Port A and TIMER




Figure 15. Typical VOH vs IOH for Port A with CMOS Pullups




Figure 16. Typical VOL vs IOL for Port B




Figure 17. Typical VOH vs IOH for Port B




Figure 18. Typical V<sub>OH</sub> vs I<sub>OH</sub> for Port B with CMOS Pullups

# 3

#### ORDERING INFORMATION

The following information is required when ordering a custom MCU. The information may be transmitted to Motorola using the following media:

MDOS, disk file MS-DOS/PC-DOS disk file (360K) EPROM(s) 2516, 2716, 2532, 2732

To initiate a ROM pattern for the MCU, it is necessary to first contact the local field service office, sales person, or a Motorola representative.

#### FLEXIBLE DISKS

Several types of flexible disks (MDOS® or MS®-DOS/PC-DOS disk file) may be submitted for pattern generation. They should be programmed with the customer's program, using positive logic sense for address and data. The diskette should be clearly labeled with the customer's name, date, project or product name, and the filename containing the pattern.

In addition to the program pattern, a file containing the program source code listing can be included. This data will be kept confidential and used to expedite the process in case of any difficulty with the pattern file.

#### **MDOS Disk File**

MDOS is Motorola's Disk Operating System available on the EXORciser® development system. The disk media submitted must be a single-sided, single-density, 8-inch MDOS compatible floppy diskette. The diskette must contain the minimum set of MDOS system files in addition to the pattern file.

The .LO otuput of the M6804 cross assembler should be furnished. In addition, the file must be produced using the ROLLOUT command, so that it contains the absolute image of the M6804 memory. It is necessary to include the entire memory image of both program and data space. All unused bytes, including those in the user space, must be set to logic zero.

#### MS-DOS/PC-DOS Disk File

MS-DOS is Microsoft's Disk Operating System. PC-DOS is IBM® Personal Computer Disk Operating System. Disk media submitted must be standard density (360K), double-sided 5 1/4 inch compatible floppy diskette. The diskette must contain the object file code in Motorola's Srecord format. The S-record format is a character-based object file format generated by M6804 cross assemblers and linkers on IBM PC style machines.

#### **EPROMS**

Four K of EPROM are necessary to contain the entire MC6804P2 program. Two 2516 or 2716 type EPROMs or a single 2532 or 2732 type EPROM can be submitted for pattern generation. The EPROM is programmed with the customer's program using positive logic sense for address and data. Submissions on two EPROMs must be

clearly marked. All unused bytes, including the user's space, must be set to zero.

If the MC6804P2 MCU ROM pattern is submitted on one 2532 or 2732 EPROM, or on two 2516 or 2716 type EPROMs, memory map addressing is one-for-one. The data space ROM runs from EPROM address \$018 to \$05F, and program space ROM runs from EPROM address \$C00 to \$FF7, with vectors from \$FFC to \$FFF.

For shipment to Motorola, EPROMs should be placed in a conductive IC carrier and packed securely. Styrofoam is not acceptable for shipment.

#### Verification Media

All original pattern media, EPROMs or floppy disks, are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked and the verification form should be completed, signed and returned to Motorola. The signed verification form constitutes the contractual agreement for the creation of the customer mask. To aid in the verification process, Motorola will program customer supplied blank EPROM(s) or DOS disks from the data file used to create the custom mask.

#### **ROM Verification Units (RVUs)**

Ten MCUs containing the customer's ROM pattern will be sent for program verification. These units will have been made using the custom mask, but are for the purpose of ROM verification only. For expediency, the MCUs are unmarked, packaged in ceramic, and tested with five volts at room temperature. These RVUs are free with the minimum order quantity, but are not production parts. These RVUs are not guaranteed by Motorola Quality Assurance.

#### **Ordering Information**

The following table provides generic information pertaining to the package type and temperature for the MC6804P2. This MCU device is available in both the 28-pin plastic dual-in-line (DIP) and the 28-lead PLCC package.

#### **Generic Information**

Package Type	Temperature	Order Number
Plastic (P Suffix)	0°C to 70°C -40°C to +85°C	MC6804P2P MC6804P2CP
Plastic Leaded Chip Carrier (FN Suffix)	0°C to 70°C -40°C to +85°C	MC6804P2FN MC6804P2CFN

MDOS is a trademark of Motorola Inc.
MS is a trademark of Microsoft, Inc.
EXORciser is a registered trademark of Motorola Inc.
IBM is a registered trademark of International Business Machines Corporation.


# PIN ASSIGNMENTS

# **MECHANICAL DATA**

# 28-PIN DUAL-IN-LINE PACKAGE

v <sub>SS</sub> C	1 •	28	RESE
IRO (	2	27	PA7
v <sub>cc</sub> C	3	26	PA6
EXTAL [	4	25	PA5
XTAL [	5	24	PA4
MDS [	6	23	PA3
TIMER [	7	22	PA2
PCO [	8	21	PA1
PC1 C	9	20	PAO
PC2 [	10	19	<b>P</b> B7
PC3 [	11	18	PB6
₽ВО [	12	17	PB5
PB1 [	13	16	РВ4
PB2 [	14	15	РВЗ
		_	

# 28-LEAD PLCC PACKAGE



2

# MOTOROLA SEMICONDUCTOR TECHNICAL DATA

# Technical Summary

# **HMOS Microcomputer Unit**

MC68704P2 HMOS (high-density NMOS) microcomputer unit (MCU) is an EPROM member of the M6804 Family of microcomputers. User programmable EPROM allows program changes and lower volume applications. This feature further heightens the versatility of an MCU whose design-ability to process 8-bit variables, one bit at a time, already makes it tremendously cost effective.

This technical summary contains limited information on the MC68704P2. For detailed information, refer to the advanced information data sheet for the MC6804J1, MC6804J2, MC6804P2, and MC68704P2 8-bit microcomputers, (MC6804J1/D) or to the *M6804 MCU Manual* (DLE404/D).

Major hardware and software features of the MC68704P2 MCU are:


- On-Chip Clock Generator
- I/O and Registers Mapped in Data Space Memory
- Software Programmable 8-Bit Timer with 7-Bit Prescaler
- Single Instruction Memory Examine/ Change
- MC6804J1/J2/P2 Emulation
- 1088 Bytes of EPROM
- True Bit Manipulation
- Bit Test and Branch Instruction

- · Breakpoint and Mask Option Registers
- Self-Check
- Conditional Branches
- Timer Pin is Software Programmable as Event Counter or Timer Output
- MC68HC04P2/P3 Pin Compatibility
- 32 Bytes of RAM

User selectable options are:

- Mask Selectable Edge- or Level-Sensitive Interrupt Pin
- Push-Pull or Open-Drain Interface Ports

#### **BLOCK DIAGRAM**



This document contains information on a new product. Specifications and information herein are subject to change without notice.

#### SIGNAL DESCRIPTION

#### VCC AND Vss

Power is supplied to the microcomputer using these two pins. V<sub>CC</sub> is +5 volts ( $\pm\,0.5$  V) power, and V<sub>SS</sub> is ground.

#### IRQ

This pin provides the capability for asynchronously applying an external interrupt to the microcomputer.

#### EXTAL AND XTAL

These pins provide control input for the on-chip clock oscillator circuit. A crystal, a resistor/capacitor combination, or an external signal is connected to these pins to provide a system clock. Selection is made through the mask option register (MOR). The different clock generator options are shown in Figure 1, along with crystal specifications.

#### **Internal Clock Options**

The crystal oscillator start-up time is a function of many variables. To ensure rapid oscillator start-up, neither the crystal characteristics nor load capacitances should exceed recommendations. When using the on-board oscillator, the MCU should remain in a reset condition, with the RESET pin voltage below VIRES+, until the oscillator has stabilized at its operating frequency. See Figure 2 for resistor/capacitor oscillator options.

#### TIMER

The TIMER pin can be configured to operate in either the input or output mode. As input, this pin is connected to the prescaler input and serves as the timer clock. As output, the timer pin reflects the contents of the DOUT bit of the timer status/control register, the last time the TMZ bit was logic high.

#### RESET


The RESET pin is used to restart the processor to the beginning of a program. The program counter is loaded with the address of the restart vector. This should be a jump instruction to the first instruction of the main program. Together with the MDS pin, the RESET pin selects the operating mode of the MCU.

#### MDS/Vpp

The mode select (MDS) pin places the MCU into special operating modes. When this pin is logic high at the exit of the reset state, the decoded state of PA6 and PA7 is latched to determine the operating mode. This choice can be either the single-chip, self-check, or EPROM programming. However, if MDS is logic low at the end of the reset state, the single-chip operating mode is automatically selected. No external diodes, switches, transistors, etc. are required for single-chip mode selection. This pin is raised to Vpp voltage to program the EPROM.


#### INPUT/OUTPUT LINES (PA0-PA7, PB0-PB7, PC0-PC3)


These 20 lines are arranged into two 8-bit ports (A and B) and one 4-bit port (C). All lines are programmable as




NOTE: Keep crystal leads and circuit connections as short as possible

Figure 1. Clock Generator Options and Crystal Parameters





(b) TYPICAL FREQUENCY VARIATIONS @  $C_I = 15$  pf, 10 k $\Omega$ 



(c) TYPICAL FREQUENCY VARIATIONS @  $\text{C}_{L} = 50$  pF, 3  $\text{k}\Omega$ 

Figure 2. Typical Frequency Selection for Resistor/Capacitor Oscillator Options

either inputs or outputs under software control of the data direction registers.

## **PROGRAMMING**

#### INPUT/OUTPUT PROGRAMMING

There are 20 input/output pins. All pins of each port are programmable as inputs or outputs under the control of the data direction registers (DDR).

The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic one for output, or a logic zero for input, as shown in Figure 3. When the registers are programmed as outputs, the latched data is readable regardless of the logic levels at the output pin due to output loading.


All the I/O pins are LSTTL compatible as both inputs and outputs. In addition, all three ports may use either or both of two output options: open drain or push-pull.


Any write to a port writes to all of its data bits even though the port DDR may be set to input. This can be used as a tool to initialize the data registers and avoid undefined outputs. However, care must be exercised when using read-modify-write instructions. The data read corresponds to the pin level if the DDR is an input or to the latched output data when the DDR is an output.

The 20 bidirectional lines may be configured by port to be the standard configuration, push-pull, or open drain. Port B outputs are LED compatible.

#### Port Data Registers (\$00, \$01, \$02)

The port data registers are not initialized on reset. These registers should be initialized before changing the DDR bits to avoid undefined levels.





<sup>\*</sup>For CMOS option transistor acts as resistor (approximately 40 kΩ) to VCC.
For LSTTL/open-drain options transistor acts as low current clamping diode to VCC.

Figure 3. Typical I/O Port Circuitry

With regard to Port C only, the four MSB bits are unused. These bits are "don't care" (X) bits when written to but are always logic high when read.

#### Port Data Direction Registers (\$04, \$05, \$06)

Port DDRs configure the port pins as either outputs or inputs. Each port pin can be programmed individually to be an input or an output. A zero in the pin's corresponding DDR bit programs it as an input; a logic one programs it as an output. On reset, all the DDRs are initialized to a logic zero state to put the ports in the input mode.

		Port A	(\$04) aı	nd Port	B (\$05)	)	
7	6	5	4	3	2	1	0
			•				
			Port C	(\$06)			
7	6	5	4	3	2	1	0
Х	Х	Х	Х				

With regard to Port C only, the four MSB bits are unused. These bits are "don't care" (X) bits when written to but are always logic high when read.

#### **MEMORY**

The MCU memory map (Figure 4) consists of 4352 bytes of addressable memory and I/O register locations. This MCU has three separate memory spaces: program space, data space, and stack space.

The MCU is capable of addressing 4096 bytes of program space memory with its program counter and 256 bytes of data space memory with its instructions. Program space memory includes self-check ROM, program EPROM, self-check vectors (mask ROM), user program vectors (EPROM), and reserved memory locations.

A non-accessible subroutine stack space RAM is provided. This stack space consists of a last-in-first-out (LIFO) register. This register is used with inherent addressing to stack the return address for subroutines and interrupts.

Indirect X and Y register locations \$80 and \$81 are generally used as pointers for such tasks as indirect addressing to data space locations. Short direct addressing allows access to the four data space addresses \$80-\$83 with single byte opcodes. The operations allowed are increment, decrement, load, and store. Data space locations \$82 and \$83 can be used for 8-bit counter locations





Figure 4. Memory Map

# 3

#### REGISTERS


#### ACCUMULATOR (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.



#### **INDIRECT REGISTERS (X,Y)**

These two registers are used to maintain pointers to other memory locations in data space. They are used in the register-indirect addressing mode and can be accessed with the direct, indirect, short direct, or bit set/clear modes.



#### PROGRAM COUNTER (PC)


The program counter is a 12-bit register that contains the address of the next byte to be fetched from program space. The program counter is contained in low byte (PCL) and high nibble (PCH).



#### FLAGS (C,Z)

The first flag, the carry (C) bit, is set on a carry or borrow out of the arithmetic logic unit (ALU). It is cleared if the arithmetic operation does not result in a carry or borrow. The C bit is also set to the value of the bit tested in a bit test instruction. It participates in the rotate left (ROLA) instruction, as well.

The second flag, the zero (Z) bit, is set if the result of the last arithmetic or logic operation was equal to zero. Otherwise, it is cleared. Bit test instructions do not affect the Z bit.



There are two sets of these flags. One set is for interrupt processing (interrupt mode flags). The other set is for normal operations (program mode flags). When an interrupt occurs, a context switch is made from the program flags to the interrupt flags. An RTI forces the context switch back. While in either mode, only the flags for that mode are available. A context switch does not affect the value of the C or Z bits. Both sets of flags are cleared by RESET.

#### STACK

A last-in-first-out (LIFO) stack is incorporated in the MCU that eliminates the need for a stack pointer. This non-accessible subroutine stack space is implemented in separate RAM, 12-bits wide. Whenever a subroutine call or interrupt occurs, the contents of the PC are shifted into the top register of the stack. At the same time, the top register is shifted one level deeper. This happens to all registers, with the bottom register falling out of the stack.

Whenever a return from subroutine or interrupt occurs, the top register is shifted into the PC and all lower registers are shifted one level higher. The stack RAM is four levels deep. If the stack is pulled more than four times with no pushes, then the address that was stored in the bottom level of the stack is shifted into the PC.

#### **SELF CHECK**

The MCU implements two forms of internal check: self check and the verify mode phase of EPROM programming. Self check performs an extensive functional check of the MCU using a signature analysis technique. For information on the verify mode in EPROM programming, see application note, MC68704P2 8-Bit EPROM Microcomputer Programming Module (AN-942).

Self-check mode is selected by holding the MDS and PA7 pins logic high and the PA6 pin logic low as RESET goes low to high. Monitoring the self-check mode's stages for successful completion requires external circuitry, see Motorola's M6804 MCU Manual (DLE404/D).

#### RESET

#### RESET

All resets of the MC68704P2 are caused by the external reset input (RESET). A reset can be achieved by pulling the RESET pin to logic low for a minimum of 96 oscillator cycles.

During reset, a delay of 96 oscillator cycles is needed before allowing the RESET input to go high. If power is being applied, RESET must be held low long enough for the oscillator to stabilize and then provide the 96 clocks. Connecting a capacitor and resistor to the RESET input, as shown in Figure 5 below typically provides sufficient delay.




Figure 5. Powerup RESET Delay Circuit

#### INTERRUPT

The MCU can be interrupted by applying a logic low signal to the  $\overline{IRQ}$  pin. However, a bit in the mask option register (MOR) determines whether the falling edge or the actual low level of the  $\overline{IRQ}$  pin is sensed to indicate an interrupt.

#### **EDGE-SENSITIVE OPTION**

When the  $\overline{\text{IRQ}}$  pin is pulled low, the internal interrupt request latch is set. Prior to each instruction fetch, this interrupt request latch is tested. If its output is low, an interrupt sequence is initiated at the end of the current instruction, provided the interrupt mask is cleared. Figure 6 contains a flowchart that illustrates both the reset and interrupt sequences.

The interrupt sequence consists of one cycle during which:

the interrupt request latch is cleared,

the interrupt mode flags are selected,

the program counter (PC) is saved on the stack,

the interrupt mask is set, and

The IRQ vector jump address is loaded into the PC.

The IRQ vector jump address is \$FFC-\$FFD in the single-chip mode and \$FF8-\$FF9 in the self-check mode. The contents of these locations are not decoded as an address to which the PC should jump. Instead, they are decoded like any other EPROM program word. So, it is essential that the vector contents specify a JMP instruction in addition to the starting address of the interrupt service routine. If required, this routine should save the values of the accumulator and the X and Y registers, since these values are not stored on the stack.

Internal processing of the interrupt continues until a return from interrupt (RTI) instruction is processed. During RTI the interrupt mask is cleared and the program mode flags are selected. The next instruction of the program is then fetched and executed.

When the interrupt was initially detected and the interrupt sequence started, the interrupt request latch was cleared so that the next interrupt could be detected. These steps occurred even as the first interrupt was being serviced. However, even though the second interrupt edge set the interrupt request latch during the first interrupt's processing, the second interrupt's sequence can not begin until completion of the interrupt service routine for the first interrupt. Completion of an interrupt service rou-




Figure 6. Reset and Interrupt Flowchart

tine is always accomplished using an RTI instruction to return to the main program. The interrupt mask, which is not directly available to the programmer, is cleared during the last cycle of the RTI instruction.

#### LEVEL-SENSITIVE OPTION

Actual operation of the level-sensitive and edge-sensitive options are similar. However, the level-sensitive option does not have an interrupt request latch. Since there is no interrupt request latch, the logic level of the  $\overline{RQ}$  pin is checked to detect the interrupt. Also, in the interrupt sequence there is no need to clear the interrupt request latch. These differences are shown in Figure 6.

#### **POWERUP AND TIMING**

During the powerup sequence, the interrupt mask is closed. This precludes any false interrupts. The PC is also loaded with the appropriate restart vector (jump instruction)

To open the interrupt mask, the user should do a JSR to an initialization subroutine that ends with an RTI instead of an RTS. The RTI opens the interrupt mask. Typical RESET and  $\overline{\text{IRQ}}$  processes and their relationship to the interrupt mask are shown in Figure 7.

Maximum interrupt response time is six machine cycles. This includes five cycles for the longest instruction plus one for stacking the PC and switching flags.




Figure 7. Interrupt Mask




Figure 8. Timer Block Diagram

#### TIMER

A block diagram of the MC68704P2 timer circuitry is shown in Figure 8. The timer logic in the MCU is comprised of a simple 8-bit counter called the timer counter. This counter is decremented by a 7-bit prescaler at a rate determined by the timer status/control register (TSCR).

#### **PRESCALER**

The prescaler is a 7-bit counter used to extend the maximum interval of the overall timer. This counter is clocked by a signal from the TIMER pin or by the internal sync pulse. It divides the frequency received by some factor to create the prescaler output. The factor by which the TIMER pin signal is divided is called the prescaler tap. The value of this tap is selected by three bits of the TSCR (PS0-PS2). These bits control the division of the prescaler input within the range of divide-by-2<sup>0</sup>, to divide-by-2<sup>7</sup>.

#### TIMER COUNTER

The timer counter, which may be read or loaded under program control, is decremented from a maximum value of 256 toward zero by the prescaler output. Both are decremented on rising clock edges.

The prescaler register and timer count register are readable and writeable. A write to either one will take precedence over the normal counter function. For example, if a value is written to the timer count register, and this write and a decrement-to-zero occur at the same time, the write takes precedence. TSCR bit one (TMZ) is not set until the next time time out.

#### **TIMER PIN**

The TIMER pin may be programmed as either an input or an output. Its status depends on the value of TSCR bit 5 (TOUT). This relationship is shown in the TIMER pin status section of Figure 8. The frequency of the internal clock applied to the TIMER pin must be less than  $t_{byte}$ , which is  $(f_{OSC}/48)$ .

#### **TIMER INPUT MODE**

In the timer input mode, TOUT is logic zero and the TIMER pin is connected directly to prescaler input. So, the prescaler is clocked by the signal from the TIMER pin. The prescaler divides the TIMER pin clock input by the prescaler tap. The prescaler output then clocks the 8-bit timer count register. When this register is decremented to zero, it sets TSCR bit one (TMZ). This TMZ bit can be tested under program control to tell when the counter register has reached zero.

### **TIMER OUTPUT MODE**

In the output mode, the TIMER pin is output. TOUT is a logic one. The prescaler is clocked by the internal sync pulse. This pulse is a divide-by-48 of the internal oscillator ( $f_{OSC}/48$ ). From this point on, operation is similar to that described for the input mode. However, in the output mode, once the prescaler decrements the timer counter to zero, the high TMZ bit state allows TSCR bit 4 (DOUT) to become direct input to the TIMER pin.

#### NOTE

TMZ is normally set to logic one when TCR decrements to zero and the timer times out. However, it may be set by a write of \$00 to the timer counter or by a write to bit 7 of TSCR.

#### TIMER COUNT REGISTER (\$FE)

The timer count register reflects the current count in the internal 8-bit counter. The register is the counter and can be read or written.

7							0
MSB							LSB
RESET:	1	1	1	1	1	1	1

#### TIMER STATUS/CONTROL REGISTER (TSCR) (\$09)

7	6	5	4	3	2	1	0
TMZ	_	TOUT	DOUT	PSI	PS2	PS1	PS0

RESET:
0 0 0 0 0 0 0 0

#### TMZ — Timer zero

- 1 = Timer count register has reached the all zero's state since the last time the TMZ bit was read
- 0=This bit is cleared by a read of the TSCR if TMZ is read as logic one

Bit 6

Not used by this register

TOUT — Timer output

1 = Output mode is selected for the timer

0=Input mode is selected for the timer

DOUT — Data output

Latched data at this bit is sent to the TIMER pin when both the TMZ and TOUT bits are logic high.

PSI — Prescaler initialize

1 = Prescaler begins to decrement

0 =Prescaler is initialized and counting is inhibited PS0 — PS2

These bits are used to select the prescaler tap. The coding of the bits is shown below:


PS2	PS1	PS0	Divide By
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

It is recommended that MVI or loading and storing instructions be used when changing bit values in the TSCR. Read-modify-write instructions can cause the TMZ to assume an unexpected state.

During reset, the TSCR is set to all zeroes; the TIMER pin is in the high impedance input mode; and DOUT LATCH is forced to a logic high. At the same time, PSO-PS2 coding sets the prescaler tap at divide-by-one, and bit 3 initializes the prescaler.

#### TIMER PRESCALER REGISTER (\$FD)

The timer prescaler register reflects the current count of the 7-bit prescaler. This register is the prescaler counter and can be read or written.



#### **EPROM**

#### BREAKPOINT REGISTERS

The breakpoint registers are used as a program debugging aid. To enable the breakpoint registers:

- The MDS pin must be pulled high using a 300 ohm resistor to +5 volts.
- In the Port A I/O register, both PA6 and PA7 pins must be pulled low using a 10 kilohm resistor to ground.

A breakpoint address is written into address registers ARL and ARH by the user. The lower eight bits of the breakpoint address (A0-A7) are written into the ARL. The upper four bits (A8-A11) are written into the ARH.

## Breakpoint Address Register Low (ARL) (\$0E)

7	6	5	4	3	2	1	0
A7	A6	A5	Α4	А3	A2	A1	A0
RESET:	0	0	0	0	0	0	0

A7-A0

Breakpoint address bits A7 through A0.

#### Breakpoint Address Register High (ARH) (\$0F)

7	6	5	4	3	2	1	0
Х	Х	Х	Х	A11	A10	A9	A8
RESET:	0	0	0	0	0	0	0

A11-A8

Breakpoint address bits A11 through A8.

#### NOTE

ARL must be written after writing to ARH.

ARL and ARH are concatenated to form the breakpoint address. When the processor fetches an instruction having the same address as the breakpoint address, the MDS pin goes logic low for one machine cycle. This operation does not alter program flow.

#### MASK OPTION REGISTER (MOR) (\$17)

The MC68704P2 uses the EPROM MOR during emulation to select the clock/oscillator, port, and interrupt request edge- and level-sensitive triggering options available on the MC6804J1/J2/P2 devices. The mask option register is not affected by RESET.

7	6	5	4	3	2	1	0
osc	х	PORT A	х	PORT B	PORT C	ĪRŪ	х

OSC — The oscillator option bit

1 = Resistor/capacitor mode of operation

0 = Crystal mode of operation

The crystal mode is selected in the EPROM programming mode, regardless of the state of OSC.

PORT A — Port A output selection bit

1 = Open drain output mode

0 = Three-state output mode

PORT B - Port B output selection bit

1 = Open drain output mode

0=Three-state output mode

PORT C - Port C output selection bit

1 = Open drain output mode

0 = Three-state output mode

IRQ — Interrupt request bit

1 = Level-sensitive triggering input mode

0=Edge-sensitive triggering input mode

Bits 6, 4, and 0

Not used in this register

#### **Emulation**


The MC68704P2 MCU internal EPROM can be programmed to emulate either the MC6804J1, MC6804J2, or the MC6804P2 MCU device. While the M6805 Family of EPROM MCUs have an on-chip bootstrap-loader program stored in mask ROM, the MC68704P2 does not. Additional programming hardware and software are required to program this MCU EPROM. For more specific information regarding the programming and erasing of the MCU EPROM; see application note, MC68704P2 8-Bit EPROM Microcomputer Programming Module (AN-942).


#### **Emulation Limitations**

This EPROM MCU is designed to emulate the functions of the MC6804J1/J2/P2 devices as closely as possible. Limitations to this capability pertain to the CMOS pull-up option, execution out of data space, and packaging pin assignments of the MCU being emulated. The limitations do not apply to the timing, execution speed, or functionality of the MCU being emulated.

This MCU cannot emulate the CMOS pullup option. To implement the CMOS option, external 40 kilohm pullup resistors are connected to the specific I/O port signal lines. All other options are available through correct use of the MOR bytes.

It was necessary that the PC of this MCU have access to both the program and data space EPROM because of the implementation of the MCU programming hardware. Therefore, the MC68704P2 will execute code out of the





data space EPROM (\$18-\$5F). This anomaly is not permitted on the MC6804J1/J2/P2 ROM devices. When planning on operating ROM patterns from this EPROM MCU, the programmer should not use data space as extra program space.

The MC6804J1/J2 devices are packaged in 20-pin dual-in-line (DIL). The MC6804P2 and the MC68704P2 devices are packaged in 28-pin DIL packages. Device pin assignments must be adhered to. When emulating a 20-pin MCU with this EPROM MCU, all unused pins (PA0-PA3, PC0-PC3) should be grounded externally through a 10 kilohm resistor. This allows the MC68704P2 to emulate the software execution exactly as it would occur on the 20-pin device.

#### **EPROM ERASING**

This MCU EPROM is erased by exposure to a high intensity ultraviolet light (UV) with a wavelength of 2537 Angstrom. The recommended dosage is 15Ws/cm², (UV intensity at EPROM surface/area to be erased). UV lamps should be used without filters. The MC68704P2 should be positioned about one inch from the UV source. The duration of the exposure is a function of the radiant strength of the individual UV source.

#### **EPROM PROGRAMMING HARDWARE**

The MC68704P2 programming module, shown in Figure 9, is used to program the MC68704P2 MCU EPROM. To do this, the module requires a 2K EPROM of the 2716 type, a +5 Vdc power supply, and either a MC68705P3 or MC6805P2 MCU as the module MCU. For more specific information regarding the hardware and procedures necessary to program the MC68704P2; see either the advanced information data sheet for MC6804J1, MC6804J2, MC6804P2, and MC68704P2 8-bit microcomputers (MC6804J1/D) or application note, MC68704P2 8-Bit EPROM Microcomputer Programming Module (AN-942).

#### INSTRUCTION SET

The MCU has a set of 42 basic instructions. They can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type.

#### REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is the accumulator; the other is obtained from memory using one of the addressing modes. Refer to the following list of instructions.

Function	Mnemonic
Load A from Memory	LDA
Load XP from Memory	LDX
Load YP from Memory	LDY
Store A in Memory	STA
Add to A	ADD
Subtract from A	SUB

Function	Mnemonic
AND Memory to A	AND
Transfer A to XP	TAX
Transfer A to YP	TAY
Transfer YP to A	TYA
Clear A	CLRA
Clear XP	CLRX
Clear YP	CLRY
Arithmetic Compare with Memory	СМР
Move Immediate Value to Memory	MVI
Arithmetic Left Shift of A	ASLA
Complement A	COMA
Rotate A Left and Carry	ROLA
Transfer XP to A	TPA

#### **READ-MODIFY-WRITE INSTRUCTIONS**

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. All INC and DEC forms along with all bit manipulation instructions use this method. Refer to the following list of instructions.

Function	Mnemonic
Increment Memory Location	INC
Increment A	INCA
Increment XP	INCX
Increment YP	INCY
Decrement Memory Location	DEC
Decrement A	DECA
Decrement XP	DECX
Decrement YP	DECY

#### **BRANCH INSTRUCTIONS**

This set of instructions branches if a particular condition is met; otherwise, no operation is performed. Branch instructions are two byte instructions. Refer to the following list of instructions.

Function	Mnemonic
Branch if Carry Clear	BCC
Branch if Higher or Same	(BHS)
Branch if Carry Set	BCS
Branch if Lower	(BLO)
Branch if Not Equal	BNE
Branch if Equal	BEQ

#### **BIT MANIPULATION INSTRUCTIONS**

The MCU is capable of setting or clearing any bit which resides in the 256 bytes of data space, where all port registers, port DDRs, timer, timer control, and on-chip

RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear, and bit test and branch functions are all implemented with a single instruction. For the test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition code register. Refer to the following list of instructions.

Function	Mnemonic
Branch If Bit n is Set	BRSET n(n = 0 7)
Branch If Bit n is Clear	BRCLR n(n = 0 7)
Set Bit n	BSET n(n = 0 7)
Clear Bit n	BCLR n(n = 0 7)

#### CONTROL INSTRUCTIONS

These instructions are used to control processor operation during program execution. The jump conditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to the following list of instructions.

Function	Mnemonic
Return from Subroutine	RTS
Return from Interrupt	RTI .
No Operation	NOP
Jump to Subroutine	JSR
Jump Unconditional	JMP

#### IMPLIED INSTRUCTIONS

Since the accumulator and all other registers are located in RAM, many implied instructions exist. Some of the instructions recognized and translated by the assembler are shown below:

Mnemonic	Becomes	Mnemonic	Becomes
ASLA	ADD \$FF	INCX	INC \$80
BHS	всс	INCY	INC \$81
BLO	BCS	LDXI	MVI \$80 DATA
CLRA	SUB \$FF	LDYI	MVI \$81 DATA
CLRX	MVI \$80 #0	NOP	BEQ (PC) +1
CLRY	MVI \$81 #0	TAX	STA \$80
DECA	DEC \$FF	TAY	STA \$81
DECX	DEC \$80	TXA	LDA \$80
DECY	DEC \$81	TYA	LDA \$81
INCA	INC \$FF		

Some examples of valuable instructions not specifically recognized by the assembler are shown below:

Mnemonic	Meaning
BCLR 7,\$FF	Ensures A is plus
BSET 7, \$FF	Ensures A is minus
BRCLR 7, \$FF	Branch if A is plus
BRSET 7, \$FF	Branch if A is minus
BRCLR 7, \$80	Branch if X is plus (BXPL)
BRSET 7, \$80	Branch if X is minus (BXMI)
BRCLR 7, \$81	Branch if Y is plus (BYPL)
BRSET 7, \$81	Branch if Y is minus (BYMI)

#### OPCODE MAP

Table 1 is a listing of all the instruction set opcodes applicable to the MC6804P2 MCU.

#### ADDRESSING MODES

The MCU has nine different addressing modes to provide the programmer with an opportunity to optimize the code for all situations. It deals with objects in three different address spaces; program space, data space, and stack space. The term "effective address" (EA) is used in describing the various addressing modes. Effective address is defined as the address from which the argument for an instruction is fetched or stored.

#### IMMEDIATE

In the immediate addressing mode, the operand is located in program ROM. It is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants that do not change during program execution, such as a constant used to initialize a loop counter.

#### DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the 256 bytes of data space with a single twobyte instruction.

#### SHORT DIRECT

In the short direct addressing mode, the MCU has four locations in data space RAM it can use, (\$80, \$81, \$82, and \$83). The opcode determines the data space RAM location, and the instruction is only one byte. Short direct addressing is a subset of the direct addressing mode. The X and Y registers are at locations \$80 and \$81, respectively.

#### **EXTENDED**

In the extended addressing mode, the effective address of the argument is obtained by concatenating the four least-significant bits of the opcode with the byte following the opcode to form a 12-bit address. Instructions using the extended addressing mode, such as JMP or JSR, are capable of branching anywhere in program space. An extended addressing mode instruction is two bytes long.

Table 1. Opcode Map

				Branch Ins	structions				Re Re	egister/Memo	ry, Control, a	nd ons	Bit Man Instru		Register/Me Read/Mod	emory and lify/Write	
Low	0	0001	2	3 0011	4 0100	5 0101	6 0110	7	1900	9	A 1010	B 1011	C 1100	D 1101	E 1110	F	Hi Low
0 0000	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC 1 REL	BCC REL	BCS 1 REL	BCS 1 REL	JSRn 2 EXT	JMPn 2 EXT	•	4 MVI 3 IMM	5 BRCLR0 3 B-T-B	BCLR0	LDA 1 R-IND	4 LDA 1 R-IND	0 0000
1 0001	BNE REL	BNE 1 REL	BEQ REL	BEQ REL	BCC REL	BCC 1 REL	BCS 1 REL	BCS 1 REL	JSRn 2 EXT	JMPn 2 EXT	•	•	BRCLR1 3 B-T-8	BCLR1 2 BSC	STA 1 R-IND	STA 1 R-IND	1 0001
2 0010	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC 1 REL	BCS REL	BCS 1 REL	JSRn 2 EXT	JMPn 2 EXT	•	2 RTI 1 INH	5 BRCLR2 3 BT B	BCLR2 BSC	4 ADD 1 R-IND	ADD 1 R-IND	2 0010
3 0011	BNE 1 REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS 1 REL	BCS 1 REL	JSRn 2 EXT	JMPn 2 EXT	•	RTS	BRCLR3 BIT B	BCLR3 2 BSC	SUB 1 R-IND	SUB 1 R-IND	3 0011
4 0100	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC 1 REL	BCS REL	BCS 1 REL	JSRn 2 EXT	JMPn 2 EXT	•	COMA INH	BRCLR4 3 B T-B	BCLR4 2 BSC	CMP 1 R-IND	4 CMP 1 R-IND	4 0100
5 0101	BNE REL	BNE REL	BEQ 1 REL	BEQ REL	BCC 1 REL	BCC 1 REL	BCS REL	BCS 1 REL	JSRn 2 EXT	JMPn 2 EXT	•	ROLA 1 INH	BRCLR5 B-T-B	BCLR5 2 ESC	4 AND 1 R-IND	4 AND 1 R-IND	5 0101
6 0110	BNE REL	BNE REL	BEQ 1 REL	BEQ REL	BCC 1 REL	BCC 1 REL	BCS REL	BCS REL	JSRn 2 EXT	JMPn 2 EXT	•	•	BRCLR6 B T-B	BCLR6 2 ESC	INC R-IND	INC 1 R-IND	6 0110
7	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC 1 REL	BCC 1 REL	BCS REL	BCS REL	JSRn 2 EXT	JMPn 2 EXT	•	•	5 BRCLR7 3 B-T-B	BCLR7 2 BSC	DEC R-IND	DEC 1 R-IND	7 0111
8	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC 1 REL	BCS REL	BCS 1 REL	JSRn 2 EXT	JMPn 2 EXT	INC S-D	DEC s D	5 BRSET0 3 B-T-8	BSET0 2 RSC	LDA 1 IMM	LDA DIR	8 1000
9	BNE 1 REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS REL	BCS 1 REL	JSRn 2 EXT	JMPn 2 EXT	INC 1 S-D	DEC SD	BRSET1 3 B-T-B	BSET1 2 BSC	#	STA DIR	9 1001
A 1010	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC 1 REL	BCS 1 REL	BCS 1 REL	JSRn 2 EXT	JMPn 2 EXT	INC SD	DEC 1 S-D	5 BRSET2 3 B T B	BSET2 2 ESC	4 ADD 2 IMM	ADD DIR	A 1010
B 1011	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS REL	BCS 1 REL	JSRn 2 EXT	JMPn 2 EXT	INC 1 S-D	DEC SD	5 BRSET3 3 B-T-B	BSET3 2 ESC	SUB IMM	SUB DIR	B 1011
C 1100	BNE 1 REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS REL	BCS REL	JSRn 2 EXT	JMPn 2 EXT	LDA 1 S-D	STA SD	BRSET4	BSET4 2 ESC	CMP IMM	CMP	C 1100
D 1101	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC 1 REL	BCC REL	BCS REL	BCS REL	JSRn 2 EXT	JMPn 2 EXT	LDA S.D	STA SD	5 BRSET5 3 B-T-B	BSET5 2 ESC	4 AND 2 IMM	4 AND 2 DIR	D 1101
E 1110	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS 1 REL	BCS REL	JRSn 2 EXT	JMPn 2 EXT	LDA S.D	STA SD	BRSET6	BSET6 2 BSC	#	4 INC 2 DIR	E 1110
F	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS 1 REL	BCS REL	JSRn 2 EXT	JMPn 2 EXT	LDA s D	STA SD	BRSET7	BSET7 2 ESC	#	DEC DIR	F 1111

Abbreviations for Address Modes

Inherent

S-D Short Direct

B-T-B Bit Test and Branch


IMM Immediate

DIR Direct

EXT Extended REL Relative

BSC Bit Set/Clear R-IND Register Indirect Indicates Instruction Reserved for Future Use

Indicates Illegal Instruction



LEGEND



#### RELATIVE

The relative addressing mode is only used in conditional branch instructions. In relative addressing, the contents of the 8-bit signed byte (the offset) following the opcode is added to the PC if, and only if, the branch conditions are true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from –15 to +16 from the opcode address. The programmer need not calculate the offset when using the Motorola assembler, since it calculates the proper offset and checks to see that it is within the span of the branch.

#### BIT SET/CLEAR

In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode. The byte following the opcode specifies the direct addressing of the byte in which the specified bit is to be set or cleared. Thus, any bit in the 256 locations of data space memory that can be written to can be set or cleared with a single 2-byte instruction.

#### CAUTION

The corresponding DDRs for ports A, B, and C are write only registers (registers at \$04, \$05, and \$06). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write functions, they cannot be used to set or clear a DDR bit; all "unaffected" bits would be set. Write all DDR bits in a port using a single-store instruction.

#### BIT TEST AND BRANCH

The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit that is to be tested and its condition (set or clear) is included in the opcode. The data space address of the byte to be tested is in the single byte immediately following the opcode byte. The third byte is sign extended to twelve bits and becomes the offset added to the PC if the condition is true. This single 3-byte instruction allows the program to branch based on the condition of any readable bit in the 256 locations of data space. The span of branching is from  $-125\ to\ +130\ from\ the opcode address. The state of the tested bit is also transferred to the carry flag.$ 

#### REGISTER-INDIRECT

In the register-indirect addressing mode, the operand is at the address in data space pointed to by the contents of one of the indirect registers, X or Y. The particular indirect register is selected by bit 4 of the opcode. Bit 4 decodes into an address that represents the register, \$80 or \$81. A register-indirect instruction is one byte long.

#### INHERENT

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. These instructions are one byte long.

#### **ELECTRICAL SPECIFICATIONS**

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Supply Voltage	VCC	-0.3 to +7.0	٧
Input Voltage	Vin	-0.3 to +7.0	٧
Operating Temperature Range (Comm.)	TA	0 to 70	°C
Operating Temperature Range (Ind.)	TA	-40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C
Junction Temperature (Cerdip)	ТJ	175	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. For proper operation it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{CC}$ . Reliability of operation is enhanced if unused inputs except EXTAL are connected to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{CC}$ ).

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance	θЈΑ		°C/W
Cerdip		60	




Figure 10. LSTTL Equivalent Test Load (Ports A, C, and TIMER)




Figure 11. LSTTL Equivalent Test Load (Port B)

#### POWER CONSIDERATIONS

The average chip-junction temperature, T<sub>J</sub>, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \cdot \theta_{JA}) \tag{1}$$

where:

= Ambient Temperature, °C

 $T_A$  $\mathsf{AL}^\theta$ 

= Package Thermal Resistance, Junction-to-Ambient, °C/W

Pn

 $= P_{INT} + P_{PORT}$   $= I_{CC} \times V_{CC}, Watts - Chip Internal Power$  $P_{\mathsf{INT}}$ 

= Port Power Dissipation, PPORT

Watts - User Determined

For most applications PPORT<PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

 $P_D = K \div (T_J + 273^{\circ}C)$ Solving equations (1) and (2) for K gives:

 $K = P_D \cdot (T_A + 273^{\circ}C) + \theta_J A \cdot P_D^2$ 

(2)

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring PD (at equilibrium) for a known TA. Using this value of K, the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of  $T_{\Delta}$ .

#### PROGRAMMING OPERATION ELECTRICAL CHARACTERISTICS

 $(V_{CC} = \pm 5.0 \text{ Vdc} \pm 0.5 \text{ Vdc}, V_{SS} = \text{GND}, T_A = 20^{\circ}\text{C} \text{ to } 30^{\circ}\text{C}, \text{ unless otherwise noted})$ 

Characteristic	Symbol	Min	Тур	Max	Unit
Programming Voltage	Vpp	20	21	22	٧
Vpp Supply Current (Vpp=22.0 V)	IPP	_	10	20	mA
Programming Oscillator Frequency	foscp	_	10	11	MHz
Programming Time (Per Byte)	tPRG		5	50	ms

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = +5.0 \text{ Vdc} \pm 0.5 \text{ Vdc}, V_{SS} = \text{GND}, T_A = 0^{\circ}\text{C} \text{ to } 70^{\circ}\text{C}, \text{ unless otherwise noted})$ 

Characteristic	Symbol	Min	Тур	Max	Unit
Internal Power Dissipation — No Port Loading	PINT	_	165	275	mW
Input High Voltage	V <sub>IH</sub>	2.0	_	Vcc	V
Input Low Voltage	VIL	-0.3	_	0.8	V
Input Capacitance	C <sub>in</sub>	_	10	_	pF
Input Current (IRQ, RESET)	lin	_	2	20	μА

#### **SWITCHING CHARACTERISTICS**

( $V_{CC}$  = +5.0 Vdc ± 0.5 Vdc,  $V_{SS}$  = GND,  $T_A$  = 0°C to 70°C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Oscillator Frequency	fosc	4.0	_	11.0	MHz
Bit Time	t <sub>bit</sub>	0.364	_	1.0	μs
Byte Cycle Time	t <sub>byte</sub>	4.36		12.0	μs
IRQ and TIMER Pulse Width	t <sub>WL</sub> , t <sub>WH</sub>	2×t <sub>byte</sub>	-	-	_
RESET Pulse Width	t <sub>RWL</sub>	2×t <sub>byte</sub>	_	_	
RESET Delay Time (External Capacitance = 1.0 μF)	tRHL	100		_	ms

#### PORT DC ELECTRICAL CHARACTERISTICS

(V<sub>CC</sub>= +5.0 Vdc  $\pm 0.5$  Vdc, V<sub>SS</sub>=GND, T<sub>A</sub>=0°C to 70°C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Ports A and C (C	pen Drain)				
Output Low Voltage, I <sub>Load</sub> = 0.4 mA	V <sub>OL</sub>	_	_	0.5	V
Input High Voltage	V <sub>IH</sub>	2.0	_	Vcc	V
Input Low Voltage	V <sub>IL</sub>	-0.3	_	0.8	V
Hi-Z State Input Current	ITSI	_	4	40	μА
Open Drain Leakage (Vout=VCC)	ILOD	_	4	40	μΑ
Port B (Oper	n Drain)				
Output Low Voltage, I <sub>Load</sub> = 1.0 mA	V <sub>OL</sub>	_	_	0.5	V
Output Low Voltage, ILoad = 10 mA (Sink)	VOL	_		1.5	V
Input High Voltage	VIH	2.0		· V <sub>CC</sub>	٧
Input Low Voltage	VIL	-0.3		0.8	V
Hi-Z State Input Current	ITSI	_	8	80	μА
Open Drain Leakage (V <sub>out</sub> =V <sub>CC</sub> )	lLOD	_	8	80	μΑ
Ports A, C, and Tim	ner (Push-Pull)				
Output Low Voltage, I <sub>Load</sub> = 0.4 mA	V <sub>OL</sub>	_		0.5	V
Output High Voltage, I <sub>Load</sub> = -50 μA	VOH	2.3			V
Input High Voltage	V <sub>IH</sub>	2.0	_	VCC	V
Input Low Voltage	V <sub>IL</sub>	-0.3		0.8	V
Hi-Z State Input Current	ITSI		4	40	μА
Port B (Pus	h-Pull)				
Output Low Voltage, I <sub>Load</sub> = 1.0 mA	V <sub>OL</sub>	_	_	0.5	V
Output Low Voltage, I <sub>Load</sub> = 10 mA (Sink)	V <sub>OL</sub>	_		1.5	V
Output High Voltage, I <sub>Load</sub> = -100 μA	V <sub>OH</sub>	2.3			V
Input High Voltage	VIH	2.0	_	V <sub>CC</sub>	V
Input Low Voltage	V <sub>IL</sub>	-0.3	_	0.8	V
Hi-Z State Input Current	ITSI	_	8	. 80	μΑ




Figure 12. Clock Generator Timing Diagrams




Figure 13. Typical VOL vs IOL for Ports A, C, and Timer




Figure 14. Typical V<sub>OH</sub> vs I<sub>OH</sub> for Ports A, C, and TIMER




Figure 15. Typical VOH vs IOH for Port B




Figure 16. Typical VOL vs IOL for Port B

#### **ORDERING INFORMATION**

The MC68704P2 EPROM MCU device is only available in the 28-pin ceramic dual-in-line (CERDIP) package. The following table provides information pertaining to the temperature and MC order numbers of the MC68704P2.

Table 2. Generic Information

Package Type		Temperature	Order Number
	Cerdip	0°C to 70°C	MC68704P2S
	(S Suffix)	-40°C to +85°C	MC68704P2CS

#### **MECHANICAL DATA**

#### PIN ASSIGNMENTS

		_	
v <sub>ss</sub> [	1 •	28	RESET
IRQ [	2	27	PA7
v <sub>CC</sub> [	3	26	PA6
EXTAL [	4	25	PA5
XTAL [	5	24	PA4
MDS [	6	23	PA3
TIMER [	7	22	PA2
PCO [	8	21	PA1
PC1	9	20	PAO
PC2	10	19	PB7
PC3	11	18	РВ6
PB0 [	12	17	P65
PB1 [	13	16	РВ4
PB2 [	14	15	РВЗ

3

## MC68HC04J2

## Technical Summary

## 8-Bit Microcontroller Unit

MC68HC04J2 HCMOS microcontroller unit (MCU) device is a member of the M6804 Family of single-chip microcontrollers. This device displays all the versatility of an MCU whose design-ability to process 8-bit variables one bit at a time already makes it tremendously cost effective.

This technical summary contains limited information on the MC68HC04J2. For detailed information, refer to the advanced information data sheet for the MC68HC04J2, MC68HC04J3, and MC68HC04P3 8-bit microcontrollers (MC68HC04J2/D), or to the *M6804 MCU Manual*, DLE404/D.

Major hardware and software features of the MC68HC04J2 MCU are:


- On-Chip Clock Generator
- Memory Mapped I/O
- Software Programmable 8-Bit Timer with 7-Bit Prescaler
- Single Instruction Memory Examine/ Change
- 72 Bytes of User Data ROM
- User Selectable Input Drive Options
- Optional Pull Down Devices on I/O Ports

Mask Selectable Edge- or Level-Sensitive Interrupt Pin

• Osti --- Dull Davis Davis -- -- 1/0 Bast

- True Bit Manipulation
- Bit Test and Branch Instruction
- 368 Bytes Self-Check ROM
- Conditional Branches
- Timer Pin is Software Programmable as Clock Input or Timer Output
- 1672 Bytes of User Program ROM
- 30 Bytes of User RAM

## BLOCK DIAGRAM



This document contains information on a new product. Specifications and information herein are subject to change without notice.

#### SIGNAL DESCRIPTION

#### V<sub>DD</sub> AND V<sub>SS</sub>

Power is supplied to the MCU using these two pins. VDD is power, and VSS is ground.

#### IRO

This pin provides the capability for asynchronously applying an external interrupt to the MCU. A pull-up resistor on this pin is a manufacturing mask option.

#### **EXTAL AND XTAL**

These pins provide control input for the on-chip clock oscillator circuit. A crystal, a resistor/capacitor combination, or an external signal is connected to these pins to provide a system clock. Selection is made by a manufacturing mask option. The different clock generator options are shown in Figure 1, along with crystal specifications.

#### **Internal Clock Options**

The crystal oscillator start-up time is a function of many variables. To ensure rapid oscillator start up, neither the crystal characteristics nor load capacitances should exceed recommendations. When using the on-board oscillator, the MCU should remain in a reset condition, with the RESET pin voltage below VIRES +, until the oscillator has stabilized at its operating frequency.

#### TIMER

Two TIMER input modes as well as an output mode are available. In the input modes, the TIMER pin is configured as either a TIMER enable, or as the TIMER clock. In the output mode, the TIMER pin may generate transitions upon each occurence of timer underflow.

#### RESET

The RESET pin is used to restart the processor to the beginning of a program. The program counter is loaded with the address of the restart vector. This should be a

jump instruction to the first instruction of the main program. Together with the MDS pin, the RESET pin selects the operating mode of the MCU. A pullup resistor on this pin is a manufacturing mask option.

#### MDS

The mode select (MDS) pin places the MCU into special operating modes. When this pin is logic high at the exit of the reset state, the decoded state of PA6 and PA7 is latched to determine the operating mode. This choice can be either the single-chip, self-check, or ROM verify mode. However, if MDS is logic low at the end of the reset state, the single-chip operating mode is automatically selected. No external diodes, switches, transistors, etc. are required for single-chip mode selection.

#### INPUT/OUTPUT LINES (PA4-PA7, PB0-PB7)

These 12 lines are arranged into one 4-bit port (A) and one 8-bit port (B). All lines are programmable as either inputs or outputs under software control of the data direction registers.

#### **PROGRAMMING**

#### INPUT/OUTPUT PROGRAMMING

There are 12 input/output pins. The 12 bidirectional lines can be selected to have internal pulldowns at the time of manufacture. All pins of each port are programmable as inputs or outputs under the control of the data direction registers (DDR).

The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic one for output, or a logic zero for input, as shown in Figure 2. When the registers are programmed as outputs, the latched data is readable regardless of the logic levels at the output pin due to output loading.

All the I/O pins are CMOS compatible as both inputs and outputs. Their standard configuration as outputs is three-state drive. Port B outputs are LED compatible. In addition, certain pins of both ports may be ordered equipped with pull down resistors.




Figure 1. Clock Generator Options and Crystal Parameters




Figure 2. Typical I/O Port Circuitry

Any write to a port writes to all of its data bits even though the port DDR may be set to input. This can be used as a tool to initialize the data registers and avoid undefined outputs. However, care must be exercised when using read-modify-write instructions. The data read corresponds to the pin level if the DDR is an input or to the latched output data when the DDR is an output.

#### **Pull Down Device Option**

The use of pull down devices on particular groupings of I/O ports is a manufacturing mask option available to the user. It is of use in applications where keyboards are interfaced directly to the MCU and similar situations. This option is available in the following configurations:

I/O Port	Resistor-Option Pin Groupings			
Port A	PA4-PA7			
Port B	PB3-PB7, PB4-PB7, PB1-PB2, PB0			

#### Port Data Registers (\$00, \$01)

The port data registers are not initialized on reset. These registers should be initialized before changing the DDR bits to avoid undefined levels.


The source of data read from the port register is either the port I/O pin or previously latched output data. The source depends upon the contents of the corresponding DDR. The destination of data written to the port data register is an output data latch. If the corresponding DDR for the port I/O pin is programmed as an output, the data appears on the port pin.

		Port A	A (\$00)				
6	5	4	3	2	1	0	
			Х	Х	Х	Х	
Port B (\$01)							
6	5	4	3	2	1	0	
	6	6 5	6 5 4	Port A (\$00) 6 5 4 3  Port B (\$01) 6 5 4 3	6 5 4 3 2 X X	6 5 4 3 2 1 X X X	

With regard to Port A only, the four LSB bits are unused. They are "don't care" (X) bits when written to, but are always logic high when read.

#### Port Data Direction Registers (\$04, \$05)

Port DDRs configure the port pins as either outputs or inputs. Each port pin can be programmed individually to act as an input or an output. A zero in the pin's corresponding DDR bit programs it as an input. A logic one programs it as an output. On reset, all the DDRs are initialized to a logic zero state to put the ports in the input mode.




With regard to Port A DDR only, the four LSB bits are cleared after reset. These bits must not be set (logic one).

#### **MEMORY**

The MCU memory map (Figure 3), consists of 4352 bytes of addressable memory, I/O register locations, and stack space. This MCU has three separate memory spaces; program space, data space, and stack space.

The MCU is capable of addressing 4096 bytes of program space memory with its program counter and 256 bytes of data space memory with its instructions. Program space memory includes self-check ROM, program ROM, self-check and user program vectors, and reserved memory locations.

A non-accessible subroutine stack space RAM is provided. This stack space consists of a last-in-first-out (LIFO)






Figure 3. Memory Map

register. This register is used with inherent addressing to stack the return address for subroutines.

Indirect X and Y register locations \$80 and \$81 are generally used as pointers for such tasks as indirect addressing to data space locations. Short direct addressing allows access to the four data space addresses \$80-\$83 with single byte opcodes. The operations allowed are increment, decrement, load, and store. Data space locations \$82 and \$83 can be used for 8-bit counter locations.


#### **Program ROM Protect**

A manufacturing mask option available to the user enables program ROM protection. Enabled, this option prevents the ROM contents from being output during self-check/ROM verify. This option does not prevent a go, nogo test of the ROM contents using the ROM verify mode.

#### REGISTERS


#### ACCUMULATOR (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.



#### INDIRECT REGISTERS (X.Y)

These two registers are used to maintain pointers to other memory locations in data space. They are used in the register-indirect addressing mode and can be accessed with the direct, indirect, short direct, or bit set/clear modes.



#### PROGRAM COUNTER (PC)

The program counter is a 12-bit register that contains the address of the next byte to be fetched from program space. The program counter is contained in low byte (PCL) and high nibble (PCH).



#### FLAGS (C,Z)

The first flag, the carry (C) bit, is set on a carry or borrow out of the arithmetic logic unit (ALU). It is cleared if the arithmetic operation does not result in a carry or borrow. The C bit is also set to the value of the bit tested in a bit test instruction. It participates in the rotate left (ROLA) instruction, as well.

The second flag, the zero (Z) bit, is set if the result of the last arithmetic or logic operation was equal to zero. Otherwise, it is cleared. Bit test instructions do not affect the Z bit.

#### NORMAL AND INTERRUPT FLAGS

There are two sets of these flags. One set is for interrupt processing (the interrupt mode flags). The other set is for normal operations (the program mode flags). When an interrupt occurs, a context switch is made from the program flags to the interrupt flags. An RTI forces the context switch back. While in either mode, only the flags for that mode are available. A context switch does not affect the value of the C or Z bits. Both sets of flags are cleared by RESET



#### STACK

A last-in-first-out (LIFO) stack is incorporated in the MCU that eliminates the need for a stack pointer. This non-accessible subroutine stack space is implemented in separate RAM, 12-bits wide. Whenever a subroutine call or interrupt occurs, the contents of the PC are shifted into the top register of the stack. At the same time, the top register is shifted one level deeper. This happens to all registers, with the bottom register falling out of the stack.

Whenever a return from subroutine or interrupt occurs, the top register is shifted into the PC and all lower registers are shifted one level higher. The stack RAM is four levels deep. If the stack is pulled more than four times with no pushes, then the address that was stored in the bottom level of the stack is shifted into the PC.

#### **CRC REGISTERS**

Two 8-bit registers are implemented in RAM primarily as self-check and ROM verify modes. The two registers are memory mapped in data space at addresses \$0A (CRC low), and \$0B (CRC high).

Provided no write or read/modify/write operation is used to change the contents of these two locations, the registers are configured to perform CRC calculations. By simply reading a register, a pseudo-random number can be generated.

If a write or a read/modify/write is performed on addresses \$0A or \$0B, then the CRC circuitry is disabled. Both registers can be used as RAM locations until the next RESET. RESET enables the CRC circuitry again.

#### **SELF CHECK**

The MCU implements two forms of internal check, self check and ROM verify. Self check performs an extensive functional check of the MCU using a signature analysis technique. ROM verify uses a similar method to check the contents of program ROM.

Self-check mode is selected by holding the MDS and PA7 pins logic high, and PA6 logic low as RESET goes low to high. ROM verify mode is entered by holding MDS, PA7, and PA6 logic high as RESET goes low to high. Unimplemented program space ROM locations are also tested. Monitoring the self-check mode's stages for successful completion requires external circuitry.

#### RESET

The MCU can be reset by initial power up or by external reset input (RESET).

#### POWER-ON-RESET (POR)

During a power-on-reset, the timer is used to count 1920 external clock cycles. This allows the oscillator to stabilize before releasing the internal reset, irrespective of the state of the RESET pin. If the RESET pin is low at the end of the delay, the processor remains in the reset condition.




Figure 4. Power Up RESET Delay Circuit

#### RESET

A reset can also be achieved by pulling the  $\overline{\text{RESET}}$  pin to logic low for a minimum of two clock cycles. The delay is not implemented in this case.

#### **INTERRUPT**

There are two ways this MCU can be interrupted; by applying a logic low signal to the  $\overline{\text{IRO}}$  pin, or by a positive transition of the TMZ bit of TSCR with the ETI bit set. However, a manufacturing mask option determines whether the falling edge or the actual low level of the  $\overline{\text{IRO}}$  pin is sensed to indicate an interrupt.

#### **EXTERNAL INTERRUPT EDGE-SENSITIVE OPTION**

When the RQ pin is pulled low, the internal interrupt request latch is set. Prior to each instruction fetch, this interrupt request latch is tested. If its output is low, an interrupt sequence is initiated at the end of the current interruction, provided the interrupt mask is cleared. Figure 5 contains a flowchart that illustrates the interrupt and instruction processing sequences.

The interrupt sequence consists of one cycle during which:

The interrupt request latch is cleared;

The interrupt mode flags are selected;

The program counter (PC) is saved on the stack;

The interrupt mask is set; and

The IRQ vector jump address is loaded into the PC.

The IRQ vector jump address is \$FFC-\$FFD in the single-chip mode and \$FF8-\$FF9 in the self-check mode. The contents of these locations are not decoded as an address to which the PC should jump. Instead, they are decoded like any other ROM word. So, it is essential that the vector contents specify a JMP instruction in addition to the starting address of the interrupt service routine. If required, this routine should save the values of the accumulator and the X and Y registers, since these values are not stored on the stack.

Internal processing of the interrupt continues until a return from interrupt (RTI) instruction is processed. During RTI the interrupt mask is cleared and the program mode flags are selected. The next instruction of the program is then fetched and executed.

When STOP is processed, the interrupt mask is cleared and the oscillator stopped. Checks are made for either REST or IRQ. If RESET is detected, the RESET sequence is initiated. If IRQ is detected, the system oscillator is enabled along with the clock. In both cases, a delay is executed by the timer to allow oscillator stabilization before the CPU is enabled and the interrupt serviced.

When WAIT is processed, the interrupt mask is cleared and the CPU clock disabled. The interrupt latch is tested. Detection of  $\overline{\text{RESET}}$  initiates the  $\overline{\text{RESET}}$  sequence. Detection of  $\overline{\text{IRQ}}$  or timer interrupt enables the CPU clock and initiates servicing of the interrupts.

When RTI is processed, the program counter is pulled from the stack. The program flags are selected and the interrupt mask cleared. The interrupt latch is then tested before the next instruction.

When the interrupt was initially detected and the interrupt sequence started, the interrupt request latch was cleared so that the next interrupt could be detected. This was done even as the first interrupt was being serviced. However, even though the second interrupt set the interrupt request latch during the first interrupt's processing, the second interrupt's sequence cannot begin until completion of the interrupt service routine for the first interrupt. Completion of an interrupt service routine is always accomplished using an RTI instruction to return to the main program. The interrupt mask, which is not directly available to the programmer, is cleared during the last cycle of the RTI instruction.

# EXTERNAL INTERRUPT EDGE/LEVEL-SENSITIVE OPTION

The edge/level-sensitive option performs as described in the preceding section but adds the potential for level-sensitive operation. Level-sensitive operation tests the state of the IRQ and initiates and interrupt service routine if the IRQ pin is found to be logic low.




Figure 5. Interrupt Sequences

#### POWER UP AND TIMING

During the power up sequence, the interrupt mask is closed. This precludes any false interrupts. The PC is also loaded with the appropriate restart vector (jump instruction).

To open the interrupt mask, the user should do a JSR to an initialization subroutine that ends with an RTI instead of an RTS. The RTI opens the interrupt mask. Typical RESET and  $\overline{IRQ}$  processes and their relationship to the interrupt mask are shown in Figure 7.

Maximum interrupt response time is eight machine cycles. This includes five cycles for the longest instruction plus one for stacking the PC and switching flags. Two additional cycles are used to synchronize IRQ input with the internal machine cycle frequency.

#### TIMER INTERRUPT

A timer interrupt is requested by a transition of the TMZ bit of the timer status/control register (TSCR) from logic low to high. Such a positive transition is caused either by the timer count register reaching the all zero

state, or by any program instruction that writes a one to the TMZ bit.

The timer interrupt request is maskable by clearing bit 6 of the TSCR (ETI bit). ETI is cleared by RESET.

During the interrupt routine, to determine whether an interrupt was caused externally or by the timer, it is necessary to test the state of the TMZ bit in the TSCR.

It is important to service a timer interrupt and clear the TMZ bit before the timer counter underflows again. Otherwise, because only a single interrupt can be latched, there is no way of telling how many timer interrupts occur while the original interrupt is being serviced.

#### **LOW-POWER MODES**

#### **STOP**

The STOP instruction places the MCU in its lowest power consumption mode. In the STOP mode, the internal oscillator is turned off, causing all internal processing and the timer to be halted. Current consumption is thus dropped to leakage levels.

3-362




Figure 6. Instruction Processing Sequence




Figure 7. Interrupt Mask

Providing the supply voltage remains within data sheet limits, the contents of the TSCR, accumulator, and all data space RAM remain unchanged in STOP mode.

Causing an interrupt or reset by pulling the RESET or IRO pins low is the only way to bring the processor out of STOP mode. During this exit from STOP, the timer is used to provide the delay time necessary for the oscillator to stabilize. So, the prescaler and timer count register contents must be considered corrupted.

#### WAIT

The WAIT instruction places the MCU in a low power consumption mode, but the WAIT mode consumes

somewhat more power than the STOP mode. In the WAIT mode, the internal clock is disabled from all internal circuitry except for the timer. So, all internal processing is halted. However, the timer continues to decrement normally if the PSI bit of TSCR is set.

During the WAIT mode, external interrupts are enabled. All other registers, memory, and I/O lines remain in their last state. Pulling the IRO or RESET pin to logic low causes an exit from the WAIT mode. In addition, ETI bit of TSCR can be enabled by software prior to entering the WAIT state. This allows an exit from WAIT via a timer interrupt as well as via external interrupts.




Figure 8. Timer Block Diagram

#### TIMER

A block diagram of the MC68HC04J2 timer circuitry is shown in Figure 8. The timer logic in the MCU is comprised of a simple 8-bit counter called the timer counter. This counter is decremented by a 7-bit prescaler at a rate determined by the timer status/control register (TSCR).

#### **PRESCALER**

The prescaler is a 7-bit counter used to extend the maximum interval of the overall timer. This counter is clocked by a signal from the TIMER pin or by the internal sync pulse. It divides the frequency received by some factor to create the prescaler output. The factor by which the TIMER pin signal is divided is called the prescaler tap. The value of this tap is selected by three bits of the TSCR (PSO-PS2). These bits control the division of the prescaler input within the range of divide-by-2<sup>0</sup>, to divide-by-2<sup>7</sup>.

#### **TIMER COUNTER**

The timer counter, which may be read or loaded under program control, is decremented from a maximum value of 256 toward zero by the prescaler output. Both are decremented on rising clock edges.

The prescaler register and timer count register are readable and writeable. A write to either one will take precedence over the normal counter function. For example, if a value is written to the timer count register, and this write and a decrement-to-zero occur at the same

time, the write takes precedence and TSCR bit one (TMZ) is not set until the next timer time out.

#### **TIMER PIN**

The TIMER pin may be programmed as either an input or an output. Its status depends on the value of TSCR bits 4 (DOUT) and 5 (TOUT). Two distinct input modes exist; input gated mode and input event counter mode. This relationship is shown in the TIMER pin status section of Figure 8. The frequency of the internal clock applied to the TIMER pin must be less than tbyte, which is the frequency of the oscillator divided by either 12, 24, or 48. Whether fosc is divided by 12, 24, or 48 is determined by the clock divide ratio, which is selected by the manufacturing mask.

#### TIMER INPUT EVENT COUNTER MODE

In the timer input event counter mode, both TOUT and DOUT are logic zero. The TIMER pin is effectively connected directly to prescaler input. So, the timer/prescaler is clocked by the signal applied from the TIMER pin.

#### TIMER INPUT GATED MODE

In the input gated mode, TOUT is logic zero and DOUT is logic one. The timer pin is an input which decrements the prescaler each machine cycle as long as timer pin is logic high. When the pin is logic low, counting is inhibited. This mode permits the counting of the period of time during which the timer pin is logic high, based on the system clock and prescaler values. Gate times are  $f_{\rm OSC}/12$ ,  $f_{\rm OSC}/24$ , and  $f_{\rm OSC}/48$ .

#### **TIMER OUTPUT MODE**

In the output mode, TOUT is logic one and the TIMER pin is connected to the DOUT latch. So, the timer prescaler is clocked by the internal sync pulse. This pulse is a divide-by-12, 24, or 48 of the internal oscillator depending on the mask option. However, in the output mode, once the prescaler decrements the timer count register to zero, the low TSCR bit 1 (TMZ) bit state is used to drive the data latched at TSCR bit 4 (DOUT), onto the TIMER pin.

#### NOTE

TMZ is normally set to logic one when TCR decrements to zero and the timer times out. However, it may be set by a write of \$00 to TCR or by a write to bit 7 of TSCR.

#### TIMER COUNT REGISTER (\$FE)

The timer count register reflects the current count in the internal 8-bit counter. The register is the counter and can be written.

7							0
MSB					1- 1-		LSB
RESET:	1	1	1	1	1	1	1

#### TIMER STATUS/CONTROL REGISTER (TSCR) (\$09)

7	6	5	4	3	2	1	0
TMZ	ETI	TOUT	DOUT	PSI	PS2	PS1	PS0
RESET:	n	n	n	0	n	n	n

#### TMZ — Timer Zero

- 1 = Timer count register has reached the all-zero state since the last time the TMZ bit was read.
- 0 = This bit is cleared by a read of the TSCR if TMZ is read as logic one.

#### ETI — Enable Timer Interrupt

- 1 = Timer interrupt enabled
- 0 = Timer interrupt disabled

#### TOUT — Timer Output

- 1 = Output mode is selected for the timer.
- 0 = Input modes are selected for the timer.

### DOUT — Data Output

In the output mode, latched data at this bit is sent to the TIMER pin when both the TMZ and TOUT bits are logic high.

#### In the input mode:

- 1 = Timer input gated mode is selected.
- 0 = Timer input event counter mode is selected.

#### PSI — Prescaler Initialization

- 1 = Prescaler begins to decrement.
- 0 = Prescaler is initialized and counting is inhibited.

#### PS0-PS2

These bits are used to select the prescaler tap. The coding of the bits is shown below:

PS2	PS1	PS0	Divide By
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

It is recommended that MVI or loading and storing instructions be used when changing bit values in the TSCR. Read-modify-write instructions can cause the TMZ to assume an unexpected state.

During reset, the TSCR is set to all zeroes. The TIMER pin is in the high impedance input mode; and DOUT LATCH is forced to a logic high. At the same time, PS0-PS2 coding sets the prescaler tap at divide-by-one, and bit 3 initializes the prescaler.

#### TIMER PRESCALER REGISTER (\$FD)

The timer prescaler register reflects the current count of the 7-bit prescaler. This register is the prescaler counter and can be written.

6						0
MSB						LSB
RESET:	1	1	1	1	1	1

#### INSTRUCTION SET

The MCU has a set of 42 basic instructions. They can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type.

#### **READ-MODIFY-WRITE INSTRUCTIONS**

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. All INC and DEC forms along with all bit manipulation instructions use this method. Refer to the following list of instructions.

Function	Mnemonic
Increment Memory Location	INC
Increment A	INCA
Increment XP	INCX
Increment YP	INCY
Decrement Memory Location	DEC
Decrement A	DECA
Decrement XP	DECX
Decrement YP	DECY

#### REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is the accumulator; the other is obtained from memory using one of the addressing modes. Refer to the following list of instructions.

Function	Mnemonic
Load A from Memory	LDA
Load XP from Memory	LDX
Load YP from Memory	LDY
Store A in Memory	STA
Add to A	ADD
Subtract from A	SUB
AND Memory to A	AND
Transfer A to XP	TAX
Transfer A to YP	TAY
Transfer YP to A	TYA
Transfer XP to A	TPA
Clear A	CLRA
Clear XP	CLRX
Clear YP	CLRY
Arithmetic Compare with Memory	CMP
Move Immediate Value to Memory	MVI
Arithmetic Left Shift of A	ASLA.
Complement A	COMA
Rotate A Left and Carry	ROLA

#### **BRANCH INSTRUCTIONS**

This set of instructions branches if a particular condition is met; otherwise, no operation is performed. Branch instructions are two byte instructions. Refer to the following list of instructions.

Function	Mnemonic
Branch if Carry Clear	ВСС
Branch if Higher or Same	(BHS)
Branch if Carry Set	BCS
Branch if Lower	(BLO)
Branch if Not Equal	BNE
Branch if Equal	BEQ

#### **BIT MANIPULATION INSTRUCTIONS**

The MCU is capable of setting or clearing any bit which resides in the 256 bytes of the memory space, where all port registers, port DDRs, timer, timer control, and onchip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear, and bit test and branch functions are all implemented with a single instruction. For the test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition code register. Refer to the following list of instructions.

Function	Mnemonic
Branch If Bit n is Set	BRSET n(n = 0 7)
Branch If Bit n is Clear	BRCLR n(n=07)
Set Bit n	BSET n(n = 0 7)
Clear Bit n	BCLR n(n = 0 7)

#### CONTROL INSTRUCTIONS

These instructions are used to control processor operation during program execution. The jump conditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to the following list of instructions.

Function	Mnemonic
Return from Subroutine	RTS
Return from Interrupt	RTI -
No Operation	NOP
Jump to Subroutine	JSR
Jump Unconditional	JMP

#### IMPLIED INSTRUCTIONS

Since the accumulator and all other registers are located in RAM, many implied instructions exist. Some of the instructions recognized and translated by the assembler are shown below:

Mnemonic	Becomes	Mnemonic	Becomes
ASLA	ADD \$FF	INCX	INC \$80
BHS	всс	INCY	INC \$81
BLO	BCS	LDXI	MVI \$80 DATA
CLRA	SUB \$FF	LDYI	MVI \$81 DATA
CLRX	MVI \$80 #0	NOP	BEQ (PC) +1
CLRY	MVI \$81 #0	TAX	STA \$80
DECA	DEC \$FF	TAY	STA \$81
DECX	DEC \$80	TXA	LDA \$80
DECY	DEC \$81	TYA	LDA \$81
INCA	INC \$FF		

Some examples of valuable instructions not specifically recognized by the assembler are shown below:

Mnemonic	Meaning			
BCLR 7,\$FF	Ensures A is plus			
BSET 7, \$FF	Ensures A is minus			
BRCLR 7, \$FF	Branch if A is plus			
BRSET 7, \$FF	Branch if A is minus			
BRCLR 7, \$80	Branch if X is plus (BXPL)			
BRSET 7, \$80	Branch if X is minus (BXMI)			
BRCLR 7, \$81	Branch if Y is plus (BYPL)			
BRSET 7, \$81	Branch if Y is minus (BYMI)			

#### OPCODE MAP

Table 1 is a listing of all the instruction set opcodes applicable to the MC68HC04J2 MCU.

#### ADDRESSING MODES

The MCU has nine different addressing modes to provide the programmer with an opportunity to optimize the code for all situations. It deals with objects in three different address spaces: program space, data space, and stack space. The term "effective address" (EA) is used in describing the various addressing modes. Effective address is defined as the address from which the argument for an instruction is fetched or stored.

#### IMMEDIATE

In the immediate addressing mode, the operand is located in program ROM. It is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants that do not change during program execution, such as a constant used to initialize a loop counter.

#### DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the 256 bytes in memory with a single two-byte instruction.

#### SHORT DIRECT

In the short direct addressing mode, the MCU has four locations in data space RAM it can use, (\$80, \$81, \$82, and \$83). The opcode determines the data space RAM location, and the instruction is only one byte. Short direct addressing is a subset of the direct addressing mode. The X and Y registers are at locations \$80 and \$81, respectively.

#### **EXTENDED**

In the extended addressing mode, the effective address of the argument is obtained by concatenating the four least-significant bits of the opcode with the byte following the opcode to form a 12-bit address. Instructions using the extended addressing mode, such as JMP or JSR, are capable of branching anywhere in program space. An extended addressing mode instruction is two bytes long.

#### RELATIVE

The relative addressing mode is only used in conditional branch instructions. In relative addressing, the contents of the 8-bit signed byte (the offset) following the

opcode is added to the PC if, and only if, the branch conditions are true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from -15 to +16 from the opcode address. The programmer need not calculate the offset when using the Motorola assembler, since it calculates the proper offset and checks to see that it is within the span of the branch.

#### BIT SET/CLEAR

In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode. The byte following the opcode specifies the direct addressing of the byte in which the specified bit is to be set or cleared. Thus, any bit in the 256 locations of data space memory that can be written to can be set or cleared with a single two-byte instruction.

#### CAUTION

The corresponding DDRs for ports A and B are writeonly registers (registers at \$04 and \$05). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write functions, they cannot be used to set or clear a DDR bit; all "unaffected" bits would be set. Write all DDR bits in a port using a single-store instruction.

#### BIT TEST AND BRANCH

The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit that is to be tested and its condition (set or clear) is included in the opcode. The data space address of the byte to be tested is in the single byte immediately following the opcode byte. The third byte is sign extended to twelve bits and becomes the offset added to the PC if the condition is true. This single three-byte instruction allows the program to branch based on the condition of any readable bit in the 256 locations of memory. The span of branching is from -125 to +130 from the opcode address. The state of the tested bit is also transferred to the carry flag.

#### REGISTER-INDIRECT

In the register-indirect addressing mode, the operand is at the address in data space pointed to by the contents of one of the indirect registers, X or Y. The particular indirect register is selected by bit 4 of the opcode. Bit 4 decodes into an address that represents the register, \$80 or \$81. A register-indirect instruction is one byte long.

#### INHERENT

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. These instructions are one byte long.



Table 1. Opcode Map

1			Register/Memory, Control, and Read/Modify/Write Instructions					nd ons	Bit Man Instru	ipulation ctions	Register/M Read/Mod	emory and	1				
LOW Hi	0	0001	2 0010	3 .	0100	5	6	7	8 1700	9	A 1010	B 1011	C 1100	D 1101	E 1110	F	Hi Lov
0	2 BNE 1 REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS	BCS REL	4 JSRn	4 JMPn	•	4 MVI 3 IMM	BRCLRO 3 BTB	BCLR0 2 BSC	LDA 1 RIND	4 LDA	0
1 0001	BNE 1 REL	BNE REL	BEQ REL	BEQ REL	BCC 1 REL	BCC REL	BCS 1 REL	BCS HEL	JSRn 2 EXT	JMPn 2 EXT	•	•	5 BRCLR1 3 B 7 B	BCLR1 2 850	STA 1 RIND	STA T RIND	1 0001
2 ‱	BNE REL	BNE REL	BEQ PEL	BEQ REL	BCC REL	BCC REL	BCS REL	BCS 1 REL	JSRn 2 EXT	JMPn 2 EXT	•	2 RTI 1 INH	5 BRCLR2 3 BT B	BCLR2 BSC	ADD F R IND	ADD 1 R NO	2 0010
3 0011	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS REL	BCS RET	JSRn 2 EXT	JMPn 2 EXT	•	RTS	BRCLR3	BCLR3 BSC	SUB	SUB 1 RIND	3 0011
4 0100	BNE 1 REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC NEL	BCS REL	BCS PEL	JSRn 2 EXT	JMPn 2 EXT	•	COMA	5 BRCLR4 3 818	BCLR4 BSC	CMP R IND	CMP	4 0100
5 0101	BNE 1 REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS REL	BCS REL	JSRn 2 EXT	JMPn 2 EXT	•	ROLA	BRCLR5	BCLR5 8sc	AND 1 RIND	AND RIND	5 0101
6 0110	BNE 1 REL	BNE 1 REL	BEQ REL	BEQ REL	BCC REL	BCC , REL	BCS NEL	BCS REL	JSRn 2 Ext	JMPn 2 EXT	•	2 STOP	BRCLR6	BCLR6 BSC	INC R IND	INC 1 RIND	6 0110
7 0111	BNE REL	BNE 1 REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS REL	BCS REL	JSRn 2 Ext	JMPn 2 Ext	•	2 WAIT	BRCLR7	BCLR7 BSC	DEC R IND	DEC 1 RIND	7, 0111
8 1000	BNE 1 REL	BNE 1 REL	BEQ REL	BEQ NEL	BCC REL	BCC REL	BCS REL	BCS REL	JSRn EXT	JMPn 2 EXT	INC S D	DEC S D	BRSETO	BSET0 BSC	LDA 1MM	LDA DIR	8 1000
9 1001	BNE 1 REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS REL	BCS REL	JSRn 2 EXT	JMPn 2 EXT	INC S D	DEC S D	BRSET1	BSET1 8 BSC	,	STA DIR	9 1001
A 1010	BNE 1 REL	BNE REL	BEQ REL	BEQ PEL	BCC REL	BCC REL	BCS REL	BCS REL	JSRn 2 EXT	JMPn 2 EXT	INC S D	DEC S D	5 BRSET2 3 8 7 8	BSET2 BSC	ADD IMM	ADD DIR	A 1010
B 1011	BNE 1 REL	BNE PEL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS REL	BCS REL	JSRn Z EXT	JMPn 2 EXT	INC S D	DEC S D	BRSET3	BSET3 BSC	SUB	SUB 2 DIR	B 1011
C 1100	BNE 1 REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS REL	BCS PEL	JSRn EXT	JMPn 2 EXT	LDA S D	STA SD	BRSET4	BSET4 8sc	CMP 1MM	CMP	C 1100
D 1101	BNE 1 REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS REL	BCS REI	JSRn JEXT	JMPn 2 EXT	LDA SD	STA SD	BRSET5	BSET5 BSC	4 AND 2 IMM	AND DIR	D 1101
E 1110	BNE 1 REL	BNE REL	BEQ PEL	BEQ REL	BCC PEL	BCC REL	BCS NEL	BCS REL	JRSn Ext	JMPn	LDA	STA S D	BRSET6	BSET6 2 BSC	•	INC 2 DIR	E 1110
F 1111	2 BNE 1 REL	2 BNE 1. REL	BEQ REL	BEQ REL	BCC NEL	BCC REL	BCS REL	BCS REL	JSRn	JMPn Z Ext	LDA SD	STA S D	5 BRSET7 3 8 8 8	BSET7 2 BSC	•	DEC DIR	F

Abbreviations for Address Modes

INH inherent S-D

Short Direct

B·T·B Bit Test and Branch

IMM Immediate DIR Direct


EXT Extended

REL Relative BSC Bit Set/Clear

R-IND Register Indirect

Indicates Instruction Reserved for Future Use

Indicates Illegal Instruction



LEGEND

MC68HC04J2

#### **ELECTRICAL SPECIFICATIONS**

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Supply Voltage	V <sub>DD</sub>	-0.3 to +7.0	٧
Input Voltage	Vin	V <sub>SS</sub> - 0.3 to V <sub>DD</sub> + 0.3	V
Current drain per pin Excluding VDD and VSS	I	10	mA
Total current for sink Ports A, B, C EXTAL, TIM source	l i	30 15	mA
Operating Temperature Range (Comm.)	TA	0 to 70	°C
Operating Temperature Range (Ind.)	TA	-40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C
Junction Temperature Plastic	Tj	150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum-rated voltages to this high-impedance circuit. For proper operation it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS}\!\!\leq\!\!(V_{in})\!\!\mid\!\!>\!\!V_{DD}$ . Reliability of operation is enhanced if unused inputs except EXTAL are connected to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{CC}$ ).

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit	
Thermal Resistance	θЈΑ		°C/W	
Plastic		70		

#### POWER CONSIDERATIONS

The average chip-junction temperature,  $T_J$ , in  $^\circ\text{C}$  can be obtained from:

$$T_{J} = T_{A} + (P_{D} \cdot \theta_{JA})$$
where:
$$T_{A} = Ambient Temperature °C$$

 $\begin{array}{ll} T_A & = \mbox{Ambient Temperature, $^{\circ}$C} \\ \theta_{JA} & = \mbox{Package Thermal Resistance,} \\ \mbox{Junction-to-Ambient, $^{\circ}$C/W} \end{array}$ 

 $\begin{array}{ll} P_D & = P_{INT} + P_{PORT} \\ P_{INT} & = I_{CC} \times V_{CC}, Watts - Chip Internal Power \\ P_{PORT} & = Port Power Dissipation, \end{array}$ 

Watts — User Determined

Pin Under Test 50 pF

For most applications P<sub>PORT</sub><P<sub>INT</sub> and can be neglected. P<sub>PORT</sub> may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between  $P_{\mbox{\scriptsize D}}$  and  $T_{\mbox{\scriptsize J}}$  (if  $P_{\mbox{\scriptsize PORT}}$  is neglected) is:

$$P_D = K \div (T_J + 273^{\circ}C)$$
 (2)

Solving equations (1) and (2) for K gives:  

$$K = P_D \cdot (T_A + 273^{\circ}C) + \theta JA \cdot P_D^2$$
 (3)

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving equations (1) and (2) iteratively for any value of  $T_A$ .


$$\begin{split} \textbf{V}_{\textbf{D}\textbf{D}} &= +4.5 \text{V} \\ \textbf{I}_{OL} / \textbf{I}_{OH} &= 800 \ \mu \text{A} \\ \textbf{R}_{L} &= \textbf{R}_{H} = 4.6 \ k\Omega \\ \textbf{V}_{\textbf{D}\textbf{D}} &= +2.7 \textbf{V} \\ \textbf{I}_{OL} / \textbf{I}_{OH} &= 200 \ \mu \text{A} \\ \textbf{R}_{L} &= \textbf{R}_{H} = 10.5 \ k\Omega \\ \textbf{V}_{\textbf{D}\textbf{D}} &= +2.0 \textbf{V} \\ \textbf{I}_{OL} / \textbf{I}_{OH} &= 100 \ \mu \text{A} \\ \textbf{R}_{L} &= \textbf{R}_{H} = 16 \ k\Omega \\ \end{split}$$

Figure 9. Equivalent Test Load

#### **CONTROL TIMING CHARACTERISTICS**

Characteristic	Symbol	Min	Тур	Max	Unit
(V <sub>DD</sub> = +5	5 Vdc ±10%, V <sub>SS</sub> =0 Vd	lc; T <sub>A</sub> =0°C to	70°C		
Oscillator Frequency	fosc	0	_	11.0	MHz
PHI1 Clock Frequency	fCL	0	_	5.5	MHz
Cycle Time (Min)	t <sub>cyc</sub>	2.2	_	_	μs
IRQ Pulse Width	tIWL	2×t <sub>cyc</sub>	_	_	μs
RESET Pulse Width	RWL	2×t <sub>cyc</sub>	_	_	μs
Oscillator Clock Pulse Width	t <sub>OL</sub> , t <sub>OH</sub>	45	_	_	ns
V <sub>DD</sub> = +3	Vdc ±10%, V <sub>SS</sub> =0 Vdc	, T <sub>A</sub> = 0°C to 7	′0°C		
Oscillator Frequency	fosc	_	_	11.0	MHz
PHI1 Clock Frequency	fCL	_		4.2	MHz
Cycle Time (Min)	t <sub>cyc</sub>	2.9	_		μs
IRQ Pulse Width	tıwL	2×t <sub>cyc</sub>		_	μs
RESET Pulse Width	t <sub>RWL</sub>	2×t <sub>cyc</sub>	_		μs
Oscillator Clock Pulse Width	tOL,tOH	45	_		ns
V <sub>DD</sub> = +2.2	2 Vdc ±10%, V <sub>SS</sub> =0 Vd	c, T <sub>A</sub> =0°C to	70°C		
Oscillator Frequency	f <sub>osc</sub>	0	_	8.4	MHz
PHI1 Clock Frequency	fCL	0	_	2.1	MHz
Cycle Time (Min)	t <sub>cyc</sub>	5.7	_	_	μs
IRQ Pulse Width	tIWL	2×t <sub>cyc</sub>			μs
RESET Pulse Width	t <sub>RWL</sub>	2×t <sub>cyc</sub>	_	_	μs
Oscillator Clock Pulse Width	tOL,tOH	45	_	_	ns

NOTE: 2 V operation is a user-selectable option only. Prior consultation with the factory is required.






Figure 10. Typical RUN Current vs Clock Frequency (fcL) Figure 11. Typical WAIT Current vs Clock Frequency (fcL)

#### MC68HC04J2

DC ELECTRICAL CHARACTERISTICS (Typical pull-down sink current for  $V_{out} = V_{DD}$  is 50  $\mu$ A.)

Characteristic	Symbol	Min	Тур	Max	Unit
V <sub>DD</sub> = +5 Vdc ±10%	6, V <sub>SS</sub> =0 Vdc	$T_A = 0^{\circ}C$ to 7	0° C		
Output Voltage, I <sub>Load</sub> (10.0 μA	V <sub>OL</sub> V <sub>OH</sub>	— V <sub>DD</sub> – 0.1		0.1 —	V
Output High Voltage, $I_{Load} = +800 \mu A$ ) Ports, TIM Output Low Voltage, $I_{Load} = +800 \mu A$ ) Ports, TIM	V <sub>OH</sub> V <sub>OL</sub>	V <sub>DD</sub> – 0.4		 0.4	V
Input High Voltage Ports, TIM, <u>XTAL, MDS</u> IRC, RESET	V <sub>IH</sub> V <sub>IH</sub>	0.7×V <sub>DD</sub> 0.8×V <sub>DD</sub>	_	V <sub>DD</sub>	V
Input Low Voltage Ports, TIM, <u>XTAL, MDS</u> IRO, RESET	V <sub>IL</sub> V <sub>IL</sub>	V <sub>SS</sub> V <sub>SS</sub>	_	0.3×V <sub>DD</sub> 0.2×V <sub>DD</sub>	٧
	IDD IDD IDD	_ _ _	2 0.5 3	3 1 5	mA mA μA
I/O Ports Input Leakage V <sub>SS</sub> (V <sub>I</sub> (V <sub>DD</sub>	կլ		_	± 1	μΑ
Input Current RESET, IRQ, TIM	lin			± 1	μΑ
Capacitance per Pin PORTS (as Input or Output) RESET, IRQ, TIM, XTAL, MDS	C <sub>out</sub> C <sub>in</sub>	_	_	12 8	pF
V <sub>DD</sub> = +3 Vdc ±10	%, V <sub>SS</sub> =0 Vd	c, T <sub>A</sub> = 0°C to 7	70°C		
Output Voltage, I <sub>Load</sub> ⟨10.0 μΑ	V <sub>OL</sub>	- V <sub>DD</sub> -0.1	Marine Marine	0.1	٧
Output High Voltage, $I_{Load} = -200 \mu A$ ) Ports, TIM Output Low Voltage, $I_{Load} = +200 \mu A$ ) Ports, TIM	V <sub>OH</sub> V <sub>OL</sub>	V <sub>DD</sub> – 0.3	-	 0.3	V
Input High Voltage Ports, TIM, <u>XTAL, MDS</u> IRQ, RESET	V <sub>IH</sub>	0.7 × V <sub>DD</sub> 0.8 × V <sub>DD</sub>		V <sub>DD</sub>	V
Input Low Voltage Ports, TIM, <u>MDS, XTAL</u> IRQ, RESET	V <sub>IL</sub> V <sub>IL</sub>	V <sub>SS</sub> V <sub>SS</sub>	_	0.3×V <sub>DD</sub> 0.2×V <sub>DD</sub>	V
$\label{eq:total_continuity} \begin{split} & \text{Total Supply Current} \\ & \text{$C_L=50$ pF, Ports, TIM,} \\ & \text{$No$ dc load, $t_{\text{CyC}}=1/f_{\text{CL}}(\text{Max})$,} \\ & \text{$V_{\text{IL}}=0.2$ V, $V_{\text{IH}}=V_{DD}-0.2$ V} \end{split}$	I <sub>DD</sub> I <sub>DD</sub>		0.8 0.3 1.5	1.5 0.5 4	mA mA μA
I/O Ports Input Leakage VSS(VI(VDD	IL	_		±1	μА
Input Current RESET, IRQ, TIM	lin	_		±1	μΑ
Capacitance per Pin PORTS (as Input or Output) RESET, IRQ, TIM, XTAL, MDS	C <sub>out</sub>	=	_	12 8	pF
V <sub>DD</sub> = +2.2 Vdc ±10	0%, V <sub>SS</sub> =0 Vo	ic, T <sub>A</sub> = 0°C to	70°C		
Output Voltage, I <sub>Load</sub> ⟨10.0 μΑ	V <sub>OL</sub> V <sub>OH</sub>	 V <sub>DD</sub> −0.1	_	0.1	V
Output High Voltage, $I_{Load} = -100\mu A$ ) Ports, TIM Output Low Voltage, $I_{Load} = +100\mu A$ ) Ports, TIM	VOH	V <sub>DD</sub> – 0.3	_	0.3	V
Input High Voltage Ports, TIM, XTAL, MDS IRO, RESET	V <sub>IH</sub> V <sub>IH</sub>	0.7 × V <sub>DD</sub> 0.8 × V <sub>DD</sub>	_	V <sub>DD</sub>	V
Input Low Voltage Ports, TIM, MDS, XTAL IRQ, RESET	V <sub>IL</sub>	V <sub>SS</sub> V <sub>SS</sub>	_	0.3×V <sub>DD</sub> 0.2×V <sub>DD</sub>	V
$\label{eq:total_supply_current} \begin{split} & \text{Total Supply Current} \\ & \text{$C_L=50$ pF, Ports, TIM,} & \text{$RUN$} \\ & \text{No dc load, $t_{CyC}=1/f_{CL}(Max),} & \text{$WAIT^*$} \\ & \text{$V_{IL}=0.2v, $V_{IH}=V_{DD}-0.2$ $V$} & \text{$STOP^*$} \end{split}$	IDD IDD IDD		0.6 0.2 1	1 0.3 3	mA mA μA
I/O Ports Input Leakage VSS(VI(VDD	IIL	_	_	±1	μΑ
Input Current REST, IRQ, TIM	lin	l —		±1	μΑ

<sup>\*</sup>Measured under the following conditions:

NOTE: Typical pull-down sink current for  $V_{\mbox{\scriptsize out}}\!=\!V_{\mbox{\scriptsize DD}}$  is 50  $\mu\mbox{\scriptsize A}.$ 

<sup>All ports and timer pin are configured as input
XTAL is driven by a square wave input</sup> 

<sup>-</sup> EXTAL is open circuit

<sup>-</sup> port pull downs not enabled

#### ORDERING INFORMATION

The following information is required when ordering a custom MCU. The information may be transmitted to Motorola using the following media:

MDOS<sup>®</sup>, disk file MS<sup>®</sup>-DOS disk file (360K) EPROM(s) 2516, 2716, 2532, 2732

To initiate a ROM pattern for the MCU, it is necessary to first contact the local field service office, a sales person, or a Motorola representative.

#### **FLEXIBLE DISKS**

Several types of flexible disks (MDOS or MS-DOS disk file) may be submitted for pattern generation. They should be programmed with the customer program, using positive logic sense for address and data. The diskette should be clearly labeled with the customer's name, date, project or product name, and the filename containing the pattern.

In addition to the program pattern, a file containing the program source code listing can be included. This data will be kept confidential and used to expedite the process in case of any difficulty with the pattern file.

#### **MDOS Disk File**

MDOS is Motorola's Disk Operating System available on the EXORciser® development system. The disk media submitted must be a single-sided, single-density, 8-inch MDOS compatible floppy diskette. The diskette must contain the minimum set of MDOS system files in addition to the pattern file.

The .LO output of the M6804 cross assembler should be furnished. In addition, the file must be produced using the ROLLOUT command, so that it contains the absolute image of the M6804 memory. It is necessary to include the entire memory image of both program and data space. All unused bytes, including those in the user space, must be set to logic zero.

#### MS-DOS Disk File

MS-DOS is Microsoft's Disk Operating System. Disk media submitted must be standard density (360K), double-sided 5 1/4 inch compatible floppy diskette. The diskette must contain the object file code in Motorola's Srecord format. The S-record format is a character-based object file format generated by M6804 cross assemblers and linkers on IBM PC style machines.

#### **EPROMS**

Four K of EPROM are necessary to contain the entire MC68HC04J2 program. Two 2516 or 2716 type EPROMs

or a single 2532 or 2732 type EPROM can be submitted for pattern generation. The EPROM is programmed with the customer's program using positive logic sense for address and data. Submissions on two EPROMs must be clearly marked. All unused bytes, including the user's space, must be set to zero.

If the MC68HC04J2 MCU ROM pattern is submitted on one 2532 or 2732 EPROM, or on two 2516 or 2716 type EPROMs, memory map addressing is one-for-one. The data space ROM runs from EPROM address \$018 to \$05F, and program space ROM runs from EPROM address \$C10 to \$FFF with vectors from \$FFC to \$FFF.

For shipment to Motorola, EPROMs should be placed in a conductive IC carrier and packed securely. Styrofoam is not acceptable for shipment.

#### **Verification Media**

All original pattern media, EPROMs or floppy disks, are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked and the verification form completed, signed, and returned to Motorola. The signed verification form constitutes the contractual agreement for the creation of the customer mask. To aid in the verification process, Motorola will program *customer supplied* blank EPROM(s) or DOS disks from the data file used to create the custom mask.

#### **ROM Verification Units (RVUs)**

Ten MCUs containing the customers ROM pattern will be sent for program verification. These units will have been made using the custom mask, but are for the purpose of ROM verification only. For expediency, the MCUs are unmarked, packaged in ceramic, and tested with five volts at room temperature. These RVUs are free with the minimum order quantity, but are not production parts. These RVUs are not guaranteed by Motorola Quality Assurance.

#### **Ordering Information**

The following table provides generic information pertaining to the package type, temperature, and order numbers for the MC68HC04P3.

#### **Ordering Information**

Package Type	Temperature	Order Number
Plastic	0°C to 70°C	MC68HC04J2P
(P Suffix)	-40°C to +85°C	MC68HC04J2CP

MDOS is a trademark of Motorola Inc.

MS®LDOS is a trademark of Microsoft, Inc.


EXORciser is a registered trademark of Motorola Inc.

IBM is a registered trademark of International Business Machines Corporation.

#### MC68HC04J2

#### **MECHANICAL DATA**

#### **PIN ASSIGNMENTS**



3

## MC68HC04J3

# Technical Summary

8-Bit Microcomputer Unit

MC68HC04J3 HCMOS microcomputer unit (MCU) device is a member of the M6804 Family of single-chip microcomputers. This device is tremendously versatile and cost effective. These qualities are based on the MCU's simple design and ability to process 8-bit variables, one bit at a time.


This technical summary contains limited information on the MC68HC04J3. For detailed information, refer to the advanced information data sheet for the MC68HC04J2, MC68HC04J3, and MC68HC04P3 8-bit microcomputers (MC68HC04J2/D) or to the M6804 MCU Manual (DLE404/D).

Major hardware and software features of the MC68HC04J3 MCU are:

- On-Chip Clock Generator
- Memory Mapped I/O
- Software Programmable 8-Bit Timer with 7-Bit Prescaler
- Single Instruction Memory Examine/ Change
- 72 Bytes of Data ROM
- 30 Bytes of User RAM
- User Selectable Input Drive Options
- Optional Pull Down Devices on I/O Ports
- Mask Selectable Edge- or Level-Sensitive Interrupt Pin

- True Bit Manipulation
- Bit Test and Branch Instruction
- 368 Bytes Self-Check ROM
- Conditional Branches
- Timer Pin is Software Programmable as Clock Input or Timer Output
- 1672 Bytes of User Program ROM

#### **BLOCK DIAGRAM**



This document contains information on a new product. Specifications and information herein are subject to change without notice.

# 3

#### SIGNAL DESCRIPTION

#### V<sub>DD</sub> AND V<sub>SS</sub>

Power is supplied to the microcomputer using these two pins. VDD is power, and VSS is ground.

#### IRO

This pin provides the capability for asynchronously applying an external interrupt to the microcomputer. A pull-up resistor on this pin is a manufacturing mask option.

#### **EXTAL AND XTAL**

These pins provide control input for the on-chip clock oscillator circuit. A crystal, a resistor/capacitor combination, or an external signal is connected to these pins to provide a system clock. Selection is made by a manufacturing mask option. The different clock generator options are shown in Figure 1, along with crystal specifications.

#### Internal Clock Options

The crystal oscillator start-up time is a function of many variables. To ensure rapid oscillator start-up, neither the crystal characteristics nor load capacitances should exceed recommendations. When using the on-board oscillator, the MCU should remain in a reset condition, with the RESET pin voltage below VIRES +, until the oscillator has stabilized at its operating frequency.

#### TIMER

Two TIMER input modes as well as an output mode are available. In the input modes, the TIMER pin is configured as either a TIMER enable, or as the TIMER clock. In the output mode, the TIMER pin may generate transitions upon each occurrence of timer underflow.

#### RESET

The RESET pin is used to restart the processor to the beginning of a program. The program counter is loaded with the address of the restart vector. This should be a

jump instruction to the first instruction of the main program. Together with the MDS pin, the RESET pin selects the operating mode of the MCU. A pullup resistor on this pin is a manufacturing mask option.

#### MDS

The mode select (MDS) pin places the MCU into special operating modes. When this pin is logic high at the exit of the reset state, the decoded state of PA6 and PA7 is latched to determine the operating mode. This choice can be either the single-chip, self-check, or ROM verify mode. However, if MDS is logic low at the end of the reset state, the single-chip operating mode is automatically selected. No external diodes, switches, transistors, etc. are required for single-chip mode selection.

#### INPUT/OUTPUT LINES (PA4-PA7, PB0-PB7)

These 12 lines are arranged into one 4-bit port (A) and one 8-bit port (B). All lines are programmable as either inputs or outputs under software control of the data direction registers.

#### **PROGRAMMING**

#### INPUT/OUTPUT PROGRAMMING

There are 12 input/output pins. The 12 bidirectional lines can be selected to have internal pulldowns at the time of manufacture. All pins of each port are programmable as inputs or outputs under the control of the data direction registers (DDR).

The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic one for output or a logic zero for input, as shown in Figure 2. When the registers are programmed as outputs, the latched data is readable regardless of the logic levels at the output pin due to output loading.

All the I/O pins are CMOS compatible as both inputs and outputs. Their standard configuration as outputs is three-state drive. Port B outputs are LED compatible. In addition, certain pins of both ports may be ordered equipped with pull down resistors.




Figure 1. Clock Generator Options and Crystal Parameters




Figure 2. Typical I/O Port Circuitry

Any write to a port writes to all of its data bits even though the port DDR may be set to input. This can be used as a tool to initialize the data registers and avoid undefined outputs. However, care must be exercised when using read-modify-write instructions. The data read corresponds to the pin level if the DDR is an input or to the latched output data when the DDR is an output.

#### **Pull Down Device Option**

The use of pull down devices on particular groupings of I/O ports is a manufacturing mask option available to the user. It is of use in applications where keyboards are interfaced directly to the MCU and similar situations. This option is available in the following configurations:

I/O Port	Resistor-Option Pin Groupings
Port A	PA4-PA7
Port B	PB3-PB7, PB4-PB7, PB1-PB2, PB0

#### Port Data Registers (\$00, \$01)

The port data registers are not initialized on reset. These registers should be initialized before changing the DDR bits to avoid undefined levels.

The source of data read from the port register is either the port I/O pin or previously latched output data. The source depends upon the contents of the corresponding DDR. The destination of data written to the port data register is an output data latch. If the corresponding DDR for the port I/O pin is programmed as an output, the data appears on the port pin.


Port A (\$00)							
7	6	5	4	3	2	1	0
				Х	Х	, х	Х

Port B (\$01)							
7	6	5	4	3	2	1	0

With regard to Port A only, the four MSB bits are unused. These are "don't care" (X) bits when written to but are always logic high when read.

#### Port Data Direction Registers (\$04, \$05)


Port DDRs configure the port pins as either outputs or inputs. Each port pin can be programmed individually to function as input or output. A zero in the pin's corresponding DDR bit programs it as an input; a logic one programs it as an output. On reset, all the DDRs are initialized to a logic zero state to put the ports in the input mode.




With regard to Port A DDR only, the four MSB bits are cleared after reset. These bits must not be set (logic one).

#### MEMORY

The MCU memory map (Figure 3) consists of 4352 bytes of addressable memory, I/O register locations, and stack space. This MCU has three separate memory spaces: program space, data space, and stack space.





Level 1	
Level 2	
Level 3	
Level 4	

Stack Space

Figure 3. Memory Map

3

The MCU is capable of addressing 4096 bytes of program space memory with its program counter and 256 bytes of data space memory with its instructions. Program space memory includes self-check ROM, program ROM, self-check and user program vectors, and reserved memory locations.

A non-accessible subroutine stack space RAM is provided. This stack space consists of a last-in-first-out (LIFO) register. This register is used with inherent addressing to stack the return address for subroutines.

Indirect X and Y register locations \$80 and \$81 are generally used as pointers for such tasks as indirect addressing to data space locations. Short direct addressing allows access to the four data space addresses \$80-\$83 with single byte opcodes. The operations allowed are increment, decrement, load, and store. Data space locations \$82 and \$83 can be used for 8-bit counter locations.


#### **Program ROM Protect**

A manufacturing mask option available to the user enables program ROM protection. Enabled, this option prevents the ROM contents from being output during self-check/ROM verify. This option does not prevent a go, nogo test of the ROM contents using the ROM verify mode.

#### REGISTERS


#### ACCUMULATOR (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.



#### **INDIRECT REGISTERS (X,Y)**

These two registers are used to maintain pointers to other memory locations in data space. They are used in the register-indirect addressing mode and can be accessed with the direct, indirect, short direct, or bit set/clear modes.



#### PROGRAM COUNTER (PC)

The program counter is a 12-bit register that contains the address of the next byte to be fetched from program space. The program counter is contained in low byte (PCL) and high nibble (PCH).

11 8	7 0
PCH	PCL

#### FLAGS (C,Z)

The first flag, the carry (C) bit, is set on a carry or borrow out of the arithmetic logic unit (ALU). It is cleared if the arithmetic operation does not result in a carry or borrow. The C bit is also set to the value of the bit tested in a bit test instruction. It participates in the rotate left (ROLA) instruction, as well.

The second flag, the zero (Z) bit, is set if the result of the last arithmetic or logic operation was equal to zero. Otherwise, it is cleared. Bit test instructions do not affect the Z bit.

NORMAL FLAGS	С	Z	_
INTERRUPT FLAGS	С	Z	_

There are two sets of these flags. One set is for interrupt processing (the interrupt mode flags). The other set is for normal operations (the program mode flags). When an interrupt occurs, a context switch is made from the program flags to the interrupt flags. An RTI forces the context switch back. While in either mode, only the flags for that mode are available. A context switch does not affect the value of the C or Z bits. Both sets of flags are cleared by RESET.

#### STACK

A last-in-first-out (LIFO) stack is incorporated in the MCU that eliminates the need for a stack pointer. This non-accessible subroutine stack space is implemented in separate RAM, 12-bits wide. Whenever a subroutine call or interrupt occurs, the contents of the PC are shifted into the top register of the stack. At the same time, the top register is shifted one level deeper. This happens to all registers, with the bottom register falling out of the stack.

Whenever a return from subroutine or interrupt occurs, the top register is shifted into the PC and all lower registers are shifted one level higher. The stack RAM is four levels deep. If the stack is pulled more than four times with no pushes, then the address that was stored in the bottom level of the stack is shifted into the PC.

#### **CRC Registers**

Two eight bit registers are implemented in RAM primarily as self-check and ROM verify modes. The two registers are memory mapped in data space at addresses \$0A (CRC low), and \$0B (CRC high).

Provided no write or read/modify/write operation is used to change the contents of these two locations, the registers are configured to perform CRC calculations. By simply reading a register, a pseudo-random number can be generated.

If a write or a read/modify/write is performed on addresses \$0A or \$0B, then the CRC circuitry is disabled. Both registers can be used as RAM locations until the next RESET. RESET enables the CRC circuitry again.

#### **SELF CHECK**

The MCU implements two forms of internal check, self check and ROM verify. Self check performs an extensive

functional check of the MCU using a signature analysis technique. ROM verify uses a similar method to check the contents of program ROM.

Self-check mode is selected by holding the MDS and PA7 pins logic high, and PA6 logic low as RESET goes low to high. ROM verify mode is entered by holding MDS, PA7, and PA6 logic high as RESET goes low to high. Unimplemented program space ROM locations are also tested. Monitoring the self-check mode's stages for successful completion requires external circuitry.

#### RESET

The MCU can be reset by initial power up or by external reset input (RESET).

#### POWER-ON-RESET (POR)

During a power-on-reset, the timer is used to count 1920 external clock cycles. This allows the oscillator to stabilize before releasing the internal reset, irrespective of the state of the RESET pin. If the RESET pin is low at the end of the delay, the processor remains in the reset condition.




Figure 4. Power Up RESET Delay Circuit

#### RESET

A reset can also be achieved by pulling the RESET pin to logic low for a minimum of two clock cycles. The delay is not implemented in this case.

#### INTERRUPT

There are two ways this MCU can be interrupted: by applying a logic low signal to the  $\overline{IRQ}$  pin, or by a positive transition of the TMZ bit of TSCR with the ETI bit set. However, a manufacturing mask option determines whether the falling edge or the actual low level of the  $\overline{IRQ}$  pin is sensed to indicate an interrupt.

#### **EXTERNAL INTERRUPT EDGE-SENSITIVE OPTION**

When the  $\overline{\text{IRQ}}$  pin is pulled low, the internal interrupt request latch is set. Prior to each instruction fetch, this interrupt request latch is tested. If its output is low, an interrupt sequence is initated at the end of the current instruction, provided the interrupt mask is cleared. Figure

contains a flowchart that illustrates the interrupt and instruction processing sequences.

The interrupt sequence consists of one cycle during which:

The interrupt request latch is cleared;

The interrupt mode flags are selected;

The program counter (PC) is saved on the stack:

The interrupt mask is set: and

The IRQ vector jump address is loaded into the PC.

The IRQ vector jump address is \$FFC-\$FFD in the single-chip mode and \$FF8-\$FF9 in the self-check mode. The contents of these locations are not decoded as an address to which the PC should jump. Instead, they are decoded like any other ROM word. So, it is essential that the vector contents specify a JMP instruction in addition to the starting address of the interrupt service routine. If required, this routine should save the values of the accumulator and the X and Y registers, since these values are not stored on the stack.

Internal processing of the interrupt continues until a return from interrupt (RTI) instruction is processed. During RTI, the interrupt mask is cleared and the program mode flags are selected. The next instruction of the program is then fetched and executed.

When STOP is processed, the interrupt mask is cleared and the oscillator stopped. Checks are made for either RESET or IRQ. If RESET is detected, the RESET sequence is initiated. If IRQ is detected, the system oscillator is enabled along with the clock. In both cases, a delay is executed by the timer to allow oscillator stabilization before the CPU is enabled and the interrupt serviced.

When WAIT is processed, the interrupt mask is cleared and the CPU clock disabled. The interrupt latch is tested. Detection of  $\overline{RESET}$  initiates the  $\overline{RESET}$  sequence. Detection of  $\overline{IRQ}$  or timer interrupt enables the CPU clock and initiates servicing of the interrupts.

When RTI is processed, the program counter is pulled from the stack. The program flags are selected and the interrupt mask cleared. The interrupt latch is then tested before the next instruction.

When the interrupt was initially detected and the interrupt sequence started, the interrupt request latch was cleared so that the next interrupt could be detected. This was done even as the first interrupt was being serviced. However, even though the second interrupt set the interrupt request latch during the first interrupt's processing, the second interrupt's sequence cannot begin until completion of the interrupt service routine for the first interrupt. Completion of an interrupt service routine is always accomplished using an RTI instruction to return to the main program. The interrupt mask, which is not directly available to the programmer, is cleared during the last cycle of the RTI instruction.

# EXTERNAL INTERRUPT EDGE/LEVEL-SENSITIVE OPTION

The edge/level-sensitive option performs as described in the preceding section but adds the potential for level-sensitive operation. Level-sensitive operation tests the state of the IRQ and initiates an interrupt service routine if the IRQ pin is found to be logic low.




Figure 5. Interrupt Sequences

#### POWER UP AND TIMING

During the power up sequence, the interrupt mask is closed. This precludes any false interrupts. The PC is also loaded with the appropriate restart vector (jump instruction).

To open the interrupt mask, the user should do a JSR to an initialization subroutine that ends with an RTI instead of an RTS. The RTI opens the interrupt mask. Typical  $\overline{RSET}$  and  $\overline{IRQ}$  processes and their relationship to the interrupt mask are shown in Figure 7.

Maximum interrupt response time is eight machine cycles. This includes five cycles for the longest instruction plus one for stacking the PC and switching flags. Two additional cycles are used to synchronize IRQ input with the internal machine cycle frequency.

#### TIMER INTERRUPT

A timer interrupt is requested by a transition of the TMZ bit of the timer status/control register (TSCR) from logic low to high. Such a positive transition is caused either by the timer count register reaching the all zero state, or by any program instruction that writes a one to the TMZ bit.

The timer interrupt request is maskable by clearing bit 6 of the TSCR (ETI bit). ETI is cleared by RESET.

During the interrupt routine, to determine whether an interrupt was caused externally or by the timer, it is necessary to test the state of the TMZ bit in the TSCR.

It is important to service a timer interrupt and clear the TMZ bit before the timer counter underflows again. Otherwise, because only a single interrupt can be latched, there is no way of telling how many timer interrupts occur while the original interrupt is being serviced.

#### **LOW-POWER MODES**

#### STOP

The STOP instruction places the MCU in its lowest power consumption mode. In the STOP mode, the internal oscillator is turned off, causing all internal processing and the timer to be halted. Current consumption is thus dropped to leakage levels.

Providing the supply voltage remains within data sheet limits, the contents of the TSCR, accumulator, and all data space RAM remain unchanged in STOP mode.





Figure 6. Instruction Processing Sequence



Causing an interrupt or reset by pulling the RESET or IRQ pins low is the only way to bring the processor out of STOP mode. During this exit from STOP, the timer is used to provide the delay time necessary for the oscillator to stabilize. So, the prescaler and timer count register contents must be considered corrupted.

## WAIT

The WAIT instruction places the MCU in a low power consumption mode, but the WAIT mode consumes somewhat more power than the STOP mode. In the WAIT mode, the internal clock is disabled from all internal circuitry except for the timer. So, all internal processing is halted. However, the timer continues to decrement normally if the PSI bit of TSCR is set.

During the WAIT mode, external interrupts are enabled. All other registers, memory, and I/O lines remain in their last state. Pulling the IRO or RESET pin to logic low causes an exit from the WAIT mode. In addition, ETI bit of TSCR can be enabled by software prior to entering the WAIT state. This allows an exit from WAIT via a timer interrupt as well as via external interrupts.

## **TIMER**

A block diagram of the MC68HC04J3 timer circuitry is shown in Figure 8. The timer logic in the MCU is comprised of a simple 8-bit counter called the timer counter. This counter is decremented by a 7-bit prescaler at a rate determined by the timer status/control register (TSCR).




Figure 8. Timer Block Diagram

## **PRESCALER**

The prescaler is a 7-bit counter used to extend the maximum interval of the overall timer. This counter is clocked by a signal from the TIMER pin or by the internal sync pulse. It divides the frequency received by some factor to create the prescaler output. The factor by which the TIMER pin signal is divided is called the prescaler tap. The value of this tap is selected by three bits of the TSCR (PSO-PS2). These bits control the division of the prescaler input within the range of divide-by-2<sup>0</sup>, to divide-by-2<sup>7</sup>.

## TIMER COUNTER

The timer counter, which may be read or loaded under program control, is decremented from a maximum value of 256 toward zero by the prescaler output. Both are decremented on rising clock edges.

The prescaler register and timer count register are readable and writeable. A write to either one will take precedence over the normal counter function. For example, if a value is written to the timer count register and this write and a decrement-to-zero occur at the same time, the write takes precedence and TSCR bit one (TMZ) is not set until the next timer time out.

## TIMER PIN

The TIMER pin may be programmed as either an input or an output. Its status depends on the value of TSCR bits 4 (DOUT) and 5 (TOUT). Two distinct input modes exist; input gated mode and input event counter mode.

This relationship is shown in the TIMER pin status section of Figure 8. The frequency of the internal clock applied to the TIMER pin must be less than t<sub>byte</sub>, which is the frequency of the oscillator divided by either 12, 24, or 48, then multiplied by the clock divide ratio. Whether f<sub>OSC</sub> is divided by 12, 24, or 48 is a manufacturing mask option.

## TIMER INPUT EVENT COUNTER MODE

In the timer input event counter mode, both TOUT and DOUT are logic zero. The TIMER pin is effectively connected directly to prescaler input. So, the timer/prescaler is clocked by the signal applied from the TIMER pin.

## TIMER INPUT GATED MODE

In the input gated mode, TOUT is logic zero and DOUT is logic one. The timer pin is an input which decrements the prescaler each machine cycle as long as the timer pin is logic high. When the pin is logic low, counting is inhibited. This mode permits the counting of the period of time during which the timer pin is logic high, based on the system clock and prescaler values. Gate times are  $f_{\rm OSC}/12$ ,  $f_{\rm OSC}/24$ , and  $f_{\rm OCS}/48$ .

## TIMER OUTPUT MODE

In the output mode, TOUT is logic one and the TIMER pin is connected to the DOUT latch. So, the timer prescaler is clocked by the internal sync pulse. This pulse is a divide-by-12, 24 or 48 of the internal oscillator depending on the mask option. However, in the output mode, once the prescaler decrements the timer count register

to zero, the low TSCR bit 1 (TMZ) bit state is used to drive the data latched at TSCR bit 4 (DOUT) onto the TIMER pin.

#### NOTE

TMZ is normally set to logic one when TCR decrements to zero and the timer times out. However, it may be set by a write of \$00 to TCR or by a write to bit 7 of TSCR.

## TIMER COUNT REGISTER (\$FE)

The timer count register reflects the current count in the internal 8-bit counter. The register is the counter and can be written.

7							0
MSB							LSB
RESET:							
1	1	1	1	1	1	1	1

## TIMER STATUS/CONTROL REGISTER (TSCR) (\$09)

7	6	5	4	3	2	1	0
TMZ	ETI	TOUT	DOUT	PSI	PS2	PS1	PS0
RESET:							

0 TMZ — Timer Zero

- 1 = Timer count register has reached the all-zero state since the last time the TMZ bit was read.
- 0 = This bit is cleared by a read of the TSCR if TMZ is read as logic one.

ETI — Enable Timer Interrupt

1 = Timer interrupt enabled.

0

0 = Timer interrupt disabled.

TOUT — Timer Output

- 1 = Output mode is selected for the timer.
- 0 = Input modes are selected for the timer.

DOUT - Data Output

In the input mode, latched data at this bit is sent to the TIMER pin when both the TMZ and TOUT bits are logic high.

In the input mode:

- 1 = Timer input gated mode is selected
- 0 = Timer input event counter mode is selected

PSI — Prescaler Initialization

- 1 = Prescaler begins to decrement.
- 0 = Prescaler is initialized and counting is inhibited. PS0-PS2

These bits are used to select the prescaler tap. The coding of the bits is shown below:

PS2	PS1	PS0	Divide By
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	. 8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

It is recommended that MVI or loading and storing instructions be used when changing bit values in the TSCR. Read-modify-write instructions can cause the TMZ to assume an unexpected state.

During reset, the TSCR is set to all zeroes. The TIMER pin is in the high impedance input mode; and DOUT LATCH is forced to a logic high. At the same time, PS0-PS2 coding sets the prescaler tap at divide-by-one, and bit 3 initializes the prescaler.

## TIMER PRESCALER REGISTER (\$FD)

The timer prescaler register reflects the current count of the 7-bit prescaler. This register is the prescaler counter and can be written.



## INSTRUCTION SET

The MCU has a set of 42 basic instructions. They can be divided into five different types: register/memory, read/ modify/write, branch, bit manipulation, and control. The following paragraphs briefly explain each type.

## REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is the accumulator; the other is obtained from memory using one of the addressing modes. Refer to the following list of instructions.

Function	Mnemonic
Load A from Memory	LDA
Load XP from Memory	LDX
Load YP from Memory	LDY
Store A in Memory	STA
Add to A	ADD
Subtract from A	SUB
AND Memory to A	AND
Transfer A to XP	TAX
Transfer A to YP	TAY
Transfer YP to A	TYA
Transfer XP to A	TPA
Clear A	CLRA
Clear XP	CLRX
Clear YP	CLRY
Complement A	COMA
Rotate A Left and Carry	ROLA
Arithmetic Compare with Memory	СМР
Move Immediate Value to Memory	MVI
Arithmetic Left Shift of A	ASLA

## **READ-MODIFY-WRITE INSTRUCTIONS**

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. All INC and DEC forms along with all bit manipulation instructions use this method. Refer to the following list of instructions.

Function	Mnemonic
Increment Memory Location	INC
Increment A	INCA
Increment XP	INCX
Increment YP	INCY
Decrement Memory Location	DEC
Decrement A	DECA
Decrement XP	DECX
Decrement YP	DECY

## **BRANCH INSTRUCTIONS**

This set of instructions branches if a particular condition is met; otherwise, no operation is performed. Branch instructions are two byte instructions. Refer to the following list of instructions.

Function	Mnemonic
Branch if Carry Clear	BCC
Branch if Higher or Same	(BHS)
Branch if Carry Set	BCS
Branch if Lower	(BLO)
Branch if Not Equal	BNE
Branch if Equal	BEQ

## **BIT MANIPULATION INSTRUCTIONS**

The MCU is capable of setting or clearing any bit which resides in the 256 bytes of the memory space, where all port registers, port DDRs, timer, timer control, and onchip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear, and bit test and branch functions are all implemented with a single instruction. For the test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition code register. Refer to the following list of instructions.

Function	Mnemonic
Branch If Bit n is Set	BRSET n(n = 0 7)
Branch If Bit n is Clear	BRCLR n(n=07)
Set Bit n	BSET n(n = 0 7)
Clear Bit n	BCLR n(n=07)

## **CONTROL INSTRUCTIONS**

These instructions are used to control processor operation during program execution. The jump conditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to the following list of instructions.

Function	Mnemonic
Return from Subroutine	RTS
Return from Interrupt	RTI
No Operation	NOP
Jump to Subroutine	JSR
Jump Unconditional	JMP
Stop	STOP
Wait	WAIT

## **IMPLIED INSTRUCTIONS**

Since the accumulator and all other registers are located in RAM, many implied instructions exist. Some of the instructions recognized and translated by the assembler are shown below:

Mnemonic	Becomes	Mnemonic	Becomes
ASLA	ADD \$FF	INCX	INC \$80
BHS	BCC	INCY	INC \$81
BLO	BCS	LDXI	MVI \$80 DATA
CLRA	SUB \$FF	LDYI	MVI \$81 DATA
CLRX	MVI \$80 #0	NOP.	BEQ (PC) +1
CLRY	MVI \$81 #0	TAX	STA \$80
DECA	DEC \$FF	TAY	STA \$81
DECX	DEC \$80	TXA	LDA \$80
DECY	DEC \$81	TYA	LDA \$81
INCA	INC \$FF		

Some examples of valuable instructions not specifically recognized by the assembler are shown below:

Mnemonic	Meaning
BCLR 7,\$FF	Ensures A is plus
BSET 7, \$FF	Ensures A is minus
BRCLR 7, \$FF	Branch if A is plus
BRSET 7, \$FF	Branch if A is minus
BRCLR 7, \$80	Branch if X is plus (BXPL)
BRSET 7, \$80	Branch if X is minus (BXMI)
BRCLR 7, \$81	Branch if Y is plus (BYPL)
BRSET 7, \$81	Branch if Y is minus (BYMI)

### OPCODE MAP

Table 1 is a listing of all the instruction set opcodes applicable to the MC68HC04J3 MCU.



Table 1. Opcode Map

				Branch in	structions						ry, Control, a	ons	Bit Man Instru	ipulation ictions	Register/M Read/Mod	emory and lify/Write	
Low	0000	1 0001	2 0010	3 0011	4 0100	5 0101	6 0110	7	17000	1001	A 1010	1011	C 1100	D 1101	E 1110	F ''''	Hi
0	BNE 1 REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC 1 REL	BCS 1 REL	BCS REL	JSRn 2 EXT	JMPn 2 EXT	•	4 MVI 3 IMM	BRCLRO B T B	BCLR0 2 BSC	LDA 1 RIND	LDA 1 RIND	0 0000
1 0001	BNE 1 REL	BNE REL	BEQ REL	BEQ REL	BCC HEL	BCC REL	BCS 1 REL	BCS	JSRn 2 EXT	JMPn 2 Ext	•	•	BRCLR1 B T B	BCLR1 2 BSC	STA 1 RIND	STA 1 RIND	1
2 0010	BNE REL	BNE REL	BEQ 1 PEL	BEQ REL	BCC REL	BCC REL	BCS REL	BCS REL	JSRn 2 EXT	JMPn 2 EXT	•	RTI 1 INH	BRCLR2 BTB	BCLR2 BSC	ADD 1 RIND	ADD 1 RIND	2 0010
3 0011	BNE REL	BNE REL	BEQ REL	BEQ .	BCC REL	BCC REL	BCS 1 REL	BCS REL	JSRn 2 EXT	JMPn 2 Ext	•	RTS 1 INH	BRCLR3	BCLR3 2 BSC	SUB 1 RIND	SUB 1 RIND	3 0011
4 0100	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS REL	BCS 1 REL	JSRn 2 EXT	JMPn 2 Ext	•	COMA	BRCLR4	BCLR4 BSC	CMP	CMP	.4 0100
5 0101	BNE 1 REL	BNE REL	BEQ REL	BEQ 1 REL	BCC REL	BCC ,	BCS REL	BCS REL	JSRn 2 EXT	JMPn 2 EXT	•	4 ROLA	BRCLR5	BCLR5 BSC	4 AND 1 R IND	4 AND 1 RIND	5 0101
6 0110	BNE 1 REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS 1 REL	BCS REL	JSRn 2 EXT	JMPn 2 EXT		2 STOP	BRCLR6	BCLR6 2 BSC	INC 1 RIND	INC 1 RIND	6 0110
7 0111	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC NEL	BCS REL	BCS REL	JSRn 2 Ext	JMPn 2 Ext	•	WAIT	BRCLR7	BCLR7 BSC	DEC RIND	DEC R IND	7 0111
8 1000	BNE REL	BNE REL	BEQ REL	BEQ AEL	BCC REL	BCC REL	BCS REL	BCS REL	JSRn 2 EXT	JMPn 2 Ext	INC SD	DEC SD	BRSETO	BSET0 2 BSC	LDA 2 IMM	4 LDA 2 DIR	8 1000
9 1001	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS REL	BCS REL	JSRn 2 Ex1	4 JMPn 2 Ext	INC SD	DEC S D	BRSET1	BSET1 2 BSC	•	STA DIR	9
A 1010	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS REL	BCS REL	JSRn 2 EXT	4 JMPn 2 Ext	INC SD	DEC SD	BRSET2	BSET2 BSC	ADD IMM	ADD DIR	A 1010
B 1011	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS	BCS BCS	JSRn 2 Ext	JMPn 2 Ext	INC SD	DEC SD	5 BRSET3 3 8 7 8	BSET3 BSC	SUB	SUB DIR	B 1011
C 1100	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC 1 REL	BCC REL	BCS REL	BCS PEL	JSRn Z EXT	4 JMPn 2 Ext	LDA SD	STA SD	BRSET4	BSET4 2 BSC	CMP	CMP	C 1100
D 1101	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS REL	BCS REL	JSRn JEXT	JMPn 2 Ex1	LDA SD	STA SD	BRSET5	BSET5 BSC	AND	AND 2 DIR	D 1101
E 1110	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS REL	BCS REL	JRSn 2 Ext	JMPn 2 Ext	LDA S D	STA SD	5 BRSET6 3 8 7 8	BSET6 BSC	#	INC DIR	E . 1110
F ·	BNE REL	BNE REL	BEQ REL	BEQ REL	BCC REL	BCC REL	BCS REL	BCS 1 REL	JSRn J IX1	JMPn 2 Ext	LDA S D	STA S D	5 BRSET7 3 8 7 8	BSET7 2 BSC	#	DEC DIR	F 1111

Abbreviations for Address Modes

INH Inherent


S-D Short Direct

B-T-B Bit Test and Branch

IMM Immediate DIR Direct EXT Extended

REL Relative BSC Bit Set/Clear R-IND Register Indirect Indicates Instruction Reserved for Future Use

Indicates Illegal Instruction



LEGEND

## **ADDRESSING MODES**

The MCU has nine different addressing modes to provide the programmer with an opportunity to optimize the code for all situations. It deals with objects in three different address spaces: program space, data space, and stack space. The term "effective address" (EA) is used in describing the various addressing modes. Effective address is defined as the address from which the argument for an instruction is fetched or stored.

## **IMMEDIATE**

In the immediate addressing mode, the operand is located in program ROM. It is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants that do not change during program execution, such as a constant used to initialize a loop counter.

#### DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the 256 bytes in memory with a single two-byte instruction.

## SHORT DIRECT

In the short direct addressing mode, the MCU has four locations in data space RAM which it can use, (\$80, \$81, \$82, and \$83). The opcode determines the data space RAM location, and the instruction is only one byte. Short direct addressing is a subset of the direct addressing mode. The X and Y registers are at locations \$80 and \$81, respectively.

## **EXTENDED**

In the extended addressing mode, the effective address of the argument is obtained by concatenating the four least-significant bits of the opcode with the byte following the opcode to form a 12-bit address. Instructions using the extended addressing mode, such as JMP or JSR, are capable of branching anywhere in program space. An extended addressing mode instruction is two bytes long.

## RELATIVE

The relative addressing mode is only used in conditional branch instructions. In relative addressing, the contents of the 8-bit signed byte (the offset) following the opcode is added to the PC if, and only if, the branch conditions are true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from

- 15 to + 16 from the opcode address. The programmer need not calculate the offset when using the Motorola assembler, since it calculates the proper offset and checks to see that it is within the span of the branch.

## BIT SET/CLEAR

In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode. The byte following the opcode specifies the direct addressing of the byte in which the specified bit is to be set or cleared. Thus, any bit in the 256 locations of data space memory that can be written to can be set or cleared with a single two-byte instruction.

#### CAUTION

The corresponding DDRs for ports A and B are write only registers (registers at \$04, \$05). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write functions, they cannot be used to set or clear a DDR bit; all "unaffected" bits would be set. Write all DDR bits in a port using a single-store instruction.

#### BIT TEST AND BRANCH

The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit that is to be tested and its condition (set or clear) is included in the opcode. The data space address of the byte to be tested is in the single byte immediately following the opcode byte. The third byte is sign extended to twelve bits and becomes the offset added to the PC if the condition is true. This single three-byte instruction allows the program to branch based on the condition of any readable bit in the 256 locations of memory. The span of branching is from  $-125\ \text{to}\ +130\ \text{from}$  the opcode address. The state of the tested bit is also transferred to the carry flag.

## REGISTER-INDIRECT

In the register-indirect addressing mode, the operand is at the address in data space pointed to by the contents of one of the indirect registers, X or Y. The particular indirect register is selected by bit 4 of the opcode. Bit 4 decodes into an address that represents the register, \$80 or \$81. A register-indirect instruction is one byte long.

## INHERENT

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. These instructions are one byte long.

## **ELECTRICAL SPECIFICATIONS**

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	V <sub>DD</sub>	-0.3 to +7.0	٧
Input Voltage	V <sub>in</sub>	V <sub>SS</sub> - 0.3 to V <sub>DD</sub> + 0.3	٧
Current Drain per Pin Excluding VDD and VSS	1	10	mA
Total Current for Sink Ports A, B, C EXTAL, TIM Source	1 .	30 15	mÀ
Operating Temperature Range (Comm.)	TA	0 to 70	°C
Operating Temperature Range (Ind.)	TA	-40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C
Junction Temperature Plastic	TJ	150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum-rated voltages to this high-impedance circuit. For proper operation it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \!\! \in \!\! (V_{in}) \!\! \in \!\! V_{DD}$ . Reliability of operation is enhanced if unused inputs except EXTAL are connected to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{CC}$ ).

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance	θЈΑ		°C/W
Plastic		70	

## POWER CONSIDERATIONS

The average chip-junction temperature,  ${\rm T_{J}},$  in  $^{\circ}{\rm C}$  can be obtained from:

 $T_{J} = T_{A} + (P_{D} \cdot \theta_{JA}) \tag{1}$  where:

 $T_{A}$ 

Ambient Temperature, °CPackage Thermal Resistance, Junction-to-Ambient, °C/W

 $\begin{array}{ll} P_D & = P_{INT} + P_{PORT} \\ P_{INT} & = I_{CC} \times V_{CC}, \text{ Wa} \end{array}$ 

= I<sub>CC</sub>×V<sub>CC</sub>, Watts — Chip Internal Power

PPORT = Port Power Dissipation,
Watts — User Determined

For most applications P<sub>PORT</sub><P<sub>INT</sub> and can be neglected. P<sub>PORT</sub> may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between P<sub>D</sub> and T<sub>L</sub> (if


An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{PORT}$  is neglected) is:

 $P_D = K \div (T_J + 273^{\circ}C)$ Solving equations (1) and (2) for K gives:

 $K = P_D \cdot (T_A + 273^{\circ}C) + \theta_{JA} \cdot P_D^2$  (3)

(2)

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving equations (1) and (2) iteratively for any value of  $T_{\Delta}$ .



$$\begin{split} & \textbf{V}_{\textbf{D}\textbf{D}} = +4.5 \text{V} \\ & |_{OL}/|_{OH} = 800 \; \mu\text{A} \\ & \text{R}_{L} = \text{R}_{H} = 4.6 \; \text{k}\Omega \\ & \textbf{V}_{\textbf{D}\textbf{D}} = +2.7 \textbf{V} \\ & |_{OL}/|_{OH} = 200 \; \mu\text{A} \\ & \text{R}_{L} = \text{R}_{H} = 10.5 \; \text{k}\Omega \\ & \textbf{V}_{\textbf{D}\textbf{D}} = +2.0 \textbf{V} \\ & |_{OL}/|_{OH} = 100 \; \mu\text{A} \\ & \text{R}_{I} = \text{R}_{H} = 16 \; \text{k}\Omega \end{split}$$

Figure 9. Equivalent Test Load

## **CONTROL TIMING CHARACTERISTICS**

Characteristic	Symbol	Min	Тур	Max	Unit			
(V <sub>DD</sub> = +5 Vdc ± 10%, V <sub>SS</sub> = O Vdc; T <sub>A</sub> = 0°C to 70°C								
Oscillator Frequency	fosc	0	_	11.0	MHz			
PHI1 Clock Frequency	fCL	0	_	5.5	MHz			
Cycle Time (Min)	t <sub>cyc</sub>	2.2	_	_	μs			
IRQ Pulse Width	tIWL	2×t <sub>cyc</sub>	_	_	μs			
RESET Pulse Width	RWL	2×t <sub>cyc</sub>		_	μs			
Oscillator Clock Pulse Width	toL, toH	45			ns			
V <sub>DD</sub> = +3 Vd	c ±10%, V <sub>SS</sub> =0 Vdc	, T <sub>A</sub> = 0°C to 7	70°C					
Oscillator Frequency	fosc			11	MHz			
PHI1 Clock Frequency	fCL			4.2	MHz			
Cycle Time (Min)	t <sub>cyc</sub>	2.9	_	_	μs			
IRQ Pulse Width	tIWL	2×t <sub>cyc</sub>	_	_	μs			
RESET Pulse Width	tRWL	2×t <sub>cyc</sub>	_	_	μs			
Oscillator Clock Pulse Width	t <sub>OL</sub> ,t <sub>OH</sub>	45			ns			
V <sub>DD</sub> = +2.2 Vo	dc ±10%, V <sub>SS</sub> =0 Vd	c, T <sub>A</sub> =0°C to	70°C					
Oscillator Frequency	fosc	0	_	8.4	MHz			
PHI1 Clock Frequency	fCL	0	_	2.1	MHz			
Cycle Time (Min)	tcyc	5.7	_	_	μs			
IRQ Pulse Width	tIWL	2×t <sub>cyc</sub>			μs			
RESET Pulse Width	tRWL	2×t <sub>cyc</sub>		_	μs			
Oscillator Clock Pulse Width	t <sub>OL</sub> ,t <sub>OH</sub>	45	_	_	ns			

NOTE: 2 V operation is a user-selectable option only. Prior consultation with the factory is required.




Figure 10. Typical RUN Current vs Clock Frequency




Figure 11. Typical WAIT Current vs Clock Frequency

DC ELECTRICAL CHARACTERISTICS (Typical pull-down sink current for  $V_{Out} = V_{DD}$  is 50  $\mu$ A.)

Characteristic	Symbol	Min	Тур	Max	Unit
V <sub>DD</sub> = +5 Vdc ±10%					
Output Voltage, I <sub>Load</sub> (10.0 μA	VOL	_		0.1	V
anthat toughe (FORM/Lare to the	VOH	V <sub>DD</sub> - 0.1			
Output High Voltage, I <sub>Load</sub> = +800 μA) Ports, TIM	VOH	V <sub>DD</sub> - 0.4	_	_	- V
Output Low Voltage, $I_{Load} = +800 \mu A$ ) Ports, TIM	VOL			0.4	
Input High Voltage Ports, TIM, XTAL, MDS IRQ, RESET	V <sub>IH</sub> V <sub>IH</sub>	0.7×V <sub>DD</sub> 0.8×V <sub>DD</sub>	- -	V <sub>DD</sub> V <sub>DD</sub>	. <b>V</b>
Input Low Voltage Ports, TIM, XTAL, MDS IRQ, RESET	V <sub>IL</sub>	V <sub>SS</sub> V <sub>SS</sub>	_	0.3×V <sub>DD</sub> 0.2×V <sub>DD</sub>	٧
$eq:continuous_continuous$	I <sub>DD</sub> I <sub>DD</sub> I <sub>DD</sub>		2 0.5 3	3 1 5	mA mA μA
I/O Ports Input Leakage VSS(VI(VDD	Ι <sub>Ι</sub> L	_	<del>-</del>	±1	μΑ
Input Current RESET, IRQ, TIM	lin	_		± 1	μΑ
Capacitance per Pin PORTS (as Input or Output) RESET, IRQ, TIM, XTAL, MDS	C <sub>out</sub> C <sub>in</sub>	_	_	12 8	pF
V <sub>DD</sub> = +3 Vdc ±10		c, TΔ = 0°C to 7			
Output Voltage, I <sub>Load</sub> (10.0 μA	V <sub>OL</sub> V <sub>OH</sub>	— V <sub>DD</sub> – 0.1	_	0.1	٧
Output High Voltage, $I_{Load} = -200 \mu A$ ) Ports, TIM Output Low Voltage, $I_{Load} = +200 \mu A$ ) Ports, TIM Ports, TIM	V <sub>OH</sub> V <sub>OL</sub>	V <sub>DD</sub> = 0.3		 0.3	, <b>V</b>
Input High Voltage Ports, TIM, XTAL, MDS IRO, RESET	V <sub>IH</sub>	0.7×V <sub>DD</sub> 0.8×V <sub>DD</sub>		V <sub>DD</sub> V <sub>DD</sub>	V
Input Low Voltage Ports, TIM, MDS, XTAL IRO, RESET	V <sub>IL</sub> V <sub>IL</sub>	V <sub>SS</sub> V <sub>SS</sub>	_	$0.3 \times V_{DD}$ $0.2 \times V_{DD}$	V
$\begin{tabular}{lll} \hline Total Supply Current \\ \hline $C_L=50$ pF, Ports, TIM, & RUN \\ No dc load, $t_{cyc}=1/f_{CL}(Max)$, & WAIT* \\ \hline $V_{IL}=0.2$ V, $V_{IH}=V_{DD}-0.2$ V & STOP* \\ \hline \end{tabular}$	I <sub>DD</sub> I <sub>DD</sub>		0.8 0.3 1.5	1.5 0.5 4	mA mA μA
I/O Ports Input Leakage VSS(VI(VDD	IIL		_	± 1	μA
Input Current RESET, IRQ, TIM	lin		<del>-</del>	± 1	μA
Capacitance per Pin PORTS (as Input or Output) RESET, IRQ, TIM, XTAL, MDS	C <sub>out</sub>	_		12 8	pF
V <sub>DD</sub> = +2.2 Vdc ±10	0%, V <sub>SS</sub> =0 V	dc, T <sub>A</sub> =0°C to	70°C		
Output Voltage, I <sub>Load</sub> (10.0 μA	V <sub>OL</sub> VOH	V <sub>DD</sub> = 0.1		0.1	. V
Output High Voltage, $I_{Load} = -100\mu A$ ) Ports, TIM Output Low Voltage, $I_{Load} = +100 \mu A$ ) Ports, TIM Ports, TIM	Voн	V <sub>DD</sub> - 0.3	_	0.3	٧
Input High Voltage Ports, TIM, XTAL, MDS IRQ, RESET	VIH	0.7×V <sub>DD</sub> 0.8×V <sub>DD</sub>		V <sub>DD</sub>	V
Input Low Voltage Ports, TIM, MDS, XTAL IRQ, RESET	VIL	V <sub>SS</sub> V <sub>SS</sub>	_	0.3×V <sub>DD</sub> 0.2×V <sub>DD</sub>	٧
$ \begin{array}{llll} \mbox{Total Supply Current} & & & \mbox{RUN} \\ \mbox{C}_L = 50 \ pF, \ Ports, \ TIM, & & \mbox{RUN} \\ \mbox{No dc load, } t_{CyC} = 1/f_{CL}(Max), & & \mbox{WAIT*} \\ \mbox{V}_{IL} = 0.2v, \ V_{IH} = V_{DD} - 0.2 \ V, & \mbox{STOP*} \end{array} $	IDD IDD IDD		0.6 0.2 1	1 0.3 3	mA mA μA
I/O Ports Input Leakage VSS(VI(VDD	ΙL			±1	μΑ
Input Current REST, IRQ, TIM  Capacitance per Pin PORTS (as Input or Output)	<del></del>		=	± 1	μA pF
RESET, IRQ, TIM, XTAL, MDS	C <sub>in</sub>			8	

<sup>\*</sup>Measured under the following conditions:

<sup>-</sup> All ports and timer pin are configured as input

<sup>-</sup> EXTAL is open circuit

<sup>-</sup> XTAL is driven by a square wave input

<sup>-</sup> port pull downs not enabled

NOTE: Typical pull-down sink current for  $V_{out} = V_{DD}$  is 50  $\mu A$ .

## ORDERING INFORMATION

The following information is required when ordering a custom MCU. The information may be transmitted to Motorola using the following media:

MDOS, disk file

MS-DOS disk file (360K)

EPROM(s) 2516, 2716, 2532, 2732

To initiate a ROM pattern for the MCU, it is necessary to first contact the local field service office, a sales person, or a Motorola representative.

## FLEXIBLE DISKS

Several types of flexible disks (MDOS® or MS®-DOS disk file), programmed with the customer's program (positive logic sense for address and data), may be submitted for pattern generation. The diskette should be clearly labeled with the customer's name, date, project or product name, and the filename containing the pattern.

In addition to the program pattern, a file containing the program source code listing can be included. This data will be kept confidential and used to expedite the process in case of any difficulty with the pattern file.

## **MDOS Disk File**

MDOS is Motorola's Disk Operating System available on the EXORciser® development system. The disk media submitted must be a single-sided, single-density, 8-inch MDOS compatible floppy diskette. The diskette must contain the minimum set of MDOS system files in addition to the pattern file.

The .LO output of the M6804 cross assembler should be furnished. In addition, the file must be produced (using the ROLLOUT command) containing the absolute image of the M6804 memory. It is necessary to include the entire memory image of both program and data space. All unused bytes, including those in the user space, must be set to logic zero.

## MS-DOS/PC-DOS Disk File

MS-DOS is Microsoft's Disk Operating System. Disk media submitted must be standard density (360K), double-sided 5 1/4 inch compatible floppy diskette. The diskette must contain the object file code in Motorola's S-record format. The S-record format is a character-based object file format generated by M6804 cross assemblers and linkers on IBM® PC style machines.

## **EPROMS**

Four K of EPROM are necessary to contain the entire MC68HC04J3 program. Two 2516 or 2716 type EPROMs or a single 2532 or 2732 type EPROM can be submitted

for pattern generation. The EPROM is programmed with the customer program using positive logic sense for address and data. Submissions on two EPROMs must be clearly marked. All unused bytes, including the user's space, must be set to zero.

If the MC68HC04J3 MCU ROM pattern is submitted on one 2532 or 2732 EPROM, or on two 2516 or 2716 type EPROMs, memory map addressing is one-for-one. The data space ROM runs from EPROM address \$018 to \$05F and program space ROM runs from EPROM address \$970 to \$FFF, with vectors from \$FFC to \$FFF.

For shipment to Motorola, EPROMs should be placed in a conductive IC carrier and packed securely. Styrofoam is not acceptable for shipment.

## Verification Media

All original pattern media, EPROMs or floppy disks, are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked, and the verification form should be completed, signed, and returned to Motorola. The signed verification form constitutes the contractual agreement for the creation of the customer mask. To aid in the verification process, Motorola will program *customer supplied* blank EPROM(s) or DOS disks from the data file used to create the custom mask.

## **ROM Verification Units (RVUs)**

Ten MCUs containing the customer's ROM pattern will be sent for program verification. These units will have been made using the custom mask but are for the purpose of ROM verification only. For expediency, the MCUs are unmarked, packaged in ceramic, and tested with five volts at room temperature. These RVUs are free with the minimum order quantity but are not production parts. These RVUs are not guaranteed by Motorola Quality Assurance

## **Ordering Information**

The following table provides generic information pertaining to the package type, temperature, and order numbers for the MC68HC04J3.

## Ordering Information

Package Type	Temperature	Order Number
Plastic (P Suffix)		MC68HC04J3P MC68HC04J3CP

MDOS is a trademark of Motorola Inc.
MS-DOS is a trademark of Microsoft, Inc.
EXORciser is a registered trademark of Motorola Inc.
IBM is a registered trademark of Internal Business Machines Corporation.

**MECHANICAL DATA** 

# PIN ASSIGNMENTS

IRQ C 2 19 PA7 18 PA6 v<sub>CC</sub> [ EXTAL [ 17 PA5 XTAL 5 16 PA4 MDS 6 15 PB7 TIMER [ 7 14 PB6 PB0 **d** 8 13 PB5 PB1 **[** 9 12 PB4

PB2 10

3



# MC68HC04P4

## **Product Preview**


# 8-Bit HCMOS Microcontroller Unit

The MC68HC04P4 Microcontroller Unit (MCU) device is a member of the M68HC04 Family of low-cost, low-power, single-chip microcontrollers. It is designed for the user who needs an economical MCU with the proven capabilities of the M6805-based instruction set.

The following are some of the hardware and software features of the MC68HC04P4.

- HCMOS Technology
- Power Saving STOP and WAIT Modes
- 156 Bytes of RAM
- 3744 Bytes User ROM (including RESET and IRQ vectors)
- 72 Bytes of Data ROM
- 352 Bytes of Selfcheck ROM
- 20 Bidirectional Memory Mapped I/O
- · Versatile Indirect X and Y Registers
- On-Chip Clock Generator
- Master and Power-Up Reset
- External and Timer Interrupts
- Single 2-6 Volt Supply
- Byte Efficient Instruction Set
- True Bit Manipulation
- Bit Test and Branch Instruction
- Conditional Branch
- Single Instruction Memory Examine/Change
- Timer Pin is Software Programmable as Clock Input or Timer Output
- 9 Powerful Addressing Modes
- STOP and WAIT Instructions
- Crystal/Ceramic Resonator
- User's Selectable Options
  - Pull-ups on IRQ and RESET
  - Crystal or Ceramic Resonator Oscillator or Special Resistor and Capacitor
  - Interrupt, Edge Sensitive, or Special Level-Sensitive, or Edge and Level Sensitive
- 28-Pin DIP and PLCC Package

This document contains information on a new product. Specifications and information herein are subject to change without notice.



3

# MC68HC704P4

## **Product Preview**

# One Time Programmable ROM (OTPROM) or Standard Eraseable Programmable Read-Only Memory (EPROM) Microcomputer


The MC68HC704P4 Microcomputer Unit (MCU) device is similar to the MC68HC04P4 with the following exceptions. The exceptions incorporate 3740 bytes of One Time Programmable Read-Only Memory (OTPROM) or Standard Eraseable Programmable Read-Only Memory (EPROM) and 124 bytes of RAM (refer to the block diagram).

The following are some of the hardware and software features of the MC68HC704P4.

- HCMOS Technology
- Power Saving STOP and WAIT Modes
- 124 Bytes of RAM
- 3740 Bytes of OTPROM or EPROM (including RESET and IRQ vectors)
- 72 Bytes of Data PROM/EPROM
- 352 Bytes of Selfcheck ROM
- 20 Bidirectional Memory Mapped I/O
- · Versatile Indirect X and Y Registers
- On-Chip Clock Generator
- Master Reset
- External and Timer Interrupts
- Single 2-6 Volt Supply
- Byte Efficient Instruction Set
- True Bit Manipulation
- Bit Test and Branch Instruction
- Conditional Branch
- Single Instruction Memory Examine/Change
- Timer Pin is Software Programmable as Clock Input or Timer Output
- 9 Powerful Addressing Modes
- STOP and WAIT Instructions
- Crvstal/Ceramic Resonator
- OTPROM/EPROM Option Register User's Options
  - -Edge or Level IRQ
  - -Oscillator Divide Ratio (by 1, 2, or 4)
  - -OTPROM/EPROM Content Protection
- OTPROM/EPROM Self-Programming Mode
- OTPROM/EPROM Contents Verification by On-Chip Signature Analysis
- 28-Pin DIP (OTPROM) Package
- 28-Pin DIP (EPROM Window) Package

This document contains information on a new product. Specifications and information herein are subject to change without notice.

## **BLOCK DIAGRAM**



# MC6805P2

# Technical Summary

# 8-Bit Microcomputer Unit


The MC6805P2 (HMOS) Microcomputer Unit (MCU) is a member of the MC6805 Family of microcomputers. This low cost and high speed MCU has parallel I/O capability with pins programmable as input or output. This publication contains condensed information on the MCU; for detailed information, refer to M6805 HMOS, M146805 CMOS Family User's Manual (M6805UM(AD2)) or contact your local Motorola sales office.

Refer to the block diagram for the hardware features and to the below list for additional features available on the MCU.

- Internal 8-Bit Timer with 7-Bit Programmable Prescaler
- On-chip Oscillator
- Memory Mapped I/O
- Versatile Interrupt Handling
- True Bit Manipulation
- Bit Test and Branch Instruction
- 20 I/O Ports

- Vectored Interrupts
- 64 Bytes RAM
- Low Voltage Inhibit Option
- Self-Check Mode
- Master Reset
- 1100 Bytes ROM

## **BLOCK DIAGRAM**



3

## SIGNAL DESCRIPTION

## VCC AND VSS

Power is supplied to the microcomputer using these two pins. V<sub>CC</sub> is +5.25 volts (  $\pm\,0.5\Delta$ ) power, and V<sub>SS</sub> is ground.

## INT

This pin provides the capability for asynchronously applying an external interrupt to the MCU. Refer to INTER-RUPTS for additional information.

## **NUM (Non-User Mode)**

This pin is not for user applications and must be connected to VSS.

## **EXTAL, XTAL**

These pins provide control input for the on-chip clock oscillator circuit. A crystal, a ceramic resonator, a resistor/capacitor combination, or an external signal (depending

upon selected manufacturing mask options) is connected to these pins to provide a system clock.

#### RC Oscillator


With this option, a resistor is connected to the oscillator pins as shown in Figure 1. The relationship between R and  $f_{OSC}$  is shown in Figure 2.

### Crvstal

The circuit shown in Figure 1 is recommended when using a crystal. Using an external CMOS oscillator is recommended when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minize output distortion and startup stabilization time. Refer to **ELECTRICAL SPECIFICATIONS** for VCC specifications.

#### **External Clock**

An external clock should be applied to the EXTAL input with the XTAL input connected to ground, as shown in Figure 1.



NOTE: The recommended C<sub>L</sub> value with a 4.0 MHz crystal is 27 pF maximum including system distributed capacitance. There is an internal capacitance of approximately 25 pF on the XTAL pin. For crystal frequencies other than 4 MHz, the total capacitance on each pin should be scaled as the inverse of the frequence ratio. For example, with a 2 MHz crystal, use approximately 50 pF on EXTAL and approximately 25 pF on XTAL. The exact value depends on the motional-arm parameters of the crystal used.

Figure 1. Oscillator Connections




Figure 2. Typical Frequency vs Resistance for RC Oscillator Option only

## TIMER

This pin can be used as an external input to control the internal timer/counter circuitry or gating  $\varphi 2$  input to timer, depending on mask option.

## RESET

This pin has a Schmitt trigger input and an on-chip pullup. The MCU can be reset by pulling RESET low.

## INPUT/OUTPUT LINES (PA0-PA7, PB0-PB7, PC0-PC3)

These 20 lines are arranged into two 8-bit ports (A and B) and one 4-bit port (C). Ports A, B, and C are programmable as either inputs or outputs under software control of the data direction registers. Refer to **PROGRAMMING** for additional information.

## **PROGRAMMING**

## INPUT/OUTPUT PROGRAMMING

Any port pin is programmable as either input or output under software control of the corresponding data direction register (DDR). The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic 1 for output and a logic 0 for input. On reset, all the DDRs are initialized to a logic 0 state to put the ports in the input mode. The port output registers are not initialized on reset and should be written to before setting the DDR bits.

When programmed as outputs, the latched output data is readable as input data regardless of the logic levels at the output pin due to output loading. The latched output data bit may always be written. Therefore, any write to a port writes all of its data bits, even though the port DDR is set to input. This may be used to initialize the data registers and avoid undefined outputs. Care must be exercised when using read-modify-write instructions since the data read corresponds to the pin level if the DDR is an input (0) and also to the latched output when the DDR

is an output (1). Refer to Table 1 for I/O functions and to Figure 3 for typical port circuitry.

Table 1. I/O Pin Functions

Data Direction Register Bit	Output Data Bit	Output State	Input To MCU
1	0	0	0
1	1	1	1
0	×	Hi-Z	Pin

## **MEMORY**

The MCU is capable of addressing 2048 bytes of memory and I/O registers. The memory map is shown in Figure 4. The locations consist of 1092 bytes of user ROM, self-check ROM, user RAM, a timer control register, and I/O. The user interrupt vectors are located from \$7F8 to \$7FF.

The stack area is used during processing of an interrupt or subroutine call to save the CPU state. The stack pointer decrements during pushes and increments during pulls. Refer to **INTERRUPTS** for additional information.

#### NOTE


Using the stack area for data storage or temporary work locations requires care to prevent it from being overwritten due to stacking from an interrupt or subroutine call.

## REGISTERS

The MCU contains the registers described in the following paragraphs.


## ACCUMULATOR (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.



## INDEX REGISTER (X)


The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit value that may be added to an 8- or 16-bit immediate value to create an effective address. The index register may also be used as a temporary storage area.



## PROGRAM COUNTER (PC)

The program counter is an 11-bit register that contains the address of the next byte to be fetched.

10	8	7	•	)
PCH			PCL	



\*DDR is a write-only register and reads as all "1s".




Figure 3. Typical Port I/O Circuitry and Register Configuration

## STACK POINTER (SP)

The stack pointer is an 11-bit register that contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set at location \$07F. The stack pointer is then decremented as data is pushed onto the stack and incremented as data is pulled from the stack.

The six most-significant bits of the stack pointer are permanently set at 000011. Subroutines and interrupts may be nested down to location \$061 (31 bytes maximum), which allows the programmer to use up to 15 levels of subroutine calls (less if interrupts are allowed).

10					5	4	0
0	0	0	0	1	1	SP	

## **CONDITION CODE REGISTER (CC)**

The condition code register is a 5-bit register in which four bits are used to indicate the results of the instruction just executed. These bits can be individually tested by a program, and specifications can be taken as a result of their state. Each bit is explained in the following paragraphs.



## Half Carry (H)

This bit is set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

## Interrupt (I)

When this bit is set, the timer and external interrupt is masked (disabled). If an external interrupt occurs while this bit is set, the interrupt is latched and is processed as soon as the interrupt bit is cleared.

## Negative (N)


When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logic 1).

## Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

## Carry/Borrow (C)

When set, this bit indicates that a carry or borrow out of the arithmetic logical unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, and during shifts and rotates.



\*Caution: Data direction registers (DDRs) are write-only, set to \$FF.

Figure 4. Memory Map

## SELF CHECK

The self check is initiated by connecting the MCU as shown in Figure 5 and then monitoring the output of port C (bit 3) for an oscillation of approximately 7 Hz. The following tests are executed automatically:

I/O — functionally exercise I/O ports

RAM — walking bit test
ROM — exclusive OR with ODD "1s" parity result

Timer — functionally exercise timer

Interrupts — functionally exercise external and timer interrupts

Table 2 shows the status of the LEDs as a result of a failure. Port C is tested only once (just after reset). If port C fails, no lights will appear.

Table 2. Self-Check Error Patterns

PC1	PC0	Problem	
0	0	Interrupt Failure	
0	1	Bad Port A or Port B	
1	0	Bad RAM	
1	1	Bad RAM	
All 4 LED	s Flashing	Good Device	

## RESETS

The MCU can be reset three ways: (1) by initial power-up, (2) by the external reset input (RESET), and (3) by an optional, internal, low-voltage detect circuit. The RESET input consists mainly of a Schmitt trigger that senses the RESET line logic level.

## POWER-ON-RESET (POR)


An internal reset is generated on power-up that allows the internal clock generator to stabilize. The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drop in the power supply voltage. A delay of transpar mulliseconds is required before allowing the RESET input to go high. Connecting a capacitor to the RESET input (Figure 6) typically provides sufficient delay.

## **EXTERNAL RESET INPUT**

The MCU is reset when a logic zero is applied to the RESET input for a period longer than one machine cycle ( $t_{\text{Cyc}}$ ). Under this type of reset, the Schmitt trigger switches off at  $V_{\text{IRES}}$ — to provide an internal reset voltage.

## LOW-VOLTAGE INHIBIT (LVI)

The optional low-voltage detection circuit causes a reset of the MCU if the power supply voltage falls below a certain level ( $V_LV_I$ ). The only requirement being that  $V_{CC}$ 



\*This connection depends on the clock oscillator user selectable mask option. Use crystal if crystal option is selected.

Figure 5. Self-Check Connections




Figure 6. Power-Up RESET Delay Circuit

must remain at or below the  $V_{\mbox{\scriptsize LVI}}$  threshold for one  $t_{\mbox{\scriptsize CYC}}$  minimum.

In typical applications, the V<sub>CC</sub> bus filter capacitor will eliminate negative-going voltage glitches of less than one t<sub>CVC</sub>. The ouput from the low-voltage detector is connected directly to the internal reset circuitry. It also forces the RESET pin low via a strong discharge device through a resistor. The internal reset is removed once the power supply voltage rises above a recovery level (V<sub>LVR</sub>), at which time a normal power-on reset occurs.

## **INTERRUPTS**

The MCU can be interrupted three different ways: (1) through the external interrupt INT input pin, (2) with the internal timer interrupt request, or (3) using the software interrupt instruction (SWI).


Interrupts cause the processor registers to be saved on the stack and the interrupt mask (I bit) set to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack and then normal processing resumes. The stacking order is shown in Figure 7.

Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted but are considered pending until the current instruction is complete.

## NOTE

The current instruction is considered to be the one already fetched and being operated on.

When the current instruction is complete, the processor checks all pending hardware interrupts and if unmasked (I bit clear) proceeds with interrupt processing; otherwise, the next instruction is fetched and executed. Masked interrupts are latched for later interrupt service. If the



\*For subroutine calls, only PCH and PCL are stacked.

Figure 7. Interrupt Stacking Order

timer interrupt status bit is cleared before unmasking the interrupt, then the interrupt is not latched.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed the same as any other instruction regardless of the setting of the I bit. Refer to Figure 8 for the reset and interrupt instruction processing sequence.

## TIMER INTERRUPT

If the timer mask bit (TCR6) is cleared, then each time the timer decrements to zero (transitions from \$01 to \$00) an interrupt request is generated. The actual processor interrupt is generated only if the interrupt mask bit of the condition code register (CCR) is also cleared. When the




Figure 8. Reset and Interrupt Processing Flowchart

interrupt is recognized, the current state of the machine is pushed onto the stack and the I bit in the CCR is set, masking further interrupts until the present one is serviced. The contents of the timer interrupt vector, containing the location of the timer interrupt service routine, is then loaded into the program counter. At the end of the timer interrupt service routine, the software normally executes an RTI instruction which restores the machine state and starts executing the interrupted program.

## **EXTERNAL INTERRUPT**

The external interrupt is internally synchronized and then latched on the falling edge of INT. Clearing the I bit enables the external interrupt. The MC6805P2 only requires negative edge-sensitive trigger interrupts. The following paragraphs describe two typical external interrupt circuits.

## Zero-Crossina

A sinusoidal input signal (fINT maximum) can be used to generate an external interrupt (see Figure 9a) for use as a zero-crossing detector (for negative transitions of the ac sinusoid). This type of circuit allows applications such as servicing time-of-day routines and engaging/disengaging ac power control devices. Off-chip, full-wave rectification provides an interrupt at every zero crossing of the ac signal and thereby provides a 2f clock.

## **Digital-Signal Interrupt**

With this type of circuit (Figure 9b), the INT pin can be driven by a digital signal. The maximum frequency of a signal that can be recognized by the TIMER or INT pin logic is dependent on the parameter labeled tWL, tWH. Refer to TIMER for additional information.

## SOFTWARE INTERRUPT (SWI)

The SWI is an executable instruction that is executed regardless of the state of the I bit in the CCR. If the I bit is zero, SWI executes after the other interrupts. The SWI execution is similar to the hardware interrupts.

## TIMER

The MCU consists of an 8-bit software programmable counter driven by a 7-bit software programmable prescaler. The timer source is made during manufacturing as a mask option. The 8-bit counter may be loaded under program control and is decremented toward zero. When the timer reaches zero, the timer interrupt request bit (bit 7) in the timer control register (TCR) is set. Refer to Figure 10 for timer block diagram.

The timer interrupt can be masked (disabled) by setting the timer interrupt mask bit (bit 6) in the TCR. When the I bit in the condition code register is cleared, the processor receives the interrupt. The MCU responds to this interrupt by 1) saving the present CPU state on the stack, 2) fetching the timer interrupt vector, and 3) executing the interrupt routine. The timer interrupt request bit must be cleared by software. Refer to **RESETS** and **INTER-RUPTS** for additional information.

The prescaler is a 7-bit divider which is used to extend the maximum length of the timer. To avoid truncation errors, the prescaler is cleared when TCR bit 3 is set to a logic 1; however, the TCR bit 3 always reads as a logic 0 to ensure proper operation with read-modify-write instructions.

The timer continues to count past zero, falling from \$00 through \$FF, and continues the countdown. The counter can be read at any time by reading the timer data register (TDR). This allows a program to determine the length of time since a timer interrupt has occurred without disturbing the counting process. Three machine cycles are required for a change in state of the TIMER pin to decrement the timer prescaler.

Clock input to the timer can be from an external source or from the internal phase two signal. Clock source is one of the mask options available. A prescaler mask option is also available that can provide up to a maximum of 128 counts to the clock input.

## NOTE

If  $\varphi 2$  is used timer input should be tied to VCC. If low, it will gate  $\varphi 2$  off.




Figure 9. Typical Interrupt Circuits




Figure 10. Timer Block Diagram

## TIMER CONTROL REGISTER (TCR) \$009

This 8-bit register controls timer interrupt request and inhibit signals.

	7	6	5	4	3	2	1	0
	TIR	TIM	1	1	1	1	1	1
RES	SET:							
	0	1	U	U	U	U	U	U

TIR — Timer Interrupt Request

Used to indicate the timer interrupt when it is logic one

- 1 = Set when the timer data register changes to all zeros
- 0=Cleared by external reset, power-on reset, or under program control

TIM — Timer Interrupt Mask

Used to inhibit the timer interrupt

1 = Interrupt inhibited

0 = Interrupt enabled

Bits 5 through 0 Not used

## INSTRUCTION SET

The MCU has a set of 59 basic instructions. They can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type.

## REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and

jump to subroutine (JSR) instructions have no register operand. Refer to the following list of instructions.

Function	Mnemonic
Load A from Memory	LDA
Load X from Memory	LDX
Store A in Memory	STA
Store X in Memory	STX
Add Memory to A	ADD
Add Memory and Carry to A	ADC
Subtract Memory	SUB
Subtract Memory from A with Borrow	SBC
AND Memory to A	AND
OR Memory with A	ORA
Exclusive OR Memory with A	EOR
Arithmetic Compare A with Memory	СМР
Arithmetic Compare X with Memory	CPX
Bit Test Memory with A (Logical Compare)	BIT
Jump Unconditional	JMP
Jump to Subroutine	JSR

## **BIT MANIPULATION INSTRUCTIONS**

The MCU is capable of setting or clearing any bit which resides in the first 256 bytes of the memory space, where all port registers, port DDRs, timer, timer control, and onchip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear and bit test, and branch functions are all implemented with a single instruction. For test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition

code register. Refer to the following list for bit manipulation instructions.

Function	Mnemonic
Branch if Bit n is Set	BRSET n (n = 0 7)
Branch if Bit n is Clear	BRCLR n (n = 0 7)
Set Bit n	BSET n (n = 0 7)
Clear Bit n	BCLR n (n = 0 7)

## **READ-MODIFY-WRITE INSTRUCTIONS**

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read-modify-write sequence since it does not modify the value. Refer to the following list of instructions.

Function	Mnemonic
Increment	INC
Decrement	DEC
Clear	CLR
Complement	СОМ
Negate (2's Complement)	NEG
Rotate Left Thru Carry	ROL
Rotate Right Thru Carry	ROR
Logical Shift Left	LSL
Logical Shift Right	LSR
Arithmetic Shift Right	ASR
Test for Negative or Zero	TST

## **BRANCH INSTRUCTIONS**

This set of instructions branches if a particular condition is met; otherwise, no operation is performed. Branch instructions are two byte instructions. Refer to the following list for branch instructions.

Function	Mnemonic
Branch Always	BRA
Branch Never	BRN
Branch if Higher	ВНІ
Branch if Lower or Same	BLS
Branch if Carry Clear	BCC
(Branch if Higher or Same)	(BHS)
Branch if Carry Set	BCS
(Branch if Lower)	(BLO)
Branch if Not Equal	BNE
Branch if Equal	BEQ

- Continued -

Function	Mnemonic
Branch if Half Carry Clear	ВНСС
Branch if Half Carry Set	BHCS
Branch if Plus	BPL
Branch if Minus	ВМІ
Branch if Interrupt Mask Bit is Clear	вмс
Branch if Interrupt Mask Bit is Set	BMS
Branch if Interrupt Line is Low	BIL
Branch if Interrupt Line is High	ВІН
Branch to Subroutine	BSR

## **CONTROL INSTRUCTIONS**

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to the following list for control instructions.

Function	Mnemonic
Transfer A to X	TAX
Transfer X to A	TXA
Set Carry Bit	SEC
Clear Carry Bit	CLC
Set Interrupt Mask Bit	SEI
Clear Interrupt Mask Bit	CLI
Software Interrupt	SWI
Return from Subroutine	RTS
Return from Interrupt	RTI
Reset Stack Pointer	RSP
No-Operation	NOP

## **OPCODE MAP SUMMARY**

Table 3 is an opcode map for the instructions used on the MCU.

## **ADDRESSING MODES**

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code for all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single byte instructions, while the longest instructions (three bytes) permit accessing tables throughout memory. Short and long absolute addressing is also included. Two byte direct addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory.

Table 3. Opcode Map

	Bit Mar	nipulation	Branch		Re	ad-Modify-V	/rite		Cor	itrol	I		Registe	r/Memory			
	BTB	BŞC	REL	DIR	INH	INH 5	IX1 6	ΙX	INH	INH	IMM	DIR	EXT	IX2	IX1 E	IX.	1
Low	0000	0001	0010	0011	0100	0101	0110	0111	8 1000	9 1001	A 1010	B 1011	1100	D 1101	1110	1111	Hi Low
0000	BRSETO 3 BTB	BSETO BSC	BRA 2 REL	6 NEG 2 DIR	NEG 1 INH	NEG NEG	7 NEG 2 IX1	NEG IX	9 RTI 1 INH		SUB 2 IMM	SUB 2 DIR	5 SUB 3 EXT	SUB 3 IX2	SUB 2 IX1	SUB IX	0000
1 0001	BRCLRO B BTB	BCLR0 BSC	BRN 2 REL						6 RTS 1 INH		CMP 2 IMM	CMP 2 DIR	5 CMP 3 EXT	6 CMP 3 IX2	5 CMP 2 IX1	CMP IX	1 0001
2 0010	BRSET1 3 BTB	BSET1 2 BSC	4 BHI 2 REL								SBC SBC	SBC 2 DIR	5 SBC 3 EXT	SBC 3 IX2	SBC IX1	SBC IX	2 0010
3 0011	BRCLR1 3 BTB	BCLR1 BSC	BLS REL	COM DIR	COMA	COMX	COM X IXI	6 COM	SWI 1 INH		CPX 2 IMM	CPX 2 DIR	5 CPX 3 EXT	6 CPX 3 IX2	5 CPX 2 IX1	CPX IX	3 0011
4 0100	BRSET2 3 BTB	BSET2 2 BSC	BCC REL	6 LSR 2 DTR	LSRA 1 INH	LSRX 1 INH	7 LSR 2 IX1	6 LSR 1 IX			2 AND 2 IMM	AND 2 DIR		6 AND 3 IX2	5 AND 2 IX1	4 AND	4 0100
5 0101	BRCLR2 3 BTB	BCLR2 BSC	BCS REL								BIT 2 IMM	BIT 2 DIR		6 BIT 3 IX2	5 BIT 2 IX1	BIT IX	5 0101
6 0110	BRSET3 3 BTB	BSET3 BSC	BNE 2 REL	FOR DIR	RORA 1 INH	RORX 1 INH	7 ROR 2 IX1	6 ROR 1 IX			LDA 2 IMM	LDA 2 DIR	5 LDA 3 EXT	6 LDA 3 IX2	5 LDA 2 IX1	LDA IX	6 0110
7 0111	BRCLR3 3 BTB	BCLR3 BSC	BEQ REL	ASR 2 DIR	ASRA 1 INH	4 ASRX 1 INH	7 ASR 2 IX1	6 ASR 1 IX		Z TAX 1 INH		STA 2 DIR	6 STA 3 EXT	7 STA 3 IX2	STA 2 IX1	STA	7 0111
8 1000	BRSET4 3 BTB	BSET4 BSC	BHCC REL	6 LSL 2 DIR	LSLA 1 INH	4 LSLX 1 INH	7 LSL 2 IX1	6 LSL 1 IX		CLC 1 INH	EOR 1MM		5 EOR 3 EXT	EOR 3 IX2	5 EOR 2 IX1	EOR IX	8 1000
9 1001	BRCLR4 3 BTB	7 BCLR4 2 BSC	BHCS REL	ROL 2 DIR	4 ROLA 1 INH	ROLX 1 INH	7 ROL 2 IX1	6 ROL 1 IX		SEC 1 INH	ADC 1MM	ADC DIR	5 ADC 3 EXT	ADC 3 IX2	5 ADC	ADC IX	9 1001
A 1010	BRSET5 3 BTB	BSET5 BSC	BPL REL	DEC DIR	DECA INH	DECX 1 INH	7 DEC 2 IX1	6 DEC		2 CLI 1 INH	ORA 2 IMM	ORA DIR	5 ORA 3 EXT	ORA 3 IX2	ORA IX1	ORA	A 1010
B 1011	BRCLR5 3 BTB	BCLR5 BSC	BMI 2 REL							SEI 1 INH	ADD 2 IMM	ADD DIR	5 ADD 3 EXT	6 ADD 3 IX2	5 ADD 2 IX1	ADD IX	B 1011
C 1100	BRSET6 3 BTB	7 BSET6 2 BSC	BMC REL	6 INC 2 DIR	INCA 1 INH	INCX 1 INH	7 INC 2 IX1	6 INC 1 IX		RSP 1 INH		JMP 2 DIR	JMP 3 EXT	JMP 3 IX2	4 JMP 2 IX1	JMP 1 IX	C 1100
D 1101	BRCLR6 3 BTB	BCLR6 BSC	BMS 2 REL	TST 2 DIR	TSTA 1 INH	TSTX 1 INH	7 TST 2 IX1	6 TST 1 IX		NOP NOP	B BSR 2 REL	JSR 2 DIR	B JSR 3 EXT	9 JSR 3 IX2	JSR 2 IX1	JSR 1 IX	D 1101
E 1110	BRSET7 3 BTB	BSET7 BSC	BIL 2 REL								LDX 2 IMM	LDX DIR	5 LDX 3 EXT	6 LDX 3 IX2	5 LDX 2 IX1	LDX	E 1110
F 1111	BRCLR7	BCLR7 BSC	BIH REL	6 CLR 2 DIR	CLRA	CLRX INH	7 ČLR 2 IX1	6 CLR		TXA 1 INH		5 STX 2 DIR	STX 3 EXT	7 STX 3 IX2	STX	STX	F 1111

## Abbreviations for Address Modes

INH Inherent IMM Immediate

DIR

Direct Extended

EXT REL BSC Relative


Bit Set/Clear BTB Bit Test and Branch

ΙX Indexed (No Offset)

IX1 IX2 Indexed, 1 Byte (8-Bit) Offset

Indexed, 2 Byte (16-Bit) Offset

## LEGEND



The term "effective address" (EA) is used in describing the various addressing modes. Effective address is defined as the address from which the argument for an instruction is fetched or stored.

## **IMMEDIATE**

In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants that do not change during program execution (e.g., a constant used to initialize a loop counter).

#### DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two-byte instruction.

## **EXTENDED**

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode byte. Instructions with extended addressing mode are capable of referencing arguments anywhere in memory with a single three-byte instruction.

## RELATIVE

The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte (the offset) following the opcode is added to the PC if, and only if, the branch conditions are true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from  $-126\ to\ +129\ from$  the opcode address.

## INDEX, NO OFFSET

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. This addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location.

## **INDEXED, 8-BIT OFFSET**

In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the opcode. The addressing mode is useful for selecting the Kth element in an n element table. With this 2-byte instruction, K would typically be in X with the address of the beginning of the table in the instruction. As such,

tables may begin anywhere within the first 256 addressable locations and could extend as far as location 510 (\$1FE is the last location at which the instruction may begin).

#### INDEXED, 16-BIT OFFSET

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed, 8-bit offset except that this 3-byte instruction allows tables to be anywhere in memory.

## BIT SET/CLEAR

In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode. The byte following the opcode specifies the direct addressing of the byte to which the specified bit is to be set or cleared. Any read/write bit in the first 256 locations of memory, including I/O, can be selectively set or cleared with a single 2-byte instruction.

## CAUTION

The corresponding DDRs for ports, A, B, and C are write only registers (registers at \$004, \$005, and \$006). A read operation on these registers always returns a "1". Since BSET and BCLR are read-modify-write functions, these instructions cannot be used to set or clear a DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port be written using a single-store instruction.

## **BIT TEST and BRANCH**

The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit that is to be tested and its condition (set or clear) is included in the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte. The signed relative 8-bit offset in the third byte is added to the PC if the specified bit is set or cleared in the specified memory location. This single 3-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branching is from -125 to +130 from the opcode address. The state of the tested bit is also transferred to the carry bit of the condition code register.

## INHERENT

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator as well as the control instruction with no other arguments are included in this mode. These instructions are one byte long.

## **ELECTRICAL SPECIFICATIONS**

## **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3  to  +7.0	V
Input Voltages (Except Timer in Self-Check Mode) Self-Check Mode (TIMER Pin Only)	Vin	-0.3 to +7.0 -0.3 to +15.0	V
Operating Temperature Range	ТА	T <sub>L</sub> to T <sub>H</sub> 0 to 70 - 40 to +85°C*	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C
Junction Temperature Plastic Cerdip	TJ	150 175	°C/W

These devices contain circuitry to protect the inputs against damage due to high static voltages or electric fields; however, normal precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range VSS ≤ (Vin and Vout) ≤ VCC. Reliability of operation is enhanced if unused inputs except EXTAL are tied to an appropriate logic voltage level (e.g., either VSS or VCC).

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance	θJΑ		°C/W
Cerdip		60	
Plastic		72	- 1

## **POWER CONSIDERATIONS**

The average chip-junction temperature, T<sub>J</sub>, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \cdot \theta_{JA}) \tag{1}$$

where:

 $T_A$ = Ambient Temperature, °C = Package Thermal Resistance, Junction-to-Ambient, °C/W

 $\begin{array}{ll} P_D &= P_{INT} + P_{I/O} \\ P_{INT} &= I_{CC} \times V_{CC}, \, \text{Watts} - \text{Chip Internal Power} \\ P_{I/O} &= \text{Power Dissipation on Input and Output} \end{array}$ 

Pins - User Determined

For most applications P<sub>I/O</sub><P<sub>INT</sub> and can be neglected. The following is an approximate relationship between

 $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected):  $P_D = K \div (T_J + 273^{\circ}C)$ (2)

Solving equations (1) and (2) for K gives:  $K = P_D \cdot (T_A + 273^{\circ}C) + \theta_{JA} \cdot P_D^2$ 

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of T<sub>A</sub>.

<sup>\*</sup>Available at additional cost

## **ELECTRICAL CHARACTERISTICS**

(V<sub>CC</sub> =  $+5.25 \pm 0.5$  Vdc, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = 0° to 70°C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Input High Voltage RESET (4.75 $\leq$ V <sub>CC</sub> $\leq$ 5.75) (V <sub>CC</sub> $<$ 4.75) INT (4.75 $\leq$ V <sub>CC</sub> $\leq$ 5.75) (V <sub>CC</sub> $<$ 4.75) All Other	ViH	4.0 V <sub>CC</sub> -0.5 4.0 V <sub>CC</sub> -0.5 2.0	 * *	Vcc Vcc Vcc Vcc	V
Input High Voltage Timer Timer Mode Self-Check Mode	VIH	2.0 9.0	10.0	V <sub>CC</sub> + 1 15.0	V
Input Low Voltage RESET INT All Other	V <sub>IL</sub>	V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub>	*	0.8 1.5 0.8	V
RESET Hysteresis Voltage "Out of Reset" "Into Reset"	V <sub>IRES</sub> – V <sub>IRES</sub> +	2.1 0.8		4.0 2.0	V
INT Zero Crossing Input Voltage, Through a Capacitor	VINT	2.0	_	4.0	V <sub>ac p-p</sub>
Internal Power Dissipation - No Port Loading $V_{\mbox{\footnotesize CC}}\!=\!5.75$ V, $T_{\mbox{\footnotesize A}}\!=\!0^{\circ}\!\mbox{\footnotesize C}$	PINT	_	400	690	mW
Input Capacitance XTAL All Other	C <sub>in</sub>	_	25 10		pF
Low Voltage Recover	V <sub>LVR</sub>	_	_	4.75	V
Low Voltage Inhibit $0^{\circ}\text{C to }70^{\circ}\text{C} \\ -40^{\circ}\text{C to }+85^{\circ}\text{C}$	V <sub>LVI</sub>	2.75 3.1	3.5 3.5	_	V
Input Current TIMER ( $V_{in} = 0.4 \text{ V}$ ) INT ( $V_{in} = 2.4 \text{ V}$ to $V_{CC}$ ) EXTAL ( $V_{in} = 2.4 \text{ V}$ to $V_{CC}$ , Crystal Option) ( $V_{in} = 0.4 \text{ V}$ , Crystal Option) RESET ( $V_{in} = 0.8 \text{ V}$ ) (External Capacitor Charging Current)	lin		20 — — —	20 50 10 - 1600 - 40	μΑ

<sup>\*</sup>Due to internal biasing, this input (when unused) floats to approximately 2.0 Vdc.




Figure 11. TTL Equivalent Test Load (Port B) Figure 12. CMOS Equivalent Test Load (Port A) Figure 13. TTL Equivalent Test Load (Ports A and C)

## MC6805P2

## PORT DC ELECTRICAL CHARACTERISTICS

(V<sub>CC</sub> = 5.25  $\pm$  0.5 Vdc, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = 0° to 70°C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Port A	with CMOS Drive	Enabled			
Output Low Voltage, I <sub>Load</sub> = 1.6 mA	V <sub>OL</sub>	_	_	0.4	٧
Output High Voltage, I <sub>Load</sub> = -100 μA	VOH	2.4	_	_	V
Output High Voltage, $I_{Load} = -10 \mu A$	V <sub>OH</sub>	V <sub>CC</sub> -1	-	_	V
Input High Voltage, $I_{Load} = -300 \mu A$ (max.)	V <sub>IH</sub>	2.0	_	VCC	V
Input Low Voltage, $I_{Load} = -500 \mu A \text{ (max.)}$	٧ <sub>IL</sub>	VSS	_	0.8	V
Hi-Z State Input Current ( $V_{in} = 2.0 \text{ V to } V_{CC}$ )	lін		_	-300	μΑ
Hi-Z State Input Current (Vin = 0.4 V)	ելը	_	_	- 500	μΑ
	Port B				
Output Low Voltage, ILoad = 3.2 mA	V <sub>OL</sub>	_	_	0.4	V
Output Low Voltage, ILoad = 10 mA (sink)	V <sub>OL</sub>		_	1.0	V
Output High Voltage, $I_{Load} = -200 \mu A$	Voн	2.4			V
Darlington Current Drive (Source), V <sub>O</sub> = 1.5 V	ПОН	- 1.0	_	-10	mA
Input High Voltage	VIH	2.0	_	Vcc	V
Input Low Voltage	V <sub>IL</sub>	V <sub>SS</sub>	_	0.8	V
Hi-Z State Input Current	<sup> </sup> TSI	_	2	10	μА
Port C and Po	ort A with CMOS	Drive Disabled			
Output Low Voltage, I <sub>Load</sub> = 1.6 mA	VOL		_	0.4	V
Output High Voltage, I <sub>Load</sub> = -100 μA	VOH	2.4	_	_	V
Input High Voltage	VIH	2.0	_	Vcc	V
Input Low Voltage	VIL	VSS	_	0.8	٧
Hi-Z State Input Current	ITSI	_	2	10	μΑ

## SWITCHING CHARACTERISTICS

(V<sub>CC</sub> =  $\pm 5.25 \pm 0.5$  Vdc, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = 0° to 70°C, unless other noted)

Characteris	Symbol	Min	Тур	Max	Unit	
Oscillator Frequency	MC6805P2 MC68A05P2 MC68B05P2	f <sub>osc</sub>	0.4 0.4 0.4		4.2 6.0 8.0	MHz
Cycle Time (4/f <sub>osc</sub> )		t <sub>cyc</sub>	0.95	_	10	μs
INT and TIMER Pulse Width (see Interrupt Section)		tWL, tWH	t <sub>CyC</sub> + 250		_	ns
RESET Pulse Width		tRWL	t <sub>cyc</sub> + 250	_	_	ns
RESET Delay Time (External Capacitance = 1.0 μF)		tRHL	_	100	_	ms
INT Zero Crossing Detection Input Frequency		fINT	0.03		1.0	kHz
External Clock Input Duty Cycle (EXTAL)		_	40	50	60	%




Figure 14. Power and Reset Timing




Figure 15. Ports A and C Logic Diagram




Figure 16. Port B Logic Diagram




Figure 17. Typical Input Protection




Figure 18. I/O Characteristic Measurement Circuit

## MC6805P2

## ORDERING INFORMATION

The following information is required when ordering a custom MCU. The information may be transmitted to Motorola in the following media:

MDOS, disk file MS-DOS/PC-DOS disk file EPROM(s) 2516, 2716, or 68705P3

To initiate a ROM pattern for the MCU, it is necessary to first contact the local field service office, sales person, or Motorola representative.

#### NOTE

The low cost resistor oscillator option is not available on B54F mask.

## **FLEXIBLE DISKS**

Several types of flexible disks (MDOS® or MS®-DOS/PC-DOS disk file), programmed with the customer's program (positive logic sense for address and data), may be submitted for pattern generation. In either case, the diskette should be clearly labeled with the customer's name, date, project or product name, and the name of the file containing the pattern.

In addition to the program pattern, a file containing the program source code listing can be included. This data will be kept confidential and used to expedite the process in case of any difficulty with the pattern file.

## **MDOS Disk File**

MDOS is Motorola's Disk Operating System available on the EXORciser® development system. The disk media submitted must be a single-sided, single density, 8-inch MDOS compatible floppy diskette. The diskette must contain the minimum set of MDOS system files in addition to the pattern file.

The .LO output of the M6805 cross assembler should be furnished. In addition, the file must be produced (using the ROLLOUT command) containing the absolute image of the M6805 memory. It is necessary to include the entire memory image of both data and program space. All unused bytes, including those in the user space, must be set to zero.

## MS-DOS/PC-DOS Disk File

MS-DOS is Microsoft's Disk Operating System. PC-DOS is IBM® Personal Computer (PC) Disk Operating System. Disk media submitted must be a standard density (360K) double-sided 5 1/4 inch compatible floppy diskette. The diskette must contain object file code in Motorola's Srecord format. The S-record format is a character-based object file format generated by M6805 cross assemblers and linkers on IBM PC style machines.

## **EPROMs**

A 2516, 2716, or 68705P3 type EPROM, programmed with the customer's program (positive logic sense for address and data), may be submitted for pattern generation. Since all program and data space information will fit on one of these EPROM devices, the EPROM must be programmed as described in the following paragraphs.

The program space ROM must start at EPROM address \$080. If the customer program starts at any other address, the EPROM must be marked accordingly. All unused bytes, including the user's space, must be set at zero. For shipment to Motorola, EPROMs should be placed in a conductive IC carrier and packed securely. Styrofoam is not acceptable for shipment.

## **EPROM MARKING**



XXX = Customer ID

## **VERIFICATION MEDIA**

All original pattern media (EPROMs or floppy disk) are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked, and the verification form should be completed, signed, and returned to Motorola. The signed verification form constitutes the contractual agreement for creation of the customer mask. To aid in the verification process, Motorola will program customer supplied blank EPROM(s) or DOS disks from the data file used to create the custom mask.

## **ROM VERIFICATION UNITS (RVUs)**

Ten MCUs containing the customer's ROM pattern will be sent for program verification. These units will have been made using the custom mask but are for the purpose of ROM verification only. For expediency, the MCUs are usually unmarked, packaged in ceramic, and tested with five volts at room temperature. These RVUs are free with a minimum order quantity but are not production parts. These RVUs are not guaranteed by Motorola Quality Assurance.

MDOS is a trademark of Motorola Inc.
MS-DOS is a trademark of Microsoft, Inc.
EXORciser is a registered trademark of Motorola Inc.
IBM is a registered trademark of International Business Machines Corporation.

3

The following table provides generic information pertaining to the package type, temperature, and MC order numbers for the MC6805P2.

**Table 4. Generic Information** 


Package Type	Internal Clock Frequency (MHz)	Temperature	Order Number
Plastic (P Suffix)	1.0	0° to 70°C	MC6805P2P
	1.5	0° to 70°C	MC68A05P2P
	2.0	0° to 70°C	MC68B05P2P
	1.0	-40° to +85°C	MC6805P2CP
Cerdip (S Suffix)	1.0	0° to 70°C	MC6805P2S
	1.5	0° to 70°C	MC68A05P2S
	2.0	0° to 70°C	MC68B05P2S
PLCC (FN Suffix)	1.0	0° to 70°C	MC6805P2FN
	1.0	-40° to +85°C	MC6805P2CFN


## **MECHANICAL DATA**

PIN ASSIGNMENTS

28-PIN DUAL-IN-LINE PACKAGE

28-LEAD PLCC PACKAGE





# MC6805P6

# Technical Summary

# 8-Bit Microcontroller Unit


The MC6805P6 (HMOS) Microcontroller Unit (MCU) is a member of the MC6805 Family of microcontrollers. This low cost and high-speed MCU has parallel I/O capability with pins programmable as input or output. This publication contains condensed information on the MCU; for detailed information, refer to M6805 HMOS, M146805 CMOS Family User's Manual (M6805UM(AD2)) or contact your local Motorola sales office.

Refer to the block diagram for the hardware features and to the list below for additional features available on the MCU.

- Internal 8-Bit Timer with 7-Bit Programmable Prescaler
- On-chip Oscillator
- Memory Mapped I/O
- Versatile Interrupt Handling
- True Bit Manipulation
- Bit Test and Branch Instruction
- Vectored Interrupts

- Low Voltage Inhibit Option
- Self-Check Mode
- Master Reset
- 1804 Bytes ROM
- 64 Bytes RAM
- 20 I/O Ports

## **BLOCK DIAGRAM**



This document contains information on a new product. Specifications and information herein are subject to change without notice.

## SIGNAL DESCRIPTION

## VCC AND VSS

Power is supplied to the microcontroller using these two pins. VCC is 5.25 volts ( $\pm 0.5\Delta$ ) power, and VSS is ground.

## NUM (Non-User Mode)

This pin is not for user applications and must be connected to VSS.

### INT

This pin provides the capability for asynchronously applying an external interrupt to the MCU. Refer to **INTER-RUPTS** for more detailed information.

## **EXTAL, XTAL**

These pins provide control input for the on-chip clock oscillator circuit. A crystal, a ceramic resonator, a resistor/capacitor combination, or an external signal (depending

upon selected manufacturing mask options) can be connected to these pins to provide a system clock.

#### **RC Oscillator**


With this option, a resistor is connected to the oscillator pins as shown in Figure 1. The relationship between R and  $f_{OSC}$  is shown in Figure 2.


## Crystal

The circuit shown in Figure 1 is recommended when using a crystal. Using an external CMOS oscillator is recommended when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and startup stabilization time. Refer to **ELECTRICAL SPECIFICATIONS** for  $V_{\mbox{\footnotesize{CC}}}$  specifications.

## **External Clock**


An external clock should be applied to the EXTAL input with the XTAL input connected to ground, as shown in Figure 1.





AT — Cut Parallel Resonance Crystal  $C_0 = 7$  pF Max. Freq = 4.0 MHz@ $C_L = 24$  pF RS = 50 ohms Max.

Piezoelectric ceramic resonators which have the equivalent specifications may be used instead of crystal oscillators. Follow ceramic resonator manufacturer's suggestions for C<sub>0</sub>, C<sub>1</sub>, and R<sub>S</sub> values.



Approximately 10% to 25% Accuracy (Excludes Resistor Tolerance)

External Resistor

NOTE: The recommended C<sub>L</sub> value with a 4.0 MHz crystal is 27 pF maximum including system distributed capacitance. There is an internal capacitance of approximately 25 pF on the XTAL pin. For crystal frequencies other than 4 MHz, the total capacitance on each pin should be scaled as the inverse of the frequence ratio. For example, with a 2 MHz crystal, use approximately 50 pF on EXTAL and approximately 25 pF on XTAL. The exact value depends on the motional-arm parameters of the crystal used.

Figure 1. Oscillator Connections

#### TIMER

This pin can be used as an external input to control the internal timer/counter circuitry or for gating  $\varphi 2$  input to timer, depending on mask option.

## RESET

This pin has a Schmitt trigger input and an on-chip pullup. The MCU can be reset by pulling RESET low.

## INPUT/OUTPUT LINES (PA0-PA7, PB0-PB7, PC0-PC3)

These 20 lines are arranged into two 8-bit ports (A and B) and one 4-bit port (C). Ports A, B, and C are programmable as either inputs or outputs under software control of the data direction registers. Refer to **PROGRAMMING** for additional information.




Figure 2. Typical Frequency vs Resistance for RC Oscillator Option Only

## **PROGRAMMING**

## INPUT/OUTPUT PROGRAMMING

Any port pin is programmable as either input or output under software control of the corresponding write-only data direction register (DDR). The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic 1 for output and a logic 0 for input. On reset, all the DDRs are initialized to a logic 0 state to put the ports in the input mode. The port output registers are not initialized on reset, and should be written to before setting the DDR bits.

When programmed as outputs, the latched output data is readable as input data regardless of the logic levels at the output pin due to output loading. The latched output data bit may always be written. Therefore, any write to a port writes all of its data bits, even though the port DDR is set to input. This port write may be used to initialize the data registers and avoid undefined outputs. Care must be exercised when using read-modify-write instructions since the data read corresponds to the pin level if the DDR is an input (0) and also to the latched output when the DDR is an output (1). Refer to Table 1 for I/O functions and to Figure 3 for typical port circuitry.

Table 1. I/O Pin Functions

Data Direction Register Bit	Output Data Bit	Output State	Input To MCU
1	0	0	0
1	1	1	1
0	X	Hi-Z	Pin

## **MEMORY**

The MCU is capable of addressing 2048 bytes of memory and I/O registers. The memory map is shown in Figure 4. The locations consist of 1668 bytes of user ROM, user self-check ROM, user RAM, a timer control register, and I/O. The user interrupt vectors are located from \$7F8 to \$7FF

The stack area is used during processing of an interrupt or subroutine call to save the CPU state. The stack pointer decrements during pushes and increments during pulls. Further to INTERRUPTS for additional information.

#### NOTE


Using the stack area for data storage or temporary work locations requires care to prevent it from being overwritten due to stacking from an interrupt or subroutine call.

#### REGISTERS

The MCU contains the registers described in the following paragraphs.


## ACCUMULATOR (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.



## INDEX REGISTER (X)


The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit value that may be added to an 8- or 16-bit immediate value to create an effective address. The index register may also be used as a temporary storage area.



## PROGRAM COUNTER (PC)

The program counter is an 11-bit register that contains the address of the next byte to be fetched.

10	8	7	0
PCH		PCL	



\*DDR is a write-only register and reads as all "1s".




Figure 3. Typical Port I/O Circuitry and Register Configuration

#### STACK POINTER (SP)

The stack pointer is an 11-bit register that contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set at location \$07F. The stack pointer is then decremented as data is pushed onto the stack and incremented as data is pulled from the stack.

The six most-significant bits of the stack pointer are permanently set at 000011. Subroutines and interrupts may be nested down to location \$061 (31 bytes maximum), which allows the programmer to use up to 15 levels of subroutine calls (less if interrupts are allowed).

10,					5	4		0
0	0	0	0	1	1		SP	

#### **CONDITION CODE REGISTER (CC)**

The condition code register is a 5-bit register in which four bits are used to indicate the results of the instruction just executed. These bits can be individually tested by a program, and specifications can be taken as a result of their state. Each bit is explained in the following paragraphs.

4				0
Н	1	N	Z	С

#### Half Carry (H)

This bit is set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

#### Interrupt (I)

When this bit is set, the timer and external interrupt is masked (disabled). If an external interrupt occurs while this bit is set, the interrupt is latched and is processed as soon as the interrupt bit is cleared.

#### Negative (N)


When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logic 1).

#### Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

#### Carry/Borrow (C)

When set, this bit indicates that a carry or borrow out of the arithmetic logical unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, and during shifts and rotates.



\*Caution: Data direction registers (DDRs) are write-only, set to \$FF.

Figure 4. Memory Map

#### **SELF CHECK**

The self check is initiated by connecting the MCU as shown in Figure 5 and then monitoring the output of port C (bit 3) for an oscillation of approximately 7 Hz. The following tests are executed automatically:

I/O — functionally exercise I/O ports

RAM — walking bit test

ROM — exclusive OR with ODD "1s" parity result

TIMER — functionally exercise timer

Interrupts — functionally exercise external and timer interrupts

Table 2 shows the status of the LEDs as a result of a failure. Port C is tested only once (just after reset). If port C fails, no lights will appear.

Table 2. Self-Check Error Patterns

PC1	PC0	Function
0	0	Interrupt Failure
0	1	Bad Port A or Port B
1	0	Bad RAM
1	1	Bad RAM
All 4 LE	Ds Flasing	Good Device

#### **RESETS**

The MCU can be reset three ways: (1) by initial powerup, (2) by the external reset input (RESET), and (3) by an optional, internal, low-voltage detect circuit. The RESET input consists mainly of a Schmitt trigger that senses the RESET line logic level.

#### POWER-ON-RESET (POR)


An internal reset is generated on power-up that allows the internal clock generator to stabilize. The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drop in the power supply voltage. A delay of  $t_{RHL}$  milliseconds is required before allowing the  $\overline{RESET}$  input to go high. Connecting a capacitor to the  $\overline{RESET}$  input (Figure 6) typically provides sufficient delay.

#### **EXTERNAL RESET INPUT**

The MCU is reset when a logic zero is applied to the RESET input for a period longer than one machine cycle ( $t_{\text{Cyc}}$ ). Under this type of reset, the Schmitt trigger switches off at  $V_{\text{IRES}}$ — to provide an internal reset voltage.

#### **LOW-VOLTAGE INHIBIT (LVI)**

The optional low-voltage detection circuit causes a reset of the MCU if the power supply voltage falls below a



\*This connection depends on the clock oscillator user selectable mask option.

Use crystal if crystal option is selected.

Figure 5. Self-Check Connections

certain level ( $V_L V_I$ ). The only requirement being that  $V_C C$  must remain at or below the  $V_L V_I$  threshold for one  $t_{CVC}$  minimum.

In typical applications, the VCC bus filter capacitor will eliminate negative-going voltage glitches of less than one  $t_{\text{CVC}}$ . The output from the low-voltage detector is connected directly to the internal reset circuitry. It also forces the RESET pin low via a strong discharge device through a resistor. The internal reset is removed once the power supply voltage rises above a recovery level ( $V_{\text{LVR}}$ ), at which time a normal power-on reset occurs.




Figure 6. Power-up RESET Delay Circuit

#### **INTERRUPTS**

The MCU can be interrupted three different ways: (1) through the external interrupt INT input pin, (2) with the internal timer interrupt request, or (3) using the software interrupt instruction (SWI).


Interrupts cause the processor registers to be saved on the stack and the interrupt mask (I bit) set to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack and then normal processing resumes. The stacking order is shown in Figure 7.

Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted but are considered pending until the current instruction is complete.

#### NOTE

The current instruction is considered to be the one already fetched and being operated on.

When the current instruction is complete, the processor checks all pending hardware interrupts and, if unmasked, (I bit clear) proceeds with interrupt processing; otherwise, the next instruction is fetched and executed. Masked interrupts are latched for later interrupt service. If the



\*For subroutine calls, only PCH and PCL are stacked.

Figure 7. Interrupt Stacking Order

timer interrupt status bit is cleared before unmasking the interrupt, then the interrupt is not latched.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed the same as any other instruction regardless of the setting of the I bit. Refer to Figure 8 for the reset and interrupt instruction processing sequence.

#### TIMER INTERRUPT

If the timer mask bit (TCR6) is cleared, then each time the timer decrements to zero (transitions from \$01 to \$00) an interrupt request is generated. The actual processor interrupt is generated only if the interrupt mask bit of the condition code register (CCR) is also cleared. When the




Figure 8. Reset and Interrupt Processing Flowchart

interrupt is recognized, the current state of the machine is pushed onto the stack, and the I bit in the CCR is set, masking further interrupts until the present one is serviced. The contents of the timer interrupt vector, containing the location of the timer interrupt service routine, is then loaded into the program counter. At the end of the timer interrupt service routine, the software normally executes an RTI instruction which restores the machine state and starts executing the interrupted program.

#### **EXTERNAL INTERRUPT**

The external interrupt is internally synchronized and then latched on the falling edge of INT. Clearing the I bit enables the external interrupt. The MC6805P6 only requires negative edge-sensitive trigger interrupts. The following paragraphs describe two typical external interrupt circuits.

#### **Zero-Crossing**

A sinusoidal input signal (f<sub>INT</sub> maximum) can be used to generate an external interrupt (see Figure 9a) for use as a zero-crossing detector (for negative transitions of the ac sinusoid). This type of circuit allows applications such as servicing time-of-day routines and engaging/disengaging ac power control devices. Off-chip, full-wave rectification provides an interrupt at every zero crossing of the ac signal and thereby provides a 2f clock.

#### **Digital-Signal Interrupt**

With this type of circuit (Figure 9b), the INT pin can be driven by a digital signal. The maximum frequency of a signal that can be recognized by the TIMER or INT pin logic is dependent on the parameter labeled twL, twH. Refer to TIMER for additional information.

#### **SOFTWARE INTERRUPT (SWI)**

The SWI is an executable instruction that is executed regardless of the state of the I bit in the CCR. If the I bit is zero, SWI executes after the other interrupts. The SWI execution is similar to the hardware interrupts.

#### TIMER

The MCU consists of an 8-bit software programmable counter driven by a 7-bit software programmable prescaler. The timer source is made during manufacturing as a mask option. The 8-bit counter may be loaded under

program control and is decremented toward zero. When the timer reaches zero, the timer interrupt request bit (bit 7) in the timer control register (TCR) is set. Refer to Figure 10 for timer block diagram.

The timer interrupt can be masked (disabled) by setting the timer interrupt mask bit (bit 6) in the TCR. When the I bit in the condition code register is cleared, the processor receives the interrupt. The MCU responds to this interrupt by 1) saving the present CPU state on the stack, 2) fetching the timer interrupt vector, and 3) executing the interrupt routine. The timer interrupt request bit must be cleared by software. Refer to **RESETS** and **INTER-RUPTS** for additional information.

The prescaler is a 7-bit divider which is used to extend the maximum length of the timer. To avoid truncation errors, the prescaler is cleared when TCR bit 3 is set to a logic 1; however, the TCR bit 3 always reads as a logic 0 to ensure proper operation with read-modify-write instructions.

The timer continues to count past zero, falling from \$00 through \$FF, and continues the countdown. The counter can be read at any time by reading the timer data register (TDR). This allows a program to determine the length of time since a timer interrupt has occurred without disturbing the counting process. Three machine cycles are required for a change in state of the TIMER pin to decrement the timer prescaler.


Clock input to the timer can be from an external source or from the internal phase two signal. Clock source is one of the mask options available. A prescaler mask option is also available that can provide up to a maximum of 128 counts to the clock input.

#### NOTE

If  $\phi 2$  is used, Timer input should be tied to V<sub>CC</sub>. If low, it will gate  $\phi 2$  off.

#### **TIMER CONTROL REGISTER (TCR) \$009**

This 8-bit register controls the timer interrupt request and inhibit signals. All bits are read/write except bit 3.






Figure 9. Typical Interrupt Circuits




Figure 10. Timer Block Diagram

TIR — Timer Interrupt Request

Used to indicate the timer interrupt when it is logic one

- 1 = Set when the timer data register changes to all zeros
- 0 = Cleared by external reset, power-on reset, or under program control

TIM — Timer Interrupt Mask

Used to inhibit the timer interrupt.

- 1 = Interrupt inhibited
- 0 = Interrupt enabled

Bits 5 through 0 Not used

#### INSTRUCTION SET

The MCU has a set of 59 basic instructions. They can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type.

#### REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to the following list of instructions.

Function	Mnemonic
Load A from Memory	ĹDA
Load X from Memory	LDX
Store A in Memory	STA
Store X in Memory	STX
Add Memory to A	ADD

Function	Mnemonic
Add Memory and Carry to A	ADC
Subtract Memory	SUB
Subtract Memory from A with Borrow	SBC
AND Memory to A	AND
OR Memory with A	ORA
Exclusive OR Memory with A	EOR
Arithmetic Compare A with Memory	CMP
Arithmetic Compare X with Memory	CPX
Bit Test Memory with A (Logical Compare)	BIT
Jump Unconditional	JMP
Jump to Subroutine	JSR

#### **BIT MANIPULATION INSTRUCTIONS**

The MCU is capable of setting or clearing any bit which resides in the first 256 bytes of the memory space, where all port registers, port DDRs, timer, timer control, and onchip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear and bit test, and branch functions are all implemented with a single instruction. For test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition code register. Refer to the following list for bit manipulation instructions.

Function	Mnemonic
Branch if Bit n is Set	BRSET n (n = 0 7)
Branch if Bit n is Clear	BRCLR n (n = 0 7)
Set Bit n	BSET n (n = 0 7)
Clear Bit n	BCLR n (n = 0 7)

#### **READ-MODIFY-WRITE INSTRUCTIONS**

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read-modify-write sequence since it does not modify the value. Refer to the following list of instructions.

Function	Mnemonic
Increment	INC
Decrement	DEC
Clear	CLR
Complement	сом
Negate (2's Complement)	. NEG
Rotate Left Thru Carry	ROL
Rotate Right Thru Carry	ROR
Logical Shift Left	LSL
Logical Shift Right	LSR
Arithmetic Shift Right	ASR
Test for Negative or Zero	TST

#### **BRANCH INSTRUCTIONS**

This set of instructions branches if a particular condition is met; otherwise, no operation is performed. Branch instructions are two byte instructions. Refer to the following list for branch instructions.

Function	Mnemonic
Branch Always	BRA
Branch Never	BRN
Branch if Higher	ВНІ
Branch if Lower or Same	BLS
Branch if Carry Clear	BCC
(Branch if Higher or Same)	(BHS)
Branch if Carry Set	BCS
(Branch if Lower)	(BLO)
Branch if Not Equal	BNE
Branch if Half Carry Clear	внсс
Branch if Half Carry Set	BHCS
Branch if Plus	BPL
Branch if Minus	ВМІ
Branch if Interrupt Mask Bit is Clear	ВМС
Branch if Interrupt Mask Bit is Set	BMS
Branch if Interrupt Line is Low	BIL
Branch if Interrupt Line is High	BIH
Branch to Subroutine	BSR

#### **CONTROL INSTRUCTIONS**

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to the following list for control instructions.

Function	Mnemonic
Transfer A to X	TAX
Transfer X to A	TXA
Set Carry Bit	SEC
Clear Carry Bit	CLC
Set Interrupt Mask Bit	SEI
Clear Interrupt Mask Bit	CLI
Software Interrupt	SWI
Return from Subroutine	RTS
Return from Interrupt	RTI
Reset Stack Pointer	RSP
No-Operation	NOP

#### OPCODE MAP SUMMARY

Table 3 is an opcode map for the instructions used on the MCU.

#### ADDRESSING MODES

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code for all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single byte instructions while the longest instructions (three bytes) permit accessing tables throughout memory. Short and long absolute addressing is also included. Two byte direct addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory.

The term "effective address" (EA) is used in describing the various addressing modes. Effective address is defined as the address from which the argument for an instruction is fetched or stored.

#### **IMMEDIATE**

In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants that do not change during program execution (e.g., a constant used to initialize a loop counter).

#### DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the

Table 3. Opcode Map

	Bit Mar	ipulation	Branch		Re	ad-Modify-V	Vrite		Cor	itrol			Register	/Memory			
	BTB	BSC	REL	DIR	INH	INH	IX1	IX	INH	INH	IMM	DIR	EXT	IX2	IX1	IX.	
Low	0000	0001	2 0010	3 0011	0100	5 0101	6 0110	7 0111	8 1000	9 1001	A 1010	B 1011	1100	1101	E 1110	1111	Hi Low
0000	BRSETO 3 BTB	7 BSET0 2 BSC	BRA REL	6 NEG 2 DIR	4 NEG 1 INH	4 NEG 1 INH	7 NEG 2 IX1	NEG IX	9 RTI 1 INH		SUB 2 IMM	SUB 2 DIR	SUB 3 EXT	SUB IX2	SUB IX1	SUB	0 0000
1 0001	BRCLRO 3 BTB	7 BCLR0 2 BSC	BRN 2 REL						6 RTS 1 INH		2 CMP 2 IMM	CMP 2 DIR	CMP	6 CMP 3 IX2	5 CMP 2 IX1	CMP	1 0001
2 0010	BRSET1 3 BTB	BSET1 BSC	4 BHI 2 REL								SBC 2 IMM	SBC DIR		SBC 3 IX2	SBC IX1	SBC IX	2 0010
3 0011	BRCLR1 3 BTB	BCLR1 BSC	BLS REL	COM DIR	COMA	COMX	7 COM 2 IX1	COM IX	SWI 1 INH		CPX 2 IMM	CPX 2 DIR			5 CPX	CPX IX	3 0011
4 0100	BRSET2 3 BTB	BSET2 BSC	BCC REL	6 LSR 2 DTR	LSRA	LSRX 1 INH	7 LSR . 2 (X1	6 LSR 1 IX			2 AND 2 IMM	AND 2 DIF	AND 3 EXT	6 AND 3 IX2	5 AND 2 IX1	AND IX	4 0100
5 0101	BRCLR2 3 BTB	BCLR2 BSC	BCS REL								BIT 2 IMM	BIT DIR	BIT 3 EXT	6 BIT 3 IX2	5 BIT IX1	BIT IX	5 0101
6 0110	BRSET3 3 BTB	BSET3 BSC	BNE REL	6 ROR 2 DIR	RORA	RORX 1 INH	7 ROR 2 IX1	6 ROR 1 IX			LDA 2 IMM	LDA 2 DIR	LDA 3 EXT	6 LDA 3 IX2	5 LDA 2 IX1	LDA IX	6 0110
7 0111	BRCLR3 3 BTB	BCLR3 BSC	BEQ REL	6 ASR 2 DIR	ASRA 1 INH	ASRX 1 INH	7 ASR 2 IX1	6 ASR 1 ix		Z TAX 1 INH		5 STA 2 DIR	6 STA 3 EXT	7 STA 3 IX2	STA IX1	STA	7 0111
8 1000	BRSET4	BSET4 BSC	BHCC REL	6 LSL 2 DIR	LSLA 1 INH	LSLX 1 INH	7 LSL 2 IX1	6 LSL 1 IX		CLC 1 INH	EOR 1MM	EOR 2 DIR			EOR IX1	EOR IX	8 1000
9 1001	BRCLR4 3 BTB	BCLR4 BSC	BHCS REL	6 ROL 2 DIR	ROLA 1 INH	4 ROLX 1 INH	7 ROL 2 IX1	6 ROL 1 IX		SEC 1 INH	ADC 1MM	ADC 2 DIR	ADC 3 EXT			ADC IX	9 1001
A 1010	BRSET5 3 BTB	7 BSET5 2 BSC	BPL REL	6 DEC 2 DIR	DECA 1 INH	DECX 1 INH	DEC 1x1	6 DEC 1 IX		CLI 1 INH	ORA 2 IMM	ORA 2 DIR	ORA	ORA 3 IX2	ORA IX1	ORA IX	A 1010
B 1011	BRCLR5 3 BTB	BCLR5 BSC	BMI 2 REL							SEI 1 INH	2 ADD 2 IMM	ADD DIR	5 ADD 3 EXT	ADD 3 IX2	ADD IX1	ADD IX	B 1011
C 1100	BRSET6 3 BTB	BSET6 BSC	BMC REL	6 INC 2 DIR	INCA 1 INH	INCX 1 INH	7 INC 2 IX1	6 INC		RSP 1 INH		JMP 2 DIR	JMP 3 EXT	5 JMP 3 1X2	JMP 2 IX1	JMP IX	C 1100
D 1101	BRCLR6 3 BTB	BCLR6 BSC	BMS 2 REL	6 TST 2 DIR	TSTA 1 INH	TSTX 1 INH	7 TST 2 IX1	6 TST 1 IX		NOP NOP	BSR 2 REL	JSR 2 DIR	B JSR 3 EXT	9 JSR 3 IX2	JSR 2 IX1	JSR 1 IX	D 1101
E 1110	BRSET7 3 BTB	BSET7 BSC	BIL 2 REL								LDX 2 IMM	LDX 2 DIR	5 LDX 3 EXT	6 LDX 3 IX2	5 LDX 2 IX1	LDX IX	E 1110
F 1111	BRCLR7 3 BTB	BCLR7 BSC	BIH	CLR DIR	CLRA INH	CLRX	7 CLR 2 IX1	6 CLR		TXA 1 INH		5 STX	STX 3 EXT	7 STX 3 IX2	STX IX1	STX	F 1111

### Abbreviations for Address Modes Inherent

INH IMM

Immediate

DIR Direct

EXT Extended

REL Relative


BSC Bit Set/Clear

Bit Test and Branch BTB

ΙX Indexed (No Offset)

IX1 Indexed, 1 Byte (8-Bit) Offset IX2

Indexed, 2 Byte (16-Bit) Offset



MC6805P6



opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two-byte instruction.

#### **EXTENDED**

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode byte. Instructions with extended addressing mode are capable of referencing arguments anywhere in memory with a single three-byte instruction.

#### RELATIVE

The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte (the offset) following the opcode is added to the PC if, and only if, the branch conditions are true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from  $-126\ to\ +129\ from$  the opcode address.

#### INDEX, NO OFFSET

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. This addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location.

#### INDEXED, 8-BIT OFFSET

In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the opcode. The addressing mode is useful for selecting the Kth element in an n element table. With this 2-byte instruction, K would typically be in X with the address of the beginning of the table in the instruction. As such, tables may begin anywhere within the first 256 addressable locations and could extend as far as location 510 (\$1FE is the last location at which the instruction may begin).

#### **INDEXED, 16-BIT OFFSET**

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following

the opcode. This addressing mode can be used in a manner similar to indexed, 8-bit offset except that this 3-byte instruction allows tables to be anywhere in memory.

#### BIT SET/CLEAR

In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode. The byte following the opcode specifies the direct addressing of the byte to which the specified bit is to be set or cleared. Any read/write bit in the first 256 locations of memory, including I/O, can be selectively set or cleared with a single 2-byte instruction.

#### CAUTION

The corresponding DDRs for ports, A, B, and C are write only registers (registers at \$004, \$005, and \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write functions, these instructions cannot be used to set or clear a DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port be written using a single-store instruction.

#### BIT TEST AND BRANCH

The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit that is to be tested and its condition (set or clear) is included in the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte. The signed relative 8-bit offset in the third byte is added to the PC if the specified bit is set or cleared in the specified memory location. This single 3-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branching is from  $-125\ {\rm to}+130\ {\rm from}$  the opcode address. The state of the tested bit is also transferred to the carry bit of the condition code register.

#### INHERENT

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator as well as the control instruction with no other arguments are included in this mode. These instructions are one byte long.

#### **ELECTRICAL SPECIFICATIONS**

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Supply Voltage	VCC	-0.3 to $+7.0$	٧
Input Voltages Except Timer in Self-Check Mode Self-Check Mode (TIMER Pin Only)	V <sub>in</sub>	-0.3 to +7.0 -0.3 to +15.0	V
Operating Temperature Range	ТА	T <sub>L</sub> to T <sub>H</sub> 0 to 70 -40 to +85*	°C
Storage Temperature Range	T <sub>stg</sub>	−55 to +150	°C
Junction Temperature Plastic Cerdip	TJ	150 175	°C/W

\*Available at additional cost

#### THERMAL CHARACTERISTICS

	Characteristic	Symbol	Value	Unit
	Thermal Resistance	ΑLθ		°C/W
1	Cerdip		60	ı
1	Plastic		72	İ

These devices contain circuitry to protect the inputs against damage due to high static voltages or electric fields; however, normal precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range VSS <  $(V_{in} \text{ and } V_{out}) \leq V_{CC}$ . Reliability of operation is enhanced if unused inputs except EXTAL are tied to an appropriate logic voltage level (e.g., either VSS or VCC).

#### POWER CONSIDERATIONS

The average chip-junction temperature, T<sub>J</sub>, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \cdot \theta_{JA}) \tag{1}$$

where:

 $T_A$ = Ambient Temperature, °C

 $\theta$ JA = Package Thermal Resistance, Junction-to-Ambient, °C/W

 $P_D = P_{INT} + P_{I/O}$   $P_{INT} = I_{CC} \times V_{CC}$ , Watts – Chip Internal Power  $P_{I/O} = P_{OWE}$  Dissipation on Input and Output

Pins - User Determined

For most applications P<sub>I/O</sub><P<sub>INT</sub> and can be neglected. The following is an approximate relationship between

P<sub>D</sub> and T<sub>J</sub> (if P<sub>I/O</sub> is neglected):  
P<sub>D</sub> = K ÷ (T<sub>J</sub> + 273°C) (2)  
Solving equations (1) and (2) for K gives:  

$$K = P_D \cdot (T_A + 273°C) + \theta_{JA} \cdot P_D^2$$
 (3)

$$K = P_{D} \cdot (T_{A} + 273^{\circ}C) + A \cdot A \cdot P_{D}^{2}$$
 (3)

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring  $P_{\mbox{\scriptsize D}}$ (at equilibrium) for a known T<sub>Δ</sub>. Using this value of K, the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.

#### **ELECTRICAL CHARACTERISTICS**

(V<sub>CC</sub> =  $+5.25 \pm 5$  Vdc, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = 0°C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Input High Voltage RESET (4.75 $\leq$ V CC $\leq$ 5.75) (VCC $<$ 4.75) INT (4.75 $\leq$ VCC $\leq$ 5.75) (VCC $<$ 4.75) All Other	VIH	4.0 V <sub>CC</sub> - 0.5 4.0 V <sub>CC</sub> - 0.5 2.0	 * *	Vcc Vcc Vcc Vcc Vcc	V
Input High Voltage Timer Timer Mode Self-Check Mode	VIH	2.0 9.0	 10.0	V <sub>CC</sub> + 1 15.0	V
Input Low Voltage INT All Other	VIL	V <sub>SS</sub> V <sub>SS</sub>	*	1.5 0.8	V
RESET Hysteresis Voltage "Out of Reset" "Into Reset"	V <sub>IRES+</sub> V <sub>IRES-</sub>	2.1 0.8	_	4.0 2.0	V
INT Zero Crossing Input Voltage, Through a Capacitor	V <sub>INT</sub>	2.0	_	4.0	V <sub>ac p-p</sub>
Internal Power Dissipation - No Port Loading $V_{CC}\!=\!5.75$ V, $T_A\!=\!0^{\circ}\text{C}$	PINT	_	400	690	mW
Input Capacitance XTAL All Other	C <sub>in</sub>		25 10	_	pF
Low Voltage Recover	V <sub>LVR</sub>	_		4.75	V
Low Voltage Inhibit $0^{\circ}\text{C to }70^{\circ}\text{C}$ $-40^{\circ}\text{C to }+85^{\circ}\text{C}$	V <sub>LVI</sub>	2.75 3.1	3.5 3.5	_	V
Input Current (External Capacitor Charging Current) TIMER ( $V_{in} = 0.4 \text{ V}$ ) INT ( $V_{in} = 2.4 \text{ V}$ to $V_{CC}$ EXTAL ( $V_{in} = 2.4 \text{ V}$ to $V_{CC}$ , Crystal Option) ( $V_{in} = 0.4 \text{ V}$ , Crystal Option) RESET ( $V_{in} = 0.8 \text{ V}$ )	lin	    	 20  	20 50 10 - 1600 - 40	μА

<sup>\*</sup>Due to internal biasing, this input (when unused) floats to approximately 2.0 Vdc.




Figure 11. TTL Equivalent Test Load (Port B) (Port A) Figure 12. CMOS Equivalent Test Load (Ports A and C)

#### PORT DC ELECTRICAL CHARACTERISTICS

(V<sub>CC</sub> = 5.25  $\pm$  0.5 Vdc, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = 0° to 70°C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Port A	with CMOS Drive	Enabled			
Output Low Voltage, I <sub>Load</sub> = 1.6 mA	V <sub>OL</sub>			0.4	V
Output High Voltage, I <sub>Load</sub> = -100 μA	Voн	2.4	-	_	V
Output High Voltage, $I_{Load} = -10 \mu A$	V <sub>OH</sub>	V <sub>CC</sub> – 1			V
Input High Voltage, $I_{Load} = -300 \mu A$ (max.)	VIH	2.0	_	VCC	V
Input Low Voltage, $I_{Load} = -500 \mu A \text{ (max.)}$	VIL	VSS		0.8	V
Hi-Z State Input Current ( $V_{in} = 2.0 \text{ V to } V_{CC}$ )	<u> </u>			- 300	μΑ
Hi-Z State Input Current (Vin = 0.4 V)	IIL	_	_	-500	μΑ
	Port B				
Output Low Voltage, I <sub>Load</sub> = 3.2 mA	V <sub>OL</sub>			0.4	V
Output Low Voltage, I <sub>Load</sub> = 10 mA (sink)	V <sub>OL</sub>			1.0	V
Output High Voltage, I <sub>Load</sub> = -200 μA	VOH	2.4			V
Darlington Current Drive (Source), $V_0 = 1.5 \text{ V}$	loн	- 1.0	_	- 10	mA
Input High Voltage	V <sub>IH</sub>	2.0	_	V <sub>CC</sub>	٧
Input Low Voltage	V <sub>IL</sub>	V <sub>SS</sub>	_	0.8	V
Hi-Z State Input Current	ITSI	_	2	10	μΑ
Port C and P	ort A with CMOS	Drive Disabled			
Output Low Voltage, I <sub>Load</sub> = 1.6 mA	VOL		_	0.4	V
Output High Voltage, $I_{Load} = -100 \mu A$	V <sub>OH</sub>	2.4		_	٧
Input High Voltage	VIH	2.0	_	V <sub>CC</sub>	V
Input Low Voltage	V <sub>IL</sub>	V <sub>SS</sub>		0.8	V
Hi-Z State Input Current	ITSI		2	10	μΑ

#### SWITCHING CHARACTERISTICS

(VCC =  $+\,5.25\,\pm0.5$  Vdc, VSS = 0 Vdc,  $T_{\mbox{\scriptsize A}}\,{=}\,0^{\circ}$  to 70°C, unless other noted)

Characteristic	Symbol	Min	Тур	Max	Unit	
Oscillator Frequency	MC6805P6 MC68A05P6 MC68B05P6	f <sub>osc</sub>	0.4 0.4 0.4		4.2 6.0 8.0	MHz
Cycle Time (4/f <sub>OSC</sub> )	t <sub>cyc</sub>	0.95	_	10	μs	
INT and TIMER Pulse Width (See INTER	tWL, tWH	t <sub>cyc</sub> + 250			ns	
RESET Pulse Width	tRWL	t <sub>cyc</sub> + 250	_	_	ns	
RESET Delay Time (External Capacitano	<sup>t</sup> RHL	_	100	_	ms	
INT Zero Crossing Detection Input Freq	fINT	0.03		1.0	kHz	
External Clock Input Duty Cycle (EXTAL	External Clock Input Duty Cycle (EXTAL)			50	60	%




Figure 14. Power and Reset Timing




Figure 15. Ports A and C Logic Diagram




Figure 16. Port B Logic Diagram




Figure 17. Typical Input Protection




Figure 18. I/O Characteristic Measurement Circuit

### 3

#### ORDERING INFORMATION

The following information is required when ordering a custom MCU. The information may be transmitted to Motorola in the following media:

MDOS, disk file MS-DOS/PC-DOS disk file EPROM(s) 2516, 2716, or 68705P3

To initiate a ROM pattern for the MCU, it is necessary to first contact the local field service office, a sales person, or Motorola representative.

#### FLEXIBLE DISKS

Several types of flexible disks (MDOS® or MS®-DOS/PC-DOS disk file), programmed with the customer program (positive logic sense for address and data), may be submitted for pattern generation. In either case, the diskette should be clearly labeled with the customers name, date, project or product name, and the name of the file containing the pattern.

In addition to the program pattern, a file containing the program source code listing can be included. This data will be kept confidential and used to expedite the process in case of any difficulty with the pattern file.

#### MDOS Disk File

MDOS is Motorola's Disk Operating System available on the EXORciser® development system. The disk media submitted must be a single-sided, single density, 8-inch MDOS compatible floppy diskette. The diskette must contain the minimum set of MDOS system files in addition to the pattern file.

The .LO output of the M6805 cross assembler should be furnished. In addition, the file must be produced (using the ROLLOUT command) containing the absolute image of the M6805 memory. Include the entire memory image of both data and program space. All unused bytes, including those in the user space, must be set to zero.

#### MS-DOS/PC-DOS Disk File

MS-DOS is Microsoft's Disk Operating System. PC-DOS is IBM® Personal Computer (PC) Disk Operating System. Disk media submitted must be a standard density (360K) double-sided 5 1/4 inch compatible floppy diskette. The diskette must contain object file code in Motorola's S-record format. The S-record format is a character-based object file format generated by M6805 cross assemblers and linkers on IBM PC style machines.

#### **FPROMs**

A 2516, 2716, or 68705P3 type EPROM, programmed with the customer's program (positive logic sense for address and data), may be submitted for pattern generation. The EPROM must be clearly marked to indicated which EPROM corresponds to which address space.

All unused bytes, including the user's space, must be set to zero. For shipment to Motorola, EPROMs should be placed in a conductive IC carrier and packed securely. Styrofoam is not acceptable for shipment.

#### EPROM MARKING



XXX = Customer ID

#### VERIFICATION MEDIA

All original pattern media (EPROMs or floppy disk) are filled for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked and the verification form should be completed, signed, and returned to Motorola. The signed verification form constitutes the contractual agreement for creation of the customer mask. To aid in the verification process, Motorola will program customer supplied blank EPROM(s) or DOS disk from the data file used to create the custom mask.

#### **ROM VERIFICATION UNITS (RVUs)**

Ten MCUs containing the customer's ROM pattern will be sent for program verification. These units will have been made using the custom mask but are for the purpose of ROM verification only. For expediency, the MCUs are unmarked, packaged in ceramic, and tested with five volts at room temperature. These RVUs are free with the minimum order quantity but are not production parts. These RVUs are not guaranteed by Motorola Quality Assurance.

MDOS is a trademark of Motorola Inc.
MS is a trademark of Microsoft, Inc.
EXORciser is a registered trademark of Motorola Inc.
IBM is a registered trademark of International Business Machines Corporation.

The following table provides generic information pertaining to the package type, temperature, and MC order numbers for the MC6805P6.

**Table 4. Generic Information** 

Package Type	Internal Clock Frequency (MHz)	Temperature	Order Number
Plastic (P Suffix)	1.0	0° to 70°C	MC6805P6P
	1.0	-40° to +85°C	MC6805P6CP
	1.5	0° to 70°C	MC68A05P6P
	2.0	0° to 70°C	MC68B05P6P
Cerdip (S Suffix)	1.0	0° to 70°C	MC6805P6S
	1.5	0° to 70°C	MC68A05P6S
	2.0	0° to 70°C	MC68B05P6S
PLCC (FN Suffix)	1.0	0° to 70°C	MC6805P6FN
	1.0	-40° to +85°C	MC6805P6CFN


#### **MECHANICAL DATA**

PIN ASSIGNMENTS

#### 28-PIN DUAL-IN-LINE PACKAGE

#### 28 RESET VSS [ INT D PA7 26 PA6 V<sub>CC</sub> 【 3 EXTAL 4 25 PA5 XTAL [ D PA4 NUM **[** 6 23 PA3 TIMER 7 22 PA2 PC0 D 8 D PA1 PC1 [ 9 20 PA0 PC2 10 19 PB7 18 PB6 PC3 🛛 11 PB0 1 12 17 PB5 PB1 1 13 16 PB4 15 PB3 PB2 🚺 14

#### 28-LEAD PLCC PACKAGE





# Technical Summary 8-Bit Microcontroller Unit


The MC6805R2 (HMOS) Microcontroller Unit (MCU) is a member of the MC6805 Family of microcontrollers. This low cost and high-speed MCU has parallel I/O capability with pins programmable as input or output. This publication contains condensed information on the MCU; for detailed information, refer to M6805 HMOS, M146805 CMOS Family User's Manual (M6805UM(AD2)) or contact your local Motorola sales office.

Refer to the block diagram for the hardware features and to the list below for additional features available on the MCU.

- Internal 8-Bit Timer with 7-Bit Prescaler
- On-chip Oscillator
- Memory Mapped I/O
- Versatile Interrupt Handling
- True Bit Manipulation
- Bit Test and Branch Instruction

- Vectored Interrupts
- Self-Check Mode
- 2048 Bytes of ROM
- 64 Bytes of RAM
- 24 Bidirectional I/O Ports
- A/D Converter

#### **BLOCK DIAGRAM**



This document contains information on a new product. Specifications and information herein are subject to change without notice.

#### SIGNAL DESCRIPTION

#### VCC AND Vss

Power is supplied to the microcomputer using these two pins. V<sub>CC</sub> is +5.25 volts ( $\pm\,0.5\Delta$ ) power, and V<sub>SS</sub> is ground.

#### NUM

This pin is not for user applications and must be connected to VSS.

#### INT

This pin provides the capability for asynchronously applying an external interrupt to the MCU. Refer to **INTER-RUPTS** for more detailed information.

#### **EXTAL, XTAL**

These pins provide control input for the on-chip clock oscillator circuit. A crystal, a resistor/capacitor combination, or an external signal (depending upon selected manufacturing mask option) is connected to these pins to provide a system clock.

#### **RC Oscillator**

With this option, a resistor is connected to the oscillator pins as shown in Figure 1. The relationship between R and  $f_{OSC}$  is shown in Figure 2.






Figure 2. Typical Frequency vs Resistance for RC Oscillator Option Only


#### Crystal


The circuit shown in Figure 1 is recommended when using a crystal. Using an external CMOS oscillator is recommended when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minize output distortion and startup stabilization time. Refer to **ELECTRICAL SPECIFICATIONS** for VCC specifications.




Piezoelectric ceramic resonators which have the equivalent specifications may be used instead of crystal oscillators. Follow ceramic resonator manufacturer's suggestions for C<sub>0</sub>, C<sub>1</sub>, and R<sub>S</sub> values.









NOTE: The recommended C<sub>L</sub> value with a 4.0 MHz crystal is 27 pF maximum, including system distributed capacitance. There is an internal capacitance of approximately 25 pF on the XTAL pin. For crystal frequencies other than 4 MHz, the total capacitance on each pin should be scaled as the inverse of the frequency ratio. For example, with a 2 MHz crystal, use approximately 50 pF on EXTAL and approximately 25 pF on XTAL. The exact value depends on the Motional-Arm parameters of the crystal used.

Figure 1. Oscillator Connections

#### **External Clock**

An external clock should be applied to the EXTAL input with the XTAL input connected to ground, as shown in Figure 1. This option may only be used with the crystal oscillator option selected in the mask option register. The toxov or tllch specifications do not apply when using an external clock input.

#### TIMER

This pin is used as an external input to control the internal timer/counter circuitry. This pin also detects a higher voltage level used to initiate the self-test program.

#### RESET

This pin has a Schmitt trigger input and an on-chip pullup. The MCU can be reset by pulling RESET low.

### INPUT/OUTPUT LINES (PA0-PA7, PB0-PB7, PC0-PC7,PD0-PD7)

These 32 lines are arranged into four 8-bit ports (A, B, C, and D). Ports A, B, and C are programmable as either inputs or outputs under software control of the data direction registers. Port D is a fixed input port and not controlled by any data direction register. Port D has up to four analog inputs, plus two voltage reference inputs when the A/D converter is used (PD5/VRH, PD4/VRL) and an INT2 input. All Port D lines can be read directly and used as binary inputs. If any analog input is used, then PD5/VRH and PD4/VRL must be used in the analog mode. Refer to **PROGRAMMING** and **ANALOG-TO-DIGITAL CONVERTER** for additional information.

#### **PROGRAMMING**

#### INPUT/OUTPUT PROGRAMMING

Port A, B, and C pins are programmable as either input or output under software control of the corresponding data direction register (DDR). Port D lines are input only. The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic one for output

and a logic zero for input. On reset, all the DDRs are initialized to a logic zero state to put the ports in the input mode. The port output registers are not initialized on reset and should be written to before setting the DDR hits.

When programmed as outputs, the latched output data is readable as input data regardless of the logic levels at the output pin due to output loading. The latched output data bit may always be written. Therefore, any write to a port writes all of its data bits, even though the port DDR is set to input. This port write may be used to initialize the data registers and avoid undefined outputs. Care must be exercised when using read-modify-write instructions since the data read corresponds to the pin level if the DDR is an input (zero) and also to the latched output when the DDR is an output (one). Refer to Table 1 for I/O functions and to Figure 3 for typical port circuitry.

Port D provides reference voltage (NT2) and multiplexed analog inputs. Port D can always be used as digital input and may be used for analog if VRH and VRL are connected to the appropriate reference voltage. The VRH (PD5) and VRL (PD4) are internally connected to the A/D resistor.

Table 1. I/O Pin Functions

Data Direction Register Bit	Latched Output Data Bit	Output State	Input To MCU
1	0	0	0
1	1	1	1
0	X	Hi-Z**	Pin

<sup>\*\*</sup>Ports B and C are three-state ports. Port A has optional internal pullup devices to provide CMOS data drive capability.

#### **MEMORY**

The MCU is capable of addressing 4096 bytes of memory and I/O registers. The memory map is shown in Figure 4. The locations consist of user ROM, self-check ROM, user RAM, A/D registers, a miscellaneous control register,





Figure 3. Typical Port I/O Circuitry and Register Configuration



<sup>\*</sup>Caution: Data direction registers (DDRs) are write-only; they read as \$FF.

Figure 4. Memory Map

and I/O. The interrupt and reset vectors are located from \$FF8 to \$FFF.

The stack area is used during processing of an interrupt or subroutine call to save the CPU state. The stack pointer decrements during pushes and increments during pulls. Refer to **INTERRUPTS** for additional information.

#### NOTE


Using the stack area for data storage or temporary work locations requires care to prevent it from being overwritten due to stacking from an interrupt or subroutine call

#### REGISTERS

The MCU contains the registers described in the following paragraphs.


#### ACCUMULATOR (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.



#### **INDEX REGISTER (X)**

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit value that may be added to an 8- or 16-bit immediate value to create an effective address. The index register may also be used as a temporary storage area.



#### **PROGRAM COUNTER (PC)**

The program counter is an 12-bit register that contains the address of the next byte to be fetched.

11		8	7	. 0	
	PCH			PCL	

#### STACK POINTER (SP)

The stack pointer is an 12-bit register that contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set at location \$07F. The stack pointer is then decremented as data is pushed onto the stack and incremented as data is pulled from the stack.

The seven most-significant bits of the stack pointer are permanently set at 0000011. Subroutines and interrupts may be nested down to location \$061 (31 bytes maximum), which allows the programmer to use up to 15 levels of subroutine calls (less if interrupts are allowed).

0 0 0 0 0 1 1	SP

#### **CONDITION CODE REGISTER (CC)**

The condition code register is a 5-bit register in which four bits are used to indicate the results of the instruction just executed. These bits can be individually tested by a

program, and specific actions can be taken as a result of their state. Each bit is explained in the following paragraphs.



#### Half Carry (H)

This bit is set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

#### Interrupt (I)

When this bit is set, the timer and external interrupt is masked (disabled). If an external interrupt occurs while this bit is set, the interrupt is latched and is processed as soon as the interrupt bit is cleared.

#### Negative (N)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logic one).

#### Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

#### Carry/Borrow (C)

When set, this bit indicates that a carry or borrow out of the arithmetic logical unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, and during shifts and rotates.

#### **SELF-CHECK**

The self-check is initiated by connecting the MCU as shown in Figure 5 and then monitoring the output of port C (bit 3) for an oscillation of approximately 7 Hz. The following test are executed automatically:

I/O — Functionally exercise I/O ports.

RAM - Walking bit test.

ROM — Exclusive OR with ODD "1st" parity result.

Timer — functionally exercise timer.

Interrupts — Functionally exercise external and timer interrupts.


A/D Converter — Functionally test the Analog-to-Digital Converter.

The RAM, ROM, and the A/D test can be called by a user program. The timer test may be called if the timer input is the internal clock. Table 2 shows the status of the LEDs as a result of a failure. Port C is tested only once (just after reset). If port C fails, no lights will appear.

Table 2. Self-Check Error Patterns

PC0	PC1	PC2	РС3	Remarks (1: LED ON; 0: LED OFF)
1	0	1	0	Bad I/O
0	0	1	0	Bad Timer
1	1	0	0	Bad RAM
0	1	0	0	Bad ROM
1	0	0	0	Bad A/D
0	0	0	0	Bad Interrupts or Request Flag
	All Flashing			Good Device

Anything else Bad Part, Bad Port C, etc.



<sup>\*</sup>This connection depends on clock oscillator user selectable mask option. Use jumper if the RC mask option is selected.

Figure 5. Self-Check Connections

<sup>\*\*</sup>Pin 7 is not for user application and must be connected to VSS

#### RESETS

The MCU can be reset three ways: (1) by initial power-up, (2) by the external reset input (RESET), and (3) by an optional, internal, low-voltage detect circuit. The RESET input consists mainly of a Schmitt trigger that senses the RESET line logic level.

#### POWER-ON-RESET (POR)

An internal reset is generated on power-up that allows the internal clock generator to stabilize. The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drop in the power supply voltage. A delay of tRHL milliseconds is required before allowing the RESET input to go high. Connecting a capacitor to the RESET input (Figure 6) typically provides sufficient delay.

#### **EXTERNAL RESET INPUT**

The MCU is reset when a logic zero is applied to the RESET input for a period longer than one machine cycle (t<sub>Cyc</sub>). Under this type of reset, the Schmitt trigger switches off at VIRES — to provide an internal reset voltage.

#### LOW-VOLTAGE INHIBIT (LVI)

The optional low-voltage detection circuit causes a reset of the MCU if the power supply voltage falls below a certain level ( $V_LV_I$ ). The only requirement is that the  $V_{CC}$  must remain at or below the  $V_LV_I$  threshold for one  $t_{CYC}$  minimum.

In typical applications, the VCC bus filter capacitor will eliminate negative-going voltage glitches of less than one tcyc. The output from the low-voltage detector is connected directly to the internal reset circuitry. It also forces the  $\overline{\text{RESET}}$  pin low via a strong discharge device through a resistor. The internal reset is removed once the power supply voltage rises above a recovery level (VLVR) at which time a normal power-on reset occurs.

#### INTERRUPTS

The MCU can be interrupted four different ways: (1) through the external interrupt  $\overline{\text{INT}}$  input pin, (2) with the internal timer interrupt request, (3) using the software interrupt instruction (SWI) or (4) the external port D bit 6 ( $\overline{\text{INT2}}$ ) input pin.

Interrupts cause the processor registers to be saved on the stack and the interrupt mask (I bit) set to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack, and then normal processing resumes. The stacking order is shown in Figure 7.

Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted but are considered pending until the current instruction is complete.

#### NOTE

The current instruction is considered to be the one already fetched and being operated on.





Figure 6. RESET Configuration



<sup>\*</sup>For subroutine calls, only PCH and PCL are stacked

Figure 7. Interrupt Stacking Order

When the current instruction is complete, the processor checks all pending hardware interrupts and, if unmasked (I bit clear), proceeds with interrupt processing; otherwise, the next instruction is fetched and executed. Masked interrupts are latched for later interrupt service. If the timer interrupt status bit is cleared before unmasking the interrupt, then the interrupt is not latched.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed the same as any other instruction regardless of the setting of the I bit. Refer to Figure 8 for the reset and interrupt instruction processing sequence.

#### TIMER INTERRUPT

If the timer mask bit (TCR6) is cleared, then, each time the timer decrements to zero (transitions from \$01 to \$00), an interrupt request is generated. The actual processor interrupt is generated only if the interrupt mask bit of the condition code register (CCR) is also cleared. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the l bit in the CCR is set, masking further interrupts until the present one is serviced. The contents of the timer interrupt vector, containing the location of the timer interrupt service routine, is

then loaded into the program counter. At the end of the timer interrupt service routine, the software normally executes an RTI instruction which restores the machine state and starts executing the interrupted program.

#### **EXTERNAL INTERRUPT**

The external interrupt is internally synchronized and then latched on the falling edge of INT and INT2. Clearing the I bit enables the external interrupt. The INT2 interrupt has an interrupt request bit (bit 7) and a mask bit (bit 6) in the miscellaneous register (MR). The INT2 interrupt is inhibited when the mask bit is set. The INT2 is always read as a digital input on port D. The INT2 and timer interrupt request bits, if set, cause the MCU to process and interrupt when the condition code I bit is clear. The following paragraphs describe two typical external interrupt circuits.

#### **Zero-Crossing Interrupt**

A sinusoidal input signal (f<sub>INT</sub> maximum) can be used to generate an external interrupt (see Figure 9a) for use as a zero-crossing detector (for negative transitions of the ac sinusoid). This type of circuit allows applications




Figure 8. Reset and Interrupt Processing Flowchart

such as servicing time-of-day routines and engaging/disengaging ac power control devices. Off-chip, full-wave rectification provides an interrupt at every zero crossing of the ac signal and thereby provides a 2f clock.

#### **Digital-Signal Interrupt**

With this type of circuit (Figure 9b), the INT pin can be driven by a digital signal. The maximum frequency of a signal that can be recognized by the TIMER or INT pin logic is dependent on the parameter labeled twi, twh. Refer to TIMER for additional information.

#### SOFTWARE INTERRUPT (SWI)

The SWI is an executable instruction that is executed regardless of the state of the I bit in the CCR. If the I bit is zero, SWI executes after the other interrupts. The SWI execution is similar to the hardware interrupts.

#### TIMER

The MCU consists of an 8-bit software programmable counter driven by a 7-bit prescaler. The timer source is made during manufacturing as a mask option. The 8-bit counter may be loaded under program control and is decremented toward zero. When the timer reaches zero, the timer interrupt request bit (bit 7) in the timer control register (TCR) is set. Refer to Figure 10 for timer block diagram.

The timer interrupt can be masked (disabled) by setting the timer interrupt mask bit (bit 6) in the TCR. When the I bit in the condition code register is cleared, the processor receives the interrupt. The MCU responds to this interrupt by 1) saving the present CPU state on the stack, 2) fetching the timer interrupt vector, and 3) executing the interrupt routine. The timer interrupt request bit must be cleared by software. The TIMER and INT2 share the same interrupt vector, therefore the interrupt routine must check the request bits to determine the source of the interrupt. Refer to RESETS and INTERRUPTS for additional information.

The prescaler is a 7-bit divider which is used to extend the maximum length of the timer. To avoid truncation errors, the prescaler is cleared when TCR bit 3 is set to a logic one; however, the TCR bit 3 always reads as a logic zero to ensure proper operation with read-modifywrite instructions.

The timer continues to count past zero, falling from \$00 through \$FF, and continues the countdown. The counter can be read at any time by reading the timer data register (TDR). This allows a program to determine the length of time since a timer interrupt has occurred without disturbing the counting process. Three machine cycles are required for a change in state of the TIMER pin to decrement the timer prescaler.

Clock input to the timer can be from an external source or from the internal phase two signal. Clock source is one of the mask options. A prescaler mask option is available to select a divide option of a power of two up to 128.

(b) Digital-Signal Interrupt

#### (a) Zero-Crossing Interrupt ac (Current TTI Input Limiting) Level (fint Max.) INT MCU MCU Digital R≤1 MΩ Input ac Input ≥ 10 V<sub>acp-p</sub>

Figure 9. Typical Interrupt Circuits




Figure 10: Timer Block Diagram

#### TIMER CONTROL REGISTER (TCR) (\$009)

This 8-bit register controls various functions such as write timer interrupt request, timer interrupt inhibit, and prescaler clear. Bit 3 is write only.

7	6	5	4	3	2	1	0	
TIR	TIM	1	1	PSC	1	1	1	
RESET:								
0	1	U	U	U	U	U	U	

TIR — Timer Interrupt Request

Used to indicate the timer interrupt when it is logic one.

- 1 = Set when the timer data register changes to all zeros.
- 0 = Cleared by external reset, power-on reset, or under program control.

TIM — Timer Interrupt Mask

Used to inhibit the timer interrupt.

- 1 = Interrupt inhibited.
- 0 = Interrupt enabled.

PSC - Prescaler Clear

Write only bit. Writing a one to this bit resets the prescaler to zero. A read of this location always indicates a zero.

Bits 5, 4, 2, 1, 0 - Not Used.

#### ANALOG-TO-DIGITAL CONVERTER

The chip resident 8-bit analog-to-digital (A/D) converter uses a successive approximation technique as shown in Figure 11. Four external analog inputs can be connected to the A/D through a multiplexer via Port D. Four internal analog channels (VRH–VRL, VRH–VRL/2, VRH–VRL/4, and VRL) may be selected for calibration. The accuracy of these internal channels may not meet the accuracy specifications of the external channels.

Multiplexer selection is controlled by the A/D control register (ACR) bits 0, 1, and 2. Refer to Table 3 for multiplexer selection. The ACR is shown in Figure 11. The

converter uses 30 machine cycles to complete a conversion of a sampled analog input. When the conversion is complete, the digital value is placed in the A/D result register (ARR), the conversion flag set, selected input is sampled again, and a new conversion starts. When ACR7 is cleared, the conversion in progress is aborted and the selected input is sampled for five machine cycles and held internally.

Table 3. A/D Input MUX Selection

A/D Co	ontrol R	egister	Input	A/D	Output	(Hex)
ACR2	ACR1	ACR0	Selected	Min	Тур	Мах
0	0	0	AN0			
0	0	1	AN1		1	
0	1	0	AN2			
0	1	1	AN3		ļ	
1	0	0	$V_{RH}^*$	FE	FF	FF
1	0	1	V <sub>RI</sub> *	00	00	01
1	1	0	V <sub>RH</sub> /4*	3F	40	41
1	1	1	V <sub>RH</sub> /4* V <sub>RH</sub> /2*	7F	80	81

<sup>\*</sup>Internal (Calibration) Levels

The converter uses  $V_{RH}$  and  $V_{RL}$  as reference voltages. An input voltage equal to or greater than  $V_{RH}$  converts to \$FF. An input voltage equal to or less than  $V_{RL}$ , but greater than  $V_{SS}$ , converts to \$00. Maximum and minimum ratings must not be exceeded. Each analog input source should use  $V_{RH}$  as the supply voltage and be referenced to  $V_{RL}$  for the ratiometric conversion. To maintain full accuracy of the A/D, three requirements should be followed: (1)  $V_{RH}$  should be equal to or less than  $V_{DD}$ , (2)  $V_{RL}$  should be equal to or greater than  $V_{SS}$  but less than maximum specifications, and (3)  $V_{RH}$ – $V_{RL}$  should be equal to or greater than 4 volts.

The A/D has a built-in 1/2 LSB offset intended to reduce the magnitude of the quantizing error to  $\pm$  1/2 LSB, rather than +0, -1 LSB with no offset. This implies that, ignoring errors, the transition point from \$00 to \$01 occurs at 1/2 LSB above VRL. Similarly, the transition from \$FE to \$FF occurs 1-1/2 LSB below VRH, ideally.




Figure 11. A/D Block Diagram

#### **INSTRUCTION SET**

The MCU has a set of 59 basic instructions which can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type.

#### REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to the following list of instructions.

Function	Mnemonic
Load A from Memory	LDA
Load X from Memory	LDX
Store A in Memory	STA
Store X in Memory	STX
Add Memory to A	ADD
Add Memory and Carry to A	ADC
Subtract Memory	SUB
Subtract Memory from A with Borrow	SBC
AND Memory to A	AND
OR Memory with A	ORA
Exclusive OR Memory with A	EOR
Arithmetic Compare A with Memory	CMP
Arithmetic Compare X with Memory	CPX
Bit Test Memory with A (Logical Compare)	BIT
Jump Unconditional	JMP
Jump to Subroutine	JSR

#### **BIT MANIPULATION INSTRUCTIONS**

The MCU is capable of setting or clearing any bit which resides in the first 256 bytes of the memory space, where all port registers, port DDRs, timer, timer control, and onchip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear and bit test, and branch functions are all implemented with a single instruction. For test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition code register. Refer to the following list for bit manipulation instructions.

Function	Mnemonic
Branch if Bit n is Set	BRSET n (n = 0 7)
Branch if Bit n is Clear	BRCLR n (n = 0 7)
Set Bit n	BSET n (n = 0 7)
Clear Bit n	BCLR n (n = 0 7)

#### **READ-MODIFY-WRITE INSTRUCTIONS**

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read-modify-write sequence since it does not modify the value. Refer to the following list of instructions.

Function	Mnemonic
Increment	INC
Decrement	DEC
Clear	CLR
Complement	сом
Negate (2's Complement)	NEG
Rotate Left Thru Carry	ROL
Rotate Right Thru Carry	ROR
Logical Shift Left	LSL
Logical Shift Right	LSR
Arithmetic Shift Right	ASR
Test for Negative or Zero	TST

#### **BRANCH INSTRUCTIONS**

This set of instructions branches if a particular condition is met; otherwise, no operation is performed. Branch instructions are two-byte instructions. Refer to the following list for branch instructions.

Function	Mnemonic
Branch Always	BRA
Branch Never	BRN
Branch if Higher	ВНІ
Branch if Lower or Same	BLS
Branch if Carry Clear	BCC
(Branch if Higher or Same)	(BHS)
Branch if Carry Set	BCS
(Branch if Lower)	(BLO)
Branch if Not Equal	BNE
Branch if Equal	BEQ
Branch if Half Carry Clear	внсс
Branch if Half Carry Set	BHCS
Branch if Plus	BPL
Branch if Minus	ВМІ
Branch if Interrupt Mask Bit is Clear	ВМС
Branch if Interrupt Mask Bit is Set	BMS
Branch if Interrupt Line is Low	BIL
Branch if Interrupt Line is High	BIH
Branch to Subroutine	BSR

#### CONTROL INSTRUCTIONS

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to the following list for control instructions.

Function	Mnemonic
Transfer A to X	TAX
Transfer X to A	TXA
Set Carry Bit	SEC
Clear Carry Bit	CLC
Set Interrupt Mask Bit	SEI
Clear Interrupt Mask Bit	CLI
Software Interrupt	SWI
Return from Subroutine	RTS
Return from Interrupt	RTI
Reset Stack Pointer	RSP
No Operation	NOP

#### **OPCODE MAP SUMMARY**

Table 4 is an opcode map for the instructions used on the MCU.

#### ADDRESSING MODES

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code for all situations. The various indexed addressing modes make it possible to locate data tables, code coversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single-byte instructions, while the longest instructions (three bytes) permit accessing tables throughout memory. Short and long absolute addressing is also included. Two-byte direct-addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory.

The term "effective address" (EA) is used in describing the various addressing modes. Effective address is defined as the address from which the argument for an instruction is fetched or stored.

#### **IMMEDIATE**

In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants that do not change during program execution (e.g., a constant used to initialize a loop counter).

#### DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two-byte instruction.

#### **EXTENDED**

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode byte. Instructions with extended addressing mode are capable of referencing arguments anywhere in memory with a single three-byte instruction.

#### RELATIVE

The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte (the offset) following the opcode is added to the PC if, and only if, the branch conditions are true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from  $-126\ to\ +129\ from$  the opcode address.

#### INDEX. NO OFFSET

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. This addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location.

#### INDEXED, 8-BIT OFFSET

In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the occode. The addressing mode is useful for selecting the Kth element in an n element table. With this two-byte instruction, K would typically be in X with the address of the beginning of the table in the instruction. As such, tables may begin anywhere within the first 256 addressable locations and could extend as far as location 510 (\$1FE is the last location at which the instruction may begin).

#### INDEXED, 16-BIT OFFSET

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed, 8-bit offset except that this three-byte instruction allows tables to be anywhere in memory.

#### BIT SET/CLEAR

In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode. The byte following the opcode specifies the direct addressing of the byte to which the specified bit is to be set or cleared. Thus, any read/write bit in the first 256 locations of memory, including I/O, can be selectively set or cleared with a single two-byte instruction.

#### CAUTION

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, and \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write



Table 4. Opcode Map


	Rit Mar	ipulation	Branch		Re	ad-Modify-V	Vrite		Cor	ntroi			Register	r/Memory			
	BTB	BSC	REL	DIR	INH	INH	IX1	ΙX	INH	INH	IMM	DIR	EXT	IX2	IX1	IX	
§/ Æ	000	0001	0010	0011	0100	5 0101	6 0110	0111	1000	1001	1010	B 1011	1100	D 1101	1110	1111	Hi
0000	BRSETO 3 BTB	BSETO BSC	BRA 2 REL	6 NEG 2 DIR	NEG 1 INH	NEG 1 INH	7 NEG 2 IX1	NEG IX	9 RTI 1 INH		SUB 2 IMM	SUB 2 DIR	SUB 3 EXT		SUB 2 IX1	SUB	, ooo
1 0001	BRCLRO 3 BTB	BCLR0 BSC	BRN REL						6. RTS 1. INH		CMP 2 IMM	CMP 2 DIR	CMP	6 CMP 3 IX2	5 CMP 2 IX1	CMP	0001
2 0010	BRSET1 3 BTB	BSET1 BSC	4 BHI 2 REL								SBC 1MM	SBC DIR		SBC IX2	5 SBC IX1	SBC IX	2 0010
3 0011	BRCLR1 3 BTB	BCLR1 BSC	BLS REL	COM DIR	COMA 1 INH	COMX 1 INH	7 COM 2 IX1	COM IX	SWI NH		CPX 2 IMM	CPX 2 DIR	5 CPX 3 EXT	6 CPX 3 IX2	5 CPX	CPX IX	3 0011
4 0100	BRSET2 3 BTB	BSET2 BSC	BCC REL	6 LSR 2 DTR	LSRA 1 INH	LSRX 1 INH	7 LSR 2 IX1	6 LSR 1 IX			AND 1MM	4 AND 2 DIR	5 AND 3 EXT	AND IX2	5 AND	AND IX	0100
5 0101	BRCLR2 3 BTB	BCLR2 2 BSC	BCS REL								BIT 2 IMM	BIT DIR	BIT 3 EXT	BIT IX2	BIT IX1	BIT	5 0101
6 0110	BRSET3 3 BTB	BSET3 BSC	BNE REL	FOR DIR	RORA	RORX	ROR 2 IX1	ROR IX			LDA 2 IMM	LDA 2 DIR	LDA 3 EXT	LDA 3 IX2	LDA 2 IX1	LDA	6 0110
7 0111	BRCLR3 3 8TB	BCLR3 BSC	BEQ REL	ASR 2 DIR	ASRA 1 INH	ASRX 1 INH	ASR 2 IX1	6 ASR 1 IX		TAX 1 INH		STA 2 DIR	STA 3 EXT	STA	STA IX1	STA	7 0111
8 1000	BRSET4 3 BTB	BSET4 BSC	BHCC REL	LSL 2 DIR	LSLA 1 INH	LSLX 1 INH	LSL IX1	6 LSL 1ix		CLC 1 INH	EOR 1MM	EOR DIR	EOR EXT	EOR IX2	EOR IX1	EOR IX	8 1000
9	BRCLR4 3 BTB	BCLR4 BSC	BHCS REL	6 ROL 2 DIR	ROLA 1 INH	- ROLX 1 INH	7 ROL 2 IX1	6 ROL 1 IX		SEC 1 INH	ADC 1MM	ADC 2 DIR	5 ADC 3 EXT	5 ADC IX2	5 ADC IX1	ADC IX	9 1001
A 1010	BRSET5 3 BTB	BSET5 BSC	BPL REL	DEC 2 DIR	DECA 1 INH	DECX 1 INH	7 DEC 2 IX1	DEC IX		CLI 1 INH	ORA 2 IMM	ORA 2 DIR	ORA	ORA 3 IX2	ORA IX1	ORA IX	A 1010
B 1011	BRCLR5 3 BTB	BCLR5 BSC	BMI 2 REL							SEI 1 INH	ADD 2 IMM	ADD DIR	ADD 3 EXT	ADD IX2	ADD IX1	ADD IX	B 1011
C 1100	BRSET6 3 BTB	BSET6 BSC	BMC REL	6 INC 2 DIR	INCA 1 INH	INCX 1 INH	7 INC 2 IX1	6 INC		RSP 1 INH		JMP 2 DIR	JMP 3 EXT	5 JMP 3 IX2	JMP 2 IX1	JMP IX	C 1100
D 1101	BRCLR6 3 BTB	BCLR6 BSC	BMS REL	5 TST 2 DIR	TSTA	TSTX 1 INH	7 TST- 2 IX1	TST IX		NOP 1 INH	BSR 2 REL	JSR 2 DIR	JSR 3 EXT	JSR 3 IX2	JSR 2 IX1	JSR	D 1101
E 1110	BRSET7 3 BTB	BSET7 BSC	BIL REL				_				LDX 2 IMM	LDX 2 DIR	5 LDX 3 EXT	6 LDX 3 IX2	5 LDX	LDX	E 1110
F 1111	BRCLR7 3 BTB	BCLR7 2 BSC	BIH REL	CLR DIR	CLRA INH	CLRX 1 INH	CLR 1X1	6 CLR		TXA 1 INH		STX 2 DIR	STX 3 EXT	STX	STX IX1	STX	F 1111

#### Abbreviations for Address Modes

INH	Inherent
IMM	Immediate
DIR	Direct
EXT	Extended
REL	Relative
BSC	Bit Set/Clear
BTB	Bit Test and Brand
IX	Indexed (No Offse
IX1	Indexed, 1 Byte (8
IX2	Indexed, 2 Byte (1

Indexed, 1 Byte (8-Bit) Offset Indexed, 2 Byte (16-Bit) Offset

#### LEGEND



functions, these instructions cannot be used to set or clear a DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port be written using a single-store instruction.

#### BIT TEST AND BRANCH

The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit that is to be tested and its condition (set or clear) is included in the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte. The signed relative 8-bit offset in the third byte is added to the PC if the specified bit is set or cleared in the specified memory location. This single three-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branching is from -125 to +130from the opcode address. The state of the tested bit is also transferred to the carry bit of the condition code register.

#### INHERENT

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator as well as the control instruction with no other arguments are included in this mode. These instructions are one byte long.

#### **ELECTRICAL SPECIFICATIONS**

#### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	V <sub>CC</sub>	-0.3  to  +7.0	V
Input Voltage Self-Check Mode (TIMER Pin Only)	V <sub>in</sub>	-0.3 to +15.0	V
Operating Temperature Range MC6805R2 MC6805R2C MC6805R2V	ТА	T <sub>L</sub> to T <sub>H</sub> 0 to +70 -40 to 85 -40 to 105	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C
Junction Temperature Plastic PLCC Cerdip	TJ	50 150 175	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. For proper operation it is recommended the Vin and Vout be constrained to the range V<sub>S</sub>S≤(V<sub>in</sub> and V<sub>out</sub>)≤V<sub>CC</sub>. Reliability of operation is enhanced if unused inputs, except EXTAL, are tied to an appropriate logic voltage level (e.g., either VSS or VCC).

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance	ALθ		°C/W
Plastic (P Suffix)		60	
PLCC (FN Suffix)		100	
Cerdip (S Suffix)		60	

#### POWER CONSIDERATIONS

where:

The average chip-junction temperature, T<sub>.I</sub>, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \cdot \theta_{JA}) \tag{1}$$

= Ambient Temperature, °C  $T_A$  $\theta$ JA = Package Thermal Resistance, Junction-to-Ambient, °C/W

 $P_D$ 

 $= P_{INT} + P_{PORT} \\ = I_{CC} \times V_{CC}, Watts - Chip Internal Power \\ = Port Power Dissipation,$ 

Watts - User Determined

For most applications PPORT<PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and T1 (if PPORT is neglected) is:

$$P_D = K \div (T_J + 273^{\circ}C)$$
 (2)  
Solving equations (1) and (2) for K gives:

 $K = P_D \cdot (T_A + 273^{\circ}C) + \theta_{JA} \cdot P_D^2$ (3)

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring PD (at equilibrium) for a known  $T_A$ . Using this value of  $\bar{K}$ , the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.

 $\textbf{ELECTRICAL CHARACTERISTICS} \; (V_{CC} = +5.25 \; Vdc \pm 0.5 \; Vdc, \; V_{SS} = 0 \; Vdc, \; T_{A} = T_{L} \; to \; T_{H}, \; unless \; otherwise \; noted)$ 

Characteristic	Symbol	Min	Тур	Max	Unit
Input High Voltage RESET (4.75≤V <sub>CC</sub> ≤5.75) V <sub>CC</sub> (4.75)	VIH	4.0 V <sub>CC</sub> - 0.5		Vcc Vcc	V
NT (4.75≤V <sub>CC</sub> ≤5.75)   (V <sub>CC</sub> (4.75)   All Other		4.0 V <sub>CC</sub> - 0.5 2.0	*	VCC VCC	
Input High Voltage Timer Timer Mode Self-Check Mode	VIH	2.0 9.0	 10.0	V <sub>CC</sub> + 1.0	V
Input Low Voltage RESET INT All Other (Except A/D Inputs)	V <sub>IL</sub>	Vss Vss Vss	*	0.8 1.5 0.8	
RESET Hysteresis Voltages "Out of Reset" "Into Reset"	ViRES + ViRES -	2.1 0.8	_	4.0 2.0	V
INT Zero-Crossing Input Voltage, Through a Capacitor	VINT	2		4	V <sub>ac p-p</sub>
Power Dissipation — (No Port Loading, $V_{CC}$ = 5.75 V $T_A$ = 0°C for Steady-State Operation) $T_A$ = $-40$ °C	PD		520 580	740 800	mW
Input Capacitance XTAL All Other Except Analog Inputs (See Note)	C <sub>in</sub>		25 10		pF
Low Voltage Recover	V <sub>LVR</sub>	_	_	4.75	V
Low Voltage Inhibit	V <sub>LVI</sub>	2.75	3.75	4.70	V
Input Current $ \begin{array}{l} \text{TIMER (V_{in} = 0.4)} \\ \text{INT (V_{in} = 2.4 \ V \ to \ V_{CC})} \\ \text{EXTAL (V_{in} = 2.4 \ V \ to \ V_{CC} \ Crystal \ Option)} \\ \text{(V_{in} = 0.4 \ V \ Crystal \ Option)} \end{array} $	l <sub>in</sub>		 20 	20 50 10 – 1600	μΑ
RESET (V <sub>in</sub> = 0.8 V) (External Capacitor Charging Current)	IRES	4.0	_	- 40	

NOTE: Port D Analog Inputs, when selected  $C_{in}$  = 25 pF for the first 5 out of 30 cycles. \*Due to internal biasing this input (when unused) floats to approximately 2.0 V.

#### SWITCHING CHARACTERISTICS (VCC = +5.25 Vdc $\pm 0.5$ Vdc, VSS = 0 Vdc, TA = TL to TH)

. 33	. 00				
Characteristic	Symbol	Min	Тур	Max	Unit
Oscillator Frequency	fosc	0.4	_	4.2	MHz
Cycle Time (4/f <sub>OSC</sub> )	t <sub>cyc</sub>	0.95	_	10	μs
INT, INT2, and TIMER Pulse Width	t <sub>WL</sub> , t <sub>WH</sub>	t <sub>cyc</sub> + 250			ns
RESET Pulse Width	tRWL	t <sub>cyc</sub> + 250	_	_	ns
INT Zero-Crossing Detection Input Frequency	fINT	0.03	_	1	kHz
External Clock Input Duty Cycle (EXTAL)	_	40	50	60	%
Crystal Oscillator Start-Up Time	_	_	_	100	ms

#### MC6805R2

 $\textbf{A/D CONVERTER CHARACTERISTICS} \ (V_{CC} = +5.25 \ \text{Vdc} \pm 0.5 \ \text{Vdc}, \ V_{SS} = 0 \ \text{Vdc}, \ T_{A} = T_{L} \ \text{to} \ T_{H}), \ unless \ otherwise \ noted)$ 

	Min	Тур	Max	Unit	Comments
Resolution	8	8	8	Bits	
Total Error		_	+/- 2.25*	LSB	Difference between ideal and actual trans- fer characteristics (includes non-linearity, zero offset and full scale errors)
Absolute Accuracy			+/- 2.75*	LSB	Difference between the actual input voltage and the full-scale weighted equivalent of the binary output code. All error sources included
Quantizing Error	-	_	+/5	LSB	Uncertainty due to converter resolution (inherent)
Conversion Range	V <sub>RL</sub>	_	VRH	٧	
V <sub>RH</sub>	_	_	v <sub>CC</sub>	٧	A/D accuracy may decrease proportionately
V <sub>RL</sub>	V <sub>SS</sub>	_	0.2	V	as VRH is reduced below 4.75 V. The sum of V <sub>RH</sub> and V <sub>RL</sub> must not exceed V <sub>CC</sub>
Conversion Time	30	30	30	t <sub>cyc</sub>	Includes sample time
Monotonicity					Inherent with total error
Sample Time	5	5	5	t <sub>cyc</sub>	
Sample/Hold Capacitance, Input	_	_	25	pF	
Analog Input Voltage	V <sub>RL</sub>		V <sub>RH</sub>	V	Negative transients on any analog lines (Pins 19-24) are not allowed at any time during conversion.

<sup>\*</sup>Note: Accuracy may decrease at temperatures above TA = 85°C or  $f_{OSC} < 3.57$  MHz.

 $\textbf{PORT ELECTRICAL CHARACTERISTICS} \; (\text{V}_{CC} = +5.25 \; \text{Vdc} \; \pm 0.5 \; \text{Vdc}, \; \text{V}_{SS} = 0 \; \text{Vdc}, \; \text{T}_{A} = \text{T}_{L} \; \text{to} \; \text{T}_{H}, \; \text{unless otherwise noted})$ 

Characteristic	Symbol	Min	Тур	Max	Unit
Port A	with CMOS Drive	Enabled			<u> </u>
Output Low Voltage, I <sub>Load</sub> = 1.6 mA	V <sub>OL</sub>	_	_	0.4	V
Output High Voltage, I <sub>Load</sub> = -100 μA	Voн	2.4	_		٧
Output High Voltage, I <sub>Load</sub> = -10 μA	VOH	V <sub>CC</sub> – 1.0	_	_	٧
Input High Voltage, I <sub>Load</sub> = -300 μA (max.)	VIH	2.0	_	Vcc	٧
Input Low Voltage, I <sub>Load</sub> = -500 μA (max.)	VIL	VSS	_	0.8	V
Hi-Z State Input Current (Vin = 2.0 V to VCC)	lн	_	_	- 300	μΑ
Hi-Z State Input Current (Vin = 0.4 V)	lıL	_		- 500	μΑ
	Port B				
Output Low Voltage, I <sub>Load</sub> = 3.2 mA	VoL	_	_	0.4	٧
Output Low Voltage, I <sub>Load</sub> = 10 mA (Sink)	VoL	_		1.0	٧
Output High Voltage, I <sub>Load</sub> = -200 μA	Voн	2.4		_	٧
Darlington Current Drive (Source), V <sub>O</sub> = 1.5 V	ЮН	-1.0	_	-10	mA
Input High Voltage	ViH	2.0	_	Vcc	. V
Input Low Voltage	V <sub>IL</sub>	VSS		0.8	V
Hi-Z State Input Current	ITSI	_	<2	10	μΑ
Port (	and Port A with T	TL Drive			
Output Low Voltage, I <sub>Load</sub> = 1.6 mA	VOL	_	_	0.4	V
Output High Voltage, $I_{Load} = -100 \mu A$	VoH	2.4	_	_	V
Input High Voltage	ViH	2.0	_	Vcc	V
Input Low Voltage	V <sub>IL</sub>	V <sub>SS</sub>		0.8	V
Hi-Z State Input Current	ITSI	_	<2	10	μΑ
Po	rt C (Open-Drain O	ption)			
Input High Voltage	V <sub>IH</sub>	2.0		13.0	V
Input Low Voltage	VIL	VSS	_	0.8	V
Input Leakage Current (Vin = 13.0 V)	ILOD	_	<3	15	μΑ
Output Low Voltage I <sub>Load</sub> = 1.6 mA	V <sub>OL</sub>	_	_	0.4	V
Po	rt D (Digital Inputs	Only)			
Input High Voltage	VIH	2.0		VCC	V
Input Low Voltage	VIL	V <sub>SS</sub>	_	0.8	V
Input Current	lin		<1	5	μΑ




Figure 12. TTL Equivalent Test Load (Port B)




Figure 13. CMOS Equivalent Test Load (Port A)




Figure 14. TTL Equivalent Test Load (Ports A and C)




Figure 15. Open-Drain Equivalent Test Load (Port C)




Figure 16. Ports A and C Logic Diagram




Figure 17. Port B Logic Diagram




Figure 18. Typical Input Protection




Figure 19. I/O Characteristic Measurement Circuit

#### ORDERING INFORMATION

The following information is required when ordering a custom MCU. The information may be transmitted to Motorola in the following media:

MDOS<sup>®</sup>, disk file

MS<sup>®</sup>-DOS/PC-DOS disk file

EPROM(s) MC68705R3, 2532, 2732, or two 2516/2716

To initiate a ROM pattern for the MCU, it is necessary to first contact the local field service office, a sales person, or Motorola representative.

#### **FLEXIBLE DISKS**

Several types of flexible disks (MDOS or MS-DOS/PC-DOS disk file), programmed with the customer program (positive logic sense for address and data), may be submitted for pattern generation. In either case, the diskette should be clearly labeled with the customers name, date, project or product name, and the name of the file containing the pattern.

In addition to the program pattern, a file containing the program source code listing can be included. This data will be kept confidential and used to speed up the process in case of any difficulty with the pattern file.

#### **MDOS Disk File**

MDOS is Motorola's Disk Operating System available on the EXORciser® development system. The disk media submitted must be a single-side, single-density, 8-inch MDOS compatible floppy diskette. The diskette must contain the minimum set of MDOS system files in addition to the pattern file.

The .LO output of the M6805 cross assembler should be furnished. In addition, the file must be produced (using the ROLLOUT command) containing the absolute image of the M6805 memory. Include the entire memory image of both data and program space. All unused bytes, including those in the user space, must be set to zero.

#### MS-DOS/PC-DOS Disk File

MS-DOS is Microsoft's Disk Operating System. PC-DOS is IBM® Personal Computer (PC) Disk Operating System. Disk media submitted must be a standard density (360K) double sided 5 1/4 inch compatible floppy diskette. The diskette must contain object file code in Motorola's Srecord format. The S-record format is a character-based object file format generated by M6805 cross assemblers and linkers on IBM PC style machines.

#### **EPROMs**

An MC68705R3, 2532, 2732, 2516 (2), or 2716 (2) type EPROM(s), programmed with the customer program (positive logic sense for address and data) may be submitted for pattern generation. Since all program and data space information will fit on one MC68705R3/2532/2732 or two 2516/2716 type EPROM(s), the EPROM(s) must be programmed as described in the following paragraph.

MDOS is a trademark of Motorola Inc.
MS is a trademark of Microsoft, Inc.
EXORciser is a registered trademark of Motorola Inc.
IBM is a registered trademark of International Business Machines Corporation.

For the 2532, 2732, or the MC68705R3, the ROM code should be located from \$080 to \$FF; and \$700 to \$F37 and the interrupt vectors from \$FF8 to \$FFF. For the 2516's or 2716's, the ROM code should be located from \$080 to \$FF and \$7C0 to \$7FF in the first EPROM and from \$0 to \$737 in the second EPROM. The interrupt vectors should be in the second EPROM from \$7F8 to \$7FF.

#### EPROM MARKING







xxx = Customer ID

#### **VERIFICATION MEDIA**

All original pattern media (EPROMs or floppy disk) are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked and the verification form completed, signed, and returned to Motorola. The signed verification form constitutes the contractual agreement for creation of the customer mask. To aid in the verification process, Motorola will program (customer supplied) blank EPROM(s) or DOS disk from the data file used to create the custom mask.

#### **ROM VERIFICATION UNITS (RVUs)**

Ten MCUs containing the customer's ROM pattern will be sent for program verification. These units will have been made using the custom mask but are for the purpose of ROM verification only. For expediency the MCUs are unmarked, packaged in ceramic, and tested at room temperature and five volts. These RVUs are free with the minimum order quantity but are not production parts. These RVUs are not guaranteed by Motorola Quality Assurance.

#### ORDERING INFORMATION

The following table provides generic information pertaining to the package type, temperature, and MC part numbers for the MC6805R2.


Package Type	Temperature	Part Number
Plastic	0°C to 70°C	MC6805R2P
(P Suffix)	-40°C to +85°C	MC6805R2CP
Cerdip	0°C to 70°C	MC6805R2S
S Suffix	-40°C to +85°C	MC6805R2CS
PLCC	0°C to 70°C	MC6805R2FN
FN Suffix	-40°C to +85°C	MC6805R2CFN

## 3


#### **MECHANICAL DATA**

#### PIN ASSIGNMENTS

#### **Dual-in-Line Package**



#### **PLCC Package**



### MC6805R3

### Technical Summary

### 8-Bit Microcontroller Unit


The MC6805R3 (HMOS) Microcontroller Unit (MCU) is a member of the MC6805 Family of microcomputers. This low cost and high-speed MCU has parallel I/O capability with pins programmable as input or output. This publication contains condensed information on the MCU; for detailed information, refer to M6805 HMOS, M146805 CMOS Family User's Manual (M6805UM(AD2)) or contact your local Motorola sales office.

Refer to the block diagram for the hardware features and to the below list for additional features available on the MCU.

- Internal 8-Bit Timer with 7-Bit Prescaler
- On-chip Oscillator
- Memory Mapped I/O
- Versatile Interrupt Handling
- True Bit Manipulation
- Bit Test and Branch Instruction

- Vectored Interrupts
- Self-Check Mode
- 3776 Bytes of ROM
- 112 Bytes of RAM
- 24 Bidirectional I/O Ports
- A/D Converter

#### **BLOCK DIAGRAM**



This document contains information on a new product. Specifications and information herein are subject to change without notice.

3

### SIGNAL DESCRIPTION

### VCC AND Vss

Power is supplied to the microcomputer using these two pins. VCC is +5.25 volts (  $\pm\,0.5\Delta$ ) power, and VSS is ground.

### INT

This pin provides the capability for asynchronously applying an external interrupt to the MCU. Refer to **INTER-RUPTS** for more detailed information.

### EXTAL, XTAL

These pins provide control input for the on-chip clock oscillator circuit. A crystal, a resistor/capacitor combination, or an external signal (depending upon selected manufacturing mask option) is connected to these pins to provide a system clock.

### **RC Oscillator**

With this option, a resistor is connected to the oscillator pins as shown in Figure 1. The relationship between R and  $f_{OSC}$  is shown in Figure 2.

### Crystal

The circuit shown in Figure 1 is recommended when using a crystal. Using an external CMOS oscillator is rec-





Figure 2. Typical Frequency vs Resistance for RC Oscillator Option Only


ommended when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and startup stabilization time. Refer to **ELECTRICAL SPECIFICATIONS** for V<sub>CC</sub> specifications.


### **External Clock**


An external clock should be applied to the EXTAL input with the XTAL input connected to ground, as shown in




Piezoelectric ceramic resonators which have the equivalent specifications may be used instead of crystal oscillators. Follow ceramic resonator manufacturer's suggestions for C<sub>0</sub>, C<sub>1</sub>, and R<sub>S</sub> values.









NOTE: The recommended C<sub>L</sub> value with a 4.0 MHz crystal is 27 pF maximum, including system distributed capacitance. There is an internal capacitance of approximately 25 pF on the XTAL pin. For crystal frequencies other than 4 MHz, the total capacitance on each pin should be scaled as the inverse of the frequency ratio. For example, with a 2 MHz crystal, use approximately 50 pF on EXTAL and approximately 25 pF on XTAL. The exact value depends on the Motional-Arm parameters of the crystal used.

Figure 1. Oscillator Connections

Figure 1. This option may only be used with the crystal oscillator option selected in the mask option register. The toxov or tilch specifications do not apply when using an external clock input.

### TIMER

This pin is used as an external input to control the internal timer/counter circuitry. This pin also detects a higher voltage level used to initiate the self-test program.

### RESET

This pin has a Schmitt trigger input and an on-chip pullup. The MCU can be reset by pulling RESET low.

### INPUT/OUTPUT LINES (PA0-PA7, PB0-PB7, PC0-PC3)

These 32 lines are arranged into four 8-bit ports (A, B, C, and D). Ports A, B, and C are programmable as either inputs or outputs under software control of the data direction registers. Port D is a fixed input port and not controlled by any data register. Port D has up to four analog inputs, plus two voltage references inputs when the A/D converter is used (PD5/VRH, PD4/VRL), and an INT2 input. All Port D lines can be read directly and used as binary input. If any analog input is used, then VRH and VRL must be used in the analog mode. Refer to PROGRAMMING and ANALOG-TO-DIGITAL CONVERTER for additional information.

### **PROGRAMMING**

### INPUT/OUTPUT PROGRAMMING

Ports A, B, and C are programmable as either input or output under software control of the corresponding data direction register (DDR). Port D lines are input only. The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic one for output and a logic zero for input. On reset, all the DDRs are initialized to a logic zero state to put the ports in the input mode. The port output registers are not initialized on reset and should be written to before setting the DDR bits.

When programmed as outputs, the latched output data is readable as input data regardless of the logic levels at the output pin due to output loading. The latched output data bit may always be written. Therefore, any write to a port writes all of its data bits, even though the port DDR is set to input. This port write may be used to initialize the data registers and avoid undefined outputs. Care must be exercised when using read-modify-write instructions since the data read corresponds to the pin level if the DDR is an input (zero) and, also, to the latched output when the DDR is an output (one). Refer to Table 1 for I/O functions and to Figure 3 for typical port circuitry.

Port D provides reference voltage ( $\overline{\text{INT2}}$ ) and multiplexed analog inputs. Port D can always be used as digital input and may be used for analog if VRH and VRL are connected to the appropriate reference voltage. The VRH (PD5) and VRL (PD4) are internally connected to the A/D resistor.

Table 1, I/O Pin Functions

	Data Direction Register Bit	Latched Output Data Bit	Output State	Input To MCU
	1	0	0	0
-	1	1	1 1	1
	0	X	Hi-Z**	Pin

<sup>\*\*</sup>Ports B and C are three state ports. Port A has optional internal pullup devices to provide CMOS data drive capability.

### **MEMORY**

The MCU is capable of addressing 4096 bytes of memory and I/O registers. The memory map is shown in Figure 4. The locations consist of user ROM, self-check ROM, user RAM, A/D registers, a miscellaneous register, and I/O. The interrupt and reset vectors are located from \$FF8 to \$FFF.

The stack area is used during processing of an interrupt or subroutine call to save the CPU state. The stack pointer





Figure 3. Typical Port I/O Circuitry and Register Configuration



<sup>\*</sup>Caution: Data direction registers (DDRs) are write-only; they read as \$FF.

Figure 4. Memory Map

decrements during pushes and increments during pulls. Refer to **INTERRUPTS** for additional information.

### NOTE


Using the stack area for data storage or temporary work locations requires care to prevent it from being overwritten due to stacking from an interrupt or subroutine call.

### REGISTERS

The MCU contains the registers described in the following paragraphs.


### **ACCUMULATOR (A)**

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.




### INDEX REGISTER (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit value that may be added to an 8- or 16-bit immediate value to create an effective address. The index register may also be used as a temporary storage area.



### **PROGRAM COUNTER (PC)**

The program counter is a 12-bit register that contains the address of the next byte to be fetched.



### STACK POINTER (SP)

The stack pointer is a 12-bit register that contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set at location \$07F. The stack pointer is then decremented as data is pushed onto the stack and incremented as data is pulled from the stack.

The seven most-significant bits of the stack pointer are permanently set at 0000011. Subroutines and interrupts may be nested down to location \$061 (31 bytes maximum), which allows the programmer to use up to 15 levels of subroutine calls (less if interrupts are allowed).

11						5	4	0
0	0	0	0	0	1	1	SP	$\neg$

### **CONDITION CODE REGISTER (CC)**

The condition code register is a 5-bit register in which four bits are used to indicate the results of the instruction just executed. These bits can be individually tested by a program, and specific actions can be taken as a result of their state. Each bit is explained in the following paragraphs.



### Half Carry (H)

This bit is set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

### Interrupt (I)

When this bit is set, the timer and external interrupt is masked (disabled). If an external interrupt occurs while this bit is set, the interrupt is latched and is processed as soon as the interrupt bit is cleared.

### Negative (N)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logic 1).

### Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

### Carry/Borrow (C)

When set, this bit indicates that a carry or borrow out of the arithmetic logical unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, and during shifts and rotates.

### **SELF CHECK**

The self check is initiated by connecting the MCU as shown in Figure 5 and then monitoring the output of port C (bit 3) for an oscillation of approximately 7 Hz. The following test are executed automatically:

I/O — Functionally exercise I/O ports,

RAM — Walking bit test,


ROM — Exclusive OR with ODD "1st" parity result,

Timer — Functionally exercise timer,

Interrupts — Functionally exercise external and timer interrupts, and

A/D Converter — Functionally test the Analog-to-Digital Converter.

The RAM, ROM, and the A/D test can be called by a user program. The Timer test may be called if the timer input is the internal clock. Table 2 shows the status of the LEDs as a result of a failure. Port C is tested only once (just after reset). If port C fails, no lights will appear.



<sup>\*</sup>This connection depends on clock oscillator user selectable mask option. Use jumper if the RC mask option is selected

Figure 5. Self-Check Connections

**Table 2. Self-Check Error Patterns** 

LED Meanings PC1 PC0 PC2 PC3 Remarks (1: LED ON: 0: LED OFF) n 1 0 Bad I/O 0 O 0 **Bad Timer** 1 0 0 Bad RAM 1 n 1 n n Rad ROM 1 n 0 0 Bad A/D 0 Λ 0 n Bad Interrupts or Request Flag

Good Device

Anything else Bad Part, Bad Port C, etc.

All Flashing

### RESETS

The MCU can be reset three ways: (1) by initial power-up (2) by the external reset input (RESET) and (3) by an optional, internal, low-voltage detect circuit. The RESET input consists mainly of a Schmitt trigger that senses the line logic level.

### POWER-ON-RESET (POR)

An internal reset is generated on power-up that allows the internal clock generator to stabilize. The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drop in the power supply voltage. A delay of  $t_{RHL}$  milliseconds is required before allowing the  $\overline{RESET}$  input to go high. Connecting a capacitor to the  $\overline{RESET}$  input (Figure 6) typically provides sufficient delay.

### **EXTERNAL RESET INPUT**

The MCU is reset when a logic zero is applied to the RESET input for a period longer than one machine cycle ( $t_{CVC}$ ). Under this type of reset, the Schmitt trigger switches off at  $V_{IRES}$ — to provide an internal reset voltage.

### **LOW-VOLTAGE INHIBIT (LVI)**

The optional low-voltage detection circuit causes a reset of the MCU if the power supply voltage falls below a certain level ( $V_{LVI}$ ). The only requirement is that the  $V_{CC}$  must remain at or below the  $V_{LVI}$  threshold for one  $t_{CVC}$  minimum.

In typical applications, the V<sub>CC</sub> bus filter capacitor will eliminate negative-going voltage glitches of less than one t<sub>CVC</sub>. The output from the low-voltage detector is connected directly to the internal reset circuitry. It also forces the RESET pin low via a strong discharge device through a resistor. The internal reset is removed once the power supply voltage rises above a recovery level (V<sub>LVR</sub>) at which time a normal power-on reset occurs.

### **INTERRUPTS**

The MCU can be interrupted four different ways: (1) through the external interrupt  $\overline{IRQ}$  input pin, (2) with the internal timer interrupt request, (3) using the software interrupt instruction (SWI), or (4) the external port D bit 6 ( $\overline{INT2}$ ) input pin.

Interrupts cause the processor registers to be saved on the stack and the interrupt mask (I bit) set to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack and then normal processing resumes. The stacking order is shown in Figure 7.

Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted but are considered pending until the current instruction is complete.

### NOTE

The current instruction is considered to be the one already fetched and being operated on.

When the current instruction is complete, the processor checks all pending hardware interrupts and, if unmasked (I bit clear), proceeds with interrupt processing; otherwise, the next instruction is fetched and executed. Masked interrupts are latched for later interrupt service. If the timer interrupt status bit is cleared before unmasking the interrupt, then the interrupt is not latched.





Figure 6. RESET Configuration



<sup>\*</sup>For subroutine calls, only PCH and PCL are stacked

Figure 7. Interrupt Stacking Order

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed the same as any other instruction regardless of the setting of the I bit. Refer to Figure 8 for the reset and interrupt instruction processing sequence.

### TIMER INTERRUPT

If the timer mask bit (TCR6) is cleared, then, each time the timer decrements to zero (transitions from \$01 to \$00), an interrupt request is generated. The actual processor

interrupt is generated only if the interrupt mask bit of the condition code register (CCR) is also cleared. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the I bit in the CCR is set, masking further interrupts until the present one is serviced. The contents of the timer interrupt vector, containing the location of the timer interrupt service routine, is then loaded into the program counter. At the end of the timer interrupt service routine, the software normally executes an RTI instruction which restores the machine state and starts executing the interrupted program.




Figure 8. Reset and Interrupt Processing Flowchart

### **EXTERNAL INTERRUPT**

The external interrupt is internally synchronized and then latched on the falling edge of INT and INT2. Clearing the I bit enables the external interrupt. The INT2 interrupt has an interrupt request bit (bit 7) and a mask bit (bit 6) in the miscellaneous register (MR). The INT2 interrupt is inhibited when the mask bit is set. The INT2 is always read as a digital input on port D. The INT2 and timer interrupt request bits, if set, cause the MCU to process and interrupt when the condition code I bit is clear. The following paragraphs describe two typical external interrupt circuits.

### Zero-Crossing Interrupt

A sinusoidal input signal (f<sub>INT</sub> maximum) can be used to generate an external interrupt (see Figure 9a) for use as a zero-crossing detector (for negative transitions of the ac sinusoid). This type of circuit allows applications servicing time-of-day routines and engaging/disengaging ac power control devices. Off-chip, full-wave rectification provides an interrupt at every zero crossing of the ac signal and, thereby, provides a 2f clock.

### **Digital-Signal Interrupt**

With this type of circuit (Figure 9b), the INT pin can be driven by a digital signal. The maximum frequency of a

signal that can be recognized by the TIMER or  $\overline{\text{INT}}$  pin logic is dependent on the parameter labeled twL, twH. Refer to **TIMER** for additional information.

### SOFTWARE INTERRUPT (SWI)


The SWI is an executable instruction that is executed regardless of the state of the I bit in the CCR. If the I bit is zero, SWI executes after the other interrupts. The SWI execution is similar to the hardware interrupts.

### TIMER

The MCU consists of an 8-bit software programmable counter driven by a 7-bit software programmable prescaler. The various timer sources are made via the timer control register (TCR). The 8-bit counter may be loaded under program control and is decremented toward zero. When the timer reaches zero, the timer interrupt request bit (bit 7) in the timer control register (TCR) is set. Refer to Figure 10 for timer block diagram.

The timer interrupt can be masked (disabled) by setting the timer interrupt mask bit (bit 6) in the TCR. When the I bit in the condition code register is cleared and TCR bit 6 is cleared, the processor receives the interrupt. The MCU responds to this interrupt by 1) saving the present

### (a) Zero-Crossing Interrupt



(b) Digital-Signal Interrupt





Figure 9. Typical Interrupt Circuits



- NOTES:
  - 1. The prescaler and 8-bit counter are clocked on the rising edge of the internal clock (phase two) or external input.
  - 2. The counter is written to during data strobe (DS) and counts down continuously

Figure 10. Timer Block Diagram

CPU state on the stack, 2) fetching the timer interrupt vector, and 3) executing the interrupt routine. The timer interrupt request bit must be cleared by software. Refer to **RESETS** and **INTERRUPTS** for additional information.

The prescaler is a 7-bit divider which is used to extend the maximum length of the timer. To avoid truncation errors, the prescaler is cleared when TCR bit 3 is set to a logic one; however, the TCR bit 3 always reads as a logic zero to ensure proper operation with read-modify-write instructions.

The timer continues to count past zero, falling from \$00 through \$FF, and continues the countdown. The counter can be read at any time by reading the timer data register (TDR). This allows a program to determine the length of time since a timer interrupt has occurred without disturbing the counting process. TDR is unaffected by reset.

### SOFTWARE CONTROLLED MODE

The timer prescaler input can be configured for three different operating modes plus a disable mode, depending on the value written to TCR control bits 4 and 5 (TCR4 and TCR5). The following paragraphs describe the different modes.

### Timer Input Mode 1

When TCR4 and TCR5 are both programmed to zero, the timer input is from the internal clock (phase two) and the timer input pin is disabled. The internal clock mode can be used for periodic interrupt generation as well as a reference for frequency and event measurement. During the WAIT instruction, the internal clock to the timer continues to run at its normal rate.

### **Timer Input Mode 2**

When TCR4 = 1 and TCR5 = 0, the internal clock and the timer input signals are ANDed to form the timer input. This mode can be used to measure external pulse widths. The active high, external pulse gates in the internal clock for the duration of the external pulse. The accuracy of the count is  $\pm 1$ .

### **Timer Input Mode 3**

When TCR4=0 and TCR5=1, no prescaler input frequency is applied to the prescaler and the timer is disabled.

### Timer Input Mode 4

When TCR4 and TCR5 are both one, the timer input is from the external clock. The external clock can be used to count external events as well as to provide an external frequency for generating periodic interrupts.

### TIMER CONTROL REGISTER (TCR) \$009

This is an 8-bit register that controls various functions such as configuring operation mode, setting ratio of the prescaler, and generating timer interrupt request signal. Bit 3 is a write only bit.

7	6	5	4	3	2	1	0
TCR7	TCR6	TCR5	TCR4	TCR3	TCR2	TCR1	TCR0
RESET:							
0	1	U	U	· U	U	U	U

TCR7 — Timer Interrupt Request

Used to indicate the timer interrupt when it is logic one

- 1 = Set when the timer data register changes to all zeros
- 0=Cleared by external reset, power-on reset, or under program control

TCR6 — Timer Interrupt Mask

Used to inhibit the timer interrupt

- 1 = Interrupt inhibited
- 0 = Interrupt enabled

TCR5 — External or Internal

Selects input clock source

1 = External clock selected

0 = Internal clock selected (f<sub>OSC</sub>/4)

TCR4 — TIMER External Enable

Used to enable external TIMER pin

1 = Enables external timer pin

0 = Disables external timer pin

TCR3 — Prescaler Clear

Write only bit. Writing a one to this bit resets the prescaler to zero. A read of this location always indicates a zero.

TCR2, TCR1, TCR0 — Prescaler Select Bits

Decoded to select one of eight outputs of the prescaler

### Prescaler

TCR2	TCR1	TCR0	Divide By
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1 ·	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

### ANALOG-TO-DIGITAL CONVERTER

The chip resident 8-bit analog-to-digital (A/D) converter uses a successive approximation technique as shown in Figure 11. Four external analog inputs can be connected to the A/D through a multiplexer via port D. Four internal analog channels (VRH – VRL, VRH – VRL/2, VRH – VRL/4, and VRL) may be selected for calibration. The accuracy of these internal channels may not meet the accuracy specifications of the external channels.

Multiplexer selection is controlled by the A/D control register (ACR) bits 0, 1, and 2. Refer to Table 3 for multiplexer selection. The ACR is shown in Figure 11. The converter uses 30 machine cycles to complete a conversion of a sampled analog input. When the conversion is complete, the digital value is placed in the A/D result register (ARR); the conversion is flag set; selected input is sampled again; and a new conversion begins. When ACR7 is cleared, the conversion in progress is aborted and the selected input is sampled for five machine cycles and held internally.

Table 3. A/D Input MUX Selection

A/D C	ontrol R	egister	Input	A/D	A/D Output (Hex)					
ACR2	ACR1	ACR0	elected	Min	Тур	Max				
0	0	0	AN0							
0	0	1	AN1	Į.						
0	1	0	AN2							
0	1	1 1	AN3			ĺ				
1	0	0	V <sub>RH</sub> *	FE	FF	FF				
1	0	1	V <sub>RL</sub> *	00	00	01				
1	1	0		3F	40	41				
1	1	1	V <sub>RH</sub> /4* V <sub>RH</sub> /2*	. 7F	80	81				

<sup>\*</sup>Internal (calibration) levels

The converter uses VRH and VRL as reference voltages. An input voltage equal to or greater than VRH converts

to \$FF. An input voltage equal to or less than VRL, but greater than VSS, converts to \$00. Maximum and minimum ratings must not be exceeded. Each analog input source should use VRH as the supply voltage and be referenced to VRL for the ratiometric conversion. To maintain full accuracy of the A/D, three requirements should be followed: (1) VRH should be equal to or less than VDD, (2) VRL should be equal to or greater than VSS but less than maximum specifications, and (3) VRH–VRL should be equal to or greater than 4 volts.

The A/D has a built-in 1/2 LSB offset intended to reduce the magnitude of the quantizing error to  $\pm$  1/2 LSB, rather than +0, -1 LSB with no offset. This implies that, ignoring errors, the transition point from \$00 to \$01 occurs at 1/2 LSB above VRL. Similarly, the transition from \$FE to \$FF occurs 1-1/2 LSB below VRH, ideally.




Figure 11. A/D Block Diagram

### **INSTRUCTION SET**

The MCU has a set of 59 basic instructions which can be divided into five different types: register/memory, readmodify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type.

### REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to the following list of instructions.

Function	Mnemonic
Load A from Memory	LDA
Load X from Memory	LDX
Store A in Memory	STA
Store X in Memory	STX
Add Memory to A	ADD

Function	Mnemonic
Add Memory and Carry to A	ADC
Subtract Memory	SUB
Subtract Memory from A with Borrow	SBC
AND Memory to A	AND
OR Memory with A	ORA
Exclusive OR Memory with A	EOR
Arithmetic Compare A with Memory	CMP
Arithmetic Compare X with Memory	CPX
Bit Test Memory with A (Logical Compare)	BIT
Jump Unconditional	JMP
Jump to Subroutine	JSR

### READ-MODIFY-WRITE INSTRUCTIONS

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the

read-modify-write sequence since it does not modify the value. Refer to the following list of instructions.

Function	Mnemonic
Increment	INC
Decrement	DEC
Clear	CLR
Complement	СОМ
Negate (2's Complement)	NEG
Rotate Left Thru Carry	ROL
Rotate Right Thru Carry	ROR
Logical Shift Left	LSL
Logical Shift Right	LSR
Arithmetic Shift Right	ASR
Test for Negative or Zero	TST

### **BRANCH INSTRUCTIONS**

This set of instructions branches if a particular condition is met; otherwise, no operation is performed. Branch instructions are two byte instructions. Refer to the following list for branch instructions.

Function	Mnemonic
Branch Always	BRA
Branch Never	BRN
Branch if Higher	BHI
Branch if Lower or Same	BLS
Branch if Carry Clear	BCC
(Branch if Higher or Same)	(BHS)
Branch if Carry Set	BCS
(Branch if Lower)	(BLO)
Branch if Not Equal	BNE
Branch if Equal	BEQ
Branch if Half Carry Clear	внсс
Branch if Half Carry Set	BHCS
Branch if Plus	BPL
Branch if Minus	ВМІ
Branch if Interrupt Mask Bit is Clear	ВМС
Branch if Interrupt Mask Bit is Set	BMS
Branch if Interrupt Line is Low	BIL
Branch if Interrupt Line is High	ВІН
Branch to Subroutine	BSR

### **BIT MANIPULATION INSTRUCTIONS**

The MCU is capable of setting or clearing any bit which resides in the first 256 bytes of the memory space, where all port registers, port DDRs, timer, timer control, and onchip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear and bit test, and

branch functions are all implemented with a single instruction. For test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition code register. Refer to the following list for bit manipulation instructions.

Function	Mnemonic
Branch if Bit n is Set	BRSET n (n = 0 7)
Branch if Bit n is Clear	BRCLR n (n = 0 7)
Set Bit n	BSET n (n = 0 7)
Clear Bit n	BCLR n (n = 0 7)

### CONTROL INSTRUCTIONS

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to the following list for control instructions.

Function	Mnemonic
Transfer A to X	TAX
Transfer X to A	TXA
Set Carry Bit	SEC
Clear Carry Bit	CLC
Set Interrupt Mask Bit	SEI
Clear Interrupt Mask Bit	CLI
Software Interrupt	SWI
Return from Subroutine	RTS
Return from Interrupt	RTI
Reset Stack Pointer	RSP
No-Operation	NOP

### OPCODE MAP SUMMARY

Table 4 is an opcode map for the instructions used on the MCU.

### **ADDRESSING MODES**

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code for all situations. The various indexed addressing modes make it possible to locate data tables, code coversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single byte instructions, while the longest instructions (three bytes) permit accessing tables throughout memory. Short and long absolute addressing is also included. Two-byte direct addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory.

The term "effective address" (EA) is used in describing the various addressing modes. Effective address is defined as the address from which the argument for an instruction is fetched or stored.



Table 4. Opcode Map

	Die Man	ipulation	Branch		Re	ad-Modify-V	Vrito		Cor	Control Register/Memory							T
	BTB I	BSC	REL	DIR 3	INH	INH INH	IX1	IX	INH	INH	IMM	DIR	EXT	IX2 D	IX1 E	ΙX	1
Low	0000	0001	2 0010	3 0011	0100	5 0101	6 0110	0111	8 1000	9 1001	A 1010	B 1011	C 1100	1101	1110	F 1111	Hi Lov
0	BRSETO 3 BTB	BSET0 2 BSC	BRA 2 REL	6 NEG 2 DIR	NEG 1 INH	NEG 1 INH	7 NEG 2 IX1	NEG IX	9 RTI 1 INH		SUB SUB	SUB 2 DIR	5 SUB 3 EXT	SUB 3 IX2	SUB 2 IX1	SUB IX	0000
0001	BRCLRO 3 BTB	BCLR0 BSC	BRN 2 REL						6 RTS 1 INH		CMP 2 IMM	CMP DIR	5 CMP 3 EXT	6 CMP 3 IX2	5 CMP 2 IX1	CMP IX	. 1 0001
2	BRSET1 3 BTB	7 BSET1 2 BSC	4 BHI 2 REL								SBC IMM	SBC 2 DIR	5 SBC 3 EXT	SBC IX2	SBC IX1	SBC IX	2 0010
3 0011	BRCLR1 3 BTB	7 BCLR1 2 BSC	BLS REL	COM DIR	COMA 1 INH	COMX NH	7 COM 2 IX1	6 COM	SWI 1 INH		CPX 2 IMM	CPX 2 DIR	5 CPX 3 EXT	6 CPX 3 IX2	5 CPX IX1	CPX .	3 0011
4 0100	BRSET2 3 BTB	BSET2 BSC	BCC REL	6 LSR 2 DTR	LSRA .	LSRX 1 INH	7 LSR 2 IX1	6 LSR 1 IX			AND 2 IMM	AND 2 DIR	S AND	AND 3 IX2	AND IX1	AND IX	0100
5 0101	BRCLR2 3 BTB	BCLR2 2 BSC	BCS REL								BIT 2 IMM	BIT DIR	BIT 3 EXT	BIT 3 IX2	BIT X1	BIT IX	5 0101
6 0110	BRSET3 3 BTB	BSET3 BSC	BNE REL	FOR 2 DIR	RORA	RORX	ROR 2 IX1	6 ROR			LDA 2 IMM	LDA 2 DIR	LDA EXT	6 LDA 3 IX2	LDA 2 IX1	LDA	6 0110
7 0111	BRCLR3 3 BTB	BCLR3 BSC	BEQ REL	ASR 2 DIR	ASRA 1 INH	ASRX 1 INH	7 ASR 2 IX1	6 ASR 1 IX		TAX 1 INH		STA 2 DIR	STA 3 EXT	STA 3 IX2	STA 2 IX1	STA	7 0111
8 1000	BRSET4 3 BTB	BSET4 2 BSC	BHCC REL	E LSL 2 DIR	LSLA 1 INH	LSLX 1 INH	LSL 2 IX1	6 LSL 1 IX		CLC 1 INH	EOR 2 IMM	EOR DIR	EOR EXT	EOR IX2	EOR IX1	EOR IX	8 1000
9	BRCLR4 3 BTB	BCLR4 2 BSC	BHCS REL	ROL 2 DIR	ROLA 1 INH	ROLX 1 INH	ROL 2 IX1	6 ROL 1 IX		SEC 1 INH	ADC 2 IMM	ADC 2 DIR	ADC 3 EXT	ADC IX2	ADC IX1	ADC IX	9 1001
A 1010	BRSET5	BSET5 BSC	BPL 2 REL	DEC 2 DIR	DECA 1 INH	DECX 1 INH	DEC 1X1	6 DEC		CLI 1 INH	ORA 2 IMM	ORA 2 DIR	ORA 3 EXT	ORA 3 IX2	ORA IX1	ORA IX	A 1010
B 1011	BRCLR5 3 BTB	BCLR5 BSC	BMI 2 REL							SEI 1 INH	ADD 2 IMM	ADD 2 DIR	ADD 3 EXT	ADD 3 IX2	ADD IX1	ADD IX	B 1011
C 1100	BRSET6	BSET6 BSC	BMC 2 REL	INC 2 DIR	INCA I INH	INCX I INH	7 INC 2 IX1	6 INC		RSP 1 INH		JMP 2 DIR	JMP 3 EXT	5 JMP 3 IX2	JMP 2 IX1	JMP IX	C 1100
D 1101	BRCLR6 3 BTB	BCLR6 BSC	BMS REL	TST DIR	TSTA 1 INH	TSTX 1 INH	7 TST 2  X1	TST IX		NOP 1 INH	BSR 2 REL	JSR 2 DIR	JSR 3 EXT	JSR 3 IX2	JSR 2 IX1	JSR	D 1101
E 1110	BRSET7 3 BTB	BSET7 BSC	BIL REL								LDX 2 IMM	LDX 2 DIR	LDX EXT	LDX 3 IX2	LDX 2 IX1	LDX IX	E 1110
F 1111	BRCLR7 3 BTB	BCLR7 BSC	BIH 2 REL	6 CLR 2 DIR	CLRA INH	CLRX	CLR 2 IX1	6 CLR		TXA INH		STX 2 DIR	STX 3 EXT	STX	STX IX1	STX	F 1111

### Abbreviations for Address Modes


INH	Inherent	
IMM	Immediate	
DIR	Direct	
FXT	Extended	

REL BSC BTB Relative

Bit Set/Clear Bit Test and Branch Indexed (No Offset) IX

IX1 Indexed, 1 Byte (8-Bit) Offset IX2 Indexed, 2 Byte (16-Bit) Offset

### **LEGEND**



### **IMMEDIATE**

In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants that do not change during program execution (e.g., a constant used to initialize a loop counter).

### DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two-byte instruction.

### **EXTENDED**

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode byte. Instructions with extended addressing mode are capable of referencing arguments anywhere in memory with a single three-byte instruction.

### RELATIVE

The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte (the offset) following the opcode is added to the PC if, and only if, the branch conditions are true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from  $-126\ to\ +129\ from$  the opcode address.

### INDEX, NO OFFSET

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. This addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location.

### **INDEXED, 8-BIT OFFSET**

In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the opcode. The addressing mode is useful for selecting the Kth element in an n element table. With this two-byte instruction, K would typically be in X with the address of the beginning of the table in the instruction. As such, tables may begin anywhere within the first 256 addressable locations and could extend as far as location 510 (\$1FE is the last location at which the instruction may begin).

### INDEXED, 16-BIT OFFSET

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed, 8-bit offset except that this threebyte instruction allows tables to be anywhere in memory.

### BIT SET/CLEAR

In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode. The byte following the opcode specifies the direct addressing of the byte to which the specified bit is to be set or cleared. Any read/write bit in the first 256 locations of memory, including I/O, can be selectively set or cleared with a single two-byte instruction.

### CAUTION

The corresponding DDRs for ports A, B, and C are write only registers (registers at \$004, \$005, and \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write functions, these instructions cannot be used to set or clear a DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port be written using a single-store instruction.

### BIT TEST AND BRANCH

The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit to be tested, and its condition (set or clear), is included in the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte. The signed relative 8-bit offset in the third byte is added to the PC if the specified bit is set or cleared in the specified memory location. This single three-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branching is from  $-125\,\mathrm{to} + 130\,\mathrm{from}\,\mathrm{the}$  opcode address. The state of the tested bit is also transferred to the carry bit of the condition code register.

### INHERENT

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator as well as the control instruction with no other arguments are included in this mode. These instructions are one byte long.

### **ELECTRICAL SPECIFICATIONS**

### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Supply Voltage	VCC	-0.3  to  +7.0	٧
Input Voltage Self-Check Mode (TIMER Pin Only)	V <sub>in</sub>	-0.3  to  +7.0 -0.3  to  +15.0	٧
Operating Temperature Range MC6805R3 MC6805R3C MC6805R3V	TA	T <sub>L</sub> to T <sub>H</sub> 0 to 70 -40 to +85 -40 to +105	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C
Junction Temperature Plastic PLCC Cerdip	TJ	150 150 175	°C/W

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. For proper operation it is recommended the  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$ . Reliability of operation is enhanced if unused inputs except EXTAL are tied to an appropriate logic voltage level (e.g., either VSS or VCC).

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance	θJΑ		°C/W
Plastic (P Suffix)		60	
PLCC (FN Suffix)		100	
Cerdip (S Suffix)		60	

### **POWER CONSIDERATIONS**

The average chip-junction temperature, T<sub>.1</sub>, in °C can be obtained from:

$$T_{.J} = T_{A} + (P_{D} \cdot \theta_{.JA}) \tag{1}$$

where:

 $\mathsf{T}_\mathsf{A}$ = Ambient Temperature, °C  $\theta_{JA}$ = Package Thermal Resistance,

Junction-to-Ambient; °C/W  $P_{\mathsf{D}}$ 

 $= P_{INT} + P_{PORT} \\ = I_{CC} \times V_{CC}, \mbox{ Watts } - - \mbox{ Chip Internal Power} \\ = \mbox{Port Power Dissipation,}$ PINT

PPORT Watts - User Determined

For most applications PPORT < PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TI (if PPORT is neglected) is:

(2)

 $P_D = K - (T_J + 273^{\circ}C)$ Solving equations (1) and (2) for K gives:

 $K = P_D \cdot (T_A + 273^{\circ}C) + \theta_{JA} \cdot P_D^2$ where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring PD (at equilibrium) for a known  $T_A$ . Using this value of  $\overline{K}$ , the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of  $T_A$ .

### MC6805R3

 $\textbf{ELECTRICAL CHARACTERISTICS} \; (\text{V}_{CC} = +5.25 \; \text{Vdc} \; \pm 0.5 \; \text{Vdc}, \; \text{V}_{SS} = 0 \; \text{Vdc}, \; \text{T}_{A} = \text{T}_{L} \; \text{to} \; \text{T}_{H}, \; \text{unless otherwise noted})$ 

Characteristic	Symbol	Min	Тур	Max	Unit
Input High Voltage RESET (4.75 $\leq$ V <sub>CC</sub> $\leq$ 5.75) V <sub>CC</sub> $<$ 4.75) INT (4.75 $\leq$ V <sub>CC</sub> $\leq$ 5.75) (V <sub>CC</sub> $<$ 4.75) All Other	V <sub>IH</sub>	4.0 V <sub>CC</sub> - 0.5 4.0 V <sub>CC</sub> - 0.5 2.0	 * *	Vcc Vcc Vcc Vcc Vcc	V
Input High Voltage Timer Timer Mode Self-Check Mode	VIH	2.0 9.0	 10.0	V <sub>CC</sub> + 1.0	V
Input Low Voltage RESET INT All Other (Except A/D Inputs)	V <sub>IL</sub>	V <sub>S</sub> S V <sub>S</sub> S V <sub>S</sub> S	*	0.8 1.5 0.8	<b>V</b>
RESET Hysteresis Voltages "Out of Reset" "Into Reset"	VIRES + VIRES -	2.1 0.8	_	4.0 2.0	V
INT Zero Crossing Input Voltage, Through a Capacitor	VINT	2	_	4	V <sub>ac p-p</sub>
Power Dissipation — (No Port Loading, $V_{CC}$ 5.75 V $T_A = 0^{\circ}C$ for Steady-State Operation) $T_A = -40^{\circ}C$	PD	_	520 580	740 800	mW
Input Capacitance XTAL All Other Except Analog Inputs (See Note)	C <sub>in</sub>	_	25 10		pF
Low Voltage Recover	V <sub>LVR</sub>	_	_	4.75	٧
Low Voltage Inhibit	V <sub>LVI</sub>	2.75	3.75	4.70	٧
Input Current	lin	_ _ _ _		20 50 10 - 1600	μΑ
RESET (V <sub>in</sub> = 0.8 V) (External Capacitor Charging Current)	IRES	-4.0	_	-40	

NOTE: Port D analog inputs, when selected  $C_{in}$  = 25 pF for the first 5 out of 30 cycles. \*Due to internal biasing this input (when unused) floats to approximately 2.0 V.

## $\textbf{SWITCHING CHARACTERISTICS} \; (\text{V}_{CC} = +5.25 \; \text{Vdc} \; \pm 0.5 \; \text{Vdc}, \; \text{V}_{SS} = 0 \; \text{Vdc}, \; \text{T}_{A} = \text{T}_{L} \; \text{to} \; \text{T}_{H})$

55		. ,	***		
Characteristic	Symbol	Min	Тур	Max	Unit
Oscillator Frequency	fosc	0.4	_	4.2	MHz
Cycle time (4/f <sub>OSC</sub> )	tcyc	0.95		10	μs
INT, INT2, and TIMER Pulse Width	tWL, tWH	t <sub>cyc</sub> + 250		_	ns
RESET Pulse Width	tRWL	t <sub>cyc</sub> + 250	_	_	ns
INT Zero-Crossing Detection Input Frequency	fINT	0.03	_	1	kHz
External Clock Input Duty Cycle (EXTAL)		40	50	60	%
Crystal Oscillator Start-Up Time	_			100	ms

 $\textbf{A/D CONVERTER CHARACTERISTICS} \ (V_{CC} = +5.25 \ \text{Vdc} \pm 0.5 \ \text{Vdc}, \ V_{SS} = 0 \ \text{Vdc}, \ T_A = T_L \ \text{to} \ T_H), \ unless \ otherwise \ noted)$ 

	Min	Тур	Max	Unit	Comments
Resolution	8	8	8	Bits	
Total Error	ALARMON		. +/- 2.25*	LSB	Difference between ideal and actual trans- fer characteristics (includes non-linearity, zero offset and full scale errors)
Absolute Accuracy	_	_	+/- 2.75*	LSB	Difference between the actual input voltage and the full-scale weighted equivalent of the binary output code. All error sources included
Quantizing Error			+/5	LSB	Uncertainty due to converter resolution (inherent)
Conversion Range	V <sub>RL</sub>	_	VRH	V	
V <sub>RH</sub>	- Marian	_	VCC	V	A/D accuracy may decrease proportionately
V <sub>RL</sub>	V <sub>SS</sub>		0.2	V	as VRH is reduced below 4.75 V. The sum of V <sub>RH</sub> and V <sub>RL</sub> must not exceed V <sub>CC</sub>
Conversion Time	30	30	30	t <sub>cyc</sub>	Includes sample time
Monotonicity					Inherent with total error
Sample Time	5	5	5	t <sub>cyc</sub>	
Sample/Hold Capacitance, Input	_	_	25	pF	
Analog Input Voltage	V <sub>RL</sub>		V <sub>RH</sub>	V	Negative transients on any analog lines (Pins 19-24) are not allowed at any time during conversion.

<sup>\*</sup>Note: Accuracy may decrease at temperatures above  $T_A = 85^{\circ}C$  or  $f_{OSC} < 3.57$  MHz.




Figure 12. TTL Equivalent Test Load (Port B)




Figure 14. TTL Equivalent Test Load (Ports A and C)




Figure 13. CMOS Equivalent Test Load (Port A)




Figure 15. Open-Drain Equivalent Test Load (Port C)




Figure 16. Ports A and C Logic Diagram




Figure 17. Port B Logic Diagram




Figure 18. Typical Input Protection




Figure 19. I/O Characteristic Measurement Circuit

 $\textbf{PORT ELECTRICAL CHARACTERISTICS} \ (V_{CC} = +5.25 \ Vdc \pm 0.5 \ Vdc, \ V_{SS} = 0 \ Vdc, \ T_{A} = T_{L} \ to \ T_{H}, \ unless \ otherwise \ noted)$ 

Characteristic	Symbol	Min	Тур	Max	Unit	
Port A with CMOS Drive Enabled						
Output Low Voltage, ILoad = 1.6 mA	VOL		_	0.4	V	
Output High Voltage, $I_{Load} = -100 \mu A$	VOH	2.4			٧	
Output High Voltage, $I_{Load} = -10 \mu A$	VoH	V <sub>CC</sub> -1		_	V	
Input High Voltage, I <sub>Load</sub> = -300 μA (max.)	VIH	2.0	_	VCC	٧	
Input Low Voltage, $I_{Load} = -500 \mu A \text{ (max.)}$	V <sub>IL</sub>	V <sub>SS</sub>	_	0.8	V	
Hi-Z State Input Current (Vin = 2.0 V to VCC)	ΊΗ	_		- 300	μΑ	
Hi-Z State Input Current (Vin=0.4 V)	IIL	_	-	- 500	μА	
	Port B					
Output Low Voltage, ILoad = 3.2 mA	VOL		_	0.4	V	
Output Low Voltage, ILoad = 10 mA (Sink)	VOL			1.0	V	
Output High Voltage, I <sub>Load</sub> = -200 μA	Voн	2.4	_	_ `	V	
Darlington Current Drive (Source), V <sub>O</sub> = 1.5 V	ЮН	- 1.0		- 10	mA	
Input High Voltage	VIH	2.0	_	V <sub>CC</sub>	V	
Input Low Voltage	VIL	V <sub>SS</sub>	_	0.8	V	
Hi-Z State Input Current	ITSI	_	<2	10	μΑ	
Port C and	Port A with T	TL Drive				
Output Low Voltage, ILoad = 1.6 mA	V <sub>OL</sub>	_	_	0.4	V	
Output High Voltage, $I_{Load} = -100 \mu A$	VOH	2.4	. –		V	
Input High Voltage	VIH	2.0		Vcc	· V	
Input Low Voltage	V <sub>I</sub> L	VSS	_	0.8	٧	
Hi-Z State Input Current	lTSI	_	<2	10	μΑ	
Port C (	Open-Drain O <sub>l</sub>	otion)				
Input High Voltage PC0-PC6	V <sub>IH</sub>	2.0	_	13.0	V	
Input High Voltage PC7	V <sub>IH</sub>	2.0	_	Vcc	V	
Input Low Voltage	VIL	V <sub>SS</sub>	_	0.8	V	
Input Leakage Current (Vin=13.0 V)	ILOD		<3	15	μΑ	
Output Low Voltage, I <sub>Load</sub> = 1.6 mA	VOL		_	0.4	V	
Port D (	Digital Inputs	Only)				
Input High Voltage	V <sub>IH</sub>	2.0	_	V <sub>CC</sub>	V	
Input Low Voltage	V <sub>IL</sub>	V <sub>SS</sub>	_	0.8	V	
Input Current*	lin		<1	5	μΑ	

<sup>\*</sup>PD4/VRL — PD5/VRH. The A/D conversion resistor (15 k $\Omega$  typical) is connected internally between these two lines, impacting their use as digital inputs in some applications.

### ORDERING INFORMATION

The following information is required when ordering a custom MCU. The information may be transmitted to Motorola in the following media:

MDOS, disk file

MS-DOS/PC-DOS disk file

EPROM(s) MC68705R3, 2532, 2732, or two 2516/2716 To initiate a ROM pattern for the MCU, it is necessary to first contact the local field service office, a sales person, or a Motorola representative.

### FLEXIBLE DISKS

Several types of flexible disks (MDOS<sup>me</sup> or MS<sup>me</sup>-DOS/PC-DOS disk file), programmed with the customer's program (positive logic sense for address and data), may be submitted for pattern generation. In either case, the diskette should be clearly labeled with the customer's name, date, project or product name, and the name of the file containing the pattern.

In addition to the program pattern, a file containing the program source code listing can be included. This data will be kept confidential and used to expedite the process in case of any difficulty with the pattern file.

### **MDOS Disk File**

MDOS is Motorola's Disk Operating System available on the EXORciser® development system. The disk media submitted must be a single-side, single-density, 8 inch MDOS compatible floppy diskette. The diskette must contain the minimum set of MDOS system files in addition to the pattern file.

The .LO output of the M6805 cross assembler should be furnished. In addition, the file must be produced (using the ROLLOUT command) containing the absolute image of the M6805 memory. Include the entire memory image of both data and program space. All unused bytes, including those in the user space, must be set to zero.

### MS-DOS/PC-DOS Disk File

MS-DOS is Microsoft's Disk Operating System. PC-DOS is IBM® Personal Computer (PC) Disk Operating System. Disk media submitted must be a standard density (360K) double-sided 5 1/4 inch compatible floppy diskette. The diskette must contain object file code in Motorola's S-record format. The S-record format is a character-based object file format generated by M6805 cross assemblers and linkers on IBM PC style machines.


### **EPROMs**

A MC68705R3, 2532, 2732, 2516 (2), or 2716 (2) type EPROM(s), programmed with the customer's program (positive logic sense for address and data), may be submitted for pattern generation. Since all program and data space information will fit on one MC68705R3/2532/2732 or two 2516/2716 type EPROM(s), the EPROM(s) must be programmed as described in the following paragraph.

MDOS is a trademark of Motorola Inc.
MS is a trademark of Microsoft, Inc.
EXORciser is a registered trademark of Motorola Inc.
IBM is a registered trademark of International Business Machines Corporation.

For the 2532, 2732, or MC68705R3, the ROM code should be located from \$080 to \$F37 and the interrupt vectors from \$FF8 to \$FFF. For the 2516s or 2716s, the ROM code should be located from \$080 to \$7FF in the first EPROM and from \$0 to \$737 in the second EPROM. The interrupt vectors should be in the second EPROM from \$7F8 to \$7FF.

### EPROM MARKING





xxx = Customer ID

### VERIFICATION MEDIA

All original pattern media (EPROMs or floppy disk) are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked and the verification form should be completed, signed, and returned to Motorola. The signed verification form constitutes the contractual agreement for creation of the customer mask. To aid in the verification process, Motorola will program *customer supplied* blank EPROM(s) or DOS disk from the data file used to create the custom mask.

### **ROM**

Ten MCUs containing the customer's ROM pattern will be sent for program verification. These units will have been made using the custom mask but are for the purpose of ROM verification only. For expediency, the MCUs are usually unmarked, packaged in ceramic, and tested at room temperature and at five volts. These RVUs are free with the minimum order quantity but are not production parts. These RVUs are not guaranteed by Motorola Quality Assurance.

### ORDERING INFORMATION

The following table provides generic information pertaining to the package type, temperature, and MC order numbers for the MC6805R3.

Table 5. Generic Information


Package Type	Temperature	Order Number
Plastic	0°C to 70°C	MC6805R3P
(P Suffix)	- 40°C to +85°C	MC6805R3CP
Cerdip	0°C to 70°C	MC6805R3S
S Suffix	- 40°C to +85°C	MC6805R3CS
PLCC	0°C to 70°C	MC6805R3FN
FN Suffix	- 40°C to +85°C	MC6805R3CFN

# 3


### **MECHANICAL DATA**

### PIN ASSIGNMENTS

### **Dual-in-Line Package**



### **PLCC Package**





## Technical Summary

## 8-Bit Microcontroller Unit


The MC6805S2 (HMOS) Microcontroller Unit (MCU) is a member of the MC6805 Family of microcontrollers. This low cost MCU has parallel I/O capability with pins programmable as input or output. This publication contains condensed information on the MCU; for detailed information, refer to Advance Information 8-Bit Microcompters (ADI997R1) or contact your local Motorola sales office.

Refer to the block diagram for the hardware features and to the list below for additional features available on the MCU.

- Internal 7-Bit Timer and 15-Bit Programmable Prescaler
- On-chip Oscillator
- Memory Mapped I/O
- · Versatile Interrupt Handling
- Bit Manipulation
- Bit Test and Branch Instruction
- Vectored Interrupts

- Self-Check Mode
- 1480 Bytes of ROM
- 64 Bytes of RAM
- Serial Peripheral Interface (SPI)
- One 8-Bit and One 16-Bit Timer
- A/D Converter

### **BLOCK DIAGRAM**



This document contains information on a new product. Specifications and information herein are subject to change without notice.

### SIGNAL DESCRIPTION

### VCC and VSS

Power is supplied to the microcontroller using these two pins. V<sub>CC</sub> is +5.25 volts ( $\pm\,0.5\Delta$ ) power, and V<sub>SS</sub> is ground.

### NUM

This pin is for factory use only. It should be connected to VSS.

### INT1, INT2

These pins provide the capability for asynchronously applying an external interrupt to the MCU. Refer to **IN-TERRUPTS** for more detailed information.

### **XTAL, EXTAL**

These pins provide control input for the on-chip clock oscillator circuit. A crystal, a resistor/capacitor combination, or an external signal (depending on user selected manufacturing mask option) is connected to these pins to provide a system clock.

### **RC Oscillator**

With this option, a resistor/capacitor combination is connected to the oscillator pins as shown in Figure 1(c). Refer to Figure 2 for the relationship between R and  $f_{OSC}$ .

### Crystal

The circuit shown in Figure 1(b) is recommended when using a crystal. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and startup stabilization time.

### **External Clock**

An external clock should be applied to the EXTAL input with the XTAL input not connected, as shown in Figure





Figure 2. Typical Frequency vs Resistance for RC Oscillator Option Only



NOTE: The recommended C<sub>L</sub> value with a 4.0 MHz crystal is 27 pF, maximum, including system distributed capacitance. For crystal frequencies other than 4 MHz, the total capacitance on each pin should be scaled as the inverse of the frequency ratio. For example, with 2 MHz crystal, use approximately 50 pF on EXTAL and approximately 50 pF on XTAL. The exact value depends on the motional-arm parametes of the crystal used.

**Figure 1. Oscillator Connections** 

1(d). This option may only be used with the R<sub>C</sub> or XTAL option selected.

### PC0, PC1

These pins allow an external input to be used to decrement the internal timer circuit. Refer to **TIMERS** for additional information.

### RESET

This pin has a Schmitt trigger input and an on-chip pullup. The MCU can be reset by pulling RESET low.

## INPUT/OUTPUT LINES (PA0-PA7, PB0-PB3, PC0-PC1, and PD0-PD6)

Port A, B, and C are programmable as either inputs or outputs under software control of the data direction registers. Port D is a fixed input port and not controlled by any data register. Port D has up to four analog inputs or five via the mask option, plus two voltage reference inputs when the analog-to-digital (A/D) converter is used (PD5/VRH, PD4/VRL) and an INT2 input. If the analog input is used, then the voltage reference pins (PD5/VRH and PD4/VRL) must be used in the analog mode. Refer to **PROGRAMMING** for additional information.

### **PROGRAMMING**

### INPUT/OUTPUT PROGRAMMING

Ports A, B, and C are programmable as either input or output under software control of the corresponding data direction register (DDR). The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic one for output and a logic zero for input.

On reset, all DDRs are initialized to a logic zero state to put the ports in the input mode. The port output registers are not initialized on reset and should be written to before setting the DDR bits.

Port D provides the multiplexed analog inputs, reference voltages, and INT2. These lines are shared with the port D digital inputs. PD0-PD3 may always be used as digital or analog inputs. The VRL and VRH lines are internally connected by the A/D resistor. Analog inputs may be prescaled to attain the VRL and VRH recommended input voltage range.

When programmed as outputs, the latched output data is readable as input data regardless of the logic levels at the output pin due to output loading. The latched output data bit may always be written. Therefore, any write to a port writes all of its data bits, even though the port DDR is set to input. This port write may be used to initialize the data registers and avoid undefined outputs. Care must be exercised when using read-modify-write instructions since the data read corresponds to the pin level if the DDR is an input (zero) and, also, to the latched output when the DDR is an output (one). Refer to Figure 3 for typical port circuitry.

### PORT B TOGGLE CAPABILITY

Port B0 and B1 registers have toggle capability at the timer underflow times. Under the control of the timer output cross-couple bit in the miscellaneous register (MR0), the overflow pulses from timer A and B are directed to port B0 and B1 data registers. See Figure 4 for port B configuration flow chart.

An incoming toggle pulse on port B0 is allowed to toggle the data register if port B DCR bit 4 (DCR4) is cleared. This bit is set on reset. An incoming toggle pulse on port B1 is allowed to toggle the port B1 data register





Figure 3. Typical Port I/O Circuitry and Register Configuration

MC6805S2

MOTOROLA MICROPROCESSOR DATA






Figure 4. Port B Configuration

<sup>\*</sup>Toggle Enable B1 = (SPICR7•SPICR4•(PB0 + DDRB0))•SPICR2•SPICR4)•CLAQ

<sup>\*\*</sup>A or B depends on (MR0)

x Write Only Register

8

under the following conditions governed by control bits in SPI control register and SPI clock arbitration flip-flop status.

PB1 toggle enable = (<u>SPICR7</u>)\*SPICR4\* (<u>PB0</u> + <u>DDRB0</u>) + SPICR2\* <u>SPICR4</u>\*CLAQ

where:

SPICR7 = SPI interrupt request bit

SPICR4 = SPI operation enable bit

SPICR2 = port B1 toggle enable/start bit

CLAQ = clock arbitration flip-flop output

When PB1 toggle enable is asserted, the MCU write to PB1 data register is inhibited. When SPI is not used, SPICR4 and CLAQ are reset. Therefore, SPICR2 can directly control the port B1 toggle capability. Port toggle capability allows action on port B0 or B1 or both as a result of timer overflows. This method speeds up timer overflow to port service. A write to port B0 or B1 data registers is inhibited while the individual port toggle enable is asserted.

The port B DCR consists of four status bits (DCR7-DCR4) and four data direction bits (DCR3-DCR0). DCR4 is a toggle enable control bit for port B0. When cleared, the timer overflow pulse causes the data register on port B0 to toggle. Port A has an 8-bit and port C has a 2-bit wide data direction register.

### **MEMORY**

The MCU is capable of addressing 4096 bytes of memory and I/O registers. The memory map is shown in Figure 5. The locations consist of user ROM, self-check ROM, user RAM, five timer registers, a miscellaneous register, two A/D registers, two SPI registers, and I/O. The interrupt vectors are located from \$FF8 to \$FFF.

The stack area is used during processing of an interrupt or subroutine call to save the CPU state. The stack pointer decrements during pushes and increments during pulls. Refer to **INTERRUPTS** for additional information.

### NOTE


Using the stack area for data storage or temporary work locations requires care to prevent it from being overwritten due to stacking from an interrupt or subroutine call.

### REGISTERS

The MCU contains the registers described in the following paragraphs.


### ACCUMULATOR (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.



### INDEX REGISTER (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit value that may be added to an 8- or 16-bit immediate value to create an effective address. The index register may also be used as a temporary storage area.



### PROGRAM COUNTER (PC)

The program counter is a 12-bit register that contains the address of the next byte to be fetched.



### STACK POINTER (SP)

The stack pointer is a 12-bit register that contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set at location \$07F. The stack pointer is then decremented as data is pushed onto the stack and incremented as data is pulled from the stack.

The seven most-significant bits of the stack pointer are permanently set at 0000011. Subroutines and interrupts may be nested down to location \$061 (31 bytes maximum), which allows the programmer to use up to 15 levels of subroutine calls (less if interrupts are allowed).

11						5	4	0
0	0	0	0	0	1	1	SP	

### CONDITION CODE REGISTER (CC)

The condition code register is a 5-bit register in which four bits are used to indicate the results of the instruction just executed. These bits can be individually tested by a program and specific actions can be taken as a result of their state. Each bit is explained in the following paragraphs.



### Half Carry (H)


This bit is set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

### Interrupt (I)

When this bit is set, the timers (both A and B), the external (INT1 and INT2) interrupts, and the SPI interrupt are masked (disabled). If an interrupt occurs while this bit is set, the interrupt is latched and is processed as soon as the interrupt bit is cleared.

### Negative (N)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logic one).



<sup>\*</sup>Registers are write only and read as \$FF.

Figure 5. Memory Map

### Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

### Carry/Borrow (C)

When set, this bit indicates that a carry or borrow out of the arithmetic logical unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, and during shifts and rotates.

### **MISCELLANEOUS REGISTERS (MR) \$0A**

This register contains control and status information related to  $\overline{\text{INT2}}$ , auxiliary counter, prescalers 1 and 2, and timer overflow.

MR7	MR6	MR5	MR4	MR3	MR2	MR1	MR0
RESET:							
0	1	0	1			0	0

MR7 - INT2 Interrupt Request Bit

If not masked by MR6, it causes an interrupt to the MCU, and if the I bit in the CCR is clear, the MCU will acknowledge the interrupt.

1 = Interrupt requested

0 = Interrupt not requested

MR6 — INT2 Interrupt Request Mask

1 = Inhibits INT2 interrupt request

0 = Does not inhibit INT2 interrupt request

MR5 — Auxiliary Counter Status/Preset Bit

If not masked by MR4, it will drive a switch to VSS on the RESET pin causing the MCU to reset. This bit may

<sup>\*\*</sup>Mask option

be used as an auxiliary counter preset bit. If MR5 is clear, a write of logic one will preset the auxiliary counter, and if set, a write of logic zero will preset the auxiliary counter.

- 1 = Auxiliary counter overflow
- 0 = Auxiliary counter clear

MR4 — Watchdog Control Bit

This bit cannot be set via software. The watchdog timer can only be disabled by reset.

- 1 = Watchdog timer disabled
- 0 = Watchdog timer enabled

MR3 — Prescaler 1 Clear Bit

Presets the contents of prescaler 1 to \$7F

- 1 = Prescaler 1 preset
- 0 = Prescaler 1 not preset

MR2 - Prescaler 2 Clear Bit

Presets the contents of prescaler 2 to \$7FFF

- 1 = Prescaler 2 preset
- 0 = Prescaler 2 not preset

MR1 — Prescaler Cross-Couple Bit

This bit controls the output of prescalers 1 and 2 and directs them to either timer A or B clock inputs.

- 1 = Prescaler 1 feeds timer B clock input, and prescaler 2 feeds timer A input
- 0 = Prescaler 1 output is used as clock input for timer A, and prescaler 2 output is used as clock input for timer B

MR0 - Port B Toggle Cross-Couple Bit

This bit controls the overflow pulses of timers A and B and directs them to either port B0 or B1.

- 1 = Timer A overflow output is directed to port B0, and timer B output is directed to port B1
- 0 = Overflow output pulse of timer A is used as a port B1 data register toggle clock source, and timer B overflow output pulse is directed to port B0 toggle clock input


### **SELF CHECK**

The self check is initiated by connecting the MCU as shown in Figure 6 and then monitoring the output of port C (bit 0) for an oscillation of approximately 7 Hz. The self-check program exercises the CPU, I/O, RAM, ROM, timers, interrupts, analog-to-digital (A/D) converter, and the auxiliary counter.

The RAM, ROM, and 4-channel A/D test can be called by a user program. The timer test may be called if the timer input is the internal clock.

### RESETS

The MCU can be reset four ways: (1) by initial powerup; (2) by the external reset input (RESET); (3) by a forced



- \*RC Oscillator Option Shown. If Q0-Q2 LEDs Blinking = Device Passes Test
- Q3 Blinking = Watchdog Reset Problem

Figure 6. Self-Check Connections




Figure 7. Reset Circuit

reset generated by the "watchdog" counter; and (4) by an optional internal low voltage detect circuit. The RESET input consists mainly of a Schmitt trigger that senses the line logic level. Figure 7 shows the MCU reset circuit.

### POWER-ON-RESET (POR)

An internal reset is generated on power-up that allows the internal clock generator to stabilize. The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drop in the power supply voltage. A delay of tRHL milliseconds is required before allowing RESET input to go high. Connecting a capacitor to the RESET input (Figure 8) typically provides sufficient delay.




Figure 8. Power-Up Reset Delay Circuit

### **EXTERNAL RESET INPUT**

The MCU is reset when a logic zero is applied to the  $\overline{\text{RESET}}$  input for a period longer than one machine cycle (t<sub>CyC</sub>). Under this type of reset, the Schmitt trigger switches off at VIRES — to provide an internal reset voltage.

### **FORCED RESET**

If the auxiliary counter reset mask bit in the miscellaneous counter (MR4) is cleared and the auxiliary counter status bit (MR5) is set as a result of counter overflow, a switch to VSS is turned on pulling the  $\overline{\text{RESET}}$  pin low. A consequent voltage drop below VIRES – on RESET causes a reset, which in turn sets MR4. Switching to VSS when the  $\overline{\text{RESET}}$  pin is turned off allows voltage to rise above VIRES + , after which the reset is released.  $\overline{\text{RESET}}$  pin voltage variation occurring as a result of forced reset may be amplified externally in order to provide a reset to other peripheral circuits in the system. The reset output from the MCU is not TTL compatible.

### **LOW-VOLTAGE INHIBIT (LVI)**

The optional low-voltage detection circuit causes a reset of the MCU if the power supply voltage falls below a certain level (VLVI). The only requirement is that the VCC must remain at or below the VLVI threshold for one  $t_{CVC}$  minimum.


In typical applications, the VCC bus filter capacitor will eliminate negative-going voltage glitches of less than one t<sub>CVC</sub>. The output from the low-voltage detector is connected directly to the internal reset circuitry. It also forces the RESET pin low via a strong discharge device through a resistor. The internal reset is removed once the power supply voltage rises above a recovery level ( $V_{LVR}$ ) at which time a normal power-on reset occurs.

### **INTERRUPTS**

The MCU can be interrupted seven different ways: through the external interrupt  $\overline{INT1}$  input pin, with the internal timer (either A or B) interrupt request, using the software interrupt instruction (SWI), SPI interrupt request, external port D bit 6 ( $\overline{INT2}$ ) input pin, or at reset.

Interrupts cause the processor registers to be saved on the stack and the interrupt mask (I bit) set to prevent

additional interrupts. The RTI instruction causes the register contents to be recovered from the stack after which normal processing resumes. The stacking order is shown in Figure 9.



\*For subroutine calls, only PCH and PCL are stacked.

Figure 9. Interrupt Stacking Order

Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted, but are considered pending until the current instruction is complete.

#### NOTE

The current instruction is considered to be the one already fetched and being operated on.

When the current instruction is complete, the processor checks all pending hardware interrupts and, if unmasked (I bit clear), proceeds with interrupt processing; otherwise, the next instruction is fetched and executed. Masked interrupts are latched for later interrupt service. If the timer interrupt status bit is cleared before unmasking the interrupt, then the interrupt is not latched.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed the same as any other instruction regardless of the setting of the I bit. Refer to Figure 10 for the reset and interrupt instruction processing sequence.




Figure 10. Reset and Interrupt Processing Flowchart

### TIMER INTERRUPT

Each interrupt, except INT1, has a separate mask bit which must also be cleared, in addition to the I bit, for the MCU to acknowledge the interrupt. The INT2, timer A, timer B, and SPI interrupts each have their own independent mask bits contained in MR6, TACR6, TBCR6, and SPICR6. The interrupt routine must determine the source of the interrupt by examining the interrupt request bits, TACR7, TBCR7, MR7, and SPICR7. These bits must be cleared by software. The INT1 interrupt has its own vector address. Therefore, the INT1 interrupt request is cleared automatically, and then the INT1 vector is serviced

### **EXTERNAL INTERRUPT**

The external interrupt is internally synchronized and then latched on the falling edge of INT1 and INT2. Clearing the I bit enables the external interrupt. The INT2 interrupt has an interrupt request bit (bit 7) and a mask bit (bit 6) in the miscellaneous register (MR). The INT2 interrupt is inhibited when the mask bit is set. The INT2 is always read as a digital input on port D. The INT2 and timer interrupt request bits, if set, cause the MCU to process an interrupt when the condition code I bit is clear. The following paragraphs describe two typical external interrupt circuits.

### **Zero-Crossing Interrupt**

A sinusoidal input signal (f<sub>INT1</sub> maximum) can be used to generate an external interrupt (see Figure 11a) for use as a zero-crossing detector (for negative transitions of the ac sinusoid). This type of circuit allows applications such as servicing time-of-day routines and engaging/disengaging ac power control devices. Off-chip, full-wave rectification provides an interrupt at every zero crossing of the ac signal and, thereby, provides a 2f clock.

### **Digital-Signal Interrupt**

With this type of circuit (Figure 11b), the INT1 pin can be driven by a digital signal. The maximum frequency of a signal that can be recognized by the TIMER or INT1 pin logic is dependent on the parameter labeled tWL, tWH. Refer to **TIMER** for additional information.

### SOFTWARE INTERRUPT (SWI)

The SWI is an executable instruction that is executed regardless of the state of the I bit in the CCR. If the I bit is zero, SWI executes after the other interrupts. The SWI execution is similar to the hardware interrupts.

### TIMERS

The MCU has three timers and two programmable prescalers. The timers are identified as timer A, B, and the auxiliary counter. Refer to Figure 12 for timers A and B block diagram. The following paragraphs described the different timers.

### TIMER A

Timer A is an 8-bit programmable counter, which can be loaded under program control. Timer A also includes a modulus latch which allows the timer to be "auto-reloaded." As clock inputs are received, timer A decrements toward \$00. When \$00 is reached, bit 7 in the timer A control register is set and the timer is reloaded with the contents of the modulus latch. An overflow condition is also generated when value \$00 is reached. This state can be used to toggle bit 0 or bit 1 of port B directly under the control of the miscellaneous register (MR0), the SPI control register, and the port B data direction register. Setting TACR6 or the I bit in the condition control register will prevent timer interrupts from being processed. The timer interrupt request bit MUST be cleared by software. There are three ways of loading data from the modulus latch into timer A as described in the following paragrahs.

### **Direct Loading**

When the MCU writes to timer A data register, the data is latched by the modulus latch, and forced into the timer. This operation requires that TACR3 be cleared.

### **Asynchronous External Event Loading**

When TACR3 is a logic one, the contents of the modulus latch are transferred to the timer at the rising edge of INT2 interrupt request bit (MR7) gated with interrupt request mask bit (MR6). If this loading is used, care must




Figure 11. Typical Interrupt Circuits (INT1)




Figure 12. Timers A and B Block Diagram

be taken in programming as it will start an interrupt service routine if the I bit in the CCR is clear. Loading \$00 to timer A allows a countdown of 256 clocks before the next \$00 state is reached.

### Auto-Loading

The modulus latch is automatically loaded when the timer reaches \$00. This loading is dependent on the setting of TACR3. Auto-loading also occurs in both the previous loading modes. Timer A can be read at any time without affecting the countdown of the timer. The timer and modulus latch are set to \$FF on reset.

### NOTE

Loading \$01 to timer A should be avoided when operating with a divide-by-one prescaler. Doing so will inhibit timer A auto-loading, interrupt generation, and port B toggle mechanisms.

### **TIMER A CONTROL REGISTER \$09**

7	6	5	4	3	2	1	0
TACR7	TACR6	TACR5	TACR4	TACR3	TACR2	TACR1	TACR0
RESET:							
0	1	0	0	0	0	0	0

TACR7 — Timer A Interrupt Request Flag

1 = Timer A has transition to \$00

0 = Software or reset cleared

TACR6 — Timer A Interrupt Request Mask

1 = Interrupt request inhibited 0 = Interrupt request not inhibited

TACR5 — External or Internal Bit

1 = External clock source for prescaler 1

0 = Internal clock source for prescaler 1

TACR4 — External Enable Bit

Control bit used to enable the external timer pin (PRESCALER1/PC0).

TACR5	TACR4	Prescaler 1 Clock Source
0	0	Internal Clock
0	1	AND of Internal Clock and PRESCALER1/PC0*
1	0	Inputs Disabled
1	1	PRESCALER1/PC0* Low-to-High Transition

<sup>\*</sup>The status of PRESCALER1/PC0 depends upon the data direction status of PRESCALER1/PC0. If PRESCALER1/PC0 is an output, then the clock source is equal to the port data register content, independent of the port electrical loading. If an input, then the clock source is the logic level of PRESCALER1/PC0.

TACR3 — Timer A Load Mode Control

- 1=Asynchronous external event loading (INT2 driven loading is enabled)
- 0 = Allows direct loading of timer A

TACR2, TACR1, TACR0 — Prescaler 1 Division Ratio Control Bits

When set, these bits select one of eight possible outputs on prescaler 1.

TACR2	TACR1	TACR0	Divide By
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

### TIMER B

This is a 16-bit timer which is accessed via two registers (\$0B for the most-significant byte (MSB) and \$0C for the least-significant byte (LSB)). The MSB has a "pipeline" latch that allows a "snap shot" value of the entire 16 bits to be read. Read/write operations to the LSB are direct. The LSB can be read at anytime without disturbing the count. When the LSB is read, the contents of the MSB are loaded into the pipeline latch so a read of the MSB is actually the contents of the latch.

When writing to the LSB, the contents are immediately entered into the timer. At the same time the pipeline contents are forced into the MSB of the timer. This allows a 16-bit word to be placed into the timer data register during a LSB write operation. An underflow condition is also generated when value \$00 is reached. This state can be used to toggle bit 0 or bit 1 of port B directly under the control of the miscellaneous register (MR0), the SPI control register, and the port B data direction register. Setting TBCR6 or the I bit in the condition control register will prevent timer interrupts from being processed. The timer interrupt request bit *MUST* be cleared by software.

### TIMER B CONTROL AND STATUS REGISTER \$0D

7	6	5	4	3	2	1	0
TBCR7	TBCR6	TBCR5	TBCR4	TBCR3	TBCR2	TBCR1	TBCR0
RESET:							
0	1	0	0	0	0	0	0

TBCR7 — Timer B Interrupt Request Flag

1 = Timer B has transition to \$00

0=Software or reset cleared

TBCR6 — Timer B Interrupt Request Mask

1 = Interrupt request inhibited

0 = Interrupt request not inhibited

TBCR5 — External or Internal Bit

1 = External clock source for prescaler 2

0 = Internal clock source for prescaler 2

TBCR4 — External Enable Bit

Control bit used to enable the external timer pin (PRESCALER2/PC1).

TBCR5	TBCR4	Prescaler 2 Clock Source
0	0	Internal Clock
0	1	AND of Internal Clock and PRESCALER2/PC1*
. 1	0	Inputs Disabled
1	1	PRESCALER2/PC1* Low-to-High Transition

<sup>\*</sup>The status of PRESCALER2/PC1 depends upon the data direction status of PRESCALER2/PC1. If PRESCALER2/PC1 is an output, then the clock source is equal to the port data register content, independent of the port electrical loading. If an input, then the clock source is the logic level of PRESCALER2/PC1.

TBCR3, TBCR2, TBCR1, TBCR0 — Prescaler 2 Division Ratio Control Bits

When set, these bits select one of eight possible output on prescaler 2.

TBCR3	TBCR2	TBCR1	TBCR0	Divide By
0	0	0	0	1
0	0	0	1	2
0	0	1	0	4
0	0	1	1	8
0	1	0	0	16
. 0	1	0	1	32
0	1	1	0	64
0	1	1	1	128
1	0	0	0	256
1	0	0	1	512
1	0	1	0	1024
1	0	1	1	2048
1	1	0	0	4096
1	1	0	1	8192
1	1	1	0	16384
1	1	1	1	32768

### PRESCALER 1

Prescaler 1 is a 7-bit binary down counter; its value is selected by TACR2, TACR1, and TACR0. The selected output is used as the clock input to either timer A or B, depending upon the status of the prescaler cross-couple bit (MR1). The type of clock source to prescaler 1 may be selected by TACR5 and TACR4. Prescaler 1 is set to \$7F at reset or under program control when a one is written to prescaler 1 clear bit (MR3).

### PRESCALER 2

Prescaler 2 is a 15-bit down counter; its value is selected by TBCR3, TBCR2, TBCR1, and TBCR0. The selected output is used as the clock input to either timer A or B, depending upon the status of the prescaler crosscouple bit (MR1). The type of clock source to prescaler 2 may be selected by TBCR5 and TBCR4. Prescaler 2 is set to \$7FFF at reset or under program control when a one is written to prescaler 2 clear bit (MR2).

### **AUXILIARY COUNTER**

This register is a fixed counter which is clocked by the internal clock (f<sub>OSC</sub> divided by four). Total count period is 4095 cycles. The MCU communicates with this counter via the miscellaneous register (MR5 and MR4). Countdown may be aborted at any time under program control, which also resets the counter to 4095 and clears MR5. When MR4 is clear and MR5 is set as a result of counter time out, the reset pin is internally pulled to ground. If the MCU loses control of the program, the "watchdog" timer will bring the MCU back to reset. Refer to Figure 13 for counter operation diagram.

### SERIAL PERIPHERAL INTERFACE

The serial peripheral interface (SPI) has arbitration on the data and clock lines. The SPI communicates with the MCU via data and control registers. The SPI data and clock inputs are always taken from their respective I/O ports, regardless of the status of the data direction registers relative to that port. The SPI can operate in modes from auto clocked (NRZ), half duplex, and full duplex with from a one wire to a four wire combination. Refer to Figure 14 for the SPI block diagram.

### SPI CONTROL AND STATUS REGISTER

This 8-bit register contains the status and control bits relative to SPI operations. The SPI control register operation is shown in Figure 15. The SPI control and status register bits can be set or cleared under program control.

	7	6	5	4	3	2	1	0
	SPICR7	SPICR6	SPICR5	SPICR4	SPICR3	SPICR2	SPICR1	SPICR0
RESET:								
	n	1	0	n	n	n	n	n

SPICR7 — SPI Interrupt Request Bit

Set on eighth data input strobe. MCU services this interrupt if I bit is clear in CCR.

- 1 = Interrupt request (if SPICR6 not masked)
- 0 = No interrupt pending

SPICR6 — SPI Interrupt Request Mask Bit

- 1 = Disables interrupt request from SPICR7
- 0 = Enables interrupt request from SPICR7

SPICR5 - SPI Clock Sense Bit/Bus-Busy Flag

- Dual-function bit controlled by the status of SPICR4

  1 = Start SPI operation when SPICR4 = 1. Input data
  latched on positive edge and output data changed
  on negative edge of SPI clock when SPICR4 = 0.
  - 0=Stop SPI operation when SPICR4=1. Input data latched on negative edge and output data changed on positive edge of SPI clock when SPICR4=0.

SPICR4 — SPI Operation Enable Bit

This bit determines the functions of SPICR5 and SPICR2.

- 1 = Enables SPI data register shifting, data and clock arbitration logic, and slave select input logic
- 0 = Disables SPI data register shifting, data and clock arbitration logic, and slave select input logic

SPICR3 - SPI Data Output Select Bit

- 1 = Output of the SPI data register is loaded to port B3 data register at the appropriate SPI clock edge selected by SPICR5, during the active transaction mode
- 0 = Output of the SPI data register is loaded to port B2 data register at the appropriate SPI clock edge selected by SPICR5, during the active transaction mode

SPICR2 - Port B1 Toggle Enable/Start Bit

Dual-function bit controlled by the status of SPICR4

- 1 = Start bit is set by negative transition of the data input of the SPI data shift register while the clock is at the idle level when SPICR4 = 1. Start bit set under program control to enable port B1 data register togale facility when SPICR4 = 0.
- 0 = Stop SPI operation when SPICR4 = 1. Cleared under program control when SPICR4 = 0.

SPICR1 — Mode Fault Flag


- 1 = (a) Mode flag is set when SPI data output arbitration occurs on the SPI data output port (PB3 or PB2) selected by SPICR3. The MCU loses data mastership, and the SPI data output port DDR is cleared.
  - (b) Mode flag is set if a low level is detected on slave input PB0. Then, the MCU loses clock mastership switching to the clock slave mode, and port B1 DDR is cleared.
  - (c) Mode flag is set during the idle mode when a negative clock edge is detected on the SPI clock input, and the port B1 data register is cleared.
- 0 = Cleared under program control

SPICRO - SPI Input Data Select Bit

- 1 = SPI data from port B3 is latched into the SPI data register
- 0 = SPI data from port B2 is routed to the input of the SPI data register

### **SPI DATA REGISTER**

This register can be written to any time and can also be read, regardless of serial operations, without disturbing the data. A one bit shift to the left occurs each time there is a data input strobe while the LSB is loaded with data from port B2 or B3. The MSB is loaded every time there is data output strobes. Data input and output strobes



- A Counter Preset by Writing "1"
- B Underflow: MR5 ♦ 1; No Forced Reset
- C Counter Reset by Writing "0"

Figure 13. Auxiliary Counter Operation




Figure 14. Serial Peripheral Interface Block Diagram




Figure 15. SPI Control Register Operation

are generated internally only during the active transaction time.

### SPI DIVIDE-BY-EIGHT COUNTER

The counter is cleared during SPI deselect or idle modes. A count occurs at every data input strobe during the active transaction mode. At overflow, SPICR7 is set which puts the SPI in idle mode and blocks all data input and output strobes. The counter is cleared when PB0 is high if the SPI is in the slave mode or when a "start" condition is detected.

### SPI OPERATION

The SPI can operate in a variety of modes. Software assisted protocols may be defined to upgrade the hardware versatility and/or system performance of the MCU. Some features common to all operating modes are summarized in Table 1 and in the following paragraphs.

- SPI data input and output may be individually routed to or from PB2 or PB3 (Table 2). These four routings provide half and full duplex operations, as well as allowing bidirectional information to flow in daisychained systems.
- 2) When data input and output is done on PB2, PB3 is available for any other use and vice versa.
- 3) Data input is always relative to the port pin logic level regardless of the data direction register status on that pin.
- In full duplex operation, 16 bits of information may be transferred with eight clock pulses between at least two devices with transmit capability. Both PB2

- and PB3 are used for data transfer. The same shift register is used for data in and data out. The byte transmitted replaces the byte received. SPICR7 is used to signify that the I/O operation is complete.
- 5) SPI clock is always provided on port B1. In the clock slave mode, port B1 DDR is in the input mode (cleared). In the clock master mode, port B1 DDR is set; therefore, the MCU imposes the clock level on PB1 until there is clock arbitration on the clock line or until the MCU loses clock mastership when PB0 goes low.
- 6) No fixed baud rate generation exists. The clock frequency is dependent on the prescaler clock source option, prescaler divide ratio, and timer divide ratio as well as the port C status in case of external clocking for the timer. Toggling of the port B1 data register is automatically allowed during the active transmission mode.
- All devices connected to the SPI must have their output and input data strobe on the same clock edge for correct transfer of data.
- 8) During the active transmission mode, the first clock edge must be the output data strobe. When this occurs, the MSBs of the data registers of all transmitters are copied onto the data output pins, and the MCU copies the MSB of its SPI onto the port B2 or B3 data register.
- Port B data direction registers and port B data control registers are accessible during SPI operation.
   During active transaction mode, the PB1 data register, PB2 data register (if SPICR3=0), and PB3 (if

SPICR3 = 1) are not write accessible under program control

 Port B lines not used for SPI can be used for other digital functions.

### **Table 1. Summary of SPI Operations**

### DEFINITIONS

Transmitter — Data Master: DDRB2 or 3 = 1

Receiver - Data Slave: DDRB2 or 3 = 0

Clock Master: DDRB1 = 1 Clock Slave: DDRB1 = 0

Transaction Mode: SPICR4 = 1

1) Active: SPICR7•(DDRB0•PB0 + DDRB0) if DDRB1 = 0 (clock slave mode) or

SPICR7•(DDRB0•PB0 + DDRB0) if DDRB1 = 1 (clock master mode)

Clock Pulses allowed, data shifted

2) Idle: SPICR7 + DDRB0•PB0 if DDRB1 = 0 (clock slave mode)

Clock pulses blocked, data output line in high-impedance state

Deselect Mode: SPICR4 = 0 - No SPI Operations

### SLAVE SELECT INPUT

Slave Select Input: SPISS - PB0

If DDRB0 = 0 then so SPISS action on MCU

1) Master Mode: SPISS = 1 DDRB1 = 1 SPISS 1 - 0: Switch to Slave Mode (DDRB1 1 - 0)

Set SPICR1 (Mode Fault Flag)

2) Slave Mode: SPISS = 0 DDRB1 = 0

External clock is allowed to shift data in/out. If SPISS is pulled high, the external clock input pulses are inhibited; no data shift; divide-by-eight counter cleared; SPID (PB2 or PB3) switched to high-impedance state.

Used as Chip-Select Input

#### DATA ARBITRATION

Data master loses data mastership when data collision occurs during internal data strobe time.

If SPID output port (PB2 or PB3) = 1 while actual pin level is pulled low externally — conflict detected at internal data strobe time.

Then SPICR1 (mode fault flag) is set; SPID output port DDR (B2 or B3) 1 • 0 (high-impedance state).

### **CLOCK ARBITRATION**

MCU has clock mastership (DDRB1 = 1)

- 2) Via clock line SPICL (DDRB1 = 1 and DCRB5 = 0)

Condition: SPICL must have open-drain output (DCRB5 = 0)

If clock line is held low externally then clock mastership is not lost; minimum  $t_{\text{CLH}}$  and  $t_{\text{CLK}}$  times are guaranteed.

If SPICL goes low during idle mode then SPICR1 = 1 and clock line is switched low to inhibit the system clock.

### MODE FAULT FLAGE OPERATION (SPICR1)

Flag set when any of the following conditions occur:

Data arbitration occurs on SPID output.

Clock arbitration with SPISS during master to slave switching.

Clock arbitration via clock line if SPICL 1 ▶ 0 during idle.

### START, STOP, AND CLOCK IDLE CONDITIONS

Clock Idle: The clock level just prior to the transition that causes data on the serial output data line to be

changed is defined as the SPI clock idle state. SPICR5=0: SPICL Idle=Low State

SPICR5 = 1: SPICL Idle = High State

These definitions are necessary for determining start and stop conditions.

### NOTE

Clock idle state can only be defined if SPICR4=0 (Deselect Mode)

Start Condition: Any negative transition of the data input line (PB2 or PB3) during an SPICL idle state.

Stop Condition: Any positive transition of the data input line during an SPICL idle state.

Table 2 Port R Status During SDI Operation

	I abi	C 2. 1 OIL L	, Glatas D	dring or i	Operation
rt					
			0		

Port Name	Use	Input	Output	Comments
PB0 PB0	SPISS Data	Yes No	No Yes	Used as slave select input Used as "busy" signal or any digital output
PB1	SPICL	Yes	No	Clock slave
PB1	SPICL	No	Yes	Clock master
PB2	SPID	Yes	No	SPI data input SPICR0 = 0
PB2	SPID	No	Yes	SPI data output SPICR3 = 0
PB2	Data	Yes	Yes	Any digital signal SPICR3 = 1
PB3	SPID	Yes	No	SPI data input SPICR0 = 1
PB3	SPID	No	Yes	SPI data output SPICR3 = 1
PB3	Data	Yes	Yes	Any digital signal SPICR3 = 0

#### SELECT INPUT OPERATION

An external device supplies slave select information via port B0. If slave select is not used, set port B0 to output mode to inhibit slave select function.

The following paragraphs describe clock master and clock slave operating modes of the SPI.

# Master Mode Slave Select Actions

The MCU monitors slave select input in master mode to assure that it stays false. If slave select goes true, the MCU exits master mode and becomes a slave. This implies that a write collision has occurred which means two devices attempted to become masters. Write collisions normally result from a software error, and the default master must clean up the system. The mode fault flag is set to signal that clock mastership is lost. Slave select actions can take place during either active or idle transaction modes.

#### Slave Select Input Actions During Slave Mode

The current clock master generates slave select to enable one of several slaves to accept or return data. The SS signal must go low before serial clock pulses occur and must remain low until after the eighth serial clock cycle. Individual lines or a daisy chain can be used for multiple slaves. When  $\overline{SS}$  is high, the following occur:

- Serial data output is forced to a high-impedance state without affecting the DDR status.
- · Serial clock input pulses are inhibited from generating internal data output and input strobe pulses.
- The eight-bit counter is cleared.

#### SPI OPERATING MODES

Six methods of operating the SPI are discussed in the following paragraphs.

#### One-Wire Autoclocked Mode

Various SPI devices can be connected on a single wire, with data transmission using an implicit clock, and each device being its own clock master.

### Two-Wire Half-Duplex Mode

In this mode, separate data and clock lines connect the elements in the system. Data and clock mastership should be monitored via protocol included in the data patterns. A transmitter can send all zeros to take all other transmitters off the bus.

# Three-Wire Half-Duplex Mode with Slave Select Input

This mode is the same as the half-duplex mode except that the slave select input allows using the MCU as a peripheral in a system where clock mastership is passed through the slave select line. Typically, the slave select lines can be wired together. The current master sets its slave select line in the output mode prior to a serial transmission and pulls it low to indicate that the system is busy. This allows the clock master to retain mastership until the end of transmission. Software protocol can be arranged so that slaves do not request mastership until their slave select lines go high. At the end of a transmission, the current master pulls SPISS high and puts the SPISS port (PB0) in the input mode. A slave requesting clock mastership pulls the SPISS line low, removing the current master from the line. Time multiplexed protocols may be required to avoid simultaneous mastership reauests.

#### Three-Wire Full-Duplex Mode

This mode allows the MCU to operate simultaneously as transmitter and receiver. Bus or daisy-chain networks are feasible. Protocols in the data stream are required to change:

- Clock masters
- The number of transmitters in the system
- The direction of data flow in daisy-chained systems with collision

It is possible for the MCU to shift out one byte of data while receiving another, as illustrated in Figure 16. This eliminates the need for XMIT EMPTY or REC FULL status hits

# Three-Wire Full-Duplex Mode with Clock Arbitration

This mode is a mix of the three-wire full-duplex mode and two-wire half-duplex mode with clock arbitration, where the SPI clock line operates as a wire-or. Simultaneous masters are allowed, and clock arbitration is via the clock line.




Figure 16. Daisy Chain/Cascade Organization

# Four-Wire Full-Duplex Mode with Slave-Select Input

This mode is similar to the three-wire full-duplex mode in network construction and to the three-wire half-duplex mode with slave-select input in clock arbitration and slave selection. Refer to Figure 17.

#### ANALOG-TO-DIGITAL CONVERTER

The chip resident 8-bit analog-to-digital (A/D) converter uses a successive approximation technique as shown in Figure 18. Four external analog inputs can be connected to the A/D through a multiplexer via port D. Four internal

analog channels ( $V_{RH} - V_{RL}$ ,  $V_{RH} - V_{RL}/2$ ,  $V_{RH} - V_{RL}/4$ , and  $V_{RL}$ ) may be selected for calibration. The accuracy of these internal channels may not meet the accuracy specifications of the external channels.

A fifth external analog input (AN4) is available via the mask option. When selected, it replaces the  $V_{RH}$  internal channel. Due to signal routing, the accuracy of this fifth channel may be slightly less than AN0-AN3.

Multiplexer selection is controlled by the A/D control register (ACR) bits 0, 1, and 2. Refer to Table 3 for multiplexer selection. The ACR is shown in Figure 18. The converter uses 30 machine cycles to complete a conversion of a sampled analog input. When the conversion is complete, the digital value is placed in the A/D result




Figure 17. SPI Operation Bus Organization

A/D Control Register			Innut Calastad	A/D Output (Hex)				
ACR2	ACR1	ACR0	Input Selected	Min	Тур	Max		
0	0	. 0	AN0					
0	0	1	AN1					
0	1	0	AN2					
0	1	1	AN3					
1	0	0	V <sub>RH</sub> **	FE**	FF**	FF**		
1	0	1	V <sub>RL</sub> *	00	00	01		
1	1	0	V <sub>RH</sub> /4*	3F	40	41		
1	1	1	V <sub>RH</sub> /4* V <sub>RH</sub> /2*	7F	80	81		

<sup>\*</sup>Internal (calibration) levels

register (ARR); the conversion flag is set; selected input is sampled again; and a new conversion begins. When ACR7 is cleared, the conversion in progress is aborted and the selected input, which is held internally, is sampled for five machine cycles.

The converter uses  $V_{RH}$  and  $V_{RL}$  as reference voltages. An input voltage equal to or greater than  $V_{RH}$  converts to \$FF. An input voltage equal to or less than  $V_{RL}$ , but greater than  $V_{SS}$ , converts to \$00. Maximum and minimum ratings must not be exceeded. Each analog input source should use  $V_{RH}$  as the supply voltage and be referenced to  $V_{RL}$  for the ratiometric conversion. To maintain full accuracy of the A/D, three requirements should be followed: (1)  $V_{RH}$  should be equal to or less than  $V_{CS}$ , (2)  $V_{RL}$  should be equal to or greater than  $V_{SS}$  but less than maximum specifications, and (3)  $V_{RH} - V_{RL}$  should be equal to or greater than  $V_{SS}$ 

should be equal to or greater than 4 volts. The A/D has a built-in 1/2 LSB offset intended to reduce the magnitude of the quantizing error to  $\pm 1/2$  LSB, rather

than +0, -1 LSB with no offset. This implies that, ignoring errors, the transition point from \$00 to \$01 occurs at 1/2 LSB above V<sub>RL</sub>. Similarly, the transition from \$FE to \$FF occurs 1-1/2 LSB below V<sub>RH</sub>, ideally.

# **INSTRUCTION SET**

The MCU has a set of 61 basic instructions which can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type.

#### REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and




Figure 18. A/D Block Diagram

<sup>\*\*</sup>AN4 may replace the  $V_{RH}$  calibration channel if selected via mask option.

jump to subroutine (JSR) instructions have no register operand. Refer to the following instruction list.

Function	Mnemonic
Load A from Memory	LDA
Load X from Memory	LDX
Store A in Memory	STA
Store X in Memory	STX
Add Memory to A	ADD
Add Memory and Carry to A	ADC
Subtract Memory	SUB
Subtract Memory from A with Borrow	SBC
AND Memory to A	AND
OR Memory with A	ORA
Exclusive OR Memory with A	EOR
Arithmetic Compare A with Memory	CMP
Arithmetic Compare X with Memory	CPX
Bit Test Memory with A (Logical Compare)	BIT
Jump Unconditional	JMP
Jump to Subroutine	JSR

#### BRANCH INSTRUCTIONS

This set of instructions branches if a particular condition is met; otherwise, no operation is performed. Branch instructions are two byte instructions. Refer to the following list for branch instructions.

Function	Mnemonic
Branch Always	BRA
Branch Never	BRN
Branch IFF Higher	ВНІ
Branch IFF Lower or Same	BLS
Branch IFF Carry Clear	BCC
(Branch IFF Higher or Same)	(BHS)
Branch IFF Carry Set	BCS
(Branch IFF Lower)	(BLO)
Branch IFF Not Equal	BNE
Branch IFF Equal	BEQ
Branch IFF Half Carry Clear	ВНСС
Branch IFF Half Carry Set	BHCS
Branch IFF Plus	BPL
Branch IFF Minus	ВМІ
Branch IFF Interrupt Mask Bit is Clear	BMC
Branch IFF Interrupt Mask Bit is Set	BMS
Branch IFF Interrupt Line is Low	BIL
Branch IFF Interrupt Line is High	BIH
Branch to Subroutine	BSR

#### READ-MODIFY-WRITE INSTRUCTIONS

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the

read-modify-write sequence since it does not modify the value. Refer to the following list of instructions.

Function	Mnemonic
Increment	INC
Decrement	DEC
Clear	CLR
Complement	СОМ
Negate (2's Complement)	NEG
Rotate Left Thru Carry	ROL
Rotate Right Thru Carry	ROR
Logical Shift Left	LSL
Logical Shift Right	LSR
Arithmetic Shift Right	ASR
Test for Negative or Zero	TST

#### BIT MANIPULATION INSTRUCTIONS

The MCU is capable of setting or clearing any bit which resides in the first 256 bytes of the memory space where all port registers, port DDRs, timer, timer control, and onchip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear and bit test, and branch functions are all implemented with a single instruction. For test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition code register. Refer to the following list for bit manipulation instructions.

Function	Mnemonic
Branch if Bit n is Set	BRSET n (n = 0 7)
Branch if Bit n is Clear	BRCLR n (n = 0 7)
Set Bit n	BSET n (n = 0 7)
Clear Bit n	BCLR n (n = 0 7)

#### CONTROL INSTRUCTIONS

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to the following list for control instructions.

Function	Mnemonic
Transfer A to X	TAX
Transfer X to A	TXA
Set Carry Bit	SEC
Clear Carry Bit	CLC
Set Interrupt Mask Bit	SEI
Clear Interrupt Mask Bit	CLI
Software Interrupt	SWI
Return from Subroutine	RTS
Return from Interrupt	RTI
Reset Stack Pointer	RSP
No-Operation	NOP


#### **OPCODE MAP SUMMARY**

Table 4 is an opcode map for the instructions used on the MCU.  $\label{eq:mcu} % \begin{center} \begin{center$ 

		nipulation	Branch	DID	INH Re	ad-Modify-V		IX	Cor INH	itrol INH	IMM	DIR		r/Memory IX2	171	IX	
Low Hi	8TB 0 0000	8SC 0001	REL 2 0010	DIR 3 0011	4 0100	5 0101	IX1 6 0110	7 0111	8 1000	9 1001	1010	B 1011	EXT C 1100	D 1101	IX1 E 1110	F 1111	Hi Low
0	BRSETO 3 BTB	BSET0 2 BSC	BRA 2 REL	6 NEG 2 DIR	NEG 1 INH	NEG INH	7 NEG 2 IX1	NEG IX	9 RTI 1 INH		SUB SUB	SUB 2 DIR	SUB 3 EXT	SUB 3 IX2	SUB 2 IX1	SUB	0000
0001	BRCLRO 3 BTB	7 BCLR0 2 BSC	BRN 2 REL						6 RTS 1 INH		CMP 2 IMM	CMP DIR	5 CMP 3 EXT	6 CMP 3 IX2	5 CMP 2 IX1	CMP	1 0001
2 0010	BRSET1 3 BTB	BSET1 2 BSC	BHI 2 REL		4						SBC SBC	SBC 2 DIR	SBC SEXT	SBC 3 IX2	SBC IX1	SBC	2 0010
3 0011	BRCLR1 3 BTB	BCLR1 2 BSC	BLS REL	COM DIR	COMA	COMX	COM 2 IX1	COM IX	SWI 1 INH		CPX 2 IMM	CPX DIR	CPX 3 EXT	CPX 3 1X2	CPX 2 IX1	CPX IX	3 0011
4 0100	BRSET2 3 BTB	BSET2 2 BSC	BCC REL	6 LSR 2 DTR	LSRA 1 INH	LSRX 1 INH	LSR 2 IX1	6 LSR 1 IX			AND 2 IMM	4 AND 2 DIR	S AND	5 AND 3 IX2	AND X1	AND IX	4 0100
5 0101	BRCLR2 3 BTB	BCLR2 2 BSC	BCS REL			4		6			BIT 2 IMM	BIT DIR	BIT EXT	BIT 3 1X2	BIT 2 IX1	BIT	5 0101
6 0110	BRSET3 3 BTB	BSET3	BNE REL	ROR 2 DIR	RORA	RORX	ROR 2 IX1	ROR			LDA 2 IMM	LDA 2 DIR	LDA 3 EXT	LDA 3 IX2	LDA 2 IX1	LDA	6 0110
7 0111	BRCLR3 3 BTB	BCLR3 BSC	BEQ REL	ASR 2 DIR	ASRA	ASRX I INH	ASR 2 IX1	ASR		TAX		STA 2 DIR	STA 3 EXT	STA - 3 IX2	STA 2 IX1	STA IX	7 0111
8 1000	BRSET4	BSET4	BHCC REL	6 LSL 2 DIR	LSLA	LSLX	LSL 2 IX1	6 LSL 1		CLC	EOR 2 IMM	EOR 2 DIR	EOR EXT	EOR 3 IX2	EOR 1X1	EOR	8 1000
9	BRCLR4 3 BTB	BCLR4 2 BSC	BHCS REL	ROL 2 DIR	ROLA INH	ROLX	ROL 2 IX1	ROL 1 IX		SEC INH	ADC 2 IMM	ADC DIR	ADC 3 EXT	ADC 3 IX2	ADC 1X1	ADC	9 1001
A 1010	BRSET5 3 BTB	BSET5 2 BSC	BPL REL	DEC DIR	DECA 1 INH	DECX 1 INH	DEC 1X1	DEC		CLI 1 INH	ORA 2 IMM	ORA 2 DIR	ORA	ORA 3 IX2	ORA 2 IX1	ORA	A 1010
B 1011	BRCLR5 3 BTB	BCLR5 BSC	BMI 2 REL					6		SEI 1 INH	ADD 2 IMM	ADD DIR	ADD 3 EXT	ADD 3 IX2	ADD IX1	ADD IX	B 1011
C 1100	BRSET6	BSET6 2 BSC	BMC REL	6 INC 2 DIR	INCA I INH	INCX 1 INH	/ INC 2 IX1	INC IX		RSP 1 INH		JMP 2 DIR	JMP 3 EXT	5 JMP 3 IX2	4 JMP 2 IX1	JMP IX	C 1100
D 1101	BRCLR6 3 BTB	BCLR6	BMS 2 REL	TST DIR	TSTA 1 INH	TSTX 1 INH	TST 2 1X1	TST		NOP 1 INH	BSR 2 REL	JSR 2 DIR	JSR 3 EXT	JSR 3 IX2	JSR 2 IX1	JSR.	D 1101
E 1110	BRSET7 3 BTB	BSET7 BSC	BIL 2 REL					6		_	LDX 2 IMM	LDX DIR	LDX EXT	LDX 3 IX2	LDX 2 IX1	LDX	E 1110
F 1111	BRCLR7 3 BTB	BCLR7 2 BSC	BIH 2 REL	6 CLR 2 DIR	CLRA 1 INH	CLRX INH	CLR 1x1	CLR		TXA 1 INH		STX 2 DIR	STX 3 EXT	STX IX2	STX 2 IX1	STX	F 1111

#### Abbreviations for Address Modes

INH	Inherent
IMM	Immediate
DIR	Direct
EXT	Extended
REL	Relative
BSC	Bit Set/Clear
BTB	Bit Test and Branch
IX	Indexed (No Offset)
IX1	Indexed, 1 Byte (8-Bit) Offset
IX2	Indexed, 2 Byte (16-Bit) Offset



LEGEND

Table 4. Opcode Map

# **ADDRESSING MODES**

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code for all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single-byte instructions, while the longest instructions (three bytes) permit accessing tables throughout memory. Short and long absolute addressing is also included. Two-byte direct-addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory.

The term "effective address" (EA) is used in describing the various addressing modes. Effective address is defined as the address from which the argument for an instruction is fetched or stored.

#### **IMMEDIATE**

In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants that do not change during program execution (e.g., a constant used to initialize a loop counter).

#### DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two-byte instruction.

# **EXTENDED**

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode byte. Instructions with extended addressing mode are capable of referencing arguments anywhere in memory with a single three-byte instruction.

# RELATIVE

The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte (the offset) following the opcode is added to the PC if, and only if, the branch conditions are true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from  $-126\ to\ +129\ from$  the opcode address.

# INDEXED, NO OFFSET

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is often used to move a pointer

through a table or to hold the address of a frequently referenced RAM or I/O location.

#### **INDEXED, 8-BIT OFFSET**

In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the opcode. The addressing mode is useful for selecting the Kth element in an n element table. With this two-byte instruction, K would typically be in X with the address of the beginning of the table in the instruction. As such, tables may begin anywhere within the first 256 addressable locations and could extend as far as location 510 (\$1FE is the last location at which the instruction may begin).

# INDEXED, 16-BIT OFFSET

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed 8-bit offset except that this three-byte instruction allows tables to be anywhere in memory.

#### BIT SET/CLEAR

In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode. The byte following the opcode specifies the direct addressing of the byte to which the specified bit is to be set or cleared. Thus, any read/write bit in the first 256 locations of memory, including I/O, can be selectively set or cleared with a single two-byte instruction.

#### BIT TEST AND BRANCH

The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit to be tested, and its condition (set or clear), is included in the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte. The signed relative 8-bit offset in the third byte is added to the PC if the specified bit is set or cleared in the specified memory location. This single three-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branching is from  $-125\ {\rm to} + 130\ {\rm from}\ {\rm the}$  opcode address. The state of the tested bit is also transferred to the carry bit of the condition code register.

#### INHERENT

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator as well as the control instruction with no other arguments are included in this mode. These instructions are one byte long.

# **ELECTRICAL SPECIFICATIONS**

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Supply Voltage	VCC	-0.3 to +7.0	٧
Input Voltage PC0 in Self-Check Mode All Other	V <sub>in</sub>	-0.3 to +15.0 -0.3 to +7.0	V
Port A and C Source Current per Pin (One at a Time)	lout	10	mA
Operating Temperature Range MC6805S2P MC6805S2CP	ТД	0 to 70 - 40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C
Junction Temperature Plastic Package	TJ	150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. For proper operation, it is recommended the Vin and Vout be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$ . Reliability of operation is enhanced if unused inputs except EXTAL are tied to an appropriate logic voltage level (e.g., either VSS or VCC).

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance	θJΑ		°C/W
Plastic (P Suffix)		70	

#### **POWER CONSIDERATIONS**

The average chip-junction temperature, T<sub>J</sub>, in °C can be obtained from:

> $T_{.I} = T_{\Delta} + (P_{D} \cdot \theta_{.I\Delta})$ (1)

where:

= Ambient Temperature, °C  $T_A$  $\theta$ JA = Package Thermal Resistance,

Junction-to-Ambient, °C/W

 $P_{\mathsf{D}}$  $= P_{INT} + P_{PORT}$   $= I_{CC} \times V_{CC}, Watts - Chip Internal Power$  $P_{\mathsf{INT}}$ 

= Port Power Dissipation, PPORT

Watts - User Determined

 $V_{CC} = 4.75 \text{ V}$ TEST MMD6150 POINT OR EQUIV 40 pF MMD7000

Figure 19. TTL Equivalent Test Load (Port B)




Figure 21. TTL Equivalent Test Load (Ports A and C)

For most applications PPORT<PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if

PPORT is neglected) is:  $P_D = K \div (T_J + 273^{\circ}C)$ Solving equations (1) and (2) for K gives: (2)

 $K = P_D \cdot (T_A + 273^{\circ}C) + \theta_{JA} \cdot P_D^2$ 

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring PD (at equilibrium) for a known TA. Using this value of K, the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of  $T_{\Delta}$ .




Figure 20. CMOS Equivalent Test Low (Port A)




Figure 22. Open-Drain Equivalent Test Load (PB1, PB2, and PB3)

# **ELECTRICAL CHARACTERISTICS**

(VCC =  $\pm$  5.25 Vdc  $\pm$  0.5 Vdc, VSS = 0 Vdc, TA = TL to TH, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Input High Voltage $\overline{\text{RESET}} \; (4.75 \leqslant \text{V}_{CC} \leqslant 5.75) \\ \text{V}_{CC} \leqslant 4.75)$	VIH	4.0 V <sub>CC</sub> – 0.5	_	V <sub>CC</sub> + 0.7 V <sub>CC</sub> + 0.7	V
INT (4.75 ≤ V <sub>CC</sub> ≤ 5.75) (V <sub>CC</sub> ≤ 4.75) All Other		4.0 V <sub>CC</sub> - 0.5 2.0	* *	V <sub>CC</sub> + 0.7 V <sub>CC</sub> + 0.7 V <sub>CC</sub> + 0.7	
Input High Voltage Timer PC0 Port/Timer Mode Self-Check Mode	VIH	2.0 9.0	 10.0	V <sub>CC</sub> + 1.0	V
Input Low Voltage RESET INT All Other (Except A/D Inputs)	V <sub>IL</sub>	V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub>	*	0.8 1.5 0.8	V
RESET Hysteresis Voltages (See RESETS) "Out of Reset" "Into Reset"	VIRES + VIRES -	2.1 0.8	<u> </u>	4.0 2.0	V
Standby Supply Voltage (INT2 Input Option)	VSTBY	3.0		5.75	V
Standby Current (INT2 Input Option) (VSTBY=3.0 V)	ISTBY	_	1.0	5.0	mA
Power Dissipation — No Port Loading ( $V_{CC} = 5.75 \text{ V}$ , $T_A = 0^{\circ}\text{C}$ ) ( $V_{CC} = 5.75 \text{ V}$ , $T_A = -40^{\circ}\text{C}$ )	P <sub>D</sub>		600 670	830 890	mW
Input Capacitance (Except Analog Inputs — See Note)	Cin	_	10		pF
Low Voltage Recover	V <sub>LVR</sub>	_	_	4.75	V
Low Voltage Inhibit	V <sub>LVI</sub>	2.75	3.75	4.70	٧
Input Current INT (// - 24 // to // - 2	lin	_	20	50	μΑ
$(V_{in} = 2.4 \text{ V to V}_{CC})$ EXTAL $(V_{in} = 2.4 \text{ V to V}_{CC} \text{ Crystal Option})$		_	20 —	10	
(V <sub>in</sub> = 0.4 V Crystal Option) RESET		-4.0	_	-1600	
(V <sub>in</sub> = 0.8 V) (External Charging Current)			_	- 50	

TBD = To Be Determined

NOTE: Port D analog inputs, when selected,  $C_{in} = 25 \ pF$  for the first 5 out of 30 cycles.

<sup>\*</sup>This input (when unused) floats to approximately 2.0 V due to internal biasing.

# **SWITCHING CHARACTERISTICS**

(VCC =  $+\,5.25$  Vdc  $\,\pm\,0.5$  Vdc, VSS = 0 Vdc, TA = TL to TH, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Oscillator Frequency	fosc	0.4	_	4.2	MHz
Cycle time (4/f <sub>OSC</sub> )	tcyc	0.95	_	10	μs
INT, INT2, and TIMER Pulse Width RESET Pulse Width	t <sub>WL</sub> , t <sub>WH</sub>	t <sub>CyC</sub> + 250 t <sub>CyC</sub> + 250	_	_	ns
$\overline{\text{RESET}}$ Delay Time (External Capacitance = 1 $\mu$ F)	tRHL		100		ns
INT Zero-Crossing Detection Input Frequency (for ±5° Accuracy)	fINT	0.03	_	1	kHz
External Clock Input Duty Cycle (EXTAL)	_	40	50	60	%
Oscillator Startup Time Crystal	t <sub>su</sub>	_	_	100	ms
SPICL High Time	†SPICLH	4	_	_	t <sub>cyc</sub>
SPICL Low Time	tSPICHL	4		_	t <sub>cyc</sub>
SPICL Rise and Fall Time	tSr, tSf	_	_	1	μS
SPID Input Data Setup Time	tSDS	2	_	_	tcyc
SPID Input Data Hold Time	tSDH	2	_	_	t <sub>cyc</sub>
SPICL to SPISS Lag Time	tSStG	4	-		tcyc
SPISS to SPICL Lead Time	tSSLD	4	_	_	t <sub>cyc</sub>
Start Bit to First Clock Lead Time	tSTL	1	_	_	tcyc
External Timer Input to Timer Change Time	tPCT	3	_	_	t <sub>cyc</sub>
Timer Change to Port B Toggle Time	t <sub>TPB</sub>	2	_	_	tcyc
INT2 to Timer A Load Time	tINTL	3	_		t <sub>cyc</sub>

# A/D CONVERTER CHARACTERISTICS

(VCC = +5.25 Vdc  $\pm 0.5$  Vdc, VSS = 0 Vdc, TA = TL to TH), unless otherwise noted

Characteristic	Min	Тур	Max	Unit	Comments
Resolution	8	8	8	Bits	
Non-Linearity*	_	_	± 1/2	LSB	After removing zero-offset and full-scale errors
Quantizing Error		_	± 1/2	LSB	
Conversion Range VRH VRL	_ V <sub>SS</sub>	_	V <sub>CC</sub> 0.2	V	A/D accuracy may decrease proportionately as $V_{RH} - V_{RL}$ is reduced below 4.0 V. The sum of $V_{RH}$ and $V_{RL}$ must not exceed $V_{CC}$
Conversion Time	30	30	30	t <sub>cyc</sub>	Includes sampling time
Monotonicity	(lı	nherent with	in total error	)	
Sample Time	5	5	5	t <sub>cyc</sub>	
Sample/Hold Capacitance, Input	_		25	pF	
Analog Input Voltage	V <sub>RL</sub>	_	V <sub>RH</sub>	V	Transients on any analog lines are not allowed at any time during sampling or accuracy may be degraded

# PORT ELECTRICAL CHARACTERISTICS

(V<sub>CC</sub> =  $\pm$  5.25 Vdc  $\pm$  0.5 Vdc, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Port A	with CMOS Drive	Enable			
Output Low Voltage, I <sub>Load</sub> = 1.6 mA	VOL	_	_	0.4	٧
Output High Voltage, I <sub>Load</sub> = -100 μA	VOH	2.4	_	_	٧
Output High Voltage, I <sub>Load</sub> = -10 μA	VOH	V <sub>CC</sub> – 1.0	_		٧
Input High Voltage, $I_{Load} = -300 \mu A \text{ (max.)}$	ViH	2.0		V <sub>CC</sub> + 0.7	٧
Input Low Voltage, I <sub>Load</sub> = -500 μA (max.)	V <sub>IL</sub>	VSS	_	0.8	V
Hi-Z State Input Current (Vin = 2.0 V to VCC)	IIH	_	_	- 300	μΑ
Hi-Z State Input Current (Vin = 0.4 V)	l <sub>IL</sub>	_	_	- 500	μΑ
	Port B				
Output Low Voltage, I <sub>Load</sub> = 3.2 mA	V <sub>OL</sub>	_	_	0.4	٧
Output Low Voltage, I <sub>Load</sub> = 10 mA (Sink)	V <sub>OL</sub>	_	_	1.0	٧
Output High Voltage, I <sub>Load</sub> = -200 μA	Voн	2.4	8	_	V
Darlington Current Drive (Source)*, V <sub>O</sub> = 1.5 V	ЮН	-1.0	_	- 10	mA
Input High Voltage	VIH	2.0	_	V <sub>CC</sub> + 0.7	V
Input Low Voltage	VIL	VSS	_	0.8	V
Hi-Z State Input Current	ITSI	_	<2	10	μΑ
Port C and P	ort A with CMOS	Drive Disabled			
Output Low Voltage, I <sub>Load</sub> = 1.6 mA	V <sub>OL</sub>	_	_	0.4	V
Output High Voltage, I <sub>Load</sub> = -100 μA	Voн	2.4	_	_	٧
Input High Voltage	VIH	2.0	_	V <sub>CC</sub> +0.7	V
Input Low Voltage	VIL	VSS	_	0.8	V
Hi-Z State Input Current	ITSI	_	<2	10	μΑ
Por	t D (Digital Inputs	Only)			
Input High Voltage	ViH	2.0	_	V <sub>CC</sub> + 0.7	V
Input Low Voltage	VIL	V <sub>SS</sub>	_	0.8	V
Input Current**	lin	_	<1	10	μА

<sup>\*</sup>Not applicable if programmed to open-drain state.

<sup>\*\*</sup>PD4/V<sub>RL</sub> — PD5/V<sub>RH</sub>:

The A/D conversion resistor (15 kΩ typical) is connected internally between these two lines, impacting their use as digital inputs

#### ORDERING INFORMATION

The following information is required when ordering a custom MCU. The information may be transmitted to Motorola in the following media:

MDOS, disk file

MS-DOS/PC-DOS disk file

EPROM(s) 2532, 2732, or two each: 2516/2716

To initiate a ROM pattern for the MCU, it is necessary to first contact the local field service office, a sales person, or a Motorola representative.

#### FLEXIBLE DISKS

Several types of flexible disks (MDOS® or MS®-DOS/PC-DOS disk file), programmed with the customer's program (positive logic sense for address and data), may be submitted for pattern generation. In either case, the diskette should be clearly labeled with the customer's name, date, project or product name, and the name of the file containing the pattern.

In addition to the program pattern, a file containing the program source code listing can be included. This data will be kept confidential and used to expedite the process in case of any difficulty with the pattern file.

# **MDOS Disk File**

MDOS is Motorola's Disk Operating System available on the EXORciser® development system. The disk media submitted must be a single-side, single-density, 8-inch MDOS compatible floppy diskette. The diskette must contain the minimum set of MDOS system files in addition to the pattern file.

The .LO output of the M6805 cross assembler should be furnished. In addition, the file must be produced (using the ROLLOUT command) containing the absolute image of the M6805 memory. Include the entire memory image of both data and program space. All unused bytes, including those in the user space, must be set to zero.

# MS-DOS/PC-DOS Disk File

MS-DOS is Microsoft's Disk Operating System. PC-DOS is IBM® Personal Computer (PC) Disk Operating System. Disk media submitted must be a standard density (360K) double-sided 5 1/4 inch compatible floppy diskette. The diskette must contain object file code in Motorola's Srecord format. The S-record format is a character-based object file format generated by M6805 cross assemblers and linkers on IBM PC style machines.


### **EPROMs**

An MC68705S3, 2532, 2732, 2516 (2), or 2716 (2) type EPROM(s), programmed with the customer's program (positive logic sense for address and data), may be submitted for pattern generation. Since all program and data space information will fit on one MC68705S3/2532/2732

or two 2516/2716 type EPROM(s), the EPROM(s) must be programmed as described in the following paragraph.

For the 2532 or 2732, the ROM code should be located from \$080 to \$FF and \$9C0 to \$EFF, and the interrupt vectors from \$FF8 to \$FFF. For the 2516s or 2716s, the ROM code should be located from \$080 to \$FF in the first EPROM and from \$IC0 to \$6EF in the second EPROM. The interrupt vectors should be in the second EPROM from \$7F8 to \$7FF.

#### **EPROM MARKING**



xxx = CUSTOMER ID

# **VERIFICATION MEDIA**

All original pattern media (EPROMs or floppy disk) are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked and the verification form should be completed, signed, and returned to Motorola. The signed verification form constitutes the contractual agreement for creation of the customer's mask. To aid in the verification process, Motorola will program customer supplied blank EPROM(s) or DOS disk from the data file used to create the custom mask.

#### ROM

Ten MCUs containing the customer's ROM pattern will be sent for program verification. These units will have been made using the custom mask but are for the purpose of ROM verification only. For expediency, the MCUs are usually unmarked, packaged in ceramic, and tested at five volts and at room temperature. These RVUs are free with the minimum order quantity but are not production parts. These RVUs are not guaranteed by Motorola Quality Assurance.

# ORDERING INFORMATION

The following table provides generic information pertaining to the package type, temperature, and MC order numbers for the MC6805S2.

Table 5. Generic Information

Package Type	Temperature	Order Number
Plastic	0°C to 70°C	MC6805S2P
(P Suffix)	-40°C to +85°C	MC6805S2CP

MDOS is a trademark of Motorola Inc.
MS is a trademark of Microsoft, Inc.
EXORciser is a registered trademark of Motorola Inc.
IBM is a registered trademark of International Business Machines Corporation.

# MC6805S2

# **MECHANICAL DATA**

# PIN ASSIGNMENT

Vss	C	1 •	28	Ь	NUM*
PRESCALER1/PC0		2	27	6	EXTAL
PRESCALER2/PC1		3	26	þ	XTAL
V <sub>STBY</sub> /AN4/INT2/PD6		4	25	þ	INT1
V <sub>RH</sub> /PD5		5	24	þ	$v_{DD}$
V <sub>RL</sub> /PD4		6	23	þ	RESET
AN3/PD3	q	7	22	þ	PA7
AN2/PD2	Q	8	21	þ	PA6
AN1/PD1		9	20	þ	PA5
AN0/PD0		10	19	þ	PA4
SPISS/PB0	q	11	18	þ	PA3
SPICL/PB1	Ц	12	17	þ	PA2
SPID/PB2	þ	13	16	þ	PA1
SPID/PB3		14	15	þ	PA0

NOTE: \*Denotes Non User Mode (NUM) pin reserved for factory use only. This pin should be tied to VSS (GND/ground). 3

# MC6805S3

# Technical Summary

# 8-Bit Microcontroller Unit


The MC6805S3 (HMOS) Microcontroller Unit (MCU) is a member of the MC6805 Family of microcontrollers. This low cost MCU has parallel I/O capability with pins programmable as either input or output. This publication contains condensed information on the MCU; for detailed information, refer to Advance Information 8-Bit Microcontrollers (ADI997R1) or contact your local Motorola sales office.

Refer to the block diagram for the hardware features and to the list below for additional features available on the MCU.

- Internal 7-Bit Timer and 15-Bit Programmable Prescaler
- On-chip Oscillator
- Memory Mapped I/O
- Versatile Interrupt Handling
- Bit Manipulation
- Bit Test and Branch Instruction
- Vectored Interrupts

- Self-Check Mode
- 3720 Bytes of ROM
- 104 Bytes of RAM
- Serial Peripheral Interface (SPI)
- Two 8-Bit and One 16-Bit Timers
- A/D Converter

# **BLOCK DIAGRAM**



This document contains information on a new product. Specifications and information herein are subject to change without notice.

# SIGNAL DESCRIPTION

#### Vcc and Vss

Power is supplied to the microcontroller using these two pins. V<sub>CC</sub> is +5.25 volts ( $\pm0.5\Delta$ ) power, and V<sub>SS</sub> is ground.

#### NUM

This pin is for factory use only. It should be connected to VSS.

# INT1, INT2

These pins provide the capability for asynchronously applying an external interrupt to the MCU. Refer to **IN-TERRUPTS** for more detailed information.

# **XTAL, EXTAL**

These pins provide control input for the on-chip clock oscillator circuit. A crystal, a resistor/capacitor combination, or an external signal (depending on user selected manufacturing mask option) is connected to these pins to provide a system clock.

#### **RC Oscillator**

With this option, a resistor/capacitor combination is connected to the oscillator pins as shown in Figure 1(c). The relationship between R and  $f_{\rm OSC}$  is shown in Figure 2.





Figure 2. Typical Frequency vs Resistance for RC Oscillator Option Only

### Crystal

The circuit shown in Figure 1(b) is recommended when using a crystal. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and startup stabilization time.

# **External Clock**

An external clock should be applied to the EXTAL input with the XTAL input grounded, as shown in Figure 1(d).



NOTE: The recommended C<sub>L</sub> value with a 4.0 MHz crystal is 27 pF, maximum, including system distributed capacitance. For crystal frequencies other than 4 MHz, the total capacitance on each pin should be scaled as the inverse of the frequency ratio. For example, with 2 MHz crystal, use approximately 50 pF on EXTAL and approximately 50 pF on XTAL. The exact value depends on the motional-arm parametes of the crystal used.

Figure 1. Oscillator Connections

This option may be used with either RC or XTAL option selected.

#### PC0, PC1

These pins allow an external input to be used to decrement the internal timer circuit. Refer to **TIMERS** for additional information.

#### RESET

This pin has a Schmitt trigger input and an on-chip pullup. The MCU can be reset by pulling RESET low.

# INPUT/OUTPUT LINES (PA0-PA7, PB0-PB3, PC0-PC1, and PD0-PD6)

Ports A, B, and C are programmable as either inputs or outputs under software control of the data direction registers. Port D is a fixed input port and not controlled by any data register. Port D has up to four analog inputs or five via the mask option, plus two voltage reference inputs when the analog-to-digital (A/D) converter is used (PD5/VRH, PD4/VRL) and an INT2 input. If the analog input is used, then the voltage reference pins (PD5/VRH and PD4/VRL) must be used in the analog mode. Refer to **PROGRAMMING** for additional information.

#### **PROGRAMMING**

#### INPUT/OUTPUT PROGRAMMING

Ports A, B, and C are programmable as either input or output under software control of the corresponding data direction register (DDR). The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic one for output and a logic zero for input.

On reset, all DDRs are initialized to a logic zero state to put the ports in the input mode. The port output registers are not initialized on reset and should be written to before setting the DDR bits.

Port D provides the multiplexed analog inputs, reference voltages, and INT2. These lines are shared with the port D digital inputs. PD0-PD3 may always be used as digital or analog inputs. The VRL and VRH lines are internally connected by the A/D resistor. Analog inputs may be prescaled to attain the VRL and VRH recommended input voltage range.

When programmed as outputs, the latched output data is readable as input data regardless of the logic levels at the output pin due to output loading. The latched output data bit may always be written. Therefore, any write to a port writes all of its data bits, even though the port DDR is set to input. This port write may be used to initialize the data registers and avoid undefined outputs. Care must be exercised when using read-modify-write instructions since the data read corresponds to the pin level if the DDR is an input (zero) and, also, to the latched output when the DDR is an output (one). Refer to Figure 3 for typical port circuitry.

#### PORT B TOGGLE CAPABILITY

Port B0 and B1 registers have toggle capability at the timer underflow times. Under the control of the timer output cross-couple bit in the miscellaneous register (MR0), the overflow pulses from timer A, B, and C are directed to port B0 and B1 data registers. See Figure 4 for port B configuration flow chart.

An incoming toggle pulse on port B0 is allowed to toggle the data register if port B DCR bit 4 (DCR4) is cleared. This bit is set on reset. An incoming toggle pulse on port B1 is allowed to toggle the port B1 data register





Figure 3. Typical Port I/O Circuitry and Register Configuration






Figure 4. Port B Configuration

<sup>\*</sup>Toggle Enable B1 = (\$\overline{SPICR7}\text{\*SPICR4\(PB0\)}\text{-DDRB0}\)\text{-SPICR2\(\overline{SPICR4}\)\(\overline{CLAO}\)}\)
\*\*A or B depends on (MR0)

x Write Only Register

3

under the following conditions governed by control bits in SPI control register and SPI clock arbitration flip-flop status.

PB1 toggle enable = (<u>SPICR7</u>)•SPICR4• (<u>PB0</u> + DDRB0) + SPICR2• <u>SPICR4</u>•CLAQ

where: SPICR7 = SPI interrupt request bit SPICR4 = SPI operation enable bit SPICR2 = port B1 toggle enable/start bit CLAQ = clock arbitration flip-flop output

When PB1 toggle enable is asserted, the MCU write to PB1 data register is inhibited. When SPI is not used, SPICR4 and CLAQ are reset. Therefore, SPICR2 can directly control the port B1 toggle capability. Port toggle capability allows action on port B0 or B1 or both as a result of timer overflows. This method speeds up timer overflow to port service. A write to port B0 or B1 data registers is inhibited while the individual port toggle enable is asserted.

The port B DCR consists of four status bits (DCR4-DCR7) and four data direction bits (DCR0-DCR3). DCR4 is a toggle enable control bit for port B0. When cleared, the timer overflow pulse causes the data register on port B0 to toggle. Port A has an 8-bit and port C has a 2-bit wide data direction register.

#### MEMORY

The MCU is capable of addressing 4096 bytes of memory and I/O registers. The memory map is shown in Figure 5. The locations consist of user ROM, self-check ROM, user RAM, eight timer registers, a miscellaneous register, two A/D registers, two SPI registers, and I/O. The interrupt vectors are located from \$FF8 to \$FFF.

The stack area is used during processing of an interrupt or subroutine call to save the CPU state. The stack pointer decrements during pushes and increments during pulls. Refer to **INTERRUPTS** for additional information.

#### NOTE


Using the stack area for data storage or temporary work locations requires care to prevent it from being overwritten due to stacking from an interrupt or subroutine call.

# REGISTERS

The MCU contains the registers described in the following paragraphs.

# ACCUMULATOR (A)


The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.



#### INDEX REGISTER (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit value that

may be added to an 8- or 16-bit immediate value to create an effective address. The index register may also be used as a temporary storage area.



### PROGRAM COUNTER (PC)

The program counter is a 12-bit register that contains the address of the next byte to be fetched.



#### STACK POINTER (SP)

The stack pointer is a 12-bit register that contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set at location \$07F. The stack pointer is then decremented as data is pushed onto the stack and incremented as data is pulled from the stack.

The seven most-significant bits of the stack pointer are permanently set at 0000011. Subroutines and interrupts may be nested down to location \$061 (31 bytes maximum), which allows the programmer to use up to 15 levels of subroutine calls (less if interrupts are allowed).

11						5	4	0
0	0	0	0	0	1	1	SP	

#### CONDITION CODE REGISTER (CC)

The condition code register is a 5-bit register in which four bits are used to indicate the results of the instruction just executed. These bits can be individually tested by a program and specific actions can be taken as a result of their state. Each bit is explained in the following pararanhs



#### Half Carry (H)

This bit is set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

#### Interrupt (I)

When this bit is set, the timers (A, B, and C), the external (INT1 and INT2) interrupts, and the SPI interrupt are masked (disabled). If an interrupt occurs while this bit is set, the interrupt is latched and is processed as soon as the interrupt bit is cleared.

# Negative (N)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logic one).

#### Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.




Figure 5. Memory Map

# Carry/Borrow (C)

When set, this bit indicates that a carry or borrow out of the arithmetic logical unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, and during shifts and rotates.

# MISCELLANEOUS REGISTERS (MR) \$0A

This register contains control and status information related to  $\overline{\text{INT2}}$ , auxiliary counter, prescalers 1 and 2, and timer overflow.

MR7	MR6	MR5	MR4	MR3	MR2	MR1	MR0
RESET:	1	0	1			0	0

MR7 — INT2 Interrupt Request Bit

If not masked by MR6, it causes an interrupt to the MCU, and if the I bit in the CCR is clear, the MCU will acknowledge the interrupt.

1 = Interrupt requested

0 = Interrupt not requested

MR6 — INT2 Interrupt Request Mask

1 = Inhibits INT2 interrupt request

0 = Does not inhibit INT2 interrupt request

MR5 — Auxiliary Counter Status/Preset Bit

If not masked by MR4, it will drive a switch to VSS on the RESET pin causing the MCU to reset. This bit may be used as an auxiliary counter preset bit. If MR5 is clear, a write of logic one will preset the auxiliary counter, and if set, a write of logic zero will preset the auxiliary counter.

1 = Auxiliary counter overflow

0 = Auxiliary counter clear

MR4 — Watchdog Control Bit

This bit cannot be set via software. The watchdog timer can only be disabled by reset.

1 = Watchdog timer disabled

0 = Watchdog timer enabled

MR3 — Prescaler 1 Clear Bit

Presets the contents of prescaler 1 to \$7F.

1 = Prescaler 1 preset

0 = Prescaler 1 not preset

MR2 — Prescaler 2 Clear Bit

Presets the contents of prescaler 2 to \$7FFF.

1 = Prescaler 2 preset

0 = Prescaler 2 not preset

MR1 — Prescaler Cross-Couple Bit

This bit controls the output of prescalers 1 and 2 and

directs them to either timer A or B clock inputs.

- 1 = Prescaler 1 feeds timer B clock input, and prescaler 2 feeds timer A input
- 0 = Prescaler 1 output is used as clock input for timer A, and prescaler 2 output is used as clock input for timer B

MR0 — Port B Toggle Cross-Couple Bit


This bit controls the overflow pulses of timers A and B and directs them to either port B0 or B1.

- 1=Timer A overflow output is directed to port B0, and timer B output is directed to port B1
- 0 = Overflow output pulse of timer A is used as a port B1 data register toggle clock source, and timer B overflow output pulse is directed to port B0 toggle clock input

#### **SELF CHECK**

The self check is initiated by connecting the MCU as shown in Figure 6 and then monitoring the output of port C (bit 0) for an oscillation of approximately 7 Hz. The self-check program exercises the CPU, I/O, RAM, ROM, timers, interrupts, analog-to-digital (A/D) converter, and the auxiliary counter.

The RAM, ROM, and 4-channel A/D test can be called by a user program. The timer test may be called if the timer input is the internal clock.



\*RC Oscillator Option Shown. If Q0-Q2 LEDs Blinking = Device Passes Test Q3 Blinking = Watchdog Reset Problem

Figure 6. Self-Check Connections

#### RESETS

The MCU can be reset four ways: (1) by initial power-up; (2) by the external reset input (RESET); (3) by a forced reset generated by the "watchdog" counter; and (4) by an optional internal low voltage detect circuit. The RESET input consists mainly of a Schmitt trigger that senses the line logic level. Figure 7 shows the MCU reset circuit.

#### POWER-ON-RESET (POR)

An internal reset is generated on power-up that allows the internal clock generator to stabilize. The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drop in the power supply voltage. A delay of tRHL milliseconds is required before allowing RESET input to go high. Connecting a capacitor to the RESET input (Figure 8) typically provides sufficient delay.

#### **EXTERNAL RESET INPUT**

The MCU is reset when a logic zero is applied to the RESET input for a period longer than one machine cycle




Figure 8. Power-Up Reset Delay Circuit

 $(t_{CVC})$ . Under this type of reset, the Schmitt trigger switches off at  $V_{IRFS}$  — to provide an internal reset voltage.

#### FORCED RESET

If the auxiliary counter reset mask bit in the miscellaneous counter (MR4) is cleared and the auxiliary counter status bit (MR5) is set, as a result of counter overflow, a switch to VSS is turned on pulling the RESET pin low. A consequent voltage drop below VIRES – on RESET causes a reset, which in turn sets MR4. Switching to VSS when the RESET pin is turned off allows voltage to rise above VIRES +, after which the reset is released. RESET pin voltage variation occurring as a result of forced reset may be amplified externally in order to provide a reset to other peripheral circuits in the system. The reset output from the MCU is not TTL compatible.

#### LOW-VOLTAGE INHIBIT (LVI)

The optional low-voltage detection circuit causes a reset of the MCU if the power supply voltage falls below a certain level ( $V_{LVI}$ ). The only requirement is that the  $V_{CC}$  must remain at or below the  $V_{LVI}$  threshold for one  $t_{CYC}$  minimum.

In typical applications, the V<sub>CC</sub> bus filter capacitor will eliminate negative-going voltage glitches of less than one t<sub>cyc</sub>. The output from the low-voltage detector is connected directly to the internal reset circuitry. It also forces the RESET pin low via a strong discharge device through a resistor. The internal reset is removed once the power supply voltage rises above a recovery level (V<sub>L</sub>v<sub>R</sub>) at which time a normal power-on reset occurs.





Figure 7. Reset Circuit

#### INTERRUPTS

The MCU can be interrupted seven different ways: through the external interrupt INT1 input pin, with the internal timer (either A or B) interrupt request, using the software interrupt instruction (SWI), SPI interrupt request, external port D bit 6 (INT2) input pin, or at reset.

Interrupts cause the processor registers to be saved on the stack and the interrupt mask (I bit) set to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack after which normal processing resumes. The stacking order is shown in Figure 9.



\*For subroutine calls, only PCH and PCL are stacked.

Figure 9. Interrupt Stacking Order

Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted, but are considered pending until the current instruction is complete.

#### NOTE

The current instruction is considered to be the one already fetched and being operated on.

When the current instruction is complete, the processor checks all pending hardware interrupts and, if unmasked (I bit clear), proceeds with interrupt processing; otherwise, the next instruction is fetched and executed. Masked interrupts are latched for later interrupt service. If the timer interrupt status bit is cleared before unmasking the interrupt, then the interrupt is not latched.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed the same as any other instruction regardless of the setting of the I bit. Refer to Figure 10 for the reset and interrupt instruction processing sequence.

#### TIMER INTERRUPT

Each interrupt, except INT1, has a separate mask bit which must also be cleared, in addition to the I bit, for the MCU to acknowledge the interrupt. The INT2, timer A, timer B, timer C, and SPI interrupts each have their own independent mask bits contained in MR6, TACR6, TBCR6, TCOM, TCCM, and SPICR6. The interrupt routine

must determine the source of the interrupt by examining the interrupt request bits, TACR7, TBCR7, MR7, TCOF, TCCF, and SPICR7. These bits must be cleared by software. The INT1 interrupt has its own vector address. Therefore, the INT1 interrupt request is cleared automatically, and then the INT1 vector is serviced.

#### **EXTERNAL INTERRUPT**

The external interrupt is internally synchronized and then latched on the falling edge of INT1 and INT2. Clearing the I bit enables the external interrupt. The INT2 interrupt has an interrupt request bit (bit 7) and a mask bit (bit 6) in the miscellaneous register (MR). The INT2 interrupt is inhibited when the mask bit is set. The INT2 is always read as a digital input on port D. The INT2 and timer interrupt request bits, if set, cause the MCU to process an interrupt when the condition code I bit is clear. The following paragraphs describe two typical external interrupt circuits.

#### **Zero-Crossing Interrupt**

A sinusoidal input signal (f<sub>INT1</sub> maximum) can be used to generate an external interrupt (see Figure 11a) for use as a zero-crossing detector (for negative transitions of the ac sinusoid). This type of circuit allows applications such as servicing time-of-day routines and engaging/disengaging ac power control devices. Off-chip, full-wave rectification provides an interrupt at every zero crossing of the ac signal and, thereby, provides a 2f clock.

#### Digital-Signal Interrupt

With this type of circuit (Figure 11b), the INT1 pin can be driven by a digital signal. The maximum frequency of a signal that can be recognized by the TIMER or INT1 pin logic is dependent on the parameter labeled twL, twH. Refer to TIMER for additional information.

# SOFTWARE INTERRUPT (SWI)

The SWI is an executable instruction that is executed regardless of the state of the I bit in the CCR. If the I bit is zero, SWI executes after the other interrupts. The SWI execution is similar to the hardware interrupts.

#### **TIMERS**

The MCU has four timers and two programmable prescalers. The timers are identified as timer A, B, C, and the auxiliary counter. Refer to Figure 12 for timers A, B, and C block diagram. The following paragraphs described the different timers.

#### TIMER A

Timer A is an 8-bit programmable counter, which can be loaded under program control. Timer A also includes a modulus latch which allows the timer to be "auto-re-loaded." As clock inputs are received, timer A decrements toward \$00. When \$00 is reached, bit 7 in the timer A control register is set and the timer is reloaded with the contents of the modulus latch. An overflow condition is




Figure 10. Reset and Interrupt Processing Flowchart




Figure 11. Typical Interrupt Circuits (INT1)




Figure 12. Timers A, B, and C Block Diagram

also generated when value \$00 is reached. This state can be used to toggle bit 0 or bit 1 of port B directly under the control of the miscellaneous register (MR0), the SPI control register, and the port B data direction register. Setting TACR6 or the I bit in the condition control register will prevent timer interrupts from being processed. The timer interrupt request bit *MUST* be cleared by software. There are three ways of loading data from the modulus latch into timer A as described in the following paragrahs.

#### Direct Loading

When the MCU writes to timer A data register, the data is latched by the modulus latch, and forced into the timer. This operation requires that TACR3 be cleared.

#### Asynchronous External Event Loading

When TACR3 is a logic one, the contents of the modulus latch are transferred to the timer at the rising edge of NT2 interrupt request bit (MR7) gated with interrupt request mask bit (MR6). If this loading is used, care must be taken in programming as it will start an interrupt service routine if the I bit in the CCR is clear. Loading \$00 to timer A allows a countdown of 256 clocks before the next \$00 state is reached.

#### **Auto-Loading**

The modulus latch is automatically loaded when the timer reaches \$00. This loading is dependent on the setting of TACR3. Auto-loading also occurs in both the previous loading modes. Timer A can be read at any time without affecting the countdown of the timer. The timer and modulus latch are set to \$FF on reset.

# NOTE

Loading \$01 to timer A should be avoided when operating with a divide-by-one prescaler. Doing so

will inhibit timer A auto-loading, interrupt generation, and port B toggle mechanisms.

#### **TIMER A CONTROL REGISTER \$09**

7	6	5	4	3	2	1	0
TACR7	TACR6	TACR5	TACR4	TACR3	TACR2	TACR1	TACR0
RESET:							
0	1	0	0	0	0	0	0 .

TACR7 — Timer A Interrupt Request Flag

1 = Timer A has transition to \$00

0 = Software or reset cleared

TACR6 — Timer A Interrupt Request Mask

1 = Interrupt request inhibited

0 = Interrupt request not inhibited

TACR5 — External or Internal Bit

1 = External clock source for prescaler 1

0 = Internal clock source for prescaler 1

TACR4 — External Enable Bit

Control bit used to enable the external timer pin (PRESCALER1/PC0).

TACR5	TACR4	Prescaler 1 Clock Source
0	0	Internal Clock
0	1	AND of Internal Clock and PRESCALER1/PC0*
1	0	Inputs Disabled
1	1	PRESCALER1/PC0* Low-to-High Tran-

\*The status of PRESCALER1/PC0 depends upon the data direction status of PRESCALER1/PC0. If PRESCALER1/PC0 is an output, then the clock source is equal to the port data register content, independent of the port electrical loading. If an input, then the clock source is the logic level of PRESCALER1/PC0.

#### TACR3 — Timer A Load Mode Control

1 = Asynchronous external event loading (INT2 driven loading is enabled)

0 = Allows direct loading of timer A

TACR2, TACR1, TACR0 — Prescaler 1 Division Ratio Control Bits

When set, these bits select one of eight possible outputs on prescaler 1.

TACR2	TACR1	TACR0	Divide By
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	0	32
1	1	0	64
1	1	1	128

#### TIMER B

This is a 16-bit timer which is accessed via two registers (\$0B for the most-significant byte (MSB) and \$0C for the least-significant byte (LSB)). The MSB has a "pipeline" latch that allows a "snap shot" value of the entire 16 bits

to be read. Read/write operations to the LSB are direct. The LSB can be read at anytime without disturbing the count. When the LSB is read, the contents of the MSB are loaded into the pipeline latch so a read of the MSB is actually the contents of the latch.

When writing to the LSB, the contents are immediately entered into the timer. At the same time the pipeline contents are forced into the MSB of the timer. This allows a 16-bit word to be placed into the timer data register during a LSB write operation. An underflow condition is also generated when value \$00 is reached. This state can be used to toggle bit 0 or bit 1 of port B directly under the control of the miscellaneous register (MR0), the SPI control register, and the port B data direction register. Setting TBCR6 or the I bit in the condition control register will prevent timer interrupts from being processed. The timer interrupt request bit *MUST* be cleared by software.

#### TIMER B CONTROL AND STATUS REGISTER \$0D

7	6	5	4	3	2	1	0
TBCR7	TBCR6	TBCR5	TBCR4	TBCR3	TBCR2	TBCR1	TBCR0
RESET:	1	0	0	0	0	0	0

TBCR7 — Timer B Interrupt Request Flag

1 = Timer B has transition to \$00

0 = Software or reset cleared

TBCR6 — Timer B Interrupt Request Mask

1 = Interrupt request inhibited

0 = Interrupt request not inhibited TBCR5 — External or Internal Bit

1 = External clock source for prescaler 2

0 = Internal clock source for prescaler 2

TBCR4 — External Enable Bit

Control bit used to enable the external timer pin (PRESCALER2/PC1).

TBCR5	TBCR4	Prescaler 2 Clock Source
0	0	Internal Clock
0	1	AND of Internal Clock and PRESCALER2/PC1*
1	0	Inputs Disabled
1	1	PRESCALER2/PC1* Low-to-High Transition

\*The status of PRESCALER2/PC1 depends upon the data direction status of PRESCALER2/PC1. If PRESCALER2/PC1 is an output, then the clock-source is equal to the port data register content, independent of the port electrical loading. If an input, then the clock source is the logic level of PRESCALER2/PC1.

TBCR3, TBCR2, TBCR1, TBCR0 — Prescaler 2 Division Ratio Control Bits

When set, these bits select one of eight possible output on prescaler 2.

TBCR3	TBCR2	TBCR1	TBCR0	Divide By
0	0	0	0	1
0	0	0	1	2
0	0	1	0	4

— Continued -

TBCR3	TBCR2	TBCR1	TBCR0	Divide By
0	,0	1	1	8
0	1	0	0	16
0	1	0	1	32
0	1	1	0	64
0	1	1	1	128
1	0	. 0	0	256
1	0	0	1	512
1	0	-1	0	1024
1	0	-1	1	2048
1	1	0	0	4096
1	1	0	1	8192
1	. 1	1	0	16384
1	1	1	1	32768

#### TIMER C

Timer C is an 8-bit programmable down counter. The timer contains a modulus latch which allows the timer to be auto reloaded. The timer auto reloads with the contents of the modulus latch upon every \$01 to \$00 transition. Timer C contains a capture register. This read-only register and the contents are refreshed by the contents of the data register during the capture instance. The timer can be written to at any time, and the contents of both the data register and modulus latch are updated immediately. The timer is set to \$FF on reset, but the contents of the capture register are not valid until the first capture after reset.

#### TIMER C CONTROL REGISTER \$015

7	6	5	4	3	2	1	0
TCOF	TCOM	TCCF	TCCM	TCEG	TCCS	TCCL1	TCCLO
RESET:	1	0	0	0	n	0	0

TCOF — Timer C Overflow Flag

1 = Timer C has transition to \$00

0 = Software or reset cleared

TCOM — Timer C Interrupt Mask

1 = Interrupt request inhibited

0 = Interrupt request not inhibited

TCCF — Timer C Capture Flag

1 = Proper capture occurred on PRESCALER1 or PRESCALER2. No new capture occurs when set

0 = Software or reset cleared

TCCM — Timer C Capture Interrupt Request Mask

1 = Inhibits interrupt request generated from TCCF

0 = Does not inhibit interrupt request generated from TCCF

TCEG — Timer C Capture Edge Select

- 1 = Selects rising edge of PC0or PC1 to be capture instance
- 0 = Selects falling edge of PC0 or PC1 to be capture instance

TCCS — Timer C Capture Source Select

- 1 = Select PRESCALER2/PC1 as capture source
- 0 = Select PRESCALER1/PC0 as capture source

TCCL1 and TCCL0 — Timer C Clock Source Select Clock source selection is defined below.

Olook obales selestion					
TCCL1	Timer C Source				
0	Internal Clock				
0	Internal Clock				
1	MR1 Status*				
1	MR1 Status*				

TCCL0	Timer B Source
0	Internal Clock
1	MR1 Status*
0 .	Internal Clock
1	MR1 Status*

#### NOTES:

- \*Denotes prescaler 1 or 2 clock source depending on miscellaneous register bit 1 (MR1) status.
- MR1 bit cleared (logic zero) at reset:
   Prescaler 1 clock selected to timer A
   Prescaler 2 clock selected to timer B and C
- MR1 bit set (logic one):
   Prescaler 1 clock selected to timer B and C
   Prescaler 2 clock selected to timer A
- Prescaler 1 output determined by the status of Timer A control register bits 2, 1, and 0 (TACR2, TACR1, and TACR0)
- Prescaler 2 output determined by the status of Timer B control register bits 3, 2, 1, and 0 (TBCR3, TBCR2, TBCR1, and TBCR0)

#### PRESCALER 1

Prescaler 1 is a 7-bit binary down counter whose value is selected by TACR2, TACR1, and TACR0. The selected output is used as the clock input to either timer A or B, depending upon the status of the prescaler cross-couple bit (MR1). The type of clock source to prescaler 1 may be selected by TACR5 and TACR4. Prescaler 1 is set to \$7F at reset or under program control when a one is written to prescaler 1 clear bit (MR3).

#### PRESCALER 2


Prescaler 2 is a 15-bit down counter; its value is selected by TBCR3, TBCR2, TBCR1, and TBCR0. The selected output is used as the clock input to either timer A or B, depending upon the status of the prescaler crosscouple bit (MR1). The type of clock source to prescaler 2 may be selected by TBCR5 and TBCR4. Prescaler 2 is set to \$7FFF at reset or under program control when a one is written to prescaler 2 clear bit (MR2).

#### **AUXILIARY COUNTER**

This register is a fixed counter which is clocked by the internal clock (f<sub>OSC</sub> divided by four). Total count period is 4095 cycles. The MCU communicates with this counter via the miscellaneous register (MR5 and MR4). Count-down may be aborted at any time under program control, which also resets the counter to 4095 and clears MR5. When MR4 is clear and MR5 is set as a result of counter time out, the reset pin is internally pulled to ground. If the MCU loses control of the program, the "watchdog" timer will bring the MCU back to reset. Refer to Figure 13 for counter operation diagram.

#### **SERIAL PERIPHERAL INTERFACE**

The serial peripheral interface (SPI) has arbitration on the data and clock lines. The SPI communicates with the MCU via data and control registers. The SPI data and



(A) Counter Preset by Writing "1"

Underflow: MR5 

1; No Forced Reset

(C) Counter Reset by Writing "0"

Underflow MR5 

1 Forced Reset

Figure 13. Auxiliary Counter Operation

clock inputs are always taken from their respective I/O ports, regardless of the status of the data direction registers relative to that port. The SPI can operate in modes from auto clocked (NRZ), half duplex, and full duplex with from a one to a four wire combination. Refer to Figure 14 for the SPI block diagram.

#### SPI CONTROL AND STATUS REGISTER

This 8-bit register contains the status and control bits relative to SPI operations. The SPI control register operation is shown in Figure 15. The SPI control and status register bits can be set or cleared under program control.




Figure 14. Serial Peripheral Interface Block Diagram

7	6	5	4	3	2	1	0
SPICR7	SPICR6	SPICR5	SPICR4	SPICR3	SPICR2	SPICR1	SPICRO
RESET:							
0	1	0	0	0	0	0	0

SPICR7 — SPI Interrupt Request Bit

Set on eighth data input strobe. MCU services this interrupt if I bit is clear in CCR.

- 1 = Interrupt request (if SPICR6 not masked)
- 0 = No interrupt pending

SPICR6 - SPI Interrupt Request Mask Bit

- 1 = Disables interrupt request from SPICR7
- 0 = Enables interrupt request from SPICR7

# SPICR5 — SPI Clock Sense Bit/Bus-Busy Flag

Dual-function bit controlled by the status of SPICR4.

- 1 = Start SPI operation when SPICR4 = 1. Input data latched on positive edge and output data changed on negative edge of SPI clock when SPICR4 = 0.
- 0=Stop SPI operation when SPICR4=1. Input data latched on negative edge and output data changed on positive edge of SPI clock when SPICR4=0.

#### SPICR4 — SPI Operation Enable Bit

This bit determines the functions of SPICR5 and SPICR2.

- 1 = Enables SPI data register shifting, data and clock
  - arbitration logic, and slave select input logic
- 0 = Disables SPI data register shifting, data and clock arbitration logic, and slave select input logic

# SPICR3 — SPI Data Output Select Bit

1 = Output of the SPI data register is loaded to port B3 data register at the appropriate SPI clock edge selected by SPICR5, during the active transaction mode 0 = Output of the SPI data register is loaded to port B2 data register at the appropriate SPI clock edge selected by SPICR5, during the active transaction mode

#### SPICR2 — Mode Fault Flag

Dual-function bit controlled by the status of SPICR4.

- 1 = Start bit is set by negative transition of the data input of the SPI data shift register while the clock is at the idle level when SPICR4 = 1. Start bit set under program control to enable port B1 data register toggle facility when SPICR4 = 0.
- 0 = Stop SPI operation when SPICR4 = 1. Cleared under program control when SPICR4 = 0.

#### SPICR1 — Mode Fault Flag

- 1 = (a) Mode flag is set when SPI data output arbitration occurs on the SPI data output port (PB3 or PB2) selected by SPICR3. The MCU loses data mastership, and the SPI data output port DDR is cleared.
  - (b) Mode flag is set if a low level is detected on slave input PB0. Then, the MCU loses clock mastership switching to the clock slave mode, and port B1 DDR is cleared.
  - (c) Mode flag is set during the idle mode when a negative clock edge is detected on the SPI clock input, and the port B1 data register is cleared.
- 0 = Cleared under program control

# SPICRO - SPI Input Data Select Bit

- 1 = SPI data from port B3 is latched into the SPI data register
- 0 = SPI data from port B2 is routed to the input of the SPI data register




Figure 15. SPI Control Register Operation

#### **SPI DATA REGISTER**

This register can be written to any time and can also be read, regardless of serial operations, without disturbing the data. A one bit shift to the left occurs each time there is a data input strobe while the LSB is loaded with data from port B2 or B3. The MSB is loaded every time there is data output strobe. Data input and output strobes are generated internally only during the active transaction time.

#### SPI DIVIDE-BY-EIGHT COUNTER

The counter is cleared during SPI deselect or idle modes. A count occurs at every data input strobe during the active transaction mode. At overflow, SPICR7 is set which puts the SPI in idle mode and blocks all data input and output strobes. The counter is cleared when PB0 is high if the SPI is in the slave mode or when a "start" condition is detected.

# SPI OPERATION

The SPI can operate in a variety of modes. Software assisted protocols may be defined to upgrade the hardware versatility and/or system performance of the MCU. Some features common to all operating modes are summarized in Table 1 and in the following paragraphs.

- SPI data input and output may be individually routed to or from PB2 or PB3 (Table 2). These four routings provide half and full duplex operations, as well as allowing bidirectional information to flow in daisychained systems.
- When data input and output is done on PB2, PB3 is available for any other use and vice versa.
- Data input is always relative to the port pin logic level regardless of the data direction register status on that pin.
- 4) In full duplex operation, 16 bits of information may be transferred with eight clock pulses between at least two devices with transmit capability. Both PB2 and PB3 are used for data transfer. The same shift register is used for data in and data out. The byte transmitted replaces the byte received. SPICR7 is used to signify that the I/O operation is complete.
- 5) SPI clock is always provided on port B1. In the clock slave mode, port B1 DDR is in the input mode (cleared). In the clock master mode, port B1 DDR is set; therefore, the MCU imposes the clock level on PB1 until there is clock arbitration on the clock line or until the MCU loses clock mastership when PB0 goes low.
- 6) No fixed baud rate generation exists. The clock frequency is dependent on the prescaler clock source option, prescaler divide ratio, and timer divide ratio as well as the port C status in case of external clocking for the timer. Toggling of the port B1 data register is automatically allowed during the active transmission mode.
- All devices connected to the SPI must have their output and input data strobe on the same clock edge for correct transfer of data.
- 8) During the active transmission mode, the first clock edge must be the output data strobe. When this

- occurs, the MSBs of the data registers of all transmitters are copied onto the data output pins, and the MCU copies the MSB of its SPI onto the port B2 or B3 data register.
- Port B data direction registers and port B data control registers are accessible during SPI operation. During active transaction mode, the PB1 data register, PB2 data register (if SPICR3=0), and PB3 (if SPICR3=1) are not write accessible under program control.
- Port B lines not used for SPI can be used for other digital functions.

#### SELECT INPUT OPERATION

An external device supplies slave select information via port B0. If slave select is not used, set port B0 to output mode to inhibit slave select function.

The following paragraphs describe clock master and clock slave operating modes of the SPI.

#### Master Mode Slave Select Actions

The MCU monitors slave select input in master mode to assure that it stays false. If slave select goes true, the MCU exits master mode and becomes a slave. This implies that a write collision has occurred which means two devices attempted to become masters. Write collisions normally result from a software error, and the default master must clean up the system. The mode fault flag is set to signal that clock mastership is lost. Slave select actions can take place during either active or idle transaction modes.

#### Slave Select Input Actions During Slave Mode

The current clock master generates slave select to enable one of several slaves to accept or return data. The  $\overline{SS}$  signal must go low before serial clock pulses occur and must remain low until after the eighth serial clock cycle. Individual lines or a daisy chain can be used for multiple slaves. When  $\overline{SS}$  is high, the following occur:

- Serial data output is forced to a high-impedance state without affecting the DDR status.
- Serial clock input pulses are inhibited from generating internal data output and input strobe pulses.
- The eight-bit counter is cleared.

#### SPI OPERATING MODES

Six methods of operating the SPI are discussed in the following paragraphs.

# One-Wire Autoclocked Mode

Various SPI devices can be connected on a single wire, with data transmission using an implicit clock, and each device being its own clock master.

#### Two-Wire Half-Duplex Mode

In this mode, separate data and clock lines connect the elements in the system. Data and clock mastership should be monitored via protocol included in the data patterns. A transmitter can send all zeros to take all other transmitters off the bus.

#### Table 1. Summary of SPI Operations

#### **DEFINITIONS**

Transmitter — Data Master: DDRB2 or 3 = 1

Receiver — Data Slave: DDRB2 or 3 = 0

Clock Master: DDRB1 = 1 Clock Slave: DDRB1 = 0

Transaction Mode: SPICR4 = 1

1) Active:  $\overline{SPICR7} \bullet (\overline{DDRB0} \bullet \overline{PB0} + DDRB0)$  if DDRB1 = 0 (clock slave mode) or  $\overline{SPICR7} \bullet (\overline{DDRB0} \bullet \overline{PB0} + DDRB0)$  if DDRB1 = 1 (clock master mode)

Clock Pulses allowed, data shifted

2) Idle: SPICR7 + DDRB0 PB0 if DDRB1 = 0 (clock slave mode)

Clock pulses blocked, data output line in high-impedance state

Deselect Mode: SPICR4 = 0 - No SPI Operations

#### SLAVE SELECT INPUT

Slave Select Input: SPISS - PB0

If DDRB0 = 0 then so SPISS action on MCU

1) Master Mode: SPISS = 1 DDRB1 = 1

SPISS 1 – 0: Switch to Slave Mode (DDRB1 1 – 0)

Set SPICR1 (Mode Fault Flag)

2) Slave Mode: SPISS = 0 DDRB1 = 0

External clock is allowed to shift data in/out. If SPISS is pulled high, the external clock input pulses are inhibited; no data shift; divide-by-eight counter cleared; SPID (PB2 or PB3) switched to high-impedance state.

Used as Chip-Select Input

#### DATA ARBITRATION

Data master loses data mastership when data collision occurs during internal data strobe time.

If SPID output port (PB2 or PB3) = 1 while actual pin level is pulled low externally — conflict detected at internal data strobe time.

Then SPICR1 (mode fault flag) is set; SPID output port DDR (B2 or B3) 1 ♦ 0 (high-impedance state).

#### **CLOCK ARBITRATION**

MCU has clock mastership (DDRB1 = 1)

2) Via clock line SPICL (DDRB1 = 1 and DCRB5 = 0)

Condition: SPICL must have open-drain output (DCRB5 = 0)

If clock line is held low externally then clock mastership is not lost; minimum  $t_{\text{CLH}}$  and  $t_{\text{CLK}}$  times are guaranteed.

If SPICL goes low during idle mode then SPICR1 = 1 and clock line is switched low to inhibit the system clock.

#### MODE FAULT FLAGE OPERATION (SPICR1)

Flag set when any of the following conditions occur:

Data arbitration occurs on SPID output.

Clock arbitration with SPISS during master to slave switching.

Clock arbitration via clock line if SPICL 1 ▶ 0 during idle.

#### START, STOP, AND CLOCK IDLE CONDITIONS

Clock Idle: The clock level just prior to the transition that causes data on the serial output data line to be changed is defined as the SPI clock idle state.

as the SPI clock idle state.

SPICR5 = 0: SPICL Idle = Low State

SPICR5 = 1: SPICL Idle = High State

These definitions are necessary for determining start and stop conditions.

# NOTE

Clock idle state can only be defined if SPICR4 = 0 (Deselect Mode)

Start Condition: Any negative transition of the data input line (PB2 or PB3) during an SPICL idle state.

Stop Condition: Any positive transition of the data input line during an SPICL idle state.

Port Name	Use	Input	Output	Comments
PB0 PB0	SPISS Data	Yes No	No Yes	Used as slave select input Used as "busy" signal or any digital output
PB1 PB1	SPICL SPICL	Yes No	No Yes	Clock slave Clock master
PB2 PB2 PB2	SPID SPID Data	Yes No Yes	No Yes Yes	SPI data input SPICR0 = 0 SPI data output SPICR3 = 0 Any digital signal SPICR3 = 1
PB3 PB3 PB3	SPID SPID Data	Yes No Yes	No Yes Yes	SPI data input SPICR0 = 1 SPI data output SPICR3 = 1 Any digital signal SPICR3 = 0

Table 2. Port B Status During SPI Operation

#### Three-Wire Half-Duplex Mode with Slave Select Input

This mode is the same as the half-duplex mode except that the slave select input allows using the MCU as a peripheral in a system where clock mastership is passed through the slave select line. Typically, the slave select lines can be wired together. The current master sets its slave select line in the output mode prior to a serial transmission and pulls it low to indicate that the system is busy. This allows the clock master to retain mastership until the end of transmission. Software protocol can be arranged so that slaves do not request mastership until their slave select lines go high. At the end of a transmission, the current master pulls SPISS high and puts the SPISS port (PB0) in the input mode. A slave requesting clock mastership pulls the SPISS line low, removing the current master from the line. Time multiplexed protocols may be required to avoid simultaneous mastership requests.

# Three-Wire Full-Duplex Mode

This mode allows the MCU to operate simultaneously as transmitter and receiver. Bus or daisy-chain networks

are feasible. Protocols in the data stream are required to change:

- Clock masters
- The number of transmitters in the system
- The direction of data flow in daisy-chained systems with collision

It is possible for the MCU to shift out one byte of data while receiving another, as illustrated in Figure 16. This eliminates the need for XMIT EMPTY or REC FULL status hits.

#### Three-Wire Full-Duplex Mode with Clock Arbitration

This mode is a mix of the three-wire full-duplex mode and two-wire half-duplex mode with clock arbitration, where the SPI clock line operates as a wire-or. Simultaneous masters are allowed, and clock arbitration is via the clock line.

# Four-Wire Full-Duplex Mode with Slave-Select Input

This mode is similar to the three-wire full-duplex mode in network construction and to the three-wire half-duplex mode with slave-select input in clock arbitration and slave selection. Refer to Figure 17.




Figure 16. Daisy Chain/Cascade Organization




Figure 17. SPI Operation Bus Organization

#### ANALOG-TO-DIGITAL CONVERTER

The chip resident 8-bit analog-to-digital (A/D) converter uses a successive approximation technique as shown in Figure 18. Four external analog inputs can be connected to the A/D through a multiplexer via Port D. Four internal analog channels ( $V_{RH} - V_{RL}$ ,  $V_{RH} - V_{RL}/2$ ,  $V_{RH} - V_{RL}/4$ , and  $V_{RL}$ ) may be selected for calibration. The accuracy of these internal channels may not meet the accuracy specifications of the external channels.

A fifth external analog input (AN4) is available via mask option. When selected, it replaces the  $V_{RH}$  internal channel. Due to signal routing, the accuracy of this fifth channel may be slightly less than AN0-AN3.

Multiplexer selection is controlled by the A/D control register (ACR) bits 0, 1, and 2. Refer to Table 3 for multiplexer selection. The ACR is shown in Figure 18. The converter uses 30 machine cycles to complete a conversion of a sampled analog input. When the conversion is

complete, the digital value is placed in the A/D result register (ARR); the conversion flag is set; selected input is sampled again; and a new conversion begins. When ACR7 is cleared, the conversion in progress is aborted and the selected input, which is held internally, is sampled for five machine cycles.

The converter uses VRH and VRL as reference voltages. An input voltage equal to or greater than VRH converts to \$FF. An input voltage equal to or less than VRL, but greater than VSS, converts to \$00. Maximum and minimum ratings must not be exceeded. Each analog input source should use VRH as the supply voltage and be referenced to VRL for the ratiometric conversion. To maintain full accuracy of the A/D, three requirements should be followed: (1) VRH should be equal to or less than VCC, (2) VRL should be equal to or greater than VSS but less than maximum specifications, and (3) VRH – VRL should be equal to or greater than 4 volts.

Table 3. A/D Input MUX Selection

A/D Control Register			A/D Output (Hex)			
ACR2	ACR1	ACR0	Input Selected	Min	Тур	Max
0	0	0	AN0			
0	0	1	AN1			
0	1	0	AN2			
0	1	1	AN3			
1	0	0	V <sub>RH</sub> **	FE**	FF**	FF**
1	0	1	V <sub>RL</sub> *	00	00	01
1	1	0		3F	40	41
1	1	1	V <sub>RH</sub> /4* V <sub>RH</sub> /2*	7F	80	81

<sup>\*</sup>Internal (calibration) levels

<sup>\*\*</sup>AN4 may replace the V<sub>RH</sub> calibration channel if selected via mask option.




Figure 18. A/D Block Diagram

The A/D has a built-in 1/2 LSB offset intended to reduce the magnitude of the quantizing error to  $\pm$  1/2 LSB, rather than +0,-1 LSB with no offset. This implies that, ignoring errors, the transition point from \$00 to \$01 occurs at 1/2 LSB above VRL. Similarly, the transition from \$FE to \$FF occurs 1-1/2 LSB below VRH, ideally.

# **INSTRUCTION SET**

The MCU has a set of 59 basic instructions which can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type.

#### BIT MANIPULATION INSTRUCTIONS

The MCU is capable of setting or clearing any bit which resides in the first 256 bytes of the memory space where all port registers, port DDRs, timer, timer control, and onchip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear and bit test, and branch functions are all implemented with a single instruction. For test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition code register. Refer to the following list for bit manipulation instructions.

Function	Mnemonic
Branch IFF Bit n is Set	BRSET n (n = 0 7)
Branch IFF Bit n is Clear	BRCLR n (n = 0 7)
Set Bit n	BSET n (n = 0 7)
Clear Bit n	BCLR n (n = 0 7)

#### REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to the following instruction list.

Function	Mnemonic
Load A from Memory	LDA
Load X from Memory	LDX
Store A in Memory	STA
Store X in Memory	STX
Add Memory to A	ADD
Add Memory and Carry to A	ADC
Subtract Memory	SUB
Subtract Memory from A with Borrow	SBC
AND Memory to A	AND
OR Memory with A	ORA
Exclusive OR Memory with A	EOR
Arithmetic Compare A with Memory	CMP
Arithmetic Compare X with Memory	CPX
Bit Test Memory with A (Logical Compare)	BIT
Jump Unconditional	JMP
Jump to Subroutine	JSR

### **READ-MODIFY-WRITE INSTRUCTIONS**

These instructions read a memory location or a register, modify or test its contents, and write the modified

value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read-modify-write sequence since it does not modify the value. Refer to the following list of instructions.

Function	Mnemonic			
Increment	INC			
Decrement	DEC			
Clear	CLR			
Complement	СОМ			
Negate (2's Complement)	NEG			
Rotate Left Thru Carry	ROL			
Rotate Right Thru Carry	ROR			
Logical Shift Left	LSL			
Logical Shift Right	LSR			
Arithmetic Shift Right	ASR			
Test for Negative or Zero	TST			

#### **BRANCH INSTRUCTIONS**

This set of instructions branches if a particular condition is met; otherwise, no operation is performed. Branch instructions are two byte instructions. Refer to the following list for branch instructions.

Function	Mnemonic		
Branch Always	BRA		
Branch Never	BRN		
Branch IFF Higher	ВНІ		
Branch IFF Lower or Same	BLS		
Branch IFF Carry Clear	BCC		
(Branch IFF Higher or Same)	(BHS)		
Branch IFF Carry Set	BCS		
(Branch IFF Lower)	(BLO)		
Branch IFF Not Equal	BNE		
Branch IFF Equal	BEQ		
Branch IFF Half Carry Clear	внсс		
Branch IFF Half Carry Set	BHCS		
Branch IFF Plus	BPL		
Branch IFF Minus	ВМІ		
Branch IFF Interrupt Mask Bit is Clear	вмс		
Branch IFF Interrupt Mask Bit is Set	BMS		
Branch IFF Interrupt Line is Low	BIL		
Branch IFF Interrupt Line is High	ВІН		
Branch to Subroutine	BSR		

#### **CONTROL INSTRUCTIONS**

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to the following list for control instructions.

Function	Mnemonic
Transfer A to X	TAX
Transfer X to A	TXA
Set Carry Bit	SEC
Clear Carry Bit	CLC
Set Interrupt Mask Bit	SEI
Clear Interrupt Mask Bit	CLI
Software Interrupt	SWI
Return from Subroutine	RTS
Return from Interrupt	RTI
Reset Stack Pointer	RSP
No-Operation	NOP

#### OPCODE MAP SUMMARY

Table 4 is an opcode map for the instructions used on the MCU.

#### ADDRESSING MODES

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code for all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single-byte instructions, while the longest instructions (three bytes) permit accessing tables throughout memory. Short and long absolute addressing is also included. Two-byte direct-addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory.

The term "effective address" (EA) is used in describing the various addressing modes. Effective address is defined as the address from which the argument for an instruction is fetched or stored.

#### **IMMEDIATE**

In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants that do not change during program execution (e.g., a constant used to initialize a loop counter).

#### DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two-byte instruction.

#### **EXTENDED**

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode byte. Instructions with extended addressing mode are capable of referencing arguments anywhere in memory with a single three-byte instruction.

Table 4. Opcode Map

	Bit Manipulation		Branch	Read-Modify-Write						Control Register/Memory							
	BTB	BSC	REL	DIR	INH	INH	IX1 6	IX	INH	INH	IMM	DIR	EXT	IX2	IX1	ΙX	1
Low	0000	0001	2 0010	3 0011	0100	5 0101	6 0110	7 0111	8 1000	9 1001	A 1010	B 1011	C 1100	D 1101	E 1110	F 1111	Hi Low
0000	BRSETO 3 BTB	BSET0 BSC	BRA 2 REL	6 NEG 2 DIR	NEG INH	4 NEG 1 INH	7 NEG 2 IX1	NEG IX	9 RTI 1 INH		SUB 2 IMM	SUB 2 DIR	5 SUB 3 EXT	SUB 3 IX2	SUB 2 IX1	SUB	, , ,
1 0001	BRCLRO 3 BTB	BCLR0 BSC	BRN 2 REL						6 RTS 1 INH		CMP 2 · IMM	CMP 2 DIR	5 CMP 3 EXT	6 CMP 3 IX2	5 CMP 2 IX1	4 CMP	1 0001
2 0010	BRSET1 3 BTB	BSET1 BSC	4 BHI 2 REL								SBC 1MM	SBC 2 DIR	5 SBC 3 EXT	6 SBC 3 IX2	5 SBC IX1	SBC IX	2 0010
3 0011	BRCLR1 3 BTB	BCLR1 BSC	BLS 2 REL	COM 2 DIR	COMA	COMX 1 INH	7 COM 2 IX1	COM	SWI 1 INH		2 CPX 2 IMM	CPX 2 DIR	5 CPX 3 EXT	6 CPX 3 IX2	5 CPX 2 ix1	CPX IX	3 0011
4 0100	BRSET2 3. BTB	BSET2 2 BSC	BCC 2 REL	LSR 2 DTR	LSRA 1 NH	LSRX	LSR 2 IX1	6 LSR			2 AND 2 IMM	AND 2 DIR	AND 3 EXT	AND 3 IX2	AND IX1	AND IX	4 0100
5 0101	BRCLR2 3 BTB	BCLR2 BSC	BCS REL			,					BIT 2 IMM	BIT DIR	BIT 3 EXT	BIT IX2	BIT X1	BIT IX	5 0101
6 0110	BRSET3 3 BTB	BSET3 2 BSC	BNE REL	ROR 2 DIR	RORA	RORX	ROR 2 IX1	ROR IX		_	LDA 2 IMM	LDA DIR	LDA 3 EXT	LDA 3 IX2	LDA 2 IX1	LDA IX	6 0110
7 0111	BRCLR3 BTB	BCLR3 2 BSC	BEQ 2 REL	ASR 2 DIR	ASRA 1 INH	ASRX	ASR 2 IX1	ASR IX		TAX 1 INH		STA 2 DIR	STA 3 EXT	STA IX2	STA 2 IX1	STA IX	7 0111
8 1000	BRSET4 3 BTB	BSET4 BSC	BHCC REL	LSL 2 DIR	LSLA 1 INH	LSLX 1 INH	LSL 2 IX1	6 LSL 1 IX		CLC 1 INH	EOR 2 IMM	EOR 2 DIR	EOR 3 EXT	EOR X2	EOR IX1	EOR IX	. 8 1000
9	BRCLR4 3 BTB	BCLR4 2 BSC	BHCS 2 REL	ROL 2 DIR	ROLA 1 INH	ROLX 1 INH	ROL 2 IX1	ROL		SEC INH	ADC 2 IMM	ADC 2 DIR	5 ADC 3 EXT	ADC 3 IX2	ADC 1X1	ADC IX	9 1001
A 1010	BRSET5	BSET5 2 BSC	BPL 2 REL	DEC DIR	DECA 1 INH	DECX	DEC IX!	DEC 1x		CLI 1 INH	ORA 2 IMM	ORA DIR	ORA 3 EXT	ORA 3 IX2	ORA 2 IX1	ORA	A 1010
B 1011	BRCLR5 3 BTB	BCLR5 2 BSC	BMI 2 REL		,					SEI 1 INH	ADD 2 IMM	ADD DIR	ADD 3 EXT	ADD 3 IX2	ADD 1X1	ADD IX	B 1011
C 1100	BRSET6 3 BTB	BSET6 2 BSC	BMC 2 REL	6 INC 2 DIR	INCA I INH	INCX INCX	INC 2 IX1	6 INC 1 IX		RSP 1 INH		JMP 2 DIR	JMP 3 EXT	5 JMP 3 IX2	JMP 2 IX1	JMP 1 IX	C 1100
D 1101	BRCLR6 3 BTB	BCLR6 BSC	BMS REL	TST 2 DIR	TSTA 1 INH	TSTX 1 INH	TST 2 IX1	6 TST 1 IX		NOP 1 INH	BSR 2 REL	JSR 2 DIR	JSR	9 JSR 3 IX2	JSR 2 IX1	JSR IX	D 1101
E 1110	BRSET7 3 BTB	BSET7 2 BSC	BIL 2 REL		,						LDX 2 IMM	LDX 2 DIR	LDX EXT	6 LDX 3 IX2	LDX 2 IX1	LDX IX	. E 1110
.F 1111	BRCLR7 3 BTB	BCLR7 BSC	BIH 2 REL	6 CLR 2 DIR	CLRA 1 INH	CLRX 1 INH	ČLR 1X1	6 CLR 1 ix		TXA 1 INH		STX 2 DIR	STX 3 EXT	STX 3 IX2	STX 2 IX1	STX	F 1111

#### Abbreviations for Address Modes

INH Inherent IMM Immediate

DIR Direct

EXT Extended

REL Relative


BSC Bit Set/Clear BTB Bit Test and Branch

IX Indexed (No Offset)

IX1 Indexed, 1 Byte (8-Bit) Offset

IX2 Indexed, 2 Byte (16-Bit) Offset

# LEGEND



#### RELATIVE

The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte (the offset) following the opcode is added to the PC if, and only if, the branch conditions are true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from -126 to +129 from the opcode address.

#### INDEXED, NO OFFSET

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location.

### INDEXED, 8-BIT OFFSET

In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the opcode. The addressing mode is useful for selecting the Kth element in an n element table. With this two-byte instruction, K would typically be in X with the address of the beginning of the table in the instruction. As such, tables may begin anywhere within the first 256 addressable locations and could extend as far as location 510 (\$1FE is the last location at which the instruction may begin).

# INDEXED, 16-BIT OFFSET

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following

the opcode. This addressing mode can be used in a manner similar to indexed 8-bit offset except that this three-byte instruction allows tables to be anywhere in memory.

#### BIT SET/CLEAR

In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode. The byte following the opcode specifies the direct addressing of the byte to which the specified bit is to be set or cleared. Thus, any read/write bit in the first 256 locations of memory, including I/O, can be selectively set or cleared with a single two-byte instruction.

#### BIT TEST AND BRANCH

The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit to be tested, and its condition (set or clear), is included in the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte. The signed relative 8-bit offset in the third byte is added to the PC if the specified bit is set or cleared in the specified memory location. This single three-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branching is from  $-125\,\mathrm{to}+130\,\mathrm{from}$  the opcode address. The state of the tested bit is also transferred to the carry bit of the condition code register.

#### INHERENT

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator as well as the control instruction with no other arguments are included in this mode. These instructions are one byte long.

#### **ELECTRICAL SPECIFICATIONS**

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	V
Input Voltage PC0 in Self-Check Mode All Other	Vin	-0.3 to +15.0 -0.3 to +7.0	V
Port A and C Source Current per Pin (One at a Time)	lout	10	mA
Operating Temperature Range MC6805S3P MC6805S3CP MC6805S3VP	ТА	0 to 70 - 40 to +85 - 40 to +105	°C
Storage Temperature Range	T <sub>stg</sub>	- 55 to + 150	°C
Junction Temperature Plastic Package	TJ	150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. For proper operation, it is recommended the Vin and Vout be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$ . Reliability of operation is enhanced if unused inputs except EXTAL are tied to an appropriate logic voltage level (e.g., either VSS or VCC).

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance	θJA		°C/W
Plastic (P Suffix)		70	

#### **POWER CONSIDERATIONS**

The average chip-junction temperature, T<sub>,1</sub>, in °C can be obtained from:

 $T_J = T_A + (P_D \cdot \theta_{JA})$ (1)

where:

 $T_A$ = Ambient Temperature, °C

= Package Thermal Resistance,  $\theta$ JA Junction-to-Ambient, °C/W

 $= P_{INT} + P_{PORT} \\ = I_{CC} \times V_{CC}, Watts - Chip Internal Power \\ = Port Power Dissipation, . .$  $P_{\mathsf{D}}$ PINT

PPORT

Watts - User Determined




Figure 19. TTL Equivalent Test Load (Port B)




Figure 21. TTL Equivalent Test Load (Ports A and C)

For most applications, PPORT<PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

$$P_D = K \div (T_J + 273^{\circ}C)$$
 (2)  
Solving equations (1) and (2) for K gives:

 $K = P_D \cdot (T_A + 273^{\circ}C) + \theta_{JA} \cdot P_D^2$ 

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring PD (at equilibrium) for a known  $T_A$ . Using this value of  $\overline{K}$ , the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.




Figure 20. CMOS Equivalent Test Low (Port A)




Figure 22. Open-Drain Equivalent Test Load (PB1, PB2, and PB3)

#### **ELECTRICAL CHARACTERISTICS**

(V<sub>CC</sub> =  $\pm$  5.25 Vdc  $\pm$  0.5 Vdc, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Input High Voltage RESET (4.75 $\leq$ V <sub>CC</sub> $\leq$ 5.75) V <sub>CC</sub> $\leq$ 4.75) INT (4.75 $\leq$ V <sub>CC</sub> $\leq$ 5.75) (V <sub>CC</sub> $\leq$ 4.75) All Other	VIH	4.0 V <sub>CC</sub> - 0.5 4.0 V <sub>CC</sub> - 0.5 2.0	 * *	V <sub>CC</sub> + 0.7 V <sub>CC</sub> + 0.7 V <sub>CC</sub> + 0.7 V <sub>CC</sub> + 0.7 V <sub>CC</sub> + 0.7	V
Input High Voltage PC0 Port/Timer Mode Self-Check Mode	ViH	2.0 9.0	 10.0	V <sub>CC</sub> + 1.0 15.0	V
Input Low Voltage RESET INT All Other (Except A/D Inputs)	V <sub>IL</sub>	Vss Vss Vss	- * -	0.8 1.5 0.8	V
RESET Hysteresis Voltages (See RESETS) "Out of Reset" "Into Reset"	VIRES + VIRES -	2.1 0.8	_	4.0 2.0	V
Standby Supply Voltage (INT2 Input Option)	VSTBY	3.0		5.75	V
Standby Current ( $\overline{\text{INT2}}$ Input Option) ( $V_{STBY} = 3.0 \text{ V}$ )	ISTBY		1.0	5.0	mA
Power Dissipation — No Port Loading $(V_{CC} = 5.75 \text{ V}, T_A = 0^{\circ}\text{C})$ $(V_{CC} = 5.75 \text{ V}, T_A = -40^{\circ}\text{C})$	P <sub>D</sub>		600 670	830 890	mW
Input Capacitance (Except Analog Inputs — See Note)	Cin	_	10		pF
Low Voltage Recover	V <sub>LVR</sub>	_		4.75	V
Low Voltage Inhibit	V <sub>LVI</sub>	2.75	3.75	4.70	V
Input Current INT	lin				μА
		_ _ _	20 — —	50 10 1600	
(V <sub>in</sub> = 0.8 V) (External Charging Current)		-4.0	_	- 50	

TBD = To Be Determined

NOTE: Port D analog inputs, when selected,  $C_{in}$  = 25 pF for the first 5 out of 30 cycles. \*This input (when unused) floats to approximately 2.0 V due to internal biasing.

#### **SWITCHING CHARACTERISTICS**

(V<sub>CC</sub> =  $\pm$  5.25 Vdc  $\pm$  0.5 Vdc, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Oscillator Frequency	fosc	0.4	_	4.2	MHz
Cycle time (4/f <sub>OSC</sub> )	t <sub>cyc</sub>	0.95	_	10	μs
INT, INT2, and TIMER Pulse Width RESET Pulse Width	t <sub>WL</sub> , t <sub>WH</sub>	t <sub>cyc</sub> + 250 t <sub>cyc</sub> + 250	_	_	ns
$\overline{RESET}$ Delay Time (External Capacitance = 1 $\mu$ F)	<sup>t</sup> RHL		100	-	ns
$\overline{\text{INT}}$ Zero-Crossing Detection Input Frequency (for $\pm5^\circ$ Accuracy)	fINT	0.03		1	kHz
External Clock Input Duty Cycle (EXTAL)	_	40	50	60	%
Oscillator Startup Time Crystal	t <sub>su</sub>	_	_	100	ms
SPICL High Time	<sup>t</sup> SPICLH	4	_	_	t <sub>cyc</sub>
SPICL Low Time	tSPICHL	4		_	tcyc
SPICL Rise and Fall Time	tSr, tSf	_	_	1	μs
SPID Input Data Setup Time	tSDS	2	_	_	tcyc
SPID Input Data Hold Time	<sup>t</sup> SDH	2			t <sub>cyc</sub>
SPICL to SPISS Lag Time	<sup>t</sup> SStG	4			t <sub>cyc</sub>
SPISS to SPICL Lead Time	tSSLD	4	_	_	t <sub>cyc</sub>
Start Bit to First Clock Lead Time	<sup>t</sup> STL	1	_	_	t <sub>cyc</sub>
External Timer Input to Timer Change Time	<sup>t</sup> PCT	3		_	t <sub>cyc</sub>
Timer Change to Port B Toggle Time	t <sub>TPB</sub>	2			t <sub>cyc</sub>
INT2 to Timer A Load Time	tINTL	3	_		t <sub>cyc</sub>

#### A/D CONVERTER CHARACTERISTICS

 $(V_{CC} = +5.25 \text{ Vdc} \pm 0.5 \text{ Vdc}, V_{SS} = 0 \text{ Vdc}, T_A = T_I \text{ to } T_H, \text{ unless otherwise noted})$ 

Characteristic	Min	Тур	Max	Unit	Comments
Resolution	8	8	8	Bits	
Non-Linearity*	_	_	± 1/2	LSB	After removing zero-offset and full-scale errors
Quantizing Error		_	± 1/2	LSB	
Conversion Range VRH VRL	_ V <sub>SS</sub>	_	V <sub>CC</sub> 0.2	V	A/D accuracy may decrease proportionately as V <sub>RH</sub> -V <sub>RL</sub> is reduced below 4.0 V. The sum of V <sub>RH</sub> and V <sub>RL</sub> must not exceed V <sub>CC</sub>
Conversion Time	30	30	30	t <sub>cyc</sub>	Includes sampling time
Monotonicity	(II	nherent withi	in total error	)	
Sample Time	5	5	5	t <sub>cyc</sub>	
Sample/Hold Capacitance, Input	_	_	25	pF	
Analog Input Voltage	V <sub>RL</sub>	_	V <sub>RH</sub>	V	Transients on any analog lines are not allowed at any time during sampling or accuracy may be degraded

<sup>\*</sup> For  $V_{\mbox{\scriptsize RH}}\,{=}\,0.4$  V to 5.0 V and  $V_{\mbox{\scriptsize RL}}\,{=}\,0$  V.

#### PORT ELECTRICAL CHARACTERISTICS

( $V_{CC}$  = +5.25 Vdc  $\pm$  0.5 Vdc,  $V_{SS}$  = 0 Vdc,  $T_A$  =  $T_L$  to  $T_H$ , unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Port A	A with CMOS Drive	Enable			
Output Low Voltage, I <sub>Load</sub> = 1.6 mA	VOL	_	_	0.4	V
Output High Voltage, I <sub>Load</sub> = -100 μA	V <sub>OH</sub>	2.4	-	_	٧
Output High Voltage, I <sub>Load</sub> = -10 μA	VOH	V <sub>CC</sub> – 1.0	_	_	V
Input High Voltage, I <sub>Load</sub> = -300 μA (max.)	VIH	2.0	_	V <sub>CC</sub> + 0.7	V
Input Low Voltage, I <sub>Load</sub> = -500 μA (max.)	V <sub>IL</sub>	V <sub>SS</sub>	_	0.8	٧
Hi-Z State Input Current (Vin = 2.0 V to VCC)	liн .	_	_	- 300	μΑ
Hi-Z State Input Current (Vin = 0.4 V)	կլ	_	_	500	μΑ
	Port B				
Output Low Voltage, I <sub>Load</sub> = 3.2 mA	V <sub>OL</sub>	_	_	0.4	V
Output Low Voltage, I <sub>Load</sub> = 10 mA (Sink)	V <sub>OL</sub>	_	_	1.0	٧
Output High Voltage, I <sub>Load</sub> = -200 μA	Voн	2.4	8	_	V
Darlington Current Drive (Source)*, V <sub>O</sub> = 1.5 V	ЮН	- 1.0	_	- 10	mA
Input High Voltage	VIH	2.0	_	V <sub>CC</sub> + 0.7	V
Input Low Voltage	VIL	V <sub>SS</sub>	_	0.8	V
Hi-Z State Input Current	<sup>I</sup> TSI	_	<2	10	μΑ
Port C and F	ort A with CMOS	Drive Disabled			
Output Low Voltage, I <sub>Load</sub> = 1.6 mA	VOL	_	_	0.4	V
Output High Voltage, I <sub>Load</sub> = -100 μA	VoH	2.4	_	_	V
Input High Voltage	VIH	2.0		V <sub>CC</sub> + 0.7	V
Input Low Voltage	VIL	V <sub>SS</sub>		0.8	V
Hi-Z State Input Current	<sup>I</sup> TSI	_	<2	10	μΑ
Por	t D (Digital Inputs	Only)			
Input High Voltage	V <sub>IH</sub>	2.0	_	V <sub>CC</sub> + 0.7	V
Input Low Voltage	VIL	V <sub>SS</sub>		0.8	V
Input Current**	lin	_	<1	10	μΑ

<sup>\*</sup>Not applicable if programmed to open-drain state.

\*\*PD4/VRL — PD5/VRH:

The A/D conversion resistor (15 k\O typical) is connected internally between these two lines, impacting their use as digital inputs in some applications.

#### ORDERING INFORMATION

The following information is required when ordering a custom MCU. The information may be transmitted to Motorola in the following media:

MDOS, disk file

MS-DOS/PC-DOS disk file

EPROM(s) 2532, 2732, or two each: 2516/2716

To initiate a ROM pattern for the MCU, it is necessary to first contact the local field service office, a sales person, or a Motorola representative.

#### FLEXIBLE DISKS

Several types of flexible disks (MDOS<sup>®</sup> or MS<sup>®</sup>-DOS/PC-DOS disk file), programmed with the customer's program (positive logic sense for address and data), may be submitted for pattern generation. In either case, the diskette should be clearly labeled with the customer's name, date, project or product name, and the name of the file containing the pattern.

In addition to the program pattern, a file containing the program source code listing can be included. This data will be kept confidential and used to expedite the process in case of any difficulty with the pattern file.

#### **MDOS Disk File**

MDOS is Motorola's Disk Operating System available on the EXORciser® development system. The disk media submitted must be a single-side, single-density, 8-inch MDOS compatible floppy diskette. The diskette must contain the minimum set of MDOS system files in addition to the pattern file.

The .LO output of the M6805 cross assembler should be furnished. In addition, the file must be produced (using the ROLLOUT command) containing the absolute image of the M6805 memory. Include the entire memory image of both data and program space. All unused bytes, including those in the user space, must be set to zero.

#### MS-DOS/PC-DOS Disk File


MS-DOS is Microsoft's Disk Operating System. PC-DOS is IBM® Personal Computer (PC) Disk Operating System. Disk media submitted must be a standard density (360K), double-sided 5 1/4 inch compatible floppy diskette. The diskette must contain object file code in Motorola's Srecord format. The S-record format is a character-based object file format generated by M6805 cross assemblers and linkers on IBM PC style machines.

#### **EPROMs**

An MC68705S3, 2532, 2732, 2516 (2), or 2716 (2) type EPROM(s), programmed with the customer's program (positive logic sense for address and data), may be submitted for pattern generation. Since all program and data space information will fit on one MC68705S3/2532/2732 or two 2516/2716 type EPROM(s), the EPROM(s) must be programmed as described in the following paragraph.

For the 2532 or 2732, the ROM code should be located from \$080 to \$EFF and the interrupt vectors from \$FF8 to \$FFF. For the 2516s or 2716s, the ROM code should be located from \$080 to \$7FF in the first EPROM and from \$0 to \$6EF in the second EPROM. The interrupt vectors should be in the second EPROM from \$7F8 to \$7FF.

#### **EPROM MARKING**



xxx = CUSTOMER ID

#### **VERIFICATION MEDIA**

All original pattern media (EPROMs or floppy disk) are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked and the verification form should be completed, signed, and returned to Motorola. The signed verification form constitutes the contractual agreement for creation of the customer's mask. To aid in the verification process, Motorola will program *customer supplied* blank EPROM(s) or DOS disk from the data file used to create the custom mask.

#### **ROM VERIFICATION UNITS (RVUs)**

Ten MCUs containing the customer's ROM pattern will be sent for program verification. These units will have been made using the custom mask but are for the purpose of ROM verification only. For expediency, the MCUs are usually unmarked, packaged in ceramic, and tested with five volts and at room temperature. These RVUs are free with the minimum order quantity but are not production parts. These RVUs are not guaranteed by Motorola Quality Assurance.

#### **ORDERING INFORMATION**

The following table provides generic information pertaining to the package type, temperature, and MC order numbers for the MC6805S3.

**Table 5. Generic Information** 

Package Type	Temperature	Order Number			
Plastic (P Suffix)	0°C to 70°C - 40°C to +85°C - 40 to +105°C	MC6805S3P MC6805S3CP MC6805S3VP			

MDOS is a trademark of Motorola Inc.
MS is a trademark of Microsoft, Inc.
EXORciser is a registered trademark of Motorola Inc.
IBM is a registered trademark of International Business Machines Corporation.

#### MC6805S3

#### **MECHANICAL DATA**

#### PIN ASSIGNMENT

	г			1	
$v_{SS}$	þ	1 •	28	þ	NUM
PRESCALER1/PC0	þ	2	27	þ	EXTAL
PRESCALER2/PC1	þ	3	26	þ	XTAL
V <sub>STBY</sub> /AN4/INT2/PD6	þ	4	25	þ	INT1
V <sub>RH</sub> /PD5	þ	5	24	þ	$v_{DD}$
V <sub>RL</sub> /PD4	þ	6	23	þ	RESET
AN3/PD3	þ	7	22	þ	PA7
AN2/PD2	þ	8	21	þ	PA6
AN1/PD1	þ	9	20	þ	PA5
AN0/PD0	þ	10	19	þ	PA4
SPISS/PB0	þ	11	18	þ	PA3
SPICL/PB1	þ	12	17	þ	PA2
SPID/PB2	þ	13	16	þ	PA1
SPID/PB3	þ	14	15	þ	PA0

3

# Technical Summary

# 8-Bit Microcontroller Unit


The MC6805U2 (HMOS) Microcontroller Unit (MCU) is a member of the M6805 Family of microcontrollers. This low cost and high-speed MCU has parallel I/O capability with pins programmable as input or output. This publication contains condensed information on the MCU; for detailed information, refer to M6805 HMOS, M146805 CMOS Family User's Manual (M6805UM(AD2)) or contact your local Motorola sales office.

Refer to the block diagram for the hardware features and to the list below for additional features available on the MCU.

- Internal 8-Bit Timer with 7-Bit Prescaler
- On-Chip Oscillator
- Memory Mapped I/O
- Versatile Interrupt Handling
- True Bit Manipulation
- · Bit Test and Branch Instruction

- Vectored Interrupts
- 2048 Bytes of ROM
- 64 Bytes of RAM
- Self-Check Mode
- 24 Bidirectional I/O Lines

#### **BLOCK DIAGRAM**



This document contains information on a new product. Specifications and information herein are subject to change without notice.

#### SIGNAL DESCRIPTION

#### VCC AND VSS

Power is supplied to the microcontroller using these two pins. VCC is +5.25 volts (  $\pm\,0.5\Delta)$  power, and VSS is ground.

#### NUM

This pin is not for user applications and must be connected to Vss.

#### INT


This pin provides the capability for asynchronously applying an external interrupt to the MCU. Refer to **INTER-RUPTS** for more detailed information.

#### **EXTAL, XTAL**


These pins provide control input for the on-chip clock oscillator circuit. A crystal, a resistor/capacitor combination, or an external signal (depending upon selected manufacturing mask option) is connected to these pins to provide a system clock.


#### **RC Oscillator**


With this option, a resistor is connected to the oscillator pins as shown in Figure 1. The relationship between R and  $f_{OSC}$  is shown in Figure 2.



Piezoelectric ceramic resonators which have the equivalent specifications may be used instead of crystal oscillators. Follow ceramic resonator manufacturer's suggestions for C<sub>0</sub>, C<sub>1</sub>, and R<sub>S</sub> values.







NOTE: The recommended C<sub>L</sub> value with a 4.0 MHz crystal is 27 pF maximum, including system distributed capacitance. There is an internal capacitance of approximately 25 pF on the XTAL pin. For crystal frequencies other than 4 MHz, the total capacitance on each pin should be scaled as the inverse of the frequency ratio. For example, with a 2 MHz crystal, use approximately 50 pF on EXTAL and approximately 25 pF on XTAL. The exact value depends on the motional-arm parameters of the crystal used.

#### Crystal

The circuit shown in Figure 1 is recommended when using a crystal. Using an external CMOS oscillator is recommended when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minize output distortion and startup stabilization time. Refer to **ELECTRICAL SPECIFICATIONS** for VCC specifications.

#### **External Clock**

An external clock should be applied to the EXTAL input with the XTAL input connected to ground, as shown in Figure 1. This option may only be used with the crystal oscillator option selected in the mask option register.

#### TIMER

This pin is used as an external input to control the internal timer/counter circuitry. This pin also detects a higher voltage level used to initiate the self-test program.

#### RESE

This pin has a Schmitt trigger input and an on-chip pullup. The MCU can be reset by pulling RESET low.

# INPUT/OUTPUT LINES (PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7)

These 32 lines are arranged into four 8-bit ports (A, B, C, and D) Ports A, B, and C are programmable as either




Figure 1. Oscillator Connections




Figure 2. Typical Frequency vs Resistance for RC Oscillator Option Only

inputs or outputs under software control of the data direction registers. Port D is a fixed input port and not controlled by any data register. Port D bit 6 shares input signal INT2, which is used for external interrupts. Refer to **PROGRAMMING** for additional information.

#### **PROGRAMMING**

#### INPUT/OUTPUT PROGRAMMING

Ports A, B, and C are programmable as either input or output under software control of the corresponding write-only direction register (DDR). Port D lines are input only. The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic one for output and a logic zero for input. On reset, all the DDRs are initialized to a logic zero state to put the ports in the input mode. The port output registers are not initialized on reset and should be written to before setting the DDR bits.

When programmed as outputs, the latched output data is readable as input data regardless of the logic levels at the output pin due to output loading. The latched output data bit may always be written. Therefore, any write to a port writes all of its data bits, even though the port DDR

is set to input. This port write may be used to initialize the data registers and avoid undefined outputs. Care must be exercised when using read-modify-write instructions since the data read corresponds to the pin level if the DDR is an input (zero) and also to the latched output when the DDR is an output (one). Refer to Table 1 for I/O functions and to Figure 3 for typical port circuitry.

Table 1. I/O Pin Functions

Data Direction Register Bit	Direction Output Register Data		input To MCU		
1	0	0	0		
1	1	1	1		
0	X	Hi-Z*	Pin		

\*Port B and C are three-state ports. Port A has optional internal pullup devices to provide CMOS data drive capability.

#### **MEMORY**

The MCU is capable of addressing 4096 bytes of memory and I/O registers. The memory map is shown in Figure 4. The locations consist of user ROM, self-check ROM, user RAM, a miscellaneous register (MR), timer registers, and I/O. The interrupt and reset vectors are located from \$FFB to \$FFF.

The stack area is used during processing of an interrupt or subroutine call to save the CPU state. The stack pointer decrements during pushes and increments during pulls. Refer to **INTERRUPTS** for additional information.

#### NOTE

Using the stack area for data storage or temporary work locations requires care to prevent it from being overwritten due to stacking from an interrupt or subroutine call.





Figure 3. Typical Port I/O Circuitry and Register Configuration



<sup>\*</sup>Caution: Data direction registers (DDRs) are write-only; they read as \$FF


Figure 4. Memory Map

#### REGISTERS

The MCU contains the registers described in the following paragraphs.


#### **ACCUMULATOR (A)**

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.



#### INDEX REGISTER (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit value that may be added to an 8- or 16-bit immediate value to create an effective address. The index register may also be used as a temporary storage area.



#### PROGRAM COUNTER (PC)

The program counter is an 12-bit register that contains the address of the next byte to be fetched.



#### STACK POINTER (SP)

The stack pointer is a 12-bit register that contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set at location \$07F. The stack pointer is then decremented as data is pushed onto the stack and incremented as data is pulled from the stack.

The seven most-significant bits of the stack pointer are permanently set at 0000011. Subroutines and interrupts may be nested down to location \$061 (31 bytes maximum), which allows the programmer to use up to 15 levels of subroutine calls (less if interrupts are allowed).

11						5	4 0
0	0	0	0	0	1	1	SP

#### **CONDITION CODE REGISTER (CC)**

The condition code register is a 5-bit register in which four bits are used to indicate the results of the instruction just executed. These bits can be individually tested by a program, and specifications can be taken as a result of their state. Each bit is explained in the following paragraphs.



#### Half Carry (H)

This bit is set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

#### Interrupt (I)

When this bit is set, the timer and external interrupt is masked (disabled). If an external interrupt occurs while this bit is set, the interrupt is latched and is processed as soon as the interrupt bit is cleared.

#### Negative (N)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logic one).

#### Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

#### Carry/Borrow (C)

When set, this bit indicates that a carry or borrow out of the arithmetic logical unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, and during shifts and rotates.

#### **SELF-CHECK**

The self-check is initiated by connecting the MCU as shown in Figure 5 and then monitoring the output of port

C (bit 3) for an oscillation of approximately 7 Hz. The following test are executed automatically:

I/O — Functionally exercise I/O ports.

RAM — Walking bit test.

ROM — Exclusive OR with ODD "1s" parity result.

Timer — Functionally exercise timer.


Interrupts — Functionally exercise external and timer interrupts.

The RAM and ROM can be called by a user program. The timer test may be called if the timer input is the internal clock. Table 2 shows the status of the LEDs as a result of a failure. Port C is tested only once (just after reset). If port C fails, no lights will appear.

Table 2. Self-Check Error Patterns
LED Meanings

PC0	PC1	PC2	РС3	Remarks (1: LED ON; 0: LED OFF)					
1	0	1	0	Bad I/O					
0	0	1	0	Bad Timer					
1	1	0	0	Bad RAM					
0	1	0	0	Bad ROM					
1	0	0	0	Bad A/D					
0	l o	0	ا ا	Bad Interrupts or Request Flag					
	All Flashing			Good Device					

Anything else Bad Part, Bad Port C, etc.



This connection depends on clock oscillator user selectable mask option. Use jumper if the RC mask option is selected.
 For the MC6805R2/MC6805U2 pin 7 is not for user application and must be connected to V<sub>SS</sub>. For the MC6805R3/MC6805U3 pin 7 is not connected.

Figure 5. Self-Check Connections

#### RESETS

The MCU can be reset three ways: (1) by initial powerup, (2) by the external reset input (RESET), and (3) by an optional, internal, low-voltage detect circuit. The RESET input consists mainly of a Schmitt trigger that senses the RESET line logic level.

#### POWER-ON-RESET (POR)

An internal reset is generated on power-up that allows the internal clock generator to stabilize. The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drop in the power supply voltage. A delay of t<sub>RHL</sub> milliseconds is required before allowing the RESET input to go high. Connecting a capacitor to the RESET input (Figure 6) typically provides sufficient delay.

#### **EXTERNAL RESET INPUT**

The MCU is reset when a logic zero is applied to the RESET input for a period longer than one machine cycle (t<sub>CYC</sub>). Under this type of reset, the Schmitt trigger switches off at V<sub>IRES</sub> — to provide an internal reset voltage.

#### LOW-VOLTAGE INHIBIT (LVI)

The optional low-voltage detection circuit causes a reset of the MCU if the power supply voltage falls below a certain level (VLVI). The only requirement is that the VCC

must remain at or below the  $V_{LVI}$  threshold for one  $t_{CVC}$  minimum.

In typical applications, the V<sub>CC</sub> bus filter capacitor will eliminate negative-going voltage glitches of less than one t<sub>CyC</sub>. The output from the low-voltage detector is connected directly to the internal reset circuitry. It also forces the RESET pin low via a strong discharge device through a resistor. The internal reset is removed once the power supply voltage rises above a recovery level (V<sub>LVR</sub>) at which time a normal power-on reset occurs.

#### **INTERRUPTS**

The MCU can be interrupted four different ways: (1) through the external interrupt INT input pin, (2) with the internal timer interrupt request, (3) using the software interrupt instruction (SWI), or (4) the external port D bit 6 (INT2) input pin.

Interrupts cause the processor registers to be saved on the stack and the interrupt mask (I bit) set to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack after which normal processing resumes. The stacking order is shown in Figure 7.

Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted but are considered pending until the current instruction is complete.





Figure 6. RESET Configurations



<sup>\*</sup>For subroutine calls, only PCH and PCL are stacked

Figure 7. Interrupt Stacking Order

#### NOTE

The current instruction is considered to be the one already fetched and being operated on.

When the current instruction is complete, the processor checks all pending hardware interrupts and, if unmasked (I bit clear), proceeds with interrupt processing; otherwise, the next instruction is fetched and executed. Masked interrupts are latched for later interrupt service. If the timer interrupt status bit is cleared before unmasking the interrupt, then the interrupt is not latched.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed the same as any other instruction regardless of the setting of the I bit. Refer to Figure 8 for the reset and interrupt instruction processing sequence.

#### TIMER INTERRUPT

If the timer mask bit (TCR6) is cleared, each time the timer decrements to zero (transitions from \$01 to \$00) an

interrupt request is generated. The actual processor interrupt is generated only if the interrupt mask bit of the condition code register (CCR) is also cleared. When the interrupt is recognized, the current state of the machine is pushed onto the stack, and the I bit in the CCR is set, masking further interrupts until the present one is serviced. The contents of the timer interrupt vector, containing the location of the timer interrupt service routine, is then loaded into the program counter. At the end of the timer interrupt service routine, the software normally executes an RTI instruction which restores the machine state and starts executing the interrupted program.

#### EXTERNAL INTERRUPT

The external interrupt is internally synchronized and then latched on the falling edge of INT and INT2. Clearing the I bit enables the external interrupt. The INT2 interrupt has an interrupt request bit (bit 7) and a mask bit (bit 6) in the miscellaneous register (MR). The INT2 interrupt is inhibited when the mask bit is set. The INT2 is always read as a digital input on port D. The INT2 and timer




Figure 8. Reset and Interrupt Processing Flowchart

interrupt request bits, if set, cause the MCU to process and interrupt when the condition code I bit is clear. The following paragraphs describe two typical external interrupt circuits.

#### **Zero-Crossing Interrupt**

A sinusoidal input signal (f<sub>INT</sub> maximum) can be used to generate an external interrupt (see Figure 9a) for use as a zero-crossing detector (for negative transitions of the ac sinusoid). This type of circuit allows applications such as servicing time-of-day routines and engaging/disengaging ac power control devices. Off-chip, full-wave rectification provides an interrupt at every zero crossing of the ac signal and thereby provides a 2f clock.

#### **Digital-Signal Interrupt**

With this type of circuit (Figure 9b), the INT pin can be driven by a digital signal. The maximum frequency of a signal that can be recognized by the TIMER or INT pin logic is dependent on the parameter labeled tWL, tWH. Refer to TIMER for additional information.

#### SOFTWARE INTERRUPT (SWI)

The SWI is an executable instruction that is executed regardless of the state of the I bit in the CCR. If the I bit

is zero, SWI executes after the other interrupts. The SWI execution is similar to the hardware interrupts.

#### TIMER

The MCU consists of an 8-bit software programmable counter driven by a 7-bit prescaler. The timer source is made during manufacturing as a mask option. The 8-bit counter may be loaded under program control and is decremented toward zero. When the timer reaches zero, the timer interrupt request bit (bit 7) in the timer control register (TCR) is set. Refer to Figure 10 for timer block diagram.

The timer interrupt can be masked (disabled) by setting the timer interrupt mask bit (bit 6) in the TCR. When the I bit in the condition code register is cleared and TCR bit 6 is cleared, the processor receives the interrupt. The MCU responds to this interrupt by 1) saving the present CPU state on the stack, 2) fetching the timer interrupt vector, and 3) executing the interrupt routine. The timer interrupt request bit must be cleared by software. Refer to RESETS and INTERRUPTS for additional information.

The prescaler is a 7-bit divider which is used to extend the maximum length of the timer. To avoid truncation errors, the prescaler is cleared when TCR bit 3 is set to

#### (a) Zero-Crossing Interrupt (b) Digital-Signal Interrupt (Current TTI Input Limiting Level (fINT Max.) 3 MCU MCU Digital R≤1 MΩ Input ac Input ≥10 V<sub>acp-p</sub>

Figure 9. Typical Interrupt Circuits




Figure 10. Timer Block Diagram

a logic one; however, the TCR bit 3 always reads as a logic zero to ensure proper operation with read-modify-write instructions.

The timer continues to count past zero, falling from \$00 through \$FF, and continues the countdown. The counter can be read at any time by reading the timer data register (TDR). This allows a program to determine the length of time since a timer interrupt has occurred without disturbing the counting process. Three machine cycles are required for a change in state of the TIMER pin to decrement the timer prescaler.

Clock input to the timer can be from an external source or from the internal phase two signal. Clock source is one of the mask options. A prescaler mask option is also available to select a divide option of a power of two up to 128.

#### **TIMER CONTROL REGISTER (TCR) \$009**

This 8-bit register controls various functions such as timer interrupt request, timer interrupt inhibit, and prescaler clear signal. Bit 3 is write only.

7	6	5	4	3	2	1	0
TIR	TIM	1	1	PSC*	1	1	1
RESET:	1	U	U	U	U	U	U

#### TIR — Timer Interrupt Request

Used to indicate the timer interrupt when it is logic one

- 1 = Set when the timer data register changes to all
- 0=Cleared by external reset, power-on reset, or under program control

TIM — Timer Interrupt Mask

Used to inhibit the timer interrupt

- 1 = Interrupt inhibited
- 0 = Interrupt enabled

PSC — Prescaler Clear

Write only bit. Writing a one to this bit resets the prescaler to zero. A read of this location always indicates a zero.

Bits 5, 4, 2-0 - Not used.

#### **INSTRUCTION SET**

The MCU has a set of 59 basic instructions which can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type.

#### REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to the following list of instructions.

Function	Mnemonic
Load A from Memory	LDA
Load X from Memory	LDX
Store A in Memory	STA
Store X in Memory	STX
Add Memory to A	ADD
Add Memory and Carry to A	ADC
Subtract Memory	SUB
Subtract Memory from A with Borrow	SBC
AND Memory to A	AND
OR Memory with A	ORA
Exclusive OR Memory with A	EOR
Arithmetic Compare A with Memory	СМР
Arithmetic Compare X with Memory	CPX
Bit Test Memory with A (Logical Compare)	BIT
Jump Unconditional	JMP
Jump to Subroutine	JSR

#### READ-MODIFY-WRITE INSTRUCTIONS

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read-modify-write sequence since it does not modify the value. Refer to the following list of instructions.

Function	Mnemonic
Increment	INC
Decrement	DEC
Clear	CLR
Complement	сом
Negate (2's Complement)	NEG
Rotate Left Thru Carry	ROL
Rotate Right Thru Carry	ROR
Logical Shift Left	LSL
Logical Shift Right	LSR
Arithmetic Shift Right	ASR
Test for Negative or Zero	TST

#### **BRANCH INSTRUCTIONS**

This set of instructions branches if a particular condition is met; otherwise, no operation is performed. Branch instructions are two byte instructions. Refer to the following list for branch instructions.

Function	Mnemonic
Branch Always	BRA
Branch Never	BRN
Branch if Higher	BHI

- Continued -

Function	Mnemonic
Branch if Lower or Same	BLS
Branch if Carry Clear	BCC
(Branch if Higher or Same)	(BHS)
Branch if Carry Set	BCS
(Branch if Lower)	(BLO)
Branch if Not Equal	BNE
Branch if Equal	BEQ
Branch if Half Carry Clear	BHCC
Branch if Half Carry Set	BHCS
Branch if Plus	BPL
Branch if Minus	ВМІ
Branch if Interrupt Mask Bit is Clear	ВМС
Branch if Interrupt Mask Bit is Set	BMS
Branch if Interrupt Line is Low	BIL
Branch if Interrupt Line is High	ВІН
Branch to Subroutine	BSR

#### **BIT MANIPULATION INSTRUCTIONS**

The MCU is capable of setting or clearing any bit which resides in the first 256 bytes of the memory space, where all port registers, port DDRs, timer, timer control, and onchip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear and bit test, and branch functions are all implemented with a single instruction. For test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition code register. Refer to the following list for bit manipulation instructions.

Function	Mnemonic
Branch if Bit n is Set	BRSET n (n = 0 7)
Branch if Bit n is Clear	BRCLR n (n = 0 7)
Set Bit n	BSET n (n = 0 7)
Clear Bit n	BCLR n (n=07)

#### **CONTROL INSTRUCTIONS**

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to the following list for control instructions.

Function	Mnemonic
Transfer A to X	TAX
Transfer X to A	TXA
Set Carry Bit	SEC
Clear Carry Bit	CLC
Set Interrupt Mask Bit	SEI
Clear Interrupt Mask Bit	CLI

- Continued -

Function	Mnemonic
Software Interrupt	SWI
Return from Subroutine	RTS
Return from Interrupt	RTI
Reset Stack Pointer	RSP
No-Operation	NOP

#### OPCODE MAP SUMMARY

Table 3 is an opcode map for the instructions used on the MCU.

#### ADDRESSING MODES

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code for all situations. The various indexed addressing modes make it possible to locate data tables, code coversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single byte instructions, while the longest instructions (three bytes) permit accessing tables throughout memory. Short and long absolute addressing is also included. Two byte direct addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory.

The term "effective address" (EA) is used in describing the various addressing modes. Effective address is defined as the address from which the argument for an instruction is fetched or stored.

#### **IMMEDIATE**

In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants that do not change during program execution (e.g., a constant used to initialize a loop counter).

#### DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two-byte instruction.

#### **EXTENDED**

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode byte. Instructions with extended addressing mode are capable of referencing arguments anywhere in memory with a single three-byte instruction.

#### RELATIVE

The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte (the offset) following the opcode is added to the PC if, and only if, the branch conditions are true.




Table 3. Opcode Map

	Bit Mar	ipulation	Branch		Re	ad-Modify-V	Vrite		Cor	ntrol	Γ		Registe	r/Memory			
	BTB	BSC	REL	DIR	INH	INH	IX1	İX	INH	INH	IMM	DIR	EXT	IX2	IX1	IX.	1
Low Hi	0000	0001	2 0010	3 0011	4 0100	5 0101	6 0110	7 0111	1000	9 1001	A 1010	B 1011	1100	D 1101	1110	1111	Hi Low
0000	BRSETO BRSETO	BSET0 2 BSC	BRA 2 REL	6 NEG 2 DIR	NEG INH	4 NEG 1 INH	7 NEG 2 IX1	NEG IX	9 RTI 1 INH		SUB 2 IMM	SUB 2 DIR	SUB SEXT	SUB 3 IX2	SUB IX1	SUB IX	0000
1 0001	BRCLRO 3 BTB	BCLR0 BSC	BRN 2 REL						6 RTS 1 INH		2 CMP 2 IMM	CMP DIR	5 CMP 3 EXT	6 CMP 3 IX2	5 CMP	CMP IX	1 0001
2 0010	BRSET1	BSET1 2 BSC	4 BHI 2 REL								SBC IMM	SBC DIR	SBC SEXT	SBC IX2	SBC IX1	SBC	2 0010
3	BRCLR1 3 BTB	BCLR1 2 BSC	BLS REL	COM DIR	COMA	COMX	7 COM 2 IX1	6 COM	SWI		CPX 2 IMM	CPX 2 DIR	5 CPX 3 EXT	6 CPX 3 IX2	5 CPX	CPX	3 0011
4 0100	BRSET2 3 BTB	BSET2 BSC	BCC REL	6 LSR 2 DTR	LSRA 1 INH	LSRX 1 INH	7 LSR 2 IX1	6 LSR 1 IX			2 AND 2 3MM	4 AND 2 DIR	5 AND 3 EXT	6 AND 3 IX2	5 AND 2 IX1	4 AND	4 0100
5 0101	BRCLR2 3 BTB	BCLR2 BSC	BCS REL	·							BIT 2 IMM	BIT DIR	5 BIT 3 EXT	6 BIT 3 IX2	5 BIT 2 IX1	BIT IX	5 0101
6 0110	BRSET3	7 BSET3 2 BSC	BNE REL	6 ROR 2 DIR	RORA	RORX	7 ROR 2 IX1	6 ROR 1 IX			LDA 2 IMM	LDA DIR	5 LDA 3 EXT	6 LDA 3 IX2	5 LDA 2 IX1	LDA IX	6 0110
7	BRCLR3 3 BTB	BCLR3 BSC	BEQ REL	6 ASR 2 DIR	ASRA 1 INH	ASRX	7 ASR 2 IX1	6 ASR		Z TAX 1 INH		STA 2 DIR	STA SEXT	7 STA 3 IX2	STA IX1	STA	7 0111
8	BRSET4	7 BSET4 2 BSC	BHCC REL	6 LSL 2 DIR	LSLA 1 INH	LSLX 1 INH	7 LSL 2 IX1	6 LSL 1 IX		CLC 1 INH	EOR 1MM	EOR 2 DIR	5 EOR 3 EXT	6 EOR 3 IX2	5 EOR	EOR IX	8 1000
9	BRCLR4 3 BTB	BCLR4 BSC	BHCS REL	ROL 2 DIR	ROLA	ROLX 1 INH	7 ROL 2 IX1	ROL IX		SEC 1 INH	ADC 1MM	4 ADC 2 DIR	5 ADC 3 EXT	ADC 3 IX2	5 ADC	ADC IX	9
A 1010	BRSET5 3 BTB	7 BSET5 2 BSC	BPL REL	6 DEC 2 DIR	DECA	DECX 1 INH	DEC IX1	6 DEC 1 IX		CLI 1 INH	ORA 2 IMM	ORA.	ORA 3 EXT	ORA 3 IX2	ORA IX1	ORA	A 1010
B 1011	BRCLR5 3 BTB	BCLR5 BSC	4 BMI 2 REL							SEI 1 INH	2 ADD 2 IMM	4 ADD 2 DIR	5 ADD 3 EXT	ADD 3 IX2	5 ADD IX1	ADD IX	B 1011
C 1100	BRSET6 3 BTB	BSET6 BSC	BMC REL	6 INC 2 DIR	INCA I INH	INCX I INH	7 INC 2 IX1	6 INC 1 IX		RSP 1 INH		JMP 2 DIR	JMP 3 EXT	5 JMP 3 IX2	JMP 2 IX1	JMP 1 IX	C 1100
D 1101	BRCLR6 3 BTB	BCLR6 BSC	BMS REL	6 TST 2 DIR	TSTA 1 INH	TSTX	7 TST 2 IX1	TST IX		NOP 1 INH	B BSR 2 REL	JSR 2 DIR	B JSR 3 EXT	9 JSR 3 IX2	JSR 2 IX1	JSR 1 IX	D 1101
E 1110	BRSET7 3 BTB	7 BSET7 2 BSC	BIL 2 REL								LDX 2 IMM	LDX 2 DIR	5 LDX 3 EXT	6 LDX 3 IX2	LDX 2 IX1	LDX IX	E 1110
F 1111	BRCLR7 3 BTB	BCLR7 BSC	BIH 2 REL	6 CLR 2 DIR	CLRA	CLRX 1 INH	7 CLR	6 CLR		TXA 1 INH		STX 2 DIR	STX 3 EXT	STX 3 IX2	STX	STX IX	F 1111

#### Abbreviations for Address Modes

INH	Inherent
IMM	Immediate
DIR	Direct
EXT	Extended
REL	Relative
BSC	Bit Set/Clear
BTB	Bit Test and Branch
IX	Indexed (No Offset)
IX1	Indexed, 1 Byte (8-Bit) Offset
172	Indoved 2 Pute (16 Pit) Office

#### LEGEND



MC6805U2

Otherwise, control proceeds to the next instruction. The span of relative addressing is from -126 to +129 from the opcode address.

#### INDEX, NO OFFSET

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. This addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or i/O location.

#### INDEXED, 8-BIT OFFSET

In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the opcode. The addressing mode is useful for selecting the Kth element in an n element table. With this two-byte instruction, K would typically be in X with the address of the beginning of the table in the instruction. As such, tables may begin anywhere within the first 256 addressable locations and could extend as far as location 510 (\$1FE is the last location at which the instruction may begin).

#### **INDEXED, 16-BIT OFFSET**

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed, 8-bit offset except that this three-byte instruction allows tables to be anywhere in memory.

#### BIT SET/CLEAR

In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode. The byte following the opcode specifies the direct addressing of the byte to which the specified bit is to be set or cleared. Any read/write bit in the first 256 locations of memory, including I/O, can be selectively set or cleared with a single two-byte instruction.

#### CAUTION

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, and \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write functions, these functions cannot be used to set or clear A DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port be written using a single-store instruction.

#### BIT TEST AND BRANCH

The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit that is to be tested and its condition (set or clear) is included in the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte. The signed relative 8-bit offset in the third byte is added to the PC if the specified bit is set or cleared in the specified memory location. This single three-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branching is from  $-125\ {\rm to}\ +130\ {\rm from}\ the$  opcode address. The state of the tested bit is also transferred to the carry bit of the condition code register.

#### INHERENT

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator as well as the control instruction with no other arguments are included in this mode. These instructions are one byte long.

#### **ELECTRICAL SPECIFICATIONS**

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	V
Input Voltage Self-Check Mode (TIMER Pin Only)	V <sub>in</sub>	-0.3 to +7.0 -0.3 to +15.0	V
Operating Temperature Range MC6805U2 MC6805U2C MC6805U2V	Тд	T <sub>L</sub> to T <sub>H</sub> 0 to +70 -40 to +85 -40 to +105	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C
Junction Temperature Plastic PLCC Cerdip	TJ	150 150 175	°C

These device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. For proper operation it is recommended the Vin and Vout be constrained to the range VSS≤(Vin or Vout)≤VCC. Reliability of operation is enhanced if unused inputs except EXTAL are tied to an appropriate logic voltage level (e.g., either VSS or VCC).

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance	θЈΑ		°C/W
Plastic (P Suffix)		60	1
PLCC (FN Suffix)		100	
Cerdip (S Suffix)		60	

#### POWER CONSIDERATIONS

The average chip-junction temperature, T<sub>J</sub>, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \cdot \theta_{JA}) \tag{1}$$

where:

 $T_A$ = Ambient Temperature, °C

 $\theta$ JA = Package Thermal Resistance,

Junction-to-Ambient, °C/W

 $= P_{INT} + P_{PORT} \\ = I_{CC} \times V_{CC}, Watts - Chip Internal Power \\ = Port Power Dissipation,$  $P_D$ PINT

PPORT

Watts - User Determined

For most applications PPORT PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

(2)

 $P_D = K \div (T_J + 273^{\circ}C)$ Solving equations (1) and (2) for K gives:

 $K = P_D \cdot (T_A + 273^{\circ}C) + \theta_{JA} \cdot P_{D^2}$ 

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring PD (at equilibrium) for a known T $_{A}$ . Using this value of K, the values of P $_{D}$  and T $_{J}$  can be obtained by solving equations (1) and (2) iteratively for any value of T<sub>A</sub>.




Figure 11. TTL Equivalent Test Load (Port B)




Figure 13. TTL Equivalent Test Load (Ports A and C)




Figure 15. Ports A and C Logic Diagram




Figure 17. Typical Input Protection




Figure 12. CMOS Equivalent Test Load (Port A)




Figure 14. Open-Drain Equivalent Test Load (Port C)




Figure 16. Port B Logic Diagram




Figure 18. I/O Characteristic Measurement Circuit

 $\textbf{ELECTRICAL CHARACTERISTICS} \; (\text{V}_{CC} = +5.25 \; \text{Vdc} \; \pm 0.5 \; \text{Vdc}, \; \text{V}_{SS} = 0 \; \text{Vdc}, \; \text{T}_{A} = \text{T}_{L} \; \text{to} \; \text{T}_{H}, \; \text{unless otherwise noted})$ 

Characteristic	Symbol	Min	Тур	Max	Unit
Input High Voltage  RESET (4.75≤V <sub>CC</sub> ≤5.75)  (V <sub>CC</sub> <4.75)  INT (4.75≤V <sub>CC</sub> ≤5.75)  (V <sub>CC</sub> <4.75)  All Other (Except Timer)	ViH	4.0 V <sub>CC</sub> - 0.5 4.0 V <sub>CC</sub> - 0.5 2.0	- · · · · · · · · · · · · · · · · · · ·	Vcc Vcc Vcc Vcc Vcc	V
Input High Voltage Timer Timer Mode Self-Check Mode	Viн	2.0 9.0	 10.0	V <sub>CC</sub> +1.0	V
Input Low Voltage RESET INT All Other	V <sub>IL</sub>	Vss Vss Vss	- * -	0.8 1.5 0.8	V
Reset Hysteresis Voltages "Out of Reset" "Into Reset"	VIRES + VIRES -	2.1 0.8	_	4.0 2.0	V
INT Zero-Crossing Voltage, Through a Capacitor	VINT	2	_	4	V <sub>ac p-p</sub>
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	PINT	_	520 580	740 800	mW
Input Capacitance XTAL All Other	C <sub>in</sub>	_	25 10	_	pF
Low Voltage Recover	V <sub>LVR</sub>	_	_	4.75	٧
Low Voltage Inhibit	V <sub>LVI</sub>	2.75	3.75	4.70	٧
Input Current  TIMER ( $V_{in} = 0.4 \text{ V}$ )  INT ( $V_{in} = 2.4 \text{ V to V}_{CC}$ )  EXTAL ( $V_{in} = 2.4 \text{ V to V}_{CC}$ Crystal Option)  ( $V_{in} = 0.4 \text{ V Crystal Option}$ )  RESET ( $V_{in} = 0.8 \text{ V}$ )  (External Capacitor Charging Current)	lin IRES	   		20 50 10 - 1600 - 40	μА

<sup>\*</sup>Due to internal biasing, this input (when unused) floats to approximately 2.0 V.

### $\textbf{SWITCHING CHARACTERISTICS} \; (V_{CC} = \; +5.25 \; \text{Vdc} \; \pm 0.5 \; \text{Vdc}, \; V_{SS} = 0 \; \text{Vdc}, \; T_{A} = T_{L} \; \text{to} \; T_{H}, \; \text{unless otherwise noted})$

Characteristic	Symbol	Min	Тур	Max	Unit
Oscillator Frequency	fosc	0.4	_	4.2	MHz
Cycle Time (4/f <sub>OSC</sub> )	t <sub>cyc</sub>	0.95	_	10	μs
INT, INT2, and TIMER Pulse Width	tWL, tWH	t <sub>cyc</sub> + 250	_	_	ns
RESET Pulse Width	tRWL	t <sub>cyc</sub> + 250	_		ns
RESET Delay Time (External Cap = 1 μF)	tRHL		100	_	ms
INT Zero-Crossing Detection Input Frequency	fINT	0.03	_	1.0	kHz
External Clock input Duty Cycle (EXTAL)	_	40	50	60	%
Crystal Oscillator Start-Up Time	_	_	_	100	ms

#### MC6805U2

**PORT ELECTRICAL CHARACTERISTICS** ( $V_{CC} = +5.25 \text{ Vdc} \pm 0.5 \text{ Vdc}$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ , unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Port /	A with CMOS Drive	Enabled			
Output Low Voltage, ILoad = 1.6 mA	VOL	_	_	0.4	٧
Output High Voltage, I <sub>Load</sub> = -100 μA	Vон	2.4	_	_	V
Output High Voltage, I <sub>Load</sub> = -10 μA	VoH	V <sub>CC</sub> -1.0	_	_	٧
Input High Voltage, I <sub>Load</sub> = -300 μA (max.)	ViH	2.0		Vcc	V
Input Low Voltage, I <sub>Load</sub> = -500 μA (max.)	V <sub>IL</sub>	VSS	_	0.8	٧
Hi-Z State Input Current (Vin = 2.0 V to VCC)	IIH	_	_	- 300	μА
Hi-Z State Input Current (Vin = 0.4 V)	IιL		_	- 500	μΑ
	Port B				
Output Low Voltage, I <sub>Load</sub> =3.2 mA	V <sub>OL</sub>			0.4	٧
Output Low Voltage, ILoad = 10 mA (Sink)	V <sub>OL</sub>		_	1.0	V
Output High Voltage, I <sub>Load</sub> = -200 μA	V <sub>OH</sub>	2.4		_	V
Darlington Current Drive (Source), V <sub>O</sub> = 1.5 V	Юн	-1.0	_	10	mA
Input High Voltage	VIH	2.0	_	Vcc	V
Input Low Voltage	VIL	VSS	_	0.8	V
Hi-Z State Input Current	ITSI	_	<2	10	μΑ
Port (	C and Port A with T	TL Drive			
Output Low Voltage, ILoad = 1.6 mA	V <sub>OL</sub>	_	_	0.4	V
Output High Voltage, I <sub>Load</sub> = -100 μA	V <sub>OH</sub>	2.4		_	V
Input High Voltage	ViH	2.0	_	Vcc	V
Input Low Voltage	VIL	VSS		0.8	V
Hi-Z State Input Current	<sup> </sup> TSI		<2	10	μΑ
Po	ort C (Open-Drain O	ption)			
Input High Voltage	VIH	2.0		13.0	V
Input Low Voltage	V <sub>IL</sub>	V <sub>SS</sub>		0.8	V
Input Leakage Current (Vin = 13.0 V)	ILOD		<3	15	μΑ
Output Low Voltage I <sub>Load</sub> = 1.6 mA	V <sub>OL</sub>		_	0.4	V
Po	ort D (Digital Inputs	Only)			
Input High Voltage	VIH	2.0		Vcc	V
Input Low Voltage	V <sub>IL</sub>	V <sub>SS</sub>	_	0.8	V
Input Current	lin		<1	5	μА

#### ORDERING INFORMATION

The following information is required when ordering a custom MCU. The information may be transmitted to Motorola in the following media:

MDOS®, disk file

MS®-DOS/PC-DOS disk file

EPROM(s)MC68705R3, 2532, 2732, or two 2516/2716
To initiate a ROM pattern for the MCU, it is necessary to first contact the local field service office, a sales person, or Motorola representative.

#### FLEXIBLE DISKS

Several types of flexible disks (MDOS or MS-DOS/PC-DOS disk file), programmed with the customer program (positive logic sense for address and data), may be submitted for pattern generation. In either case, the diskette should be clearly labeled with the customers name, date, project or product name, and the name of the file containing the pattern.

In addition to the program pattern, a file containing the program source code listing can be included. This data will be kept confidential and used to speed up the process in case of any difficulty with the pattern file.

#### MDOS Disk File

MDOS is Motorla's Disk Operating System available on the EXORciser® development system. The disk media submitted must be a single-sided, single-density, 8-inch MDOS compatible floppy diskette. The diskette must contain the minimum set of MDOS system files in addition to the pattern file.

The .LO output of the M6805 cross assembler should be furnished. In addition, the file must be produced (using the ROLLOUT command) containing the absolute image of the M6805 memory. Include the entire memory image of both date and program space. All unused bytes, including those in the user space, must be set to zero.

#### MS-DOS/PC-DOS Disk File

MS-DOS is Microsoft's Disk Operating System. PC-DOS is IBM® Personal Computer (PC) Disk Operating System. Disk media submitted must be a standard density (360K) double-sided 5 1/4 inch compatible floppy diskette. The diskette must contain object file code in Motorola's S-record format. The S-record format is a character-based object file format generated by M6805 cross assemblers and linkers on IBM-PC style machines.

#### **EPROMs**

An MC68705R3, 2532, 2732, 2516 (2), or 2716 (2) type EPROM(s), programmed with the customer program (positive logic sense for address and data) may be submitted for pattern generation. Since all program and data space information will fit on one MC68705R3/2532/2732 or two 2516/2716 type EPROM(s), the EPROM(s) must be programmed as described in the following paragraph.

MDOS is a trademark of Motorola Inc.
MS-DOS is a trademark of Microsoft, Inc.
EXORciser is a registered trademark of Motorola Inc.
IBM is a registered trademark of International Business Machines Corporation.

For the 2532, 2732, or the MC68705R3, the ROM code should be located from \$080 to \$FF and \$7C0 to \$F37 and the interrupt vectors from \$FF8 to \$FFF. For the 2516's or 2716's, the ROM code should be located from \$080 to \$FF and \$7C0 to \$7FF in the first EPROM and from \$0 to \$737 in the second EPROM. The interrupt vectors should be in the second EPROM from \$7F8 to \$FFF.

#### EPROM MARKING







xxx = Customer ID

#### **VERIFICATION MEDIA**

All original pattern media (EPROMs or floppy disk) are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked and the verification form completed, signed, and returned to Motorola. The signed verification form constitutes the contractual agreement for creation of the customer mask. If desired, Motorola will program (customer supplied) blank EPROM(s) or DOS disk from the data file used to create the custom mask to aid in the verification process.

#### **ROM VERIFICATION UNITS (RVUs)**

Ten MCUs containing the customer's ROM pattern will be sent for program verification. These units will have been made using the custom mask but are for the purpose of ROM verification only. For expediency the MCUs are unmarked, packaged in ceramic, and tested at room temperature and five volts. These RVUs are free with the minimum order quantity but are not production parts. These RVUs are not guaranteed by Motorola Quality Assurance.

#### ORDERING INFORMATION

The following table provides generic information pertaining to the package type, temperature, and MC part numbers for the MC6805U2.


**Table 4. Generic Information** 

Package Type	Temperature	Part Number
PLCC	0°C to 70°C	MC6805U2FN
FN Suffix	-40°C to +85°C	MC6805U2CFN
Plastic	0°C to 70°C	MC6805U2P
P Suffix	-40°C to +85°C	MC6805U2CP
Cerdip	0°C to 70°C	MC6805U2S
S Suffix	-40°C to +85°C	MC6805U2CS


#### **MECHANICAL DATA**

#### **PIN ASSIGNMENTS**

#### **Dual-in-Line Package**



#### **PLCC Package**



## MC6805U3

# Technical Summary 8-Bit Microcontroller Unit


The MC6805U3 (HMOS) Microcontroller Unit (MCU) is a member of the MC6805 Family of microcomputers. This low cost and high-speed MCU has parallel I/O capability with pins programmable as input or output. This publication contains condensed information on the MCU; for detailed information, refer to M6805 HMOS, M146805 CMOS Family User's Manual (M6805UM(AD2)) or contact your local Motorola sales office.

Refer to the block diagram for the hardware features and to the list below for additional features available on the MCU.

- Internal 8-Bit Timer with 7-Bit Prescaler
- On-chip Oscillator
- Memory Mapped I/O
- Versatile Interrupt Handling
- True Bit Manipulation
- Bit Test and Branch Instruction

- Vectored Interrupts
- 3776 Bytes of ROM
- 112 Bytes of RAM
- Self-Check Mode
- 24 Bidirectional I/O Lines

#### **BLOCK DIAGRAM**



This document contains information on a new product. Specifications and information herein are subject to change without notice.

#### SIGNAL DESCRIPTION

#### VCC AND Vss

Power is supplied to the microcomputer using these two pins. V<sub>CC</sub> is +5.25 volts ( $\pm0.5\Delta$ ) power, and V<sub>SS</sub> is ground.

#### INT

This pin provides the capability for asynchronously applying an external interrupt to the MCU. Refer to **INTER-RUPTS** for more detailed information.

#### **EXTAL, XTAL**

These pins provide control input for the on-chip clock oscillator circuit. A crystal, a resistor/capacitor combination, or an external signal (depending upon user selected manufacturing mask option) is connected to these pins to provide a system clock.

#### **RC Oscillator**

With this option, a resistor is connected to the oscillator pins as shown in Figure 1. The relationship between R and  $f_{OSC}$  is shown in Figure 2.






Figure 2. Typical Frequency vs Resistance for RC Oscillator Option Only


#### Crystal

The circuit shown in Figure 1 is recommended when using a crystal. Using an external CMOS oscillator is recommended when crystals outside the specified ranges are to be used. The crystal and components should be



Piezoelectric ceramic resonators which have the equivalent specifications may be used instead of crystal oscillators. Follow ceramic resonator manufacturer's suggestions for C<sub>0</sub>, C<sub>1</sub>, and R<sub>S</sub> values.





NOTE: The recommended C<sub>L</sub> value with a 4.0 MHz crystal is 27 pF maximum, including system distributed capacitance. There is an internal capacitance of approximately 25 pF on the XTAL pin. For crystal frequencies other than 4 MHz, the total capacitance on each pin should be scaled as the inverse of the frequency ratio. For example, with a 2 MHz crystal, use approximately 50 pF on EXTAL and approximately 25 pF on XTAL. The exact value depends on the motional-arm parameters of the crystal used.

Figure 1. Oscillator Connections

mounted as close as possible to the input pins to minimize output distortion and startup stabilization time. Refer to **ELECTRICAL SPECIFICATIONS** for  $V_{\mbox{CC}}$  specifications.

#### **External Clock**

An external clock should be applied to the EXTAL input with the XTAL input connected to ground, as shown in Figure 1. This option may only be used with the crystal oscillator option selected in the mask option register. The tOXOV or tILCH specifications do not apply when using an external clock input.

#### TIMER

This pin is used as an external input to control the internal timer/counter circuitry. This pin also detects a higher voltage level used to initiate the self-test program.

#### RESET

This pin has a Schmitt trigger input and an on-chip pullup. The MCU can be reset by pulling RESET low.

# INPUT/OUTPUT LINES (PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7)

These 32 lines are arranged into four 8-bit ports (A, B, C, and D). Ports A, B, and C are programmable as either inputs or outputs under software control of the data direction registers. Port D bit 6 shares input signal INT2, which is used by external interrupts. Port D is a fixed input port and not controlled by any data register. Refer to **PROGRAMMING** for additional information.

#### **PROGRAMMING**

#### INPUT/OUTPUT PROGRAMMING

Ports A, B, and C are programmable as either input or output under software control of the corresponding data direction register (DDR). Port D lines are input only. The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic one for output and a logic zero for input. On reset, all the DDRs are initialized to a logic zero state to put the ports in the input mode. The port output registers are not initialized on reset and should be written to before setting the DDR bits.

When programmed as outputs, the latched output data is readable as input data regardless of the logic levels at the output pin due to output loading. The latched output data bit may always be written. Therefore, any write to a port writes all of its data bits, even though the port DDR is set to input. This port write may be used to initialize the data registers and avoid undefined outputs. Care must be exercised when using read-modify-write instructions since the data read corresponds to the pin level if the DDR is an input (zero) and, also, to the latched output when the DDR is an output (one). Refer to Table 1 for I/O functions and to Figure 3 for typical port circuitry.

Table 1. I/O Pin Functions

Data Direction Register Bit	Latched Output Data Bit	Output State	Input To MCU
1	0	0	0
1	1	1	1
0	X	Hi-Z**	. Pin

<sup>\*\*</sup>Ports B and C are three state ports. Port A has optional internal pullup devices to provide CMOS data drive capability.

#### **MEMORY**

The MCU is capable of addressing 4096 bytes of memory and I/O registers. The memory map is shown in Figure 4. The locations consist of user ROM, self-check ROM, user RAM, a miscellaneous control register (MR), timer





Figure 3. Typical Port I/o Circuitry and Register Configuration



<sup>\*</sup>Caution: Data direction registers (DDRs) are write-only; they read as \$FF

Figure 4. Memory Map

registers, and I/O. The interrupt and reset vectors are located from \$FF8 to \$FFF.

The stack area is used during processing of an interrupt or subroutine call to save the CPU state. The stack pointer decrements during pushes and increments during pulls. Refer to INTERRUPTS for additional information.

#### NOTE


Using the stack area for data storage or temporary work locations requires care to prevent it from being overwritten due to stacking from an interrupt or subroutine call.

#### REGISTERS

The MCU contains the registers described in the following paragraphs.

#### ACCUMULATOR (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.



#### INDEX REGISTER (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit value that may be added to an 8- or 16-bit immediate value to create an effective address. The index register may also be used as a temporary storage area.



#### PROGRAM COUNTER (PC)

The program counter is a 12-bit register that contains the address of the next byte to be fetched.



#### STACK POINTER (SP)

The stack pointer is a 12-bit register that contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set at location \$07F. The stack pointer is then decremented as data is pushed onto the stack and incremented as data is pulled from the stack.

The seven most-significant bits of the stack pointer are permanently set at 0000011. Subroutines and interrupts may be nested down to location \$061 (31 bytes maximum), which allows the programmer to use up to 15 levels of subroutine calls (less if interrupts are allowed).

11						5	4 0
0	0	0	0	0	1	1	SP

#### CONDITION CODE REGISTER (CC)

The condition code register is a 5-bit register in which four bits are used to indicate the results of the instruction just executed. These bits can be individually tested by a program, and specific actions can be taken as a result of their state. Each bit is explained in the following paragraphs.

4 0 H I N Z C

#### Half Carry (H)

This bit is set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

#### Interrupt (I)

When this bit is set, the timer and external interrupt is masked (disabled). If an external interrupt occurs while this bit is set, the interrupt is latched and is processed as soon as the interrupt bit is cleared.

#### Negative (N)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logic one).

#### Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

#### Carry/Borrow (C)

When set, this bit indicates that a carry or borrow out of the arithmetic logical unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, and during shifts and rotates.

#### **SELF CHECK**

The self check is initiated by connecting the MCU as shown in Figure 5 and then monitoring the output of port C (bit 3) for an oscillation of approximately 7 Hz. The following test are executed automatically:

I/O — Functionally exercise I/O ports:

RAM — Walking bit test;

ROM — Exclusive OR with ODD "1st" parity result;


Timer — Functionally exercise timer; and

Interrupts — Functionally exercise external and timer interrupts.

The RAM and ROM can be called by a user program. The Timer test may be called if the timer input is the internal clock. Table 2 shows the status of the LEDs as a result of a failure. Port C is tested only once (just after reset). If port C fails, no lights will appear.

#### RESETS

The MCU can be reset three ways: (1) by initial powerup, (2) by the external result input (RESET), and (3) by



<sup>\*</sup>This connection depends on clock oscillator user selectable mask option. Use jumper if the RC mask option is selected.

Figure 5. Self-Check Connections

Table 2. Self-Check Error Patterns
LED Meanings

PC0	PC1	PC2	PC3	Remarks (1:LED ON; 0:LED OFF)
1	0	1	0	Bad I/O
0	0	1	0	Bad Timer
1	1	0	0	Bad RAM
0	1	0	0	Bad ROM
1	0	0	0	Bad A/D
0	0	0	0	Bad Interrupt or Request Flag
	All Fla	ashing		Good Device

Anything else Bad Part, Bad Port C, etc.

an optional, internal, low-voltage detect circuit. The RESET input consists mainly of a Schmitt trigger that senses the line logic level.

#### POWER-ON-RESET (POR)

An internal reset is generated on power-up that allows the internal clock generator to stabilize. The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drop in the power supply voltage. A delay of  $t_{RHL}$  milliseconds is required before allowing the  $\overline{RESET}$  input to go high. Connecting a capacitor to the  $\overline{RESET}$  input (Figure 6) typically provides sufficient delay.

#### **EXTERNAL RESET INPUT**

The MCU is reset when a logic zero is applied to the  $\overline{\text{RESET}}$  input for a period longer than one machine cycle (t<sub>CyC</sub>). Under this type of reset, the Schmitt trigger switches off at V<sub>IRES</sub> — to provide an internal reset voltage.

#### LOW-VOLTAGE INHIBIT (LVI)

The optional low-voltage detection circuit causes a reset of the MCU if the power supply voltage falls below a certain level ( $V_{LVI}$ ). The only requirement is that the  $V_{CC}$  must remain at or below the  $V_{LVI}$  threshold for one  $t_{cyc}$  minimum.

In typical applications, the V<sub>CC</sub> bus filter capacitor will eliminate negative-going voltage glitches of less than one

t<sub>CyC</sub>. The output from the low-voltage detector is connected directly to the internal reset circuitry. It also forces the RESET pin low via a strong discharge device through a resistor. The internal reset is removed once the power supply voltage rises above a recovery level (V<sub>LVR</sub>) at which time a normal power-on reset occurs.

#### INTERRUPTS

The MCU can be interrupted four different ways: (1) through the external interrupt  $\overline{IRQ}$  input pin, (2) with the internal timer interrupt request, (3) using the software interrupt instruction (SWI), or (4) the external port D bit 6 ( $\overline{INT2}$ ) input pin.

Interrupts cause the processor registers to be saved on the stack and the interrupt mask (I bit) to be set preventing additional interrupts. The RTI instruction causes the register contents to be recovered from the stack, and then normal processing resumes. The stacking order is shown in Figure 7.

Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted but are considered pending until the current instruction is complete.

#### NOTE

The current instruction is considered to be the one already fetched and being operated on.





Figure 6. RESET Configuration



<sup>\*</sup>For subroutine calls, only PCH and PCL are stacked

Figure 7. Interrupt Stacking Order

When the current instruction is complete, the processor checks all pending hardware interrupts and, if unmasked (I bit clear), proceeds with interrupt processing; otherwise, the next instruction is fetched and executed. Masked interrupts are latched for later interrupt service. If the timer interrupt status bit is cleared before unmasking the interrupt, then the interrupt is not latched.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed the

same as any other instruction regardless of the setting of the I bit. Refer to Figure 8 for the reset and interrupt instruction processing sequence.

#### TIMER INTERRUPT

If the timer mask bit (TCR6) is cleared, then, each time the timer decrements to zero (transitions from \$01 to \$00), an interrupt request is generated. The actual processor interrupt is generated only if the interrupt mask bit of the condition code register (CCR) is also cleared. When the




Figure 8. Reset and Interrupt Processing Flowchart

interrupt is recognized, the current state of the machine is pushed onto the stack and the I bit in the CCR is set, masking further interrupts until the present one is serviced. The contents of the timer interrupt vector, containing the location of the timer interrupt service routine, is then loaded into the program counter. At the end of the timer interrupt service routine, the software normally executes an RTI instruction which restores the machine state and starts executing the interrupted program.

#### **EXTERNAL INTERRUPT**

The external interrupt is internally synchronized and then latched on the falling edge of INT and INT2. Clearing the I bit enables the external interrupt. The INT2 interrupt has an interrupt request bit (bit 7) and a mask bit (bit 6) in the miscellaneous register (MR). The  $\overline{\text{INT2}}$  interrupt is inhibited when the mask bit is set. The  $\overline{\text{INT2}}$  is always read as a digital input on port D. The  $\overline{\text{INT2}}$  and timer interrupt request bits, if set, cause the MCU to process and interrupt when the condition code I bit is clear. The following paragraphs describe two typical external interrupt circuits.

#### **Zero-Crossing Interrupt**

A sinusoidal input signal ( $f_{\text{INT}}$  maximum) can be used to generate an external interrupt (see Figure 9a) for use as a zero-crossing detector (for negative transitions of the ac sinusoid). This type of circuit allows applications

(a) Zero-Crossing Interrupt

such as servicing time-of-day routines and engaging/disengaging ac power control devices. Off-chip, full-wave rectification provides an interrupt at every zero crossing of the ac signal and, thereby, provides a 2f clock.

#### **Digital-Signal Interrupt**

With this type of circuit (Figure 9b), the  $\overline{\text{INT}}$  pin can be driven by a digital signal. The maximum frequency of a signal that can be recognized by the TIMER or  $\overline{\text{INT}}$  pin logic is dependent on the parameter labeled twL, twH. Refer to TIMER for additional information.

#### SOFTWARE INTERRUPT (SWI)

The SWI is an executable instruction that is executed regardless of the state of the I bit in the CCR. If the I bit is zero, SWI executes after the other interrupts. The SWI execution is similar to the hardware interrupts.


#### **TIMER**

The MCU consists of an 8-bit software programmable counter driven by a 7-bit software programmable prescaler. The various timer sources are made via the timer control register (TCR) and mask option register (MOR). The 8-bit counter may be loaded under program control and is decremented toward zero. When the timer reaches zero, the timer interrupt request bit (bit 7) in the timer control register (TCR) is set. Refer to Figure 10 for timer block diagram.

(b) Digital-Signal Interrupt

# ac | Current | Limiting) | R≤1 MΩ | ac Input | R | O.1-1.0 | μF | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU | MCU |

Figure 9. Typical Interrupt Circuits



NOTES:

- 1. The prescaler and 8-bit counter are clocked on the rising edge of the internal clock (phase two) or external input
- 2. The counter is written to during data strobe (DS) and counts down continuously.

Figure 10. Timer Block Diagram

The timer interrupt can be masked (disabled) by setting the timer interrupt mask bit (bit 6) in the TCR. When the I bit in the condition code register is cleared, the processor receives the interrupt. The MCU responds to this interrupt by (1) saving the present CPU state on the stack, (2) fetching the timer interrupt vector, and (3) executing the interrupt routine. The timer interrupt request bit must be cleared by software. Refer to **RESETS** and **INTER-RUPTS** for additional information.

The prescaler is a 7-bit divider which is used to extend the maximum length of the timer. To avoid truncation errors, the prescaler is cleared when TCR bit 3 is set to a logic one; however, the TCR bit 3 always reads as a logic zero to ensure proper operation with read-modify-write instructions.

The timer continues to count past zero, falling from \$00 through \$FF, and continues the countdown. The counter can be read at any time by reading the timer data register (TDR). This allows a program to determine the length of time since a timer interrupt has occurred without disturbing the counting process.

#### SOFTWARE CONTROLLED MODE

The timer prescaler input can be configured for three different operating modes plus a disable mode, depending on the value written to TCR control bits 4 and 5 (TCR4 and TCR5). The following paragraphs describe the different modes.

#### Timer Input Mode 1

When TCR4 and TCR5 are both programmed to zero, the timer input is from the internal clock (phase two) and the timer input pin is disabled. The internal clock mode can be used for periodic interrupt generation as well as a reference for frequency and event measurement. During the WAIT instruction, the internal clock to the timer continues to run at its normal rate.

#### **Timer Input Mode 2**

When TCR4=1 and TCR5=0, the internal clock and the timer input signals are ANDed to form the timer input. This mode can be used to measure external pulse widths. The active high, external pulse gates in the internal clock for the duration of the external pulse. The accuracy of the count is  $\pm\,1$ .

#### **Timer Input Mode 3**

When TCR4=0 and TCR5=1, no prescaler input frequency is applied to the prescaler and the timer is disabled.

#### Timer Input Mode 4

When TCR4 and TCR5 are both one, the timer input is from the external clock. The external clock can be used to count external events as well as to provide an external frequency for generating periodic interrupts.

#### **TIMER CONTROL REGISTER (TCR) \$009**

This is an 8-bit register that controls various functions such as configuring operation mode, setting ratio of the

prescaler, and generating timer interrupt request signal. Bit 3 is write only.

7 :	. 6	5	4	3 .	2	1	0
TCR7	TCR6	TCR5	TCR4	TCR3	TCR2	TCR1	TCR0
RESET:			,				
0	1	U	· U	U	U	U	U

TCR7 — Timer Interrupt Request

Used to indicate the timer interrupt when it is logic one

- 1 = Set when the timer data register changes to all zeros
- 0=Cleared by external reset, power-on reset, or under program control

TCR6 - Timer Interrupt Mask

Used to inhibit the timer interrupt

1 = Interrupt inhibited

0 = Interrupt enabled

TCR5 — External or Internal

Selects input clock source

1 = External clock selected

0 = Internal clock selected (f<sub>OSC</sub>/4)

TCR4 — TIMER External Enable

Used to enable external TIMER pin

1 = Enables external timer pin

0 = Disables external timer pin TCR3 — Prescaler Clear

Write only bit. Writing a one to this bit resets the prescaler to zero. A read of this location always indicates a zero.

TCR2, TCR1, TCR0 — Prescaler Select Bits

Decoded to select one of eight outputs of the prescaler

#### Prescaler

TCR2	TCR1	TCR0	Divide By
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

#### INSTRUCTION SET

The MCU has a set of 59 basic instructions which can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type.

#### REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and

jump to subroutine (JSR) instructions have no register operand. Refer to the following list of instructions.

	,
Function	Mnemonic
Load A from Memory	LDA
Load X from Memory	LDX
Store A in Memory	STA
Store X in Memory	STX
Add Memory to A	ADD
Add Memory and Carry to A	ADC
Subtract Memory	SUB
Subtract Memory from A with Borrow	SBC
AND Memory to A	AND
OR Memory with A	ORA
Exclusive OR Memory with A	EOR
Arithmetic Compare A with Memory	CMP
Arithmetic Compare X with Memory	CPX
Bit Test Memory with A (Logical Compare)	BIT
Jump Unconditional	JMP
Jump to Subroutine	JSR

#### **BRANCH INSTRUCTIONS**

This set of instructions branches if a particular condition is met; otherwise, no operation is performed. Branch instructions are two byte instructions. Refer to the following list for branch instructions.

Function	Mnemonic
Branch Always	BRA
Branch Never	BRN
Branch if Higher	BHI
Branch if Lower or Same	BLS
Branch if Carry Clear	BCC
(Branch if Higher or Same)	(BHS)
Branch if Carry Set	BCS
(Branch if Lower)	(BLO)
Branch if Not Equal	BNE
Branch if Equal	BEQ
Branch if Half Carry Clear	внсс
Branch if Half Carry Set	BHCS
Branch if Plus	BPL
Branch if Minus	ВМІ
Branch if Interrupt Mask Bit is Clear	вмс
Branch if Interrupt Mask Bit is Set	BMS
Branch if Interrupt Line is Low	BIL
Branch if Interrupt Line is High	BIH
Branch to Subroutine	BSR

#### READ-MODIFY-WRITE INSTRUCTIONS

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read-modify-write sequence since it does not modify the value. Refer to the following list of instructions.

Function	Mnemonic
Increment	INC
Decrement	DEC
Clear	CLR
Complement	сом
Negate (2's Complement)	NEG
Rotate Left Thru Carry	ROL
Rotate Right Thru Carry	ROR
Logical Shift Left	LSL
Logical Shift Right	LSR
Arithmetic Shift Right	ASR
Test for Negative or Zero	TST

#### CONTROL INSTRUCTIONS

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to the following list for control instructions.

Function	Mnemonic
Transfer A to X	TAX
Transfer X to A	TXA
Set Carry Bit	SEC
Clear Carry Bit	CLC
Set Interrupt Mask Bit	SEI
Clear Interrupt Mask Bit	CLI
Software Interrupt	SWI
Return from Subroutine	RTS
Return from Interrupt	RTI
Reset Stack Pointer	RSP
No-Operation	NOP

#### BIT MANIPULATION INSTRUCTIONS

The MCU is capable of setting or clearing any bit which resides in the first 256 bytes of the memory space where all port registers, port DDRs, timer, timer control, and onchip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear and bit test, and branch functions are all implemented with a single instruction. For test and branch instructions, the value of

the bit tested is also placed in the carry bit of the condition code register. Refer to the following list for bit manipulation instructions.

Function	Mnemonic					
Branch if Bit n is Set	BRSET n (n = 0 7)					
Branch if Bit n is Clear	BRCLR n (n = 0 7)					
Set Bit n	BSET n (n = 0 7)					
Clear Bit n	BCLR n (n = 0 7)					

#### **OPCODE MAP SUMMARY**

Table 3 is an opcode map for the instructions used on the MCU.

#### ADDRESSING MODES

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code for all situations. The various indexed addressing modes make it possible to locate data tables, code coversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single byte instructions while the longest instructions (three bytes) permit accessing tables throughout memory. Short and long absolute addressing is also included. Two-byte direct addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory.

The term "effective address" (EA) is used in describing the various addressing modes. Effective address is defined as the address from which the argument for an instruction is fetched or stored.

#### **IMMEDIATE**

In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants that do not change during program execution (e.g., a constant used to initialize a loop counter).

#### DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two-byte instruction.

#### **EXTENDED**

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode byte. Instructions with extended addressing mode are capable of referencing arguments anywhere in memory with a single three-byte instruction.

#### RELATIVE

The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte (the offset) following the opcode is added

to the PC if, and only if, the branch conditions are true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from -126 to +129 from the opcode address.

#### INDEX, NO OFFSET

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. This addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location.

#### INDEXED, 8-BIT OFFSET

In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the opcode. The addressing mode is useful for selecting the Kth element in an n element table. With this two-byte instruction, K would typically be in X with the address of the beginning of the table in the instruction. As such, tables may begin anywhere within the first 256 addressable locations and could extend as far as location 510 (\$1FE is the last location at which the instruction may begin).

#### INDEXED, 16-BIT OFFSET

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed, 8-bit offset except that this three-byte instruction allows tables to be anywhere in memory.

#### BIT SET/CLEAR

In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode. The byte following the opcode specifies the direct addressing of the byte to which the specified bit is to be set or cleared. Any read/write bit in the first 256 locations of memory, including I/O, can be selectively set or cleared with a single two-byte instruction.

#### CAUTION

The corresponding DDRs for ports A, B, and C are write only registers (registers at \$004, \$005, and \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write functions, these instructions cannot be used to set or clear a DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port be written using a single-store instruction.

#### **BIT TEST AND BRANCH**

The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit to be tested, and its condition (set or clear), is included in the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte.

Table 3. Opcode Map

	Bit Manipulation		Branch	Read-Modify-Write					Cor	Control Register/Memory							
	BTB	BSC	REL	DIR	INH	INH	IX1	ΙX	INH	INH	IMM	DIR	EXT	IX2 D	IX1	IX.	
Low	0000	1 0001	2 0010	3 0011	0100	5 0101	6 0110	7 0111	8 1000	9 1001	A 1010	B 1011	C 1100	1101	1110	1111	Hi Low
0000	BRSETO 3 BTB	BSET0 2 BSC	BRA REL	6 NEG 2 DIR	NEG 1 INH	4 NEG 1 INH	7 NEG 2 IX1	NEG IX	9 RTI 1 iNH		SUB 2 IMM	SUB 2 DIR	SUB SEXT	SUB	SUB 2 IX1	SUB IX	, ooo
1 0001	BRCLRO 3 BTB	BCLR0 BSC	BRN 2 REL						6 RTS 1_ INH		CMP 2 IMM	CMP 2 DIR	5 CMP 3 EXT	6 CMP 3 IX2	5 CMP 2 IX1	CMP IX	1 0001
2 0010	BRSET1 3 BTB	7 BSET1 2 BSC	4 BHI 2 REL								SBC 1MM	SBC 2 DIR	SBC 3 EXT	SBC 3 IX2	SBC IX1	SBC IX	2 0010
3 0011	BRCLR1 3 BTB	BCLR1 BSC	BLS REL	COM DIR	COMA	COMX	7 COM 2 IX1	6 COM	SWI SWI		CPX 2 IMM	CPX 2 DIR	5 CPX 3 EXT	6 CPX 3 IX2	5 CPX 2 IX1	CPX	3 0011
4 0100	BRSET2 3 BTB	BSET2 BSC	BCC REL	6 LSR 2 DTR	LSRA 1 INH	4 LSRX I INH	7 LSR 2 IX1	6 LSR 1 IX			2 AND 2 IMM	AND 2 DIFE	5 AND 3 EXT	6 AND 3 IX2	5 AND 2 IX1	AND IX	4 0100
5 0101	BRCLR2 3 BTB	BCLR2 BSC	BCS REL								BIT 2 IMM	BIT 2 DIR	BIT 3 EXT	6 BIT 3 IX2	5 BIT 2 IX1	BIT IX	5 0101
6 0110	BRSET3 3 BTB	BSET3 BSC	BNE REL	6 ROR 2 DIR	RORA 1 INH	4 RORX	7 ROR 2 IX1	6 ROR 1 IX			LDA 2 IMM	LDA 2 DiR	5 LDA 3 EXT	6 LDA 3 IX2	5 LDA 2 IX1	LDA	6 0110
7 0111	BRCLR3 3 BTB	BCLR3 BSC	BEQ REL	6 ASR 2 DIR	ASRA 1 INH	ASRX 1 INH	7 ASR 2 ix1	6 ASR 1 x		Z TAX		STA 2 DIR	STA 3 EXT	7 STA 3 IX2	STA IX1	STA	7 0111
	BRSET4 3 BTB	7 BSET4 2 BSC	BHCC 2 REL	6 LSL 2 DIR	4 LSLA 1 INH	4 LSLX 1 INH	7 LSL 2 IX1	6 LSL		CLC 1 INH	EOR 1MM	EOR 2 DIR	5 EOR 3 EXT	6 EOP 3 IX2	5 EOR 2 IX1	EOR IX	8 1000
9 1001	BRCLR4 3 BTB	BCLR4 BSC	BHCS 2 REL	6 ROL 2 DIR	ROLA 1 INH	4 ROLX	7 ROL 2 IX1	6 ROL IX		SEC INH	ADC 1MM	ADC 2 DIR		6 ADC 3 IX2	5 ADC	ADC IX	9 1001
A 1010	BRSET5 3 BTB	7 BSET5 2 BSC	BPL 2 REL	DEC DIR	DECA 1 INH	DECX 1 INH	7 DEC 2 IX1	DEC ix		CLI 1 INH	ORA 2 IMM	ORA 2 DIR	ORA 3 EXT	ORA 3 IX2	ORA 2 IX1	ORA IX	A 1010
B 1011	BRCLR5 3 BTB	BCLR5 2 BSC	BMI 2 REL				_			SEI 1 INH	2 ADD 2 IMM	ADD 2 DIR	5 ADD 3 EXT	ADD 3 IX2	5 ADD 1X1	ADD IX	B 1011
C 1100	BRSET6 3 BTB	BSET6 BSC	BMC 2 REL	6 INC 2 DIR	INCA I INH	INCX 1 INH	7 INC 2 IX1	6 INC 1 IX		RSP 1 INH		JMP 2 DIR	JMP 3 EXT	5 JMP 3 IX2	4 JMP 2 IX1	JMP 1 IX	C 1100
D 1101	BRCLR6 3 BTB	BCLR6 2 BSC	BMS REL	TST 2 DIR	TSTA 1 INH	TSTX 1 INH	7 TST 2 ix1	f TST		NOP NOP	BSR 2 REL	JSR 2 DIR	B JSR 3 EXT	9 JSR 3 IX2	JSR 2 IX1	JSR IX	D 1101
E 1110	BRSET7 3 BIB	BSET7 2 BSC	BIL 2 REL								2 LDX 2 IMM	LDX 2 DIR	5 LDX 3 ExT	6 LDX 3 IX2	LDX 2 IX1	LDX	E 1110
F 1111	BRCLR7	BCLR7	BIH 2 REL	6 CLR 2 DIR	CLRA	CLRX 1 INH	7 ČLR 2 IX1	CLR IX		2 TXA 1 INH		STX 2 DIR	6 STX 3 EXT	7 STX 3 IX2	STX	STX	F 1111

#### Abbreviations for Address Modes

INH Inherent IMM Immediate DIR Direct EXT Extended REL Relative BSC Bit Set/Clear BTB Bit Test and Branch iΧ Indexed (No Offset)

IX1 Indexed, 1 Byte (8-Bit) Offset IX2 Indexed, 2 Byte (16-Bit) Offset

LEGEND Opcode in Hexadecimal F 1111 → SUB # of Cycles -Opcode in Binary 0000 Mnemonic -Bytes - Address Mode



The signed relative 8-bit offset in the third byte is added to the PC if the specified bit is set or cleared in the specified memory location. This single three-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branching is from -125 to +130 from the opcode address. The state of the tested bit is also transferred to the carry bit of the condition code register.

#### INHERENT

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator as well as the control instruction with no other arguments are included in this mode. These instructions are one byte long.

#### **ELECTRICAL SPECIFICATIONS**

#### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3  to  +7.0	V
Input Voltage Self-Check Mode (TIMER Pin Only)	V <sub>in</sub>	-0.3  to  +7.0 -0.3  to  +15.0	V
Operating Temperature Range MC6805U3 MC6805U3C MC6805U3V	ТА	T <sub>L</sub> to T <sub>H</sub> 0 to 70 - 40 to +85 - 40 to +105	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C
Junction Temperature Plastic PLCC Cerdip	Tj	150 150 175	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. For proper operation, it is recommended the Vin and Vout be constrained to the range  $V_{SS} \le (V_{in} \text{ or } V_{out}) \le V_{CC}$ . Reliability of operation is enhanced if unused inputs except EXTAL are tied to an appropriate logic voltage level (e.g., either VSS or VCC).

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance	θJΑ		°C/W
Plastic (P Suffix)		60	
PLCC (FN Suffix)		100	
Cerdip (S Suffix)		60	

#### POWER CONSIDERATIONS

The average chip-junction temperature, T<sub>J</sub>, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \cdot \theta_{JA}) \tag{1}$$

where:

= Ambient Temperature, °C

 $T_A$  $\theta_{\text{JA}}$ 

= Package Thermal Resistance, Junction-to-Ambient, °C/W

 $P_{\mathsf{D}}$ 

 $= P_{INT} + P_{PORT} \\ = I_{CC} \times V_{CC}, Watts - Chip Internal Power$ PINT

= Port Power Dissipation,

Watts - User Determined

For most applications PPORT<PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

$$P_D = K \div (T_J + 273^{\circ}C)$$
 (2)  
Solving equations (1) and (2) for K gives:

$$K = P_D \cdot (T_A + 273^{\circ}C) + \theta_J A \cdot P_D^2$$

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring PD (at equilibrium) for a known TA. Using this value of K, the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of  $T_A$ .

**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = +5.25 \text{ Vdc} \pm 0.5 \text{ Vdc}$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L \text{ to } T_H$ , unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Input High Voltage RESET (4.75 $\leq$ V <sub>CC</sub> $\leq$ 5.75) V <sub>CC</sub> $<$ 4.75) INT (4.75 $\leq$ V <sub>CC</sub> $\leq$ 5.75) (V <sub>CC</sub> $<$ 4.75) (V <sub>CC</sub> $<$ 4.75) (All Other (Except Timer)	ViH	4.0 V <sub>CC</sub> - 0.5 4.0 V <sub>CC</sub> - 0.5 2.0	 * *	Vcc Vcc Vcc Vcc Vcc	V
Input High Voltage Timer Timer Mode Self-Check Mode	V <sub>IH</sub>	2.0 9.0	 10.0	V <sub>CC</sub> + 1.0 15.0	V
Input Low Voltage RESET INT All Other	ViL	V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub>	*	0.8 1.5 0.8	V
RESET Hysteresis Voltages "Out of Reset" "Into Reset"	VIRES + VIRES -	2.1 0.8	_	4.0 2.0	V
INT Zero-Crossing Voltage, Through a Capacitor	VINT	2	_	4	V <sub>ac p-p</sub>
$\label{eq:continuous} Internal \mbox{ Power Dissipation } \mbox{$-$(No Port Loading, $T_A=0^\circ$C $V_{CC}=5.75$ V for Steady-State Operation)} \mbox{ $T_A=-40^\circ$C $}$	PINT	_	520 580	740 800	mW
Input Capacitance XTAL All Other	C <sub>in</sub>		25 10	_	pF
Low Voltage Recover	V <sub>LVR</sub>	_	_	4.75	V
Low Voltage Inhibit	V <sub>LVI</sub>	2.75	3.75	4.70	V
Input Current $ \begin{array}{l} \text{TIMER (V_{in}=0.4)} \\ \hline \text{INT (V_{in}=2.4 \ V to \ V_{CC})} \\ \hline \text{EXTAL (V_{in}=2.4 \ V to \ V_{CC} \ Crystal \ Option)} \\ \hline \text{(V_{in}=0.4 \ V \ Crystal \ Option)} \\ \hline \hline \text{RESET (V_{in}=0.8 \ V)} \\ \hline \text{(External \ Capacitor \ Charging \ Current)} \end{array} $	l <sub>in</sub>	_ _ _ _ _ -4.0	 20   	20 50 10 - 1600 - 40	. μ <b>Α</b>

<sup>\*</sup>Due to internal biasing this input (when unused) floats to approximately 2.0 V.

# **SWITCHING CHARACTERISTICS** ( $V_{CC} = +5.25 \text{ Vdc} \pm 0.5 \text{ Vdc}$ , $V_{SS} = 0 \text{ Vdc}$ , $T_A = T_L \text{ to } T_H)$

Symbol	Min	-		
	141111	Тур	Max	Unit
fosc	0.4	_	4.2	MHz
t <sub>cyc</sub>	0.95	-	10	μs
twL, twH	t <sub>cyc</sub> + 250	_	_	ns
tRWL	t <sub>cyc</sub> + 250	_	_	ns
tRHL	_	100	_	ms
fINT	0.03	_	1.0	kHz
_	40	50	60	%
_	_	_	100	ms
	t <sub>CYC</sub> t <sub>WL</sub> , t <sub>WH</sub> t <sub>RWL</sub>	t <sub>CyC</sub> 0.95  t <sub>WL</sub> , t <sub>WH</sub> t <sub>CyC</sub> + 250  t <sub>RWL</sub> t <sub>CyC</sub> + 250  t <sub>RHL</sub> - 0.03	t <sub>CyC</sub> 0.95 —  t <sub>WL</sub> , t <sub>WH</sub> t <sub>CyC</sub> + 250 —  t <sub>RWL</sub> t <sub>CyC</sub> + 250 —  t <sub>RHL</sub> — 100  f <sub>INT</sub> 0.03 —	t <sub>CYC</sub> 0.95         —         10           tWL tWH         t <sub>CYC</sub> + 250         —         —           tRWL         t <sub>CYC</sub> + 250         —         —           tRHL         —         100         —           fINT         0.03         —         1.0           —         40         50         60

# $\textbf{PORT ELECTRICAL CHARACTERISTICS} \; (\text{V}_{CC} = +5.25 \; \text{Vdc} \; \pm 0.5 \; \text{Vdc}, \; \text{V}_{SS} = 0 \; \text{Vdc}, \; \text{T}_{A} = \text{T}_{L} \; \text{to} \; \text{T}_{H}, \; \text{unless otherwise noted})$

Characteristic	Symbol	Min	Тур	Max	Unit
Port A	with CMOS Drive	Enabled			
Output Low Voltage, I <sub>Load</sub> = 1.6 mA	V <sub>OL</sub>	_	_	0.4	٧
Output High Voltage, I <sub>Load</sub> = -100 μA	VoH	2.4	_	_	V
Output High Voltage, $I_{Load} = -10 \mu A$	Voн	V <sub>CC</sub> -1.0		_	٧
Input High Voltage, I <sub>Load</sub> = -300 μA (max.)	VIH	2.0	_	VCC	V
Input Low Voltage, I <sub>Load</sub> = -500 μA (max.)	VIL	VSS	_	0.8	٧
Hi-Z State Input Current (Vin = 2.0 V to VCC)	ин	_	_	- 300	μΑ
Hi-Z State Input Current (Vin=0.4 V)	IIL	_		- 500	μΑ
	Port B				
Output Low Voltage, I <sub>Load</sub> = 3.2 mA	V <sub>OL</sub>	_	_	0.4	V
Output Low Voltage, I <sub>Load</sub> = 10 mA (Sink)	V <sub>OL</sub>	_	_	1.0	V
Output High Voltage, $I_{Load} = -200 \mu A$	Voн	2.4		_	V
Darlington Current Drive (Source), V <sub>O</sub> = 1.5 V	loн	-1.0	_	-10	mA
Input High Voltage	VIH	2.0	_	Vcc	٧
Input Low Voltage	V <sub>IL</sub>	V <sub>SS</sub>	_	0.8	V
Hi-Z State Input Current	<sup>I</sup> TSI	_	<2	10	μА
Port C	and Port A with	TL Drive			
Output Low Voltage, I <sub>Load</sub> = 1.6 mA	V <sub>OL</sub>	_	_	0.4	. V
Output High Voltage, $I_{Load} = -100 \mu A$	V <sub>OH</sub>	2.4			V
Input High Voltage	ViH	2.0	_	VCC	V
Input Low Voltage	V <sub>IL</sub>	V <sub>SS</sub>	_	0.8	V
Hi-Z State Input Current	I <sub>TSI</sub>	_	<2	10	μΑ
Poi	rt C (Open-Drain O	ption)			
Input High Voltage PC0-PC6	V <sub>IH</sub>	2.0		13.0	V
Input High Voltage PC7	V <sub>IH</sub>	2.0		VCC	V
Input Low Voltage	VIL	V <sub>SS</sub>	_	0.8	V
Input Leakage Current (Vin = 13.0 V)	ILOD		<3	15	μΑ
Output Low Voltage I <sub>Load</sub> = 1.6 mA	VOL		_	0.4	V
Por	rt D (Digital Inputs	Only)			
Input High Voltage	V <sub>IH</sub>	2.0	_	Vcc	V
Input Low Voltage	V <sub>IL</sub>	V <sub>SS</sub>	_	8.0	V
Input Current	lin	_	<1	5	μА




Figure 11. TTL Equivalent Test Load (Port B)




Figure 13. TTL Equivalent Test Load (Ports A and C)




Figure 15. Ports A and C Logic Diagram




Figure 17. Typical Input Protection




Figure 12. CMOS Equivalent Test Load (Port A)




Figure 14. Open-Drain Equivalent Test Load (Port C)




Figure 16. Port B Logic Diagram




Figure 18. I/O Characteristic Measurement Circuit

#### ORDERING INFORMATION

The following information is required when ordering a custom MCU. The information may be transmitted to Motorola in the following media:

MDOS, disk file

MS-DOS/PC-DOS disk file

EPROM(s) MC68705U3, 2532, 2732, or two 2516/2716 To initiate a ROM pattern for the MCU, it is necessary to first contact the local field service office, a sales person, or a Motorola representative.

#### **FLEXIBLE DISKS**

Several types of flexible disks (MDOS® or MS®-DOS/PC-DOS disk file), programmed with the customer's program (positive logic sense for address and data), may be submitted for pattern generation. In either case, the diskette should be clearly labeled with the customer's name, date, project or product name, and the name of the file containing the pattern.

In addition to the program pattern, a file containing the program source code listing can be included. This data will be kept confidential and used to expedite the process in case of any difficulty with the pattern file.

#### **MDOS Disk File**

MDOS is Motorola's Disk Operating System available on the EXORciser® development system. The disk media submitted must be a single-side, single-density, 8-inch MDOS compatible floppy diskette. The diskette must contain the minimum set of MDOS system files in addition to the pattern file.

The .LO output of the M6805 cross assembler should be furnished. In addition, the file must be produced (using the ROLLOUT command) containing the absolute image of the M6805 memory. Include the entire memory image of both data and program space. All unused bytes, including those in the user space, must be set to zero.

#### MS-DOS/PC-DOS Disk File

MS-DOS is Microsoft's Disk Operating System. PC-DOS is IBM® Personal Computer (PC) Disk Operating System. Disk media submitted must be a standard density (360K) double-sided 5 1/4 inch compatible floppy diskette. The diskette must contain object file code in Motorola's Srecord format. The S-record format is a character-based object file format generated by M6805 cross assemblers and linkers on IBM PC style machines.

#### **EPROMs**

A MC68705U3, 2532, 2732, 2516 (2), or 2716 (2) type EPROM(s), programmed with the customer's program (positive logic sense for address and data) may be submitted for pattern generation. Since all program and data space information will fit on one MC68705U3/2532/2732 or two 2516/2716 type EPROM(s), the EPROM(s) must be programmed as described in the following paragraph.

MDOS is a trademark of Motorola Inc.

MS is a trademark of Microsoft, Inc.

EXORciser is a registered trademark of Motorola Inc.

IBM is a registered trademark of International Business Machines Corporation.

For the 2532, 2732, or MC68705U3, the ROM code should be located from \$080 to \$F37 and the interrupt vectors from \$FF8 to \$FFF. For the 2516s or 2716s, the ROM code should be located from \$080 to \$7FF in the first EPROM and from \$0 to \$737 in the second EPROM. The interrupt vectors should be in the second EPROM from \$7F8 to \$7FF.

#### **EPROM MARKING**







xxx = Customer ID

#### VERIFICATION MEDIA

All original pattern media (EPROMs or floppy disk) are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked and the verification form should be completed, signed, and returned to Motorola. The signed verification form constitutes the contractual agreement for creation of the customer's mask. To aid in the verification process, Motorola will program *customer supplied* blank EPROM(s) or DOS disk from the data file used to create the custom mask.

#### **ROM VERIFICATION UNITS (RVUs)**

Ten MCUs containing the customer's ROM pattern will be sent for program verification. These units will have been made using the custom mask but are for the purpose of ROM verification only. For expediency, the MCUs are usually unmarked, packaged in ceramic, and tested at room temperature and at five volts. These RVUs are free with the minimum order quantity but are not production parts. These RVUs are not guaranteed by Motorola Quality Assurance.

#### ORDERING INFORMATION

The following table provides generic information pertaining to the package type, temperature, and MC order numbers for the MC6805U3.


Table 5. Generic Information

Package Type	Temperature	Order Number
Plastic	0°C to 70°C	MC6805U3P
(P Suffix)	-40°C to +85°C	MC6805U3CP
Cerdip	0°C to 70°C	MC6805U3S
S Suffix	-40°C to +85°C	MC6805U3CS
PLCC	0°C to 70°C	MC6805U3FN
FN Suffix	-40°C to +85°C	MC6805U3CFN


# **MECHANICAL DATA**

# **PIN ASSIGNMENTS**

# **Dual-in-Line Package**



# **PLCC Package**



# Technical Summary

# 8-Bit EPROM Microcomputer Unit


The MC68705P3 (High-Density NMOS) Microcomputer Unit (MCU) is an EPROM member of the MC6805 Family of microcomputers. The user programmable EPROM allows program changes and lower volume applications. This low cost MCU has parallel I/O capability with pins programmable as input or output. This publication contains condensed information on the MCU; for detailed information, refer to M6805 HMOS, M146805 CMOS Family User's Manual (M6805UM(AD2)) or contact your local Motorola sales office.

Refer to the block diagram for the hardware features and to the list below for additional features available on the MCU.

- Internal 8-Bit Timer with 7-Bit Programmable Prescaler
- On-chip Oscillator
- Memory Mapped I/O
- · Versatile Interrupt Handling
- Bit Manipulation

- · Bit Test and Branch Instruction
- Vectored Interrupts
- Bootstrap program in ROM
- 1804 Bytes EPROM
- 112 Bytes RAM
- 20 TTL/CMOS Compatible Bidirectional I/O Lines

#### **BLOCK DIAGRAM**



This document contains information on a new product. Specifications and information herein are subject to change without notice.

# SIGNAL DESCRIPTION

#### VCC AND VSS

Power is supplied to the microcomputer using these two pins. VCC is +5.25 volts ( $\pm0.5\Delta$ ) power, and VSS is ground.

#### **VPP**

This pin is used when programming the EPROM. In normal operation, this pin is connected to VCC.

#### INT

This pin provides the capability for asynchronously applying an external interrupt to the MCU. Refer to **INTER-RUPTS** for more detailed information.

#### **EXTAL, XTAL**

These pins provide control input for the on-chip clock oscillator circuit. A crystal, a resistor/capacitor combination, or an external signal is connected to these pins to provide a system clock. Selection is made by the CLK bit in the mask option register.

#### **RC Oscillator**

With this option, a resistor is connected to the oscillator pins as shown in Figure 1. The relationship between R and  $f_{OSC}$  is shown in Figure 2.

#### Crystal

The circuit shown in Figure 1 is recommended when using a crystal. Using an external CMOS oscillator is recommended when crystals outside the specified ranges




Figure 2. Typical Frequency vs Resistance for RC Oscillator Option only


are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and startup stabilization time.

### **External Clock**

An external clock should be applied to the EXTAL input with the XTAL input connected to ground, as shown in Figure 1. This option may only be used with the crystal oscillator option selected in the mask option register.

#### TIMER

This pin is used as an external input to control the internal timer/counter circuitry. This pin also detects a



#### NOTES:

- 1. When the TIMER input pin is in the V<sub>IHTP</sub> range (in the bootstrap EPROM programming mode), the crystal option is forced. When the TIMER input is at or below V<sub>CC</sub>, the clock generator option is determined by bit 7 of the mask option register (CLK).
- 2. The recommended C<sub>L</sub> value with a 4.0 MHz crystal is 27 pF maximum including system distributed capacitance. There is an internal capacitance of approximately 25 pF on the XTAL pin. For crystal frequencies other than 4 MHz, the total capacitance on each pin should be scaled as the inverse of the frequency ratio. For example, with a 2 MHz crystal, use approximately 50 pF on EXTAL and approximately 25 pF on XTAL. The exact value depends on the motional-arm parameters of the crystal used.

Figure 1. Oscillator Connections

higher voltage level used to initiate the bootstrap program.

#### RESET

This pin has a Schmitt trigger input and an on-chip pullup. The MCU can be reset by pulling RESET low. Refer to **RESETS** section for more detail.

#### INPUT/OUTPUT LINES (PA0-PA7, PB0-PB7, PC0-PC3)

These 20 lines are arranged into two 8-bit ports (A and B) and one 4-bit port (C). All lines are programmable as either inputs or outputs under software control of the data direction registers. Refer to **PROGRAMMING** for additional information.

### **PROGRAMMING**

#### INPUT/OUTPUT PROGRAMMING

Any port pin is programmable as either input or output under software control of the corresponding write-only data direction register (DDR); DDRs always read "1". The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic 1 for output and a logic 0 for input. On reset, all the DDRs are initialized to a logic 0 state to put the ports in the input mode. The


port output registers are not initialized on reset and should be written to before setting the DDR bits.

When programmed as outputs, the latched output data is readable as input data regardless of the logic levels at the output pin due to output loading. The latched output data bit may always be written. Therefore, any write to a port writes all of its data bits, even though the port DDR is set to input. This port write may be used to initialize the data registers and avoid undefined outputs. Care must be exercised when using read-modify-write instructions since the data read corresponds to the pin level if the DDR is an input (0) and also the latched output when the DDR is an output (1). Refer to Table 1 for I/O functions and to Figure 3 for typical port circuitry.

Table 1. I/O Pin Functions

Data Direction Register Bit	Output Data Bit	Output State	Input To MCU
1	0	0	0
1	1	1	1
0	Х	Hi-Z**	Pin

\*\*Ports A (with CMOS drive disabled), B, and C are three state ports. Port A has optional internal pullup devices to provide CMOS drive capability. See Electrical Characteristic tables for complete information.



\*DDR is a write-only register and reads as all "1s".




Figure 3. Typical Port I/O Circuitry and Register Configuration

#### **MEMORY**

The MCU is capable of addressing 2048 bytes of memory and I/O registers. The memory map is shown in Figure 4. The locations consist of user EPROM, bootstrap ROM, RAM, a mask option register (MOR), a program control register, and I/O. The interrupt vectors are located from \$7F8 to \$7FF. The bootstrap is a mask-programmed ROM that allows the MCU to program its own EPROM.

The stack area is used during processing of an interrupt or subroutine call to save the CPU state. The stack pointer decrements during pushes and increments during pulls. Refer to **INTERRUPTS** for additional information.

#### NOTE


Using the stack area for data storage or temporary work locations requires care to prevent it from being overwritten due to stacking from an interrupt or subroutine call.

#### REGISTERS

The MCU contains the registers described in the following paragraphs.


#### **ACCUMULATOR (A)**

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.



#### INDEX REGISTER (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit value that may be added to an 8- or 16-bit immediate value to create an effective address. The index register may also be used as a temporary storage area.




#### PROGRAM COUNTER (PC)

The program counter is an 11-bit register that contains the address of the next byte to be fetched.



#### STACK POINTER (SP)


The stack pointer is an 11-bit register that contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set at location \$07F. The stack pointer is then decremented as data is pushed onto the stack and incremented as data is pulled from the stack.



Caution: Data Direction Registers (DDRs) are write-only; they read as \$FF

Figure 4. Memory Map

The six most-significant bits of the stack pointer are permanently set at 000011. Subroutines and interrupts may be nested down to location \$061 (31 bytes maximum), which allows the programmer to use up to 15 levels of subroutine calls (less if interrupts are allowed).



#### CONDITION CODE REGISTER (CC)

The condition code register is a 5-bit register in which four bits are used to indicate the results of the instruction just executed. These bits can be individually tested by a program, and specific actions can be taken as a result of their state. Each bit is explained in the following paragraphs.



#### Half Carry (H)

This bit is set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

#### Interrupt (I)

When this bit is set, the timer and external interrupt is masked (disabled). If an external interrupt occurs while this bit is set, the interrupt is latched and is processed as soon as the interrupt bit is cleared.

#### Negative (N)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logic 1).

#### Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

#### Carry/Borrow (C)

When set, this bit indicates that a carry or borrow out of the arithmetic logical unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, and during shifts and rotates.

### **RESETS**

The MCU can be reset two ways: by initial power-up and by the external reset input (RESET). The RESET input consists mainly of a Schmitt trigger that senses the RESET line logic level.

#### **POWER-ON-RESET (POR)**

An internal reset is generated on power-up that allows the internal clock generator to stabilize. The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drop in the power supply voltage. A delay of tRHL milliseconds is required before

allowing the RESET input to go high. Connecting a capacitor to the RESET input (Figure 5) typically provides sufficient delay.




Figure 5. Power-up RESET Delay Circuit

#### **EXTERNAL RESET INPUT**

The MCU is reset when a logic zero is applied to the  $\overline{\text{RESET}}$  input for a period longer than one machine cycle  $(t_{\text{CVC}})$ . Under this type of reset, the Schmitt trigger switches off at  $V_{\text{IRES}}$ — to provide an internal reset voltage.

#### **INTERRUPTS**


The MCU can be interrupted three different ways: (1) through the external interrupt INT input pin, (2) with the internal timer interrupt request, or (3) using the software interrupt instruction (SWI).

Interrupts cause the processor registers to be saved on the stack and the interrupt mask (I bit) set to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack and then normal processing resumes. The stacking order is shown in Figure 6.

Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted but are considered pending until the current instruction is complete.

#### NOTE

The current instruction is considered to be the one already fetched and being operated on.



\*For subroutine calls, only PCH and PCL are stacked.

Figure 6. Interrupt Stacking Order

When the current instruction is complete, the processor checks all pending hardware interrupts and, if unmasked (I bit clear), proceeds with interrupt processing; otherwise, the next instruction is fetched and executed. Masked interrupts are latched for later interrupt service. If the timer interrupt status bit is cleared before unmasking the interrupt, then the interrupt is not latched.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed the same as any other instruction regardless of the setting of the I bit. Refer to Figure 7 for the reset and interrupt instruction processing sequence.

#### TIMER INTERRUPT

If the timer mask bit (TCR6) is cleared, then, each time the timer decrements to zero (transitions from \$01 to \$00),

an interrupt request is generated. The actual processor interrupt is generated only if the interrupt mask bit of the condition code register (CCR) is also cleared. When the interrupt is recognized, the current state of the machine is pushed onto the stack, and the I bit in the CCR is set, masking further interrupts until the present one is serviced. The contents of the timer interrupt vector, containing the location of the timer interrupt service routine, is then loaded into the program counter. At the end of the timer interrupt service routine, the software normally executes an RTI instruction which restores the machine state and starts executing the interrupted program.

# **EXTERNAL INTERRUPT**

The external interrupt is internally synchronized and then latched on the falling edge of INT. Clearing the I bit enables the external interrupt. The following paragraphs describe two typical external interrupt circuits.




Figure 7. Reset and Interrupt Processing Flowchart

#### Zero-Crossing

A sinusoidal input signal (f<sub>INT</sub> maximum) can be used to generate an external interrupt (see Figure 8a) for use as a zero-crossing detector (for negative transitions of the ac sinusoid). This type of circuit allows applications such as servicing time-of-day routines and engaging/disengaging ac power control devices. Off-chip, full-wave rectification provides an interrupt at every zero crossing of the ac signal and thereby provides a 2f clock.

#### **Digital-Signal Interrupt**

With this type of circuit (Fibure 8b), the INT pin can be driven by a digital signal. The maximum frequency of a signal that can be recognized by the TIMER or INT pin logic is dependent on the parameter labeled twL, twH. Refer to TIMER for additional information.

#### **SOFTWARE INTERRUPT (SWI)**

The SWI is an executable instruction that is executed regardless of the state of the I bit in the CCR. If the I bit

is zero, SWI executes after the other interrupts. The SWI execution is similar to the hardware interrupts.

#### **TIMER**

The MCU consists of an 8-bit software programmable counter driven by a 7-bit software programmable prescaler. Various timer sources are made via the timer control register (TCR). The 8-bit counter may be loaded under program control and is decremented toward zero. When the timer reaches zero, the timer interrupt request bit (bit 7) in the timer control register (TCR) is set. Refer to Figure 9 for timer block diagram.

Timer interrupt can be masked (disabled) by setting the timer interrupt mask bit (bit 6) in the TCR. When the I bit in the condition code register is cleared, and TCR bit 6 is cleared, the processor receives the interrupt. The MCU responds to this interrupt by 1) saving the present CPU state on the stack, 2) fetching the timer interrupt vector,




Figure 8. Typical Interrupt Circuits




Figure 9. Timer Block Diagram

and 3) executing the interrupt routine. Timer interrupt request bit must be cleared by software. Refer to **RESETS** and **INTERRUPTS** for additional information.

The prescaler is a 7-bit divider which is used to extend the maximum length of the timer. To avoid truncation errors, the prescaler is cleared when TCR bit 3 is set to a logic 1; however, TCR bit 3 always reads as a logic 0 to ensure proper operation with read-modify-write instructions.

The timer continues to count past zero, falling from \$00 through \$FF, and continues the countdown. The counter can be read at any time by reading the timer data register (TDR). This allows a program to determine the length of time since a timer interrupt has occurred without disturbing the counting process. TDR is unaffected by reset.

#### SOFTWARE CONTROLLED MODE

The timer prescaler input can be configured for three different operating modes plus a disable mode, depending on the value written to TCR control bits 4 and 5 (TIE and TIN). The following paragraphs describe the different modes.

#### **Timer Input Mode 1**

When TIE and TIN are both programmed to zero, the timer input is from the internal clock (phase 2) and the timer input pin is disabled. The internal clock mode can be used for periodic interrupt generation as well as a reference for frequency and event measurement.

#### **Timer Input Mode 2**

When TIE=1 and TIN=0, the internal clock and the timer input signals are ANDed to form the timer input. This mode can be used to measure external pulse widths. The active high, external pulse gates in the internal clock for the duration of the external pulse. The accuracy of the count is  $\pm 1$ .

# **Timer Input Mode 3**

When TIE = 0 and TIN = 1, no prescaler input frequency is applied to the prescaler and the timer is disabled.

#### **Timer Input Mode 4**

When TIE and TIN are both one, the timer input is from the external clock. The external clock can be used to count external events as well as to provide an external frequency for generating periodic interrupts.

#### MOR CONTROLLED MODE

This mode is selected when TOPT (bit 6) in the MOR is programmed to logic 1. The timer circuits are the same as described in **SOFTWARE CONTROLLED MODE**. The logic levels of TCR bits 0, 1, 2, and 5 are determined during EPROM programming by the same bits in the MOR. Therefore, bits 0, 1, 2, and 5 in the MOR control the prescaler division and the timer clock selection. TIE (bit 4) and PSC (bit 3) in the TCR are set to a logic 1 when in the MOR controlled mode. TIM (bit 6) and TIR (bit 7) are controlled by the counter and software.

#### TIMER CONTROL REGISTER (TCR) \$009

This is an 8-bit register that controls various functions such as configuring operation mode, setting ratio of the prescaler, and generating timer interrupt request signal. All bits are read/write except bit 3. When the MOR TOPT=1, then bits 5, 2, 1, and 0 in the TCR take on the corresponding bits of the MOR during reset.

7	6	5	4	3	2	1	0
TIR	TIM	1	1	1	1	1	1

RESET:

. 1 U U

TCR with MOR TOPT = 1 (MC6805P2/P6 Emulation)

7	6	5	4	3	2	1	0
TIR	TIM	TIN	TIE	PSC	PS2	PS1	PS0

RESET:

) 1

TCR with MOR TOPT = 0 (Software Programmable Timer)

# TIR — Timer Interrupt Request

Used to indicate the timer interrupt when it is logic one

- 1 = Set when the timer data register changes to all zeros
- 0=Cleared by external reset, power-on reset, or under program control

#### TIM - Timer Interrupt Mask

Used to inhibit the timer interrupt.

- 1 = Interrupt inhibited
- 0 = Interrupt enabled

#### TIN — External or Internal

Selects input clock source

- 1 = External clock selected
- 0 = Internal clock selected (f<sub>OSC</sub>/4)

#### TIE — TIMER External Enable

Used to enable external TIMER pin

- 1 = Enables external timer pin
- 0 = Disables external timer pin

#### PSC — Prescaler Clear

Write only bit. Writing a 1 to this bit resets the prescaler to zero. A read of this location always indicates a zero.

#### PS2, PS1, PS0 - Prescaler Select Bits

Decoded to select one of eight outputs of the prescaler

PS2	PS1	PS0	Prescaler Division
0	0	0	1 (Bypass Prescaler)
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

#### MASK OPTION REGISTER (MOR)

The MOR is implemented in EPROM and contains all zeros prior to programming. This register is not affected by reset. The MOR bits are described in the following paragraphs.

7	6	5	4	3	2	1	0
CLK	TOPT	CLS	TIE		P2	P1	P0

- CLK Clock (oscillator type)
  - 1 = Resistor Capacitor (RC)
  - 0 = Crvstal

TOPT — Timer Option

- 1 = MC6805P2/P6 type timer/prescaler. All bits except 6 and 7 of the TCR are invisible to the user. Bits 5, 2, 1, and 0 of the MOR determine the equivalent MC6805P2/P6 mask options.
- 0 = All TCR bits are implemented as a software programmable timer. The state of MOR bits 5, 4, 2, 1, and 0 sets the initial values of their respective TCR bits.
- CLS Timer/Prescaler Clock Source
  - 1 = External TIMER pin
  - 0 = Internal clock
- TIE Timer External Enable

Not used if TOPT = 1. Sets the initial value of TIE in the TCR if TOPT = 0.

- 1 = Not used
- 0 = Sets initial value of TIE in the TCR

# P2, P1, P0

The logical levels of these bits, when decoded, select one of eight outputs on the timer prescaler.

P2	P1	P0	Prescaler Division
0	0	0	1 (Bypass Prescaler)
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

# PROGRAMMING CONTROL REGISTER (PCR)

The PCR is an 8-bit register which provides the necessary control bits to program the EPROM. The bootstrap program manipulates the PCR when programming, so the user need not be concerned with PCR in most applications.

7	6	5	4	3	2	1	0	
1	1	1	1	1	VPON	PGE	PLE	
RESET:	U	11	u	U	Н	1	1	

#### PLE — Programming Latch Enable

Controls address and data being latched into the EPROM. Set during reset, but may be cleared any-time.

- 1 = Read EPROM
- 0 = Latch address and data on EPROM

# PGE — Program Enable

Enables programming of EPROM. Must be set when changing the address and data. Set during reset.

- 1 = Inhibit EPROM programming
- 0=Enable EPROM programming (if PLE is low)

#### VPON - Vpp On

A read-only bit that indicates high voltage at the Vpp pin. When set to "1", disconnects  $\overline{PGE}$  and  $\overline{PLE}$  from the chip.

- 1 = No high voltage on Vpp pin
- 0 = High voltage on Vpp pin

#### NOTE

VPON being "0" does not indicate that the Vpp level is correct for programming. It is used as a safety interlock for the user in the normal operating mode.

VPON	PGE	PLE	Programming Conditions			
0	0	0	Programming Mode (Program EPROM Byte)			
1	0	0	PGE and PLE Disabled from System			
0	1	0	Programming Disabled (Latch Address and Data in EPROM)			
1	1	0	PGE and PLE Disabled from System			
0	0	1	Invalid State: PGE=0 if PLE=0			
1	0	1	Invalid State: PGE=0 if PLE=0			
0	1	1	"High Voltage" on Vpp			
1	1	1	PGE and PLE Disabled from System (Operating Mode)			

#### **EPROM PROGRAMMING**

#### **PROGRAMMING**

The MCU bootstrap program can be used to program the MCU EPROM.

A 2764 UV EPROM must first be programmed with the same information that is to be transferred to the MCU EPROM. Refer to application note, *MC68705P3/R3/U3 8-bit EPROM Microcomputer Programming Module* (AN-857 Rev 2) for a schematic diagram and instructions on programming the MCU EPROM.

#### **EMULATION**

The MC68705P3 emulates the MC6805P2 and MC6805P6 "exactly." The MC6805P2/P6 mask features are implemented in the mask-option register (MOR) EPROM byte on the MC68705P3. A few minor exceptions to the exactness of emulation are listed below:

The MC68705P2/P6 "future ROM" area is implemented in the MC68705P3, and these 704 bytes must

be left unprogrammed to accurately simulate the MC6805P2/P6. The MC6805P2/P6 read all "0s" from this area

- The reserved ROM areas in the MC6805P2/P6 and the MC68705P3 have different data stored in them. This data is subject to change without notice. The MC6805P2/P6 use the reserved ROM for the selfcheck feature, and the MC68705P3 uses this area for the bootstrap program.
- The MC6805P2/P6 read all "1s" in its 48-byte "future RAM" area. This RAM is not implemented in the MC6805P2/P6 mask ROM versions but is implemented in the MC68705P3
- The Vpp line (pin 6) in the MC68705P3 must be tied to V<sub>CC</sub> for normal operation. In the MC6805P2/P6, pin 6 is the NUM pin and is grounded in normal operation.
- The LVI feature is not available in the MC68705P3.
   Processing differences are not presently compatible
   with proper design of this feature in the EPROM
   version.

The operation of all other circuitry has been exactly duplicated or designed to function identically in both devices including interrupts, timer, data ports, and data direction registers (DDRs). A design goal has been to provide the user with a safe, inexpensive way to verify a program and system design before committing to a factory programmed ROM.

#### INSTRUCTION SET

The MCU has a set of 59 basic instructions which can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type.

#### **REGISTER/MEMORY INSTRUCTIONS**

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to the following list of instructions.

Function	Mnemonic
Load A from Memory	LDA
Load X from Memory	LDX
Store A in Memory	STA
Store X in Memory	STX
Add Memory to A	ADD
Add Memory and Carry to A	ADC
Subtract Memory	SUB

- Continued -

Function	Mnemonic
Subtract Memory from A with Borrow	SBC
AND Memory to A	AND
OR Memory with A	ORA
Exclusive OR Memory with A	EOR
Arithmetic Compare A with Memory	CMP
Arithmetic Compare X with Memory	CPX
Bit Test Memory with A (Logical Compare)	BIT
Jump Unconditional	JMP
Jump to Subroutine	JSR

#### READ-MODIFY-WRITE INSTRUCTIONS

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read-modify-write sequence since it does not modify the value. Refer to the following list of instructions.

Function	Mnemonic
Increment	INC
Decrement	DEC
Clear	CLR
Complement	СОМ
Negate (2's Complement)	NEG
Rotate Left Thru Carry	ROL
Rotate Right Thru Carry	ROR
Logical Shift Left	LSL
Logical Shift Right	LSR
Arithmetic Shift Right	ASR
Test for Negative or Zero	TST

#### **BRANCH INSTRUCTIONS**

This set of instructions branches if a particular condition is met; otherwise, no operation is performed. Branch instructions are two byte instructions. Refer to the following list for branch instructions.

Function	Mnemonic
Branch Always	BRA
Branch Never	BRN
Branch if Higher	BHI
Branch if Lower or Same	BLS
Branch if Carry Clear	BCC
(Branch if Higher or Same)	(BHS)
Branch if Carry Set	BCS
(Branch if Lower)	(BLO)

— Continued —

Function	Mnemonic
(Branch if Higher or Same)	(BHS)
Branch if Carry Set	BCS
(Branch if Lower)	(BLO)
Branch if Not Equal	BNE
Branch if Equal	BEQ
Branch if Half Carry Clear	внсс
Branch if Half Carry Set	BHCS
Branch if Plus	BPL
Branch if Minus	ВМІ
Branch if Interrupt Mask Bit is Clear	ВМС
Branch if Interrupt Mask Bit is Set	BMS
Branch if Interrupt Line is Low	BIL
Branch if Interrupt Line is High	BIH
Branch to Subroutine	BSR

#### CONTROL INSTRUCTIONS

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to the following list for control instructions.

Function	Mnemonic
Transfer A to X	TAX
Transfer X to A	TXA
Set Carry Bit	SEC
Clear Carry Bit	CLC
Set Interrupt Mask Bit	SEI
Clear Interrupt Mask Bit	CLI
Software Interrupt	SWI
Return from Subroutine	RTS
Return from Interrupt	RTI
Reset Stack Pointer	RSP
No-Operation	NOP

#### **BIT MANIPULATION INSTRUCTIONS**

The MCU is capable of setting or clearing any bit which resides in the first 256 bytes of the memory space, where all port registers, port DDRs, timer, timer control, and onchip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear and bit test, and branch functions are all implemented with a single instruction. For test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition

code register. Refer to the following list for bit manipulation instructions.

Function	Mnemonic
Branch if Bit n is Set	BRSET n (n = 0 7)
Branch if Bit n is Clear	BRCLR n (n = 0 7)
Set Bit n	BSET n (n = 0 7)
Clear Bit n	BCLR n (n=07)

#### **OPCODE MAP SUMMARY**

Table 2 is an opcode map for the instructions used on the MCU.

#### **ADDRESSING MODES**

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code for all situations. The various indexed addressing modes make it possible to locate data tables, code coversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single byte instructions, while the longest instructions (three bytes) permit accessing tables throughout memory. Short and long absolute addressing is also included. Two byte direct addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory.

The term "effective address" (EA) is used in describing the various addressing modes. Effective address is defined as the address from which the argument for an instruction is fetched or stored.

#### **IMMEDIATE**

In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants that do not change during program execution (e.g., a constant used to initialize a loop counter).

#### DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two-byte instruction.

#### **EXTENDED**

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode byte. Instructions with extended addressing mode are capable of referencing arguments anywhere in memory with a single three-byte instruction.

#### RELATIVE

The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte (the offset) following the opcode is added to the PC if, and only if, the branch conditions are true.

Table 2. Opcode Map

	Rit Mar	nipulation	Branch		Re	ad-Modify-V	Vrite		Cor	ntrol			Registe	r/Memory			1
	BTB	BSC	REL	DIR 3	INH	INH	IX1	IX	INH	INH	IMM	DIR	EXT	1322	IX1	IX.	1
Low	0000	0001	2 0010	3 0011	0100	5 0101	6 0110	7 0111	8 1000	9 1001	A 1010	B 1011	C 1100	1101	E 1110	1111	Hi Low
0000	BRSETO 3 BTB	BSET0 BSC	BRA REL	6 NEG 2 DIR	4 NEG 1 INH	NEG INH	7 NEG 2 IX1	NEG IX	9 RTI 1 INH		SUB 2 IMM	SUB 2 DIR	5 SUB 3 EXT	SUB 3 IX2	SUB 2 IX1	SUB IX	0000
1 0001	BRCLRO 3 BTB	BCLR0 BSC	BRN 2 REL						RTS 1 INH		CMP 2 IMM	CMP 2 DIR	5 CMP 3 EXT	6 CMP 3 IX2	5 CMP 2 IX1	CMP IX	1 0001
2 0010	BRSET1 3 BTB	BSET1 BSC	4 BHI 2 REL								SBC IMM	SBC 2 DIR	5 SBC 3 EXT	SBC 3 IX2	SBC IX1	SBC IX	2 0010
3 0011	BRCLR1 3 BTB	BCLR1 BSC	BLS REL	6 COM 2 DIR	COMA	COMX	7 COM 2 IX1	6 COM	SWI NH		CPX 2 IMM	CPX 2 DIR	5 CPX 3 EXT	6 CPX 3 IX2	CPX IX1	CPX IX	3 0011
4 0100	BRSET2 3 BTB	BSET2 BSC	BCC REL	6 LSR 2 DTR	LSRA 1 INH	LSRX 1 INH	7 LSR 2 IX1	6 LSR 1 IX			2 AND 2 IMM	4 AND 2 DIR	5 AND 3 EXT	6 AND 3 IX2	5 AND 2 IX1	AND IX	4 0100
5 0101	BRCLR2 3 BTB	BCLR2 BSC	BCS REL								BIT 2 IMM	BIT 2 DIR	5 BIT 3 EXT	6 BIT 3 IX2	5 BIT 2 IX1	BIT IX	5 0101
6 0110	BRSET3 3 BTB	BSET3 BSC	BNE REL	6 ROR 2 DIR	RORA 1 INH	RORX	ROR 1X1	6 ROR 1 IX			LDA 2 IMM	LDA 2 DIR	5 LDA 3 EXT	6 LDA 3 IX2	LDA IX1	LDA IX	6 0110
7 0111	BRCLR3 3 BTB	BCLR3 BSC	BEQ REL	6 ASR 2 DIR	4 ASRA 1 INH	ASRX 1 INH	7 ASR 2 IX1	6 ASR 1 IX		TAX 1 INH		STA 2 DIR	STA 3 EXT	STA 3 IX2	STA 2 IX1	STA IX	7 0111
8 1000	BRSET4	BSET4 2 BSC	BHCC REL	6 LSL 2 DIR	LSLA 1 INH	LSLX 1 INH	7 LSL 2 IX1	6 LSL 1 IX		CLC 1 INH	EOR 2 IMM	EOR 2 DIR	5 EOR 3 EXT	EOR 3 IX2	EOR IX1	EOR IX	8 1000
9 1001	BRCLR4 3 BTB	BCLR4 BSC	BHCS 2 REL	6 ROL 2 DIR	ROLA 1 INH	4 ROLX 1 INH	7 ROL 2  X1	6 ROL 1 IX		SEC 1 INH	ADC 2 IMM	ADC 2 DIR	5 ADC 3 EXT	ADC 3 IX2	5 ADC IX1	ADC IX	9 1001
A 1010	BRSET5 3 BTB	BSET5 BSC	BPL REL	6 DEC 2 DIR	DECA 1 INH	DECX 1 INH	7 DEC 2 IX1	DEC IX		2 CLI 1 INH	ORA 2 IMM	ORA 2 DIR	ORA SEXT	ORA 3 IX2	ORA IX1	ORA IX	A 1010
B 1011	BRCLR5 3 BTB	BCLR5 BSC	BMI 2 REL							SEI 1 INH	ADD 2 IMM	ADD 2 DIR	ADD 3 EXT	ADD IX2	ADD IX1	ADD IX	B 1011
C 1100	BRSET6	BSET6 2 BSC	BMC 2 REL	6 INC 2 DIR	INCA 1 INH	INCX I INH	7 INC 2 IX1	6 INC 1 IX		RSP 1 INH		JMP 2 DIR	JMP 3 EXT	5 JMP 3 IX2	JMP 2 IX1	JMP 1 IX	C 1100
D 1101	BRCLR6 3 BTB	BCLR6 BSC	BMS 2 REL	6 TST 2 DIR	TSTA 1 INH	TSTX	7 TST 2 IX1	6 TST 1 IX		NOP 1 INH	B BSR 2 REL	JSR 2 DIR	S JSR 3 EXT	9 JSR 3 IX2	JSR 2 IX1	JSR IX	D 1101
E 1110	BRSET7 3 BTB	BSET7 2 BSC	BIL REL								LDX 2 IMM	LDX 2 DIR	5 LDX 3 EXT	6 LDX 3 IX2	5 LDX 2 IX1	LDX IX	E 1110
F 1111	BRCLR7 3 BTB	BCLR7 BSC	BIH REL	6 CLR 2 DIR	CLRA	CLRX	7 CLR 2 IX1	6 CLR		2 TXA 1 INH		5 STX 2 DIR	6 STX 3 EXT	7 STX 3 IX2	STX IX1	STX IX	F 1111

#### Abbreviations for Address Modes

INH Inherent
IMM Immediate
DIR Direct
EXT Extended
REL Relative
BSC Bit Set/Clear
BTB Bit Test and Branch

IX Indexed (No Offset)
IX1 Indexed, 1 Byte (8-Bit) Offset

IX2 Indexed, 2 Byte (16-Bit) Offset

# of Cycles
Mnemonic
Bytes

The state of the

**LEGEND** 



Otherwise, control proceeds to the next instruction. The span of relative addressing is from -126 to +129 from the opcode address.

#### INDEX, NO OFFSET

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. This addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location.

#### **INDEXED, 8-BIT OFFSET**

In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the opcode. The addressing mode is useful for selecting the Kth element in an n element table. With this 2-byte instruction, K would typically be in X with the address of the beginning of the table in the instruction. As such, tables may begin anywhere within the first 256 addressable locations and could extend as far as location 510 (\$1FE is the last location at which the instruction may begin).

#### **INDEXED, 16-BIT OFFSET**

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed, 8-bit offset except that this 3-byte instruction allows tables to be anywhere in memory.

# BIT SET/CLEAR

In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode. The byte following the opcode specifies the direct addressing of the byte to which the specified bit is to be set or cleared. Any read/write bit in the first 256 locations of memory, including I/O, can be selectively set or cleared with a single 2-byte instruction

#### CAUTION

The corresponding DDRs for ports A, B, and C are write only registers (registers at \$004, \$005, and \$006). A read operation on these registers always returns "1". Since BSET and BCLR are read-modify-write functions, they cannot be used to set or clear a DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port be written using a single-store instruction.

#### BIT TEST AND BRANCH

The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit that is to be tested and its condition (set or clear) is included in the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte. The signed relative 8-bit offset in the third byte is added to the PC if the specified bit is set or cleared in the specified memory location. This single 3-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branching is from  $-125\ to +130\ from$  the opcode address. The state of the tested bit is also transferred to the carry bit of the condition code register.

#### **INHERENT**

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator as well as the control instruction with no other arguments are included in this mode. These instructions are one byte long.

#### **FLECTRICAL SPECIFICATIONS**

#### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	V
Input Voltages EPROM Programming Voltage (Vpp Pin) TIMER Pin (Normal Mode) TIMER Pin (Bootstrap Programming Mode) All Others	Vpp Vin Vin Vin	-0.3 to +22.0 -0.3 to +7.0 -0.3 to +15.0 -0.3 to +7.0	V V V
Operating Temperature Range	TA	T <sub>L</sub> to T <sub>H</sub> 0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C
Junction Temperature Cerdip	TJ	150	°C/W

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range VSS ≤ (Vin or Vout) ≤ VCC. Reliability of operation is enhanced if unused inputs except EXTAL are tied to an appropriate logic voltage level (e.g., either Vss or Vcc).

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance Cerdip	ΑLθ	60	°C/W

#### POWER CONSIDERATIONS

The average chip-junction temperature, T<sub>.1</sub>, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \cdot \theta_{JA}) \tag{1}$$

where:

= Ambient Temperature, °C  $T_A$ 

θJA = Package Thermal Resistance, Junction-to-Ambient, °C/W

 $\begin{array}{ll} P_D &= P_{INT} + P_{I/O} \\ P_{INT} &= I_{CC} \times V_{CC}, \, \text{Watts} - \text{Chip Internal Power} \\ P_{I/O} &= \text{Power Dissipation on Input and Output} \end{array}$ 

Pins - User Determined

For most applications P<sub>I/O</sub><P<sub>INT</sub> and can be neglected. The following is an approximate relationship between

 $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected):  $P_D = K \div (T_J + 273^{\circ}C)$ Solving equations (1) and (2) for K gives:  $K = P_D \cdot (T_A + 273^{\circ}C) + \theta_{JA} \cdot P_D^2$ (3)

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring PD (at equilibrium) for a known TA. Using this value of K, the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.




Figure 10. TTL Equivalent Test Load (Port B)




Figure 12. TTL Equivalent Test Load (Ports A and C)

Test MMD6150 Point 30 pF 2 (Total)

Figure 11. CMOS Equivalent Test Load (Port A)

**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5.25 \pm 0.5 \text{ Vdc}$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = 0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ , unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Input High Voltage	VIH	4.0 V <sub>CC</sub> - 0.5 4.0 V <sub>CC</sub> - 0.5 2.0	 ** **	Vcc Vcc Vcc Vcc Vcc	<b>V</b>
Input High Voltage (TIMER Pin) Timer Mode Bootstrap Programming Mode	VIH	2.0 9.0	 12.0	V <sub>CC</sub> 15.0	<b>V</b>
Input Low Voltage RESET INT All Other	V <sub>IL</sub>	-0.3 -0.3 -0.3	**	0.8 1.5 0.8	
Internal Power Dissipation (No Port Loading, $V_{CC} = 5.25 \text{ V}$ , $T_A = 0^{\circ}\text{C}$ )	PINT		450	TBD	mW
Input Capacitance XTAL All Other	C <sub>in</sub>		25 10		pF
INT Zero-Crossing Voltage, through a Capacitor	VINT	2.0		4.0	V <sub>acp-p</sub>
RESET Hysteresis Voltage Out of Reset Voltage Into Reset Voltage	VIRES +	2.1 0.8		4.0 2.0	V
Programming Voltage (Vpp Pin) Programming EPROM Operating Mode	V <sub>PP</sub> *	20.0 4.0	21.0 V <sub>CC</sub>	22.0 5.75	<b>V</b>
Input Current  TIMER (V <sub>In</sub> = 0.4 V)  INT (V <sub>In</sub> = 0.4 V)  EXTAL (V <sub>In</sub> = 2.4 V to V <sub>CC</sub> Crystal Option)  (V <sub>In</sub> = 0.4 V Crystal Option)  RESET (V <sub>In</sub> = 0.8 V)  (External Capacitor Changing Current)	lin	    		20 50 10 - 1600 - 40	μА

<sup>\*</sup>VPP is pin 6 on the MC68705P3 and is connected to V<sub>CC</sub> in the normal operating mode. In the MC6805P2, pin 6 is NUM and is connected to V<sub>SS</sub> in the normal operating mode. The user must allow for this difference when emulating the MC6805P2 ROM-based MCU.




Figure 13. Power and Reset Timing

<sup>\*\*</sup>Due to internal biasing, this input (when not used) floats to approximately 2.0 V.

**PORT DC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = +5.25 \pm 0.5 \, \text{Vdc}$ ,  $V_{SS} = 0 \, \text{Vdc}$ ,  $T_A = 0^{\circ}$  to  $70^{\circ}\text{C}$ , unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
	Port A				
Output Low Voltage, ILoad = 1.6 mA	VOL	_		0.4	V
Output High Voltage, I <sub>Load</sub> = -100 μA	Voн	2.4	_		V
Output High Voltage, I <sub>Load</sub> = -10 μA	VoH	V <sub>CC</sub> -10	_	_	V
Input High Voltage, $I_{Load} = -300 \mu A$ (Max)	VIH	2.0	_	V <sub>CC</sub> + 0.7	V
Input Low Voltage, $I_{Load} = -500 \mu A$ (Max)	VIL	VSS	_	0.8	V
Hi-Z State Input Current (Vin = 2.0 V to VCC)	Ųн	_	_	- 300	μΑ
Hi-Z State Input Current (Vin=0.4 V)	կլ	_	_	- 500	μΑ
	Port B				
Output Low Voltage, ILoad = 3.2 mA	(V <sub>OL</sub>			0.4	V
Output Low Voltage, ILoad = 10 mA (Sink)	V <sub>OL</sub>			1.0	V
Output High Voltage, $I_{Load} = -200 \mu A$	Voн	2.4			V
Darlington Current Drive (Source), VO = 1.5 V	loн	1.0	_	- 10	mA
Input High Voltage	V <sub>IH</sub>	2.0	_	V <sub>CC</sub> + 0.7	V
Input Low Voltage	VIL	VSS	_	0.8	V
Hi-Z State Input Current	ITSI	_	2	20	μΑ
	Port C				
Output Low Voltage, ILoad = 1.6 mA	V <sub>OL</sub>	_	_	0.4	V
Output High Voltage, $I_{Load} = -100 \mu A$	∨он	2.4	_		V
Input High Voltage	VIH	2.0	_	V <sub>CC</sub> +0.7	V
Input Low Voltage	VIL	V <sub>SS</sub>	_	0.8	V
Hi-Z State Input Current	ITSI		2	20	μΑ

# $\textbf{SWITCHING CHARACTERISTICS} \; (\text{V}_{CC} = \; +5.25 \; \pm 0.5 \; \text{Vdc}, \; \text{V}_{SS} = 0 \; \text{Vdc}, \; \text{T}_{A} = 0^{\circ} \; \text{to} \; 70^{\circ}\text{C}, \; \text{unless otherwise noted})$

Characteristic	Symbol	Min	Тур	Max	Unit
Oscillator Frequency Normal	f <sub>osc</sub>	0.4	_	4.2	MHz
Instruction Cycle Time (4/f <sub>OSC</sub> )	t <sub>cyc</sub>	0.950	_	10	μs
INT or Timer Pulse Width (See Interrupt Section)	tWL, tWH	t <sub>cyc</sub> + 250	_	_	ns
RESET Pulse Width	tRWL	t <sub>cyc</sub> + 250		_	ns
RESET Delay Time (External Cap = 1.0 μF)	†RHL	100			ms
INT Zero Crossing Detection Input Frequency	fINT	0.03	_	1.0	kHz
External Clock Duty Cycle (EXTAL)		40	50	60	%

# **PROGRAMMING OPERATION ELECTRICAL CHARACTERISTICS** ( $V_{CC} = +5.25 \pm 0.5 \text{ Vdc}$ , $V_{SS} = 0 \text{ Vdc}$ , $T_A = 20^{\circ}$ to 30°C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Programming Voltage (VPP Pin)	V <sub>PP</sub>	20.0	21.0	22.0	V
Vpp Supply Current Vpp = 5.25 V Vpp = 21.0 V	ІРР	_	_	8 30	mA
Programming Oscillator Frequency	foscp	0.9	1.0	1.1	MHz
Bootstrap Programming Mode Voltage (TIMER Pin) $l_{in} = 100$ $\mu A$ Max	VIHTP	9.0	12.0	15.0	V




Figure 14. Port A Logic Diagram




Figure 15. Port B and Port C Logic Diagram




Figure 16. Typical Input Protection

Figure 17. I/O Characteristic Measurement Circuit

# **ORDERING INFORMATION**

The following table provides generic information pertaining to the package type, temperature, and MC order numbers for the MC68705P3.


Table 3. Generic Information

Package Type	Internal Clock Frequency (MHz)	Temperature	Order Number
Cerdip (S Suffix)	1.0	0° to 70°C	MC68705P3S
Cerdip (S Suffix)	1.0	-40° to +85°C	MC68705P3CS

# MC68705P3

# **MECHANICAL DATA**

# PIN ASSIGNMENTS



3

# Technical Summary


# 8-Bit EPROM Microcomputer Unit

The MC68705P5 (High-Density NMOS) Microcomputer Unit (MCU) is an EPROM member of the MC6805 Family of microcomputers. The user programmable EPROM allows program changes and lower volume applications. This low cost MCU has parallel I/O capability with pins programmable as input or output. This publication contains condensed information on the MCU; for detailed information, refer to M6805 HMOS, M146805 CMOS Family User's Manual (M6805UM(AD2)) or contact your local Motorola sales office.

Refer to the block diagram for the hardware features and to the list below for additional features available on the MCU.

- Internal 8-Bit Timer with 7-Bit Programmable Prescaler
- On-chip Oscillator
- 112 Bytes RAM
- 1804 Bytes EPROM
- 20 TTL/CMOS Compatible Bidirectional I/O Lines
- EPROM Security Features (Hardware and Software)
- Memory Mapped I/O
- Versatile Interrupt Handling
- Bit Manipulation
- Bit Test and Branch Instruction
- Vectored Interrupts





This document contains information on a new product. Specifications and information herein are subject to change without notice.

#### SIGNAL DESCRIPTION

#### VCC AND Vss

Power is supplied to the microcomputer using these two pins. V<sub>CC</sub> is +5.25 volts ( $\pm0.5\Delta$ ) power, and V<sub>SS</sub> is ground.

#### $V_{PP}$

This pin is used when programming the EPROM. In normal operation, this pin is connected to  $V_{CC}$ .

#### INT

This pin provides the capability for asynchronously applying an external interrupt to the MCU. Refer to **INTER-RUPTS** for more detail information.

#### EXTAL, XTAL

These pins provide control input for the on-chip clock oscillator circuit. A crystal, a resistor/capacitor combination, or an external signal is connected to these pins to provide a system clock. Selection is made by the CLK bit in the mask option register.

#### **RC Oscillator**

With this option, a resistor is connected to the oscillator pins as shown in Figure 1. The relationship between R and  $f_{OSC}$  is shown in Figure 2.

#### Crystal

The circuit shown in Figure 1 is recommended when using a crystal. Using an external CMOS oscillator is recommended when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and startup statilization time.

#### **External Clock**

An external clock should be applied to the EXTAL input with the XTAL input connected to ground, as shown in Figure 1. This option may only be used with the crystal oscillator option selected in the mask option register.

#### TIMER


This pin is used as an external input to control the internal timer/counter circuitry. This pin also detects a higher voltage level used to initiate the bootstrap program.

#### RESET

This pin has a Schmitt trigger input and an on-chip pullup. The MCU can be reset by pulling RESET low. Refer to **RESETS** for addition information.

# INPUT/OUTPUT LINES (PA0-PA7, PB0-PB7, PC0-PC3)

These 20 lines are arranged into two 8-bit ports (A and B) and one 4-bit port (C). All lines are programmable as



#### NOTES:

- 1. When the TIMER input pin is in the V<sub>IHTP</sub> range (in the bootstrap EPROM programming mode), the crystal option is forced. When the TIMER input is at or below V<sub>CC</sub>, the clock generator option is determined by bit 7 of the mask option register (CLK).
- 2. The recommended C<sub>L</sub> value with a 4.0 MHz crystal is 27 pF maximum including system distributed capacitance. There is an internal capacitance of approximately 25 pF on the XTAL pin. For crystal frequencies other than 4 MHz, the total capacitance on each pin should be scaled as the inverse of the frequence ratio. For example, with a 2 MHz crystal, use approximately 50 pF on EXTAL and approximately 25 pF on XTAL. The exact value depends on the motional-arm parameters of the crystal used.

Figure 1. Oscillator Connections




Figure 2. Typical Frequency vs Resistance for RC Oscillator Option Only

either inputs or outputs under software control of the data direction registers. Refer to **PROGRAMMING** for additional information.

#### **PROGRAMMING**

#### INPUT/OUTPUT PROGRAMMING

Any port pin is programmable as either input or output under software control of the corresponding write-only data direction register (DDR). DDRs always read "one". The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic one for output

and a logic zero for input. On reset, all the DDRs are initialized to a logic zero state to put the ports in the input mode. The port output registers are not initialized on reset and should be written to before setting the DDR bits.


When programmed as outputs, the latched output data is readable as input data regardless of the logic levels at the output pin due to output loading. The latched output data bit may always be written. Therefore, any write to a port writes all of its data bits, even though the port DDR is set to input. This port write may be used to initialize the data registers and avoid undefined outputs. Care must be exercised when using read-modify-write instructions since the data read corresponds to the pin level if the DDR is an input (zero) and also to the latched output when the DDR is an output (one). Refer to Table 1 for I/O functions and to Figure 3 for typical port circuitry.

Table 1. I/O Pin Functions

R/W*	DDR	I/O Pin Functions
0	0	The I/O pin is in input mode. Data is written into the output data latch.
0	1	Data is written into the output data latch and output to the I/O pin.
1	0	The state of the I/O pin is read.
1	1	The I/O pin is in an output mode. The output data latch is read.

0

\*R/W is an internal signal.



\*DDR is a write-only register and reads as all "1s".




Figure 3. Typical Port I/O Circuitry and Register Configuration

#### **MEMORY**

The MCU is capable of addressing 2048 bytes of memory and I/O registers. The memory map is shown in Figure 4. The locations consist of user EPROM, bootstrap ROM, RAM, a mask option register (MOR), a program control register, and I/O. The interrupt vectors are located from \$7F8 to \$7FF. The bootstrap is a mask-programmed ROM that allows the MCU to program its own EPROM.

The stack area is used during processing of an interrupt or subroutine call to save the CPU state. The stack pointer decrements during pushes and increments during pulls. Refer to **INTERRUPTS** for additional information.

#### NOTE

Using the stack area for data storage or temporary work locations requires care to prevent it from being overwritten due to stacking from an interrupt or subroutine call.

# **REGISTERS**

The MCU contains the registers described in the following paragraphs.

#### ACCUMULATOR (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.



#### **INDEX REGISTER (X)**

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit value that may be added to an 8- or 16-bit immediate value to create an effective address. The index register may also be used as a temporary storage area.




#### PROGRAM COUNTER (PC)

The program counter is an 11-bit register that contains the address of the next byte to be fetched.



#### STACK POINTER (SP)

The stack pointer is an 11-bit register that contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set at location \$07F. The stack pointer is then decremented as data is pushed onto the stack and incremented as data is pulled from the stack.



Caution: Data Direction Registers (DDRs) are write-only; they read as \$FF

Figure 4. Memory Map

The six most-significant bits of the stack pointer are permanently set at 000011. Subroutines and interrupts may be nested down to location \$061 (31 bytes maximum), which allows the programmer to use up to 15 levels of subroutine calls (less if interrupts are allowed).

10					5	4	0
0	0	0	0	1	1	S	Р

#### CONDITION CODE REGISTER (CC)

The condition code register is a 5-bit register in which four bits are used to indicate the results of the instruction just executed. These bits can be individually tested by a program, and specific actions can be taken as a result of their state. Each bit is explained in the following paragraphs.



#### Half Carry (H)

This bit is set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

#### Interrupt (I)

When this bit is set, the timer and external interrupt is masked (disabled). If an external interrupt occurs while this bit is set, the interrupt is latched and is processed as soon as the interrupt bit is cleared.

#### Negative (N)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logic one).

#### Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

#### Carry/Borrow (C)

When set, this bit indicates that a carry or borrow out of the arithmetic logical unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, and during shifts and rotates.

#### RESETS

The MCU can be reset two ways: by initial power-up and by the external reset input (RESET). The RESET input consists mainly of a Schmitt trigger that senses the RESET line logic level.

# **POWER-ON-RESET (POR)**

An internal reset is generated on power-up that allows the internal clock generator to stabilize. The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drop in the power supply voltage. A delay of tRHL milliseconds is required before

allowing the  $\overline{\text{RESET}}$  input to go high. Connecting a capacitor to the  $\overline{\text{RESET}}$  input (Figure 5) typically provides sufficient delay.

#### **EXTERNAL RESET INPUT**

The MCU is reset when a logic zero is applied to the RESET input for a period longer than one machine cycle  $(t_{\text{CVC}})$ . Under this type of reset, the Schmitt trigger switches off at  $V_{\text{IRFS}}$ — to provide an internal reset voltage.




Figure 5. Power-up RESET Delay Circuit

#### INTERRUPTS


The MCU can be interrupted three different ways: (1) through the external interrupt INT input pin, (2) with the internal timer interrupt request, or (3) using the software interrupt instruction (SWI).

Interrupts cause the processor registers to be saved on the stack and the interrupt mask (I bit) set to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack after which-normal processing resumes. The stacking order is shown in Figure 6.

Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted but are considered pending until the current instruction is complete.

#### NOTE

The current instruction is considered to be the one already fetched and being operated on.



\*For subroutine calls, only PCH and PCL are stacked.

Figure 6. Interrupt Stacking Order

When the current instruction is complete, the processor checks all pending hardware interrupts and, if unmasked, (I bit clear) proceeds with interrupt processing; otherwise, the next instruction is fetched and executed. Masked interrupts are latched for later interrupt service. If the timer interrupt status bit is cleared before unmasking the interrupt, then the interrupt is not latched.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed the same as any other instruction regardless of the setting of the I bit. Refer to Figure 7 for the reset and interrupt instruction processing sequence.

#### TIMER INTERRUPT

If the timer mask bit (TCR6) is cleared, then, each time the timer decrements to zero (transitions from \$01 to \$00),

an interrupt request is generated. The actual processor interrupt is generated only if the interrupt mask bit of the condition code register (CCR) is also cleared. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the I bit in the CCR is set, masking further interrupts until the present one is serviced. The contents of the timer interrupt vector, containing the location of the timer interrupt service routine, is then loaded into the program counter. At the end of the timer interrupt service routine, the software normally executes an RTI instruction which restores the machine state and starts executing the interrupted program.

#### **EXTERNAL INTERRUPT**

The external interrupt is internally synchronized and then latched on the falling edge of INT. Clearing the I bit enables the external interrupt. The following paragraphs describes two typical external interrupt circuits.




Figure 7. Reset and Interrupt Processing Flowchart

#### Zero-Crossing

A sinusoidal input signal (f<sub>INT</sub> maximum) can be used to generate an external interrupt (See Figure 8a) for use as a zero-crossing detector (for negative transitions of the ac sinusoid). This type of circuit allows applications such as servicing time-of-day routines and engaging/disengaging ac power control devices. Off-chip, full-wave rectification provides an interrupt at every zero crossing of the ac signal and thereby provides a 2f clock.

# **Digital-Signal Interrupt**

With this type of circuit (Figure 8b), the INT pin can be driven by a digital signal. The maximum frequency of a signal that can be recognized by the TIMER or INT pin logic is dependent on the parameter labeled tWL, tWH. Refer to TIMER for additional information.

#### SOFTWARE INTERRUPT (SWI)

The SWI is an executable instruction that is executed regardless of the state of the I bit in the CCR. If the I bit is zero, SWI executes after the other interrupts. The SWI execution is similar to the hardware interrupts.

#### TIMER

The MCU consists of an 8-bit software programmable counter driven by a 7-bit software programmable prescaler. The various timer sources are made via the timer control register (TCR). The 8-bit counter may be loaded under program control and is decremented toward zero. When the timer reaches zero, the timer interrupt request bit (bit 7) in the timer control register (TCR) is set. Refer to Figure 9 for timer block diagram.




Figure 8. Typical Interrupt Circuits




Figure 9. Timer Block Diagram

The timer interrupt can be masked (disabled) by setting the timer interrupt mask bit (bit 6) in the TCR. When the I bit in the condition code register is cleared and TCR bit 6 is cleared, the processor receives the interrupt. The MCU responds to this interrupt by 1) saving the present CPU state on the stack, 2) fetching the timer interrupt vector, and 3) executing the interrupt routine. The timer interrupt request bit must be cleared by software. Refer to **RESETS** and **INTERRUPTS** for additional information.

The prescaler is a 7-bit divider which is used to extend the maximum length of the timer. To avoid truncation errors, the prescaler is cleared when TCR bit 3 is set to a logic one; however, TCR bit 3 always reads as a logic zero to ensure proper operation with read-modify-write instructions

The timer continues to count past zero, falling from \$00 through \$FF, and continues the countdown. The counter can be read at any time by reading the timer data register (TDR). This allows a program to determine the length of time since a timer interrupt has occurred without disturbing the counting process. TDR is unaffected by reset.

#### SOFTWARE CONTROLLED MODE

The timer prescaler input can be configured for three different operating modes plus a disable mode, depending on the value written to TCR control bits 4 and 5 (TIE and TIN). The following paragraphs describe the different modes.

#### **Timer Input Mode 1**

When TIE and TIN are both programmed to zero, the timer input is from the internal clock (phase two) and the timer input pin is disabled. The internal clock mode can be used for periodic interrupt generation as well as a reference for frequency and event measurement.

#### **Timer Input Mode 2**

When TIE=1 and TIN=0, the internal clock and the timer input signals are ANDed to form the timer input. This mode can be used to measure external pulse widths. The active high, external pulse gates in the internal clock for the duration of the external pulse. The accuracy of the count is  $\pm\,1$ .

#### **Timer Input Mode 3**

When TIE = 0 and TIN = 1, no prescaler input frequency is applied to the prescaler and the timer is disabled.

#### **Timer Input Mode 4**

When TIE and TIN are both one, the timer input is from the external clock. The external clock can be used to count external events as well as to provide an external frequency for generating periodic interrupts.

#### MOR CONTROLLED MODE

This mode is selected when TOPT (bit 6) in the MOR is programmed to logic one. The timer circuits are the same as described in **SOFTWARE CONTROLLED MODE**. The logic levels of TCR bits 0, 1, 2, and 5 are determined during EPROM programming by the same bits in the MOR. Therefore, bits 0, 1, 2, and 5 in the MOR control the prescaler division and the timer clock selection. TIE (bit 4) and

PSC (bit 3) in the TCR are set to a logic one when in the MOR controlled mode. TIM (bit 6) and TIR (bit 7) are controlled by the counter and software.

#### **TIMER CONTROL REGISTER (TCR) \$009**

This is an 8-bit register that controls various functions such as configuring operation mode, setting ratio of the prescaler, and generating timer interrupt request signal. All bits are read/write except bit 3. When the MOR TOPT = 1, then bits 5, 2, 1, and 0 in the TCR take on the corresponding bits of the MOR during reset.

7	6	5	4	3	2	1	0	
TIR	TIM	1	1	1	1	1	1	

RESET:

0 1 U U
TCR with MOR TOPT = .1 (MC6805P2/P6 Emulation)

7 6 5 4 3 2 1 0 TIN PSC PS<sub>2</sub> PS1 PS0 TIR TIM TIE

RESET:

0

TCR with MOR TOPT = 0 (Software Programmable Timer)

TIR — Timer Interrupt Request

Used to indicate the timer interrupt when it is logic one

- 1 = Set when the timer data register changes to all
- 0 = Cleared by external reset, power-on reset, or under program control

TIM — Timer Interrupt Mask

Used to inhibit the timer interrupt

- 1 = Interrupt inhibited
- 0=Interrupt enabled
- TIN External or Internal
  - Selects input clock source 1 = External clock selected
    - 0 = Internal clock selected (f<sub>OSC</sub>/4)
- TIE TIMER External Enable

Used to enable external TIMER pin

- 1 = Enables external timer pin
- 0 = Disables external timer pin

PSC — Prescaler Clear

Write only bit. Writing a 1 to this bit resets the prescaler to zero. A read of this location always indicates a zero.

PS2, PS1, PS0 — Prescaler Select Bits

Decoded to select one of eight outputs of the prescaler

PS2	PS1	PS0	Prescaler Division
0	0	0	1 (Bypass Prescaler)
0	0 .	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

#### MASK OPTION REGISTER (MOR)

The MOR is implemented in EPROM and contains all zeros prior to programming. This register is not affected by reset. The MOR bits are described in the following paragraphs.

7	6	5	4	3	2	1.	0	
CLK	TOPT	CLS	TIE	SNM	P2	P1	P0	

CLK — Clock (oscillator type)

1 = Resistor capacitor (RC)

0 = Crystal

TOPT — Timer Option

- 1 = MC6805P2/P6 type timer/prescaler. All bits, except 6 and 7, of the TCR are invisible to the user. Bits 5, 2, 1, and 0 of the MOR determine the equivalent MC6805P2/P6 mask options.
- 0 = All TCR bits are implemented as a software programmable timer. The state of MOR bits 5, 4, 2, 1, and 0 sets the initial values of their respective TCR bits.

CLS — Timer/Prescaler Clock Source

- 1 = External TIMER pin
- 0 = Internal clock

TIE - Timer External Enable

Not used if TOPT = 1. Sets the initial value of TIE in the TCR if TOPT = 0

- 1 = Not used
- 0 = Sets initial value of TIE in the TCR
- SNM Secure Mode

When programmed to one, EPROM contents cannot be access externally.

P2, P1, P0

The logical levels of these bits, when decoded, select one of eight outputs on the timer prescaler.

P2	P1	P0	Prescaler Division
0	0	0	1 (Bypass Prescaler)
0	0	1	2
0	1	0	. 4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

# PROGRAMMING CONTROL REGISTER (PCR)

The PCR is an 8-bit register which provides the necessary control bits to program the EPROM. The bootstrap program manipulates the PCR when programming, so the user need not be concerned with PCR in most applications.

7 ·	6	5	4	3	2	1	0
1	1	1	1	1	VPON	PGE	PLE
RESET:			. 11	11	11	1	1

PLE — Programming Latch Enable

Controls address and data being latched into the EPROM. Set during reset, but may be cleared any-time.

- 1 = Read EPROM
- 0 = Latch address and data on EPROM

PGE — Program Enable

Enables programming of EPROM. Must be set when changing the address and data. Set during reset

1 = Inhibit EPROM programming

0 = Enable EPROM programming (if PLE is low)

VPON — Vpp On

A read-only bit that indicates high voltage at the Vpp pin. When set to "one", disconnects PGE and PLE from the chip.

- 1 = No high voltage on Vpp pin
- 0 = High voltage on Vpp

#### NOTE

VPON, being "zero", does not indicate that the Vpp level is correct for programming. It is used as a safety interlock for the user in the normal operating mode.

VPON	PGE	PLE	Programming Conditions									
0	0	0	Programming Mode (Program EPROM Byte)									
1	0	0	PGE and PLE Disabled from System									
0	1	0	Programming Disabled (Latch									
1			Address and Data in EPROM)									
1	1	0	PGE and PLE Disabled from System									
0	0	1	Invalid State PGE = 0 if PLE = 0									
1	0	1	Invalid State PGE = 0 if PLE = 0									
0	1	1	"High Voltage" on Vpp									
1	1	1	PGE and PLE Disabled from System									
			(Operating Mode)									

#### **PROGRAMMING**

The MCU bootstrap program can be used to program the MCU EPROM.

A MCM2716 UV EPROM (other industry standard EPROMs may be used) must first be programmed with the same information that is to be transferred to the MCU EPROM.

The MC68705P5 MCU is programmed in the same as the MC68705P3. Refer to application note, MC68705P3/ R8/U3 8-Bit EPROM Microcomputer Programming Module (AN-856 Rev2) for schematic diagrams and instructions on programming the MC68705P5 MCU EPROM.

#### NOTE

The MC68705P5 will not execute the bootstrap program when in the secure mode. The on-chip EPROM must be completely erased before programming. To enter the secure mode, bit 3 in the mask option register must be programmed to logic "one" and memory locations \$782 and \$783 must be programmed with \$20 and \$FE, respectively. After programming, the only way to change the non-secure mode is by erasing the entire EPROM.

#### **EMULATION**

The MC68705P5 emulates the MC6805P2 and MC6805P6 "exactly". The MC6805P2/P6 mask features are implemented in the mask option register (MOR) EPROM byte on the MC68705P5. A few minor exceptions to the exactness of emulation are listed below:

- The MC68705P2/P6 "future ROM" area is implemented in the MC68705P3 and these 704 bytes must be left unprogrammed to accurately simulate the MC6805P2/P6. The MC6805P2/P6 read all "zeros" from this area.
- The reserved ROM areas in the MC6805P2/P6 and the MC68705P5 have different data stored in them, and this data is subject to change without notice. The MC6805P2/P6 use the reserved ROM for the selfcheck feature, and the MC68705P5 uses this area for the bootstrap program.
- The MC6805P2/P6 read all "ones" in its 48-byte "future RAM" area. This RAM is not implemented in the MC6805P2/P6 mask ROM versions but is implemented in the MC68705P5.
- The Vpp line (pin 6) in the MC68705P5 must be tied to V<sub>CC</sub> for normal operation. In the MC6805P2/P6, pin 6 is the NUM pin and is grounded in normal operation.
- The LVI feature is not available in the MC68705P5.
   Processing differences are not presently compatible
   with proper design of this feature in the EPROM
   version.

The operation of all other circuitry has been exactly duplicated or designed to function identically in both devices including interrupts, timer, data ports, and data direction registers (DDRs). A design goal has been to provide the user with a safe, inexpensive way to verify a program and system design before committing to a factory programmed ROM.

#### **INSTRUCTION SET**

The MCU has a set of 59 basic instructions which can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type.

# REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and

jump to subroutine (JSR) instructions have no register operand. Refer to the following list of instructions.

Function	Mnemonic
Load A from Memory	LDA
Load X from Memory	LDX
Store A in Memory	STA
Store X in Memory	STX
Add Memory to A	ADD
Add Memory and Carry to A	ADC
Subtract Memory	SUB
Subtract Memory from A with Borrow	SBC
AND Memory to A	AND
OR Memory with A	ORA
Exclusive OR Memory with A	EOR
Arithmetic Compare A with Memory	CMP
Arithmetic Compare X with Memory	CPX
Bit Test Memory with A (Logical Compare)	BIT
Jump Unconditional	JMP
Jump to Subroutine	JSR

#### READ-MODIFY-WRITE INSTRUCTIONS

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read-modify-write sequence since it does not modify the value. Refer to the following list of instructions.

Function	Mnemonic
Increment	INC
Decrement	DEC
Clear	CLR
Complement	сом
Negate (2's Complement)	NEG
Rotate Left Thru Carry	ROL
Rotate Right Thru Carry	ROR
Logical Shift Left	LSL
Logical Shift Right	LSR
Arithmetic Shift Right	ASR
Test for Negative or Zero	TST

# **BRANCH INSTRUCTIONS**

This set of instructions branches if a particular condition is met; otherwise, no operation is performed. Branch

instructions are two-byte instructions. Refer to the following list for branch instructions.

Function	Mnemonic
Branch Always	BRA
Branch Never	BRN
Branch if Higher	ВНІ
Branch if Lower or Same	BLS
Branch if Carry Clear	ВСС
(Branch if Higher or Same)	(BHS)
Branch if Carry Set	BCS
(Branch if Lower)	(BLO)
Branch if Not Equal	BNE
Branch if Equal	BEQ
Branch if Half Carry Clear	внсс
Branch if Half Carry Set	BHCS
Branch if Plus	BPL
Branch if Minus	ВМІ
Branch if Interrupt Mask Bit is Clear	ВМС
Branch if Interrupt Mask Bit is Set	BMS
Branch if Interrupt Line is Low	BIL
Branch if Interrupt Line is High	BIH
Branch to Subroutine	BSR

#### **BIT MANIPULATION INSTRUCTIONS**

The MCU is capable of setting or clearing any bit which resides in the first 256 bytes of the memory space where all port registers, port DDRs, timer, timer control, and onchip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear and bit test, and branch functions are all implemented with a single instruction. For test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition code register. Refer to the following list for bit manipulation instructions.

Function	Mnemonic					
Branch if Bit n is Set	BRSET n (n = 0 7)					
Branch if Bit n is Clear	BRCLR n (n = 0 7)					
Set Bit n	BSET n (n=07)					
Clear Bit n	BCLR n (n = 0 7)					

#### CONTROL INSTRUCTIONS

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to the following list for control instructions.

Function	Mnemonic				
Transfer A to X	TAX				
Transfer X to A	TXA				
Set Carry Bit	SEC				
Clear Carry Bit	CLC				
Set Interrupt Mask Bit	SEI				
Clear Interrupt Mask Bit	CLI				
Software Interrupt	SWI				
Return from Subroutine	RTS				
Return from Interrupt	RTI				
Reset Stack Pointer	RSP				
No Operation	NOP				

### OPCODE MAP SUMMARY

Table 2 is an opcode map for the instructions used on the MCU.

# **ADDRESSING MODES**

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code for all situations. The various indexed addressing modes make it possible to locate data tables, code coversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single-byte instructions, while the longest instructions (three bytes) permit accessing tables throughout memory. Short and long absolute addressing is also included. Two-byte direct-addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory.

The term "effective address" (EA) is used in describing the various addressing modes. Effective address is defined as the address from which the argument for an instruction is fetched or stored.

#### **IMMEDIATE**

In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants that do not change during program execution (e.g., a constant used to initialize a loop counter).

### DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two-byte instruction.

#### **EXTENDED**


In the extended addressing mode, the effective address of the argument is contained in the two bytes following

Table 2. Opcode Map

	Rit Ma	ipulation	Branch	Branch Read-Modify-Write					Cou	ntrol		Register/Memory					
	BTB	BSC		DIR	INH	INH	IX1	IX	INH	INH	IMM	DIR	EXT	IX2	IX1	IX.	i
Low Hi	0000	0001	REL 2 0010	3 0011	0100	5 0101	6 0110	7 0111	8	1001	A 1010	B 1011	1100	D 1101	E 1110	F 1111	Hi Low
0 0000	BRSETO 3 BTB	BSET0 2 BSC	BRA 2 REL	6 NEG 2 DIR	NEG	NEG 1 INH	7 NEG 2 IX1	6 NEG	9 RTI 1 INH		SUB SUB	SUB 2 DIR	SUB 3 EXT	SUB 3 IX2	SUB 2 IX1	SUB	, ooo
1 0001	BRCLRO BTB	BCLR0 BSC	BRN 2 REL						RTS 1INH		CMP IMM	CMP DIR	5 CMP 3 EXT	6 CMP 3 IX2	5 CMP 2 IX1	CMP	1 0001
2 0010	10 BRSET1 3 BTB	7 BSET1 2 BSC	4 BHI 2 REL								SBC IMM	SBC 2 DIR	SBC SEXT	SBC IX2	SBC IX1	SBC	2 0010
3 0011	BRCLR1 3 BTB	BCLR1 BSC	BLS REL	6 COM 2 DIR	COMA	COMX	7 COM 2 IX1	6 COM	SWI 1 INH		CPX 2 IMM	CPX 2 DIR		6 CPX 3 IX2	5 CPX	CPX	3 0011
4 0100	BRSET2 3 BTB	BSET2 BSC	BCC REL	6 LSR 2 DTR	LSRA	LSRX	7 LSR 2 IX1	6 LSR 1 IX			2 AND 2 IMM	4 AND 2 DIR	5 AND 3 EXT	6 AND 3 IX2	5 AND IX1	AND IX	4 0100
5 0101	BRCLR2 3 BTB	BCLR2 BSC	BCS REL								BIT 2 IMM	BIT 2 DIR	5 BIT 3 EXT	6 BIT 3 IX2	5 BIT 2 IX1	BIT IX	5 0101
6 0110	BRSET3 3 BTB	7 BSET3 2 BSC	BNE REL	6 ROR 2 DIR	RORA	RORX I INH	7 ROR 2 IX1	6 ROR			LDA 2 IMM	LDA 2 DIR	5 LDA 3 EXT	6 LDA 3 IX2	5 LDA 2 IX1	LDA IX	6 0110
7 0111	BRCLR3 3 BTB	BCLR3 BSC	BEQ REL	6 ASR 2 DIR	ASRA 1 INH	ASRX 1 INH	7 ASR 2 IX1	6 ASR		TAX		STA 2 DIR	STA 3 EXT	7 STA 3 IX2	STA IX1	STA	7 0111
8 1000	BRSET4 3 BTB	BSET4 BSC	BHCC REL	6 LSL 2 DIR	LSLA 1 INH	LSLX 1 INH	7 LSL 2 IX1	6 LSL 1 IX		CLC 1 INH	EOR 1MM	EOR DIR	5 EOR 3 EXT	EOR IX2	EOR IX1	EOR	8 1000
9 1001	BRCLR4 3 BTB	7 BCLR4 2 BSC	BHCS REL	6 ROL 2 DIR	ROLA	ROLX 1 INH	7 ROL 2 IX1	6 ROL		SEC INH	ADC 1MM	ADC DIR	5 ADC 3 EXT	6 ADC IX2	5 ADC	ADC IX	9 1001
A 1010	BRSET5 3 BTB	BSET5 2 BSC	BPL REL	6 DEC 2 DIR	DECA INH	DECX 1 INH	7 DEC 2 IX1	DEC IX		CLI 1 INH	ORA 2 IMM	ORA 2 DIR	5 ORA 3 EXT	6 ORA 3 IX2	ORA IX1	ORA	A 1010
B 1011	BRCLR5 3 BTB	BCLR5 BSC	BMI 2 REL							2 SEI 1 INH	2 ADD 2 IMM	ADD DIR	5 ADD 3 EXT	6 ADD 3 IX2	5 ADD	ADD	B 1011
C 1100	BRSET6 3 BTB	BSET6 2 BSC	BMC REL	6 INC 2 DIR	INCA	INCX 1 INH	7 INC 2 IX1	6 INC 1 IX		RSP 1 INH		JMP 2 DIR	JMP 3 EXT	5 JMP 3 IX2	JMP 2 IX1	3 JMP 1 IX	C 1100
D 1101	BRCLR6 3 BTB	BCLR6 BSC	BMS REL	6 TST 2 DIR	TSTA 1 INH	TSTX 1 INH	7 TST 2 IX1	6 TST		NOP 1 INH	B BSR 2 REL	JSR 2 DIR	B JSR 3 EXT	9 JSR 3 IX2	JSR 2 IX1	JSR	D 1101
£ 1110	BRSET7 3 BTB	BSET7 BSC	BIL REL								2 LDX 2 IMM	LDX 2 DIR	5 LDX 3 EXT	6 LDX 3 IX2	5 LDX 2 IX1	LDX	E 1110
F 1111	BRCLR7 3 BTB	BCLR7 BSC	BIH 2 REL	6 CLR 2 DIR	CLRA 1 INH	CLRX 1 INH	7 CLR 2 IX1	6 CLR		TXA 1 INH		STX 2 DIR	STX 3 EXT	7 STX 3 1X2	STX	STX IX	F 1111

#### Abbreviations for Address Modes

INH Inherent IMM Immediate DIR Direct EXT Extended REL Relative Bit Set/Clear BSC втв Bit Test and Branch ΙX Indexed (No Offset) IX1 Indexed, 1 Byte (8-Bit) Offset IX2 Indexed, 2 Byte (16-Bit) Offset



the opcode byte. Instructions with extended addressing mode are capable of referencing arguments anywhere in memory with a single three-byte instruction.

#### RELATIVE

The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte (the offset) following the opcode is added to the PC if, and only if, the branch conditions are true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from  $-126\ to\ +129\ from$  the opcode address.

#### INDEX. NO OFFSET

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. This addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location.

### INDEXED, 8-BIT OFFSET

In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the opcode. The addressing mode is useful for selecting the Kth element in an n element table. With this two-byte instruction, K would typically be in X with the address of the beginning of the table in the instruction. As such, tables may begin anywhere within the first 256 addressable locations and could extend as far as location 510 (\$1FE is the last location at which the instruction may begin).

## INDEXED, 16-BIT OFFSET

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed, 8-bit offset except that this three-byte instruction allows tables to be anywhere in memory.

#### BIT SET/CLEAR

In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode. The byte following the opcode specifies the direct addressing of the byte to which the specified bit is to be set or cleared. Any read/write bit in the first 256 locations of memory, including I/O, can be selectively set or cleared with a single two-byte instruction.

#### CAUTION

The corresponding DDRs for ports A, B, and C are write only registers (registers at \$004, \$005, and \$006). A read operation on these registers always returns a "one". Since BSET and BCLR are read-modify-write functions, they cannot be used to set or clear a DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port be written using a single-store instruction.

#### **BIT TEST AND BRANCH**

The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit to be tested, and its condition (set or clear), is included in the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte. The signed relative 8-bit offset in the third byte is added to the PC if the specified bit is set or cleared in the specified memory location. This single three-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branching is from  $-125\,\mathrm{to}+130\,\mathrm{from}$  the opcode address. The state of the tested bit is also transferred to the carry bit of the condition code register.

#### INHERENT

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator as well as the control instruction with no other arguments are included in this mode. These instructions are one byte long.

# **ELECTRICAL SPECIFICATIONS**

#### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3  to  +7.0	V
Input Voltages EPROM Programming Voltage (Vpp Pin) TIMER Pin	Vpp	-0.3 to +22.0	V
Normal Mode Bootstrap Programming Mode	V <sub>in</sub>	-0.3 to +7.0 -0.3 to +15.0	
All Others	V <sub>in</sub> V <sub>in</sub>	-0.3  to  +7.0	
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C
Junction Temperature	TJ	+ 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. For proper operation it is recommended the V<sub>in</sub> and V<sub>out</sub> be constrained to the range VSS ≤ (Vin or Vout) ≤ VCC. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either VSS or VCC).

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance Cerdip	θ.JΑ	60	°C/W

The average chip-junction temperature, T<sub>J</sub>, in °C can be obtained from:

$$T_{,j} = T_{A} + (P_{D} \cdot \theta_{,jA}) \tag{1}$$

where:

 $T_A$ = Ambient Temperature, °C

 $\theta_{JA}$ = Package Thermal Resistance. Junction-to-Ambient, °C/W

 $\begin{array}{ll} P_D &= P_{INT} + P_{I/O} \\ P_{INT} &= I_{CC} \times V_{CC}, \mbox{Watts} - \mbox{Chip Internal Power} \\ P_{I/O} &= \mbox{Power Dissipation on Input and Output} \end{array}$ 

Pins - User Determined

For most applications  $P_{I/O} < P_{INT}$  and can be neglected. The following is an approximate relationship between

 $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected):

 $\begin{array}{c} P_D = K \div (T_J + 273^{\circ}C) & (2) \\ \text{Solving equations (1) and (2) for K gives:} \\ K = P_D \cdot (T_A + 273^{\circ}C) + \theta_{JA} \cdot P_D^2 & (3) \\ \text{where K is a constant pertaining to the particular part. K} \end{array}$ can be determined from equation (3) by measuring PD (at equilibrium) for a known TA. Using this value of K, the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of  $T_{\Delta}$ .

## PROGRAMMING OPERATION ELECTRICAL CHARACTERISTICS

(V<sub>CC</sub> = 5.25 Vdc  $\pm$  0.5, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = 20° to 30°C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit	
Programming Voltage (Vpp Pin)	Vpp	20.0	21.0	22.0	V	
Vpp Supply Current Vpp = 5.25 V Vpp = 21.0 V	lPP	_		8 30	mA	
Programming Oscillator Frequency	foscp	0.9	1.0	1.1	MHz	
Bootstrap Programming Mode Voltage (TIMER Pin) $I_{in} = 100$ $\mu A$ Max	V <sub>IHTP</sub>	9.0	12.0	15.0	٧	

# **SWITCHING CHARACTERISTICS** ( $V_{CC} = +5.25 \text{ Vdc} \pm 0.5 \text{ Vdc}$ , $V_{SS} = 0 \text{ Vdc}$ , $T_A = 0^{\circ}$ to $70^{\circ}$ C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit MHz	
Oscillator Frequency Normal	fosc	0.4		4.2		
Instruction Cycle Time (4/f <sub>OSC</sub> )	t <sub>cyc</sub>	0.950	_	10	μS	
INT or Timer Pulse Width (see Interrupt section)	tWL, tWH	t <sub>cyc</sub> + 250	_	_	ns	
RESET Pulse Width	†RWL	t <sub>cyc</sub> + 250	_		ns	
$\overline{\text{RESET}}$ Delay Time (External Cap = 1.0 $\mu\text{F}$ )	tRHL	100	_	_	ms	
INT Zero Crossing Detection Input Frequency	fINT	0.03		1.0	kHz	
External Clock Duty Cycle (EXTAL)	_	40	50	60	%	

# $\textbf{ELECTRICAL CHARACTERISTICS} \; (V_{CC} = ~ +5.25 \; Vdc \; \pm 0.5 \; Vdc, \; V_{SS} = 0 \; Vdc, \; T_{A} = 0^{\circ} \; to \; 70^{\circ}C, \; unless \; otherwise \; noted)$

Characteristic	Symbol	Min	Тур	Max	Unit	
Input High Voltage RESET (4.75 $\stackrel{<}{\circ}$ VCC $\stackrel{<}{\circ}$ 5.75) (VCC $\stackrel{<}{\circ}$ 4.75) INT (4.75 $\stackrel{<}{\circ}$ VCC $\stackrel{<}{\circ}$ 5.75) (VCC $\stackrel{<}{\circ}$ 4.75) All Other	ViH	4.0 V <sub>CC</sub> -0.5 4.0 V <sub>CC</sub> -0.5 2.0	**	Vcc Vcc Vcc Vcc Vcc	V	
Input High Voltage (TIMER Pin) Timer Mode Bootstrap Programming Mode	VIH	2.0 9.0	 12.0	V <sub>CC</sub> 15.0	V	
Input Low Voltage RESET INT All Other	V <sub>IL</sub>	- 0.3 - 0.3 - 0.3	 ** 	0.8 1.5 0.8	V	
Internal Power Dissipation (No Port Loading, $V_{CC} = 5.25 \text{ V}, T_A = 0^{\circ}\text{C})$	PINT	_	450	TBD	mW	
Input Capacitance XTAL All Other	C <sub>in</sub>		25 10		pF	
INT Zero-Crossing Voltage, through a Capacitor	VINT	2.0	_	4.0	V <sub>acp-p</sub>	
RESET Hysteresis Voltage Out of Reset Voltage Into Reset Voltage	VIRES + VIRES -	2.1 0.8	_	4.0 2.0	V	
Programming Voltage (Vpp Pin) Programming EPROM Operating Mode	V <sub>PP</sub> *	20.0 4.0	21.0 V <sub>CC</sub>	22.0 5.75	V	
$ \begin{array}{l} \text{Input Current} \\ \text{TIMER } (V_{in}) = 0.4 \text{ V}) \\ \text{INT } (V_{in} = 0.4 \text{ V}) \\ \text{EXTAL } (V_{in}2.4 \text{ V to V}_{CC} \text{ Crystal Option}) \\ \text{(V}_{in} = 0.4 \text{ V Crystal Option}) \\ \hline \text{RESET } (V_{in} = 0.8 \text{ V}) \\ \text{(External Capacitor Changing Current)} \\ \end{array} $	lin ·		 20   	20 50 10 - 1600 - 40	μА	

<sup>\*</sup>VPP is pin 6 on the MC68705P5 and is connected to V<sub>CC</sub> in the normal operating mode. In the MC6805P2, pin 6 is NUM and is connected to V<sub>SS</sub> in the normal operating mode. The user must allow for this difference when emulating the MC6805P2 ROM-based MCU.

<sup>\*\*</sup>Due to internal biasing, this input (when not used) floats to approximately 2.0 V.

**PORT ELECTRICAL CHARACTERISTICS** ( $V_{CC} = +5.25$  Vdc,  $\pm 0.5$  Vdc,  $V_{SS} = 0$  Vdc,  $T_A = 0^\circ$  to  $70^\circ$ C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
	Port A				
Output Low Voltage, I <sub>Load</sub> = 1.6 mA	V <sub>OL</sub>	_	_	0.4	٧
Output High Voltage, $I_{Load} = -100 \mu A$	Voн	2.4	_	_	٧
Output High Voltage, $I_{Load} = -10 \mu A$	Voн	V <sub>CC</sub> - 1.0	_	_	٧
Input High Voltage, $I_{Load} = -300 \mu A (Max)$	VIH	2.0		V <sub>CC</sub> + 0.7	٧
Input Low Voltage, I <sub>Load</sub> = -500 μA (Max)	VIL	VSS		0.8	٧
Hi-Z State Input Current ( $V_{in} = 2.0 \text{ V to } V_{CC}$ )	Ιн	_		300	μΑ
Hi-Z State Input Current (V <sub>in</sub> = 0.4 V)	Iτ	_	_	500	μΑ
	Port B				
Output Low Voltage, I <sub>Load</sub> = 3.2 mA	(V <sub>OL</sub>	_	_	0.4	V
Output Low Voltage, I <sub>Load</sub> = 10 mA (Sink)	V <sub>OL</sub>	_		1.0	V
Output High Voltage, $I_{Load} = -200 \mu A$	Voн	2.4		_	V
Darlington Current Drive (Source), V <sub>Q</sub> = 1.5 V	ЮН	-1.0	_	10	mA
Input High Voltage	V <sub>IH</sub>	2.0	_	V <sub>CC</sub> · 0.7	V
Input Low Voltage	V <sub>IL</sub>	V <sub>SS</sub>		0.8	V
Hi-Z State Input Current	I <sub>TSI</sub>	_	2	20	μΑ
	Port C				
Output Low Voltage, I <sub>Load</sub> = 1.6 mA	V <sub>OL</sub>			0.4	V
Output High Voltage, $I_{Load} = -100 \mu A$	Voн	2.4			V
Input High Voltage	VIH	2.0		V <sub>CC</sub> · 0.7	V
Input Low Voltage	V <sub>IL</sub>	VSS		0.8	V
Hi-Z State Input Current	ITSI	_	2	20	μА




Figure 10. TTL Equivalent Test Load (Port B) Figure 11. CMOS Equivalent Test Load (Port A) Figure 12. TTL Equivalent Test Load (Ports A and C)




Figure 13. Power and Reset Timing




Figure 14. Port A Logic Diagram




Figure 15. Port B and C Logic Diagram




Figure 16. Typical Input Protection

Figure 17. I/O Characteristic Measurement Circuit

# **ORDERING INFORMATION**

The following table provides generic information pertaining to the package type, temperature, and MC order numbers for the MC68705P5.


**Table 3. Generic Information** 

Package Type	Internal Clock Frequency (MHz)	Temperature	Order Number
Cerdip (S Suffix)	1.0	0° to 70°C	MC68705P5S
Cerdip (S Suffix)	1.0	-40° to 85°C	MC68705P5CS

# MC68705P5

# **MECHANICAL DATA**

# PIN ASSIGNMENTS



# Technical Summary

# 8-Bit EPROM Microcontroller Unit


The MC68705R3 (HMOS) Microcontroller Unit (MCU) is an EPROM member of the MC6805 Family of microcontrollers. The user programmable EPROM allows program changes and lower volume applications. This low cost MCU has parallel I/O capability with pins programmable as input or output. This publication contains condensed information on the MCU; for detailed information, refer to M6805 HMOS, M146805 CMOS Family User's Manual (M6805UM(AD2)) or contact your local Motorola sales office.

Refer to the block diagram for the hardware features and to the list below for additional features available on the MCU.

- Internal 8-Bit Timer with 7-Bit Programmable Prescaler
- On-chip Oscillator
- Memory Mapped I/O
- · Versatile Interrupt Handling
- Bit Manipulation
- Bit Test and Branch Instruction

- Vectored Interrupts
- Bootstrap Program in ROM
- 112 Bytes of RAM
- 3776 Bytes of Eprom
- 24 I/O Pins
- 4-Channel Analog-to-Digital Converter

#### **BLOCK DIAGRAM**



This document contains information on a new product. Specifications and information herein are subject to change without notice.

#### SIGNAL DESCRIPTION

# VCC AND VSS

Power is supplied to the microcontroller using these two pins. V<sub>CC</sub> is +5.25 volts ( $\pm0.5\Delta$ ) power, and V<sub>SS</sub> is ground.

## Vpp

This pin is used when programming the EPROM. In normal operation, this pin is connected to V<sub>CC</sub>.

#### INT

This pin provides the capability for asynchronously applying an external interrupt to the MCU. Refer to **INTER-RUPTS** for more detailed information.

#### **EXTAL, XTAL**

These pins provide control input for the on-chip clock oscillator circuit. A crystal, a resistor/capacitor combination, or an external signal (depending on mask option

register setting) is connected to these pins to provide a system clock.

#### **RC Oscillator**


With this option, a resistor is connected to the oscillator pins as shown in Figure 1. The relationship between R and  $f_{OSC}$  is shown in Figure 2.

#### Crystal

The circuit shown in Figure 1 is recommended when using a crystal. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and startup stabilization time. Refer to **ELECTRICAL SPECIFICATIONS** for VCC specifications.

#### **External Clock**

An external clock should be applied to the EXTAL input with the XTAL input connected to VSS, as shown in Figure 1. This option may only be used with the crystal oscillator option selected in the mask option register.



#### NOTES

- 1. For the MC68705R3 MOR b7=0 for the crystal option and MOR b7=1 for the RC option. When the TIMER input pin is in the VIHTP range (in the bootstrap EPROM programming mode), the crystal option is forced. When the TIMER input is at or below VCC, the clock generator option is determined by bit 7 of the mask option register (CLK).
  - 2. The recommended C<sub>L</sub> value with a 4.0 MHz crystal is 27 pF maximum, including system distributed capacitance. There is an internal capacitance of approximately 25 pF on the XTAL pin. For crystal frequencies other than 4 MHz, the total capacitance on each pin should be scaled as the inverse of the frequency ratio. For example, with a 2 MHz crystal, use approximately 50 pF on EXTAL and approximately 25 pF on XTAL. The exact value depends on the motional-arm parameters of the crystal used.

**Figure 1. Oscillator Connections** 




Figure 2. Typical Frequency vs Resistance for RC Oscillator Option Only

#### TIMER

This pin is used as an external input to control the internal timer/counter circuitry. This pin also detects a higher voltage level used to initiate the bootstrap program.

## RESET

This pin has a Schmitt trigger input and an on-chip pullup. The MCU can be reset by pulling RESET low.

# INPUT/OUTPUT LINES (PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7)

These 32 lines are arranged into four 8-bit ports (A, B, C, and D). Ports A, B, and C are programmable as either inputs or outputs under software control of the data direction registers. Port D is a fixed input port. It has up to four analog inputs, plus two voltage reference inputs when the analog-to-digital converter is used (PD5/VRH, PD4/VRL), and an INT2 input. Port D lines can be read directly and used as binary inputs. If an analog input is used, then the voltage reference pins must be used in the analog mode. Refer to **PROGRAMMING** for additional information.

### **PROGRAMMING**

#### INPUT/OUTPUT PROGRAMMING

Ports A, B, and C are programmable as either input or output under software control of the corresponding data direction register (DDR). Port D lines are input only. The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic one for output and a logic zero for input. On reset, all the DDRs are initialized to a logic zero state to put the ports in the input mode. The port output registers are not initialized on reset and should be written to before setting the DDR bits.

When programmed as outputs, the latched output data is readable as input data regardless of the logic levels at the output pin due to output loading. The latched output data bit may always be written. Therefore, any write to a port writes all of its data bits, even though the port DDR is set to input. This port write may be used to initialize the data registers and avoid undefined outputs. Care must be exercised when using read-modify-write instructions since the data read corresponds to the pin level if the DDR is an input (zero) and, also, to the latched output when the DDR is an output (one). Refer to Table 1 for I/O functions and to Figure 3 for typical port circuitry.

Table 1. I/O Pin Functions

Data Latched Direction Output Register Data Bit Bit		Output State	Input To MCU		
1	. 0	0	0		
1	1	1	1		
, 0	X	Hi-Z**	Pin		

<sup>\*\*</sup>Port B and C are three-state ports. Port A has an internal pullup devices to provide CMOS data drive capability.

Port D provides reference voltage and multiplexed analog inputs. The VRL and VRH lines are internally connected to the A/D resistor. Port D can always be used as




Figure 3. Typical Port I/O Circuitry and Register Configuration

digital inputs, but for analog inputs, V<sub>RH</sub> and V<sub>RL</sub> must be connected to the appropriate reference voltage.

#### NOTE

Read-modify-write instructions should be not used when writing to DDRs always read as 'one'.

#### **MEMORY**

The MCU is capable of addressing 4096 bytes of memory and I/O registers. The memory map is shown in Figure 4. The locations consists of user EPROM, bootstrap ROM, user RAM, a mask option register (MOR), a program control register, miscellaneous register, A/D control registers, and I/O. The interrupt vectors are located from \$FF8 to \$FFF. The bootstrap is a mask-programmed ROM that allows the MCU to program its own EPROM.

The stack area is used during processing of an interrupt or subroutine call to save the CPU state. The stack pointer decrements during pushes and increments during pulls. Refer to **INTERRUPTS** for additional information.

#### NOTE

Using the stack area for data storage or temporary work locations requires care to prevent it from being overwritten due to stacking from an interrupt or subroutine call.

## REGISTERS

The MCU contains the registers described in the following paragraphs.


#### ACCUMULATOR (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.




# INDEX REGISTER (X)


The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit value that may be added to an 8- or 16- bit immediate value to create an effective address. The index register may also be used as a temporary storage area.



# PROGRAM COUNTER (PC)

The program counter is a 12-bit register that contains the address of the next byte to be fetched.





<sup>\*</sup> Caution: Data direction registers (DDRs) are write-only; they read as \$FF.

Figure 4. Memory Map

### STACK POINTER (SP)

The stack pointer is a 12-bit register that contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set at location \$07F. The stack pointer is then decremented as data is pushed onto the stack and incremented as data is pulled from the stack.

The seven most-significant bits of the stack pointer are permanently set at 0000011. Subroutines and interrupts may be nested down to location \$061 (31 bytes maximum), which allows the programmer to use up to 15 levels of subroutine calls (less if interrupts are allowed).

11						5	4	0
0	0	0	0	0	1	1	SP	

#### CONDITION CODE REGISTER (CC)

The condition code register is a 5-bit register in which four bits are used to indicate the results of the instruction just executed. These bits can be individually tested by a program, and specific actions can be taken as a result of their state. Each bit is explained in the following paragraphs.



# Half Carry (H)

This bit is set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

#### Interrupt (I)

When this bit is set, the timer and external interrupt is masked (disabled). If an external interrupt occurs while this bit is set, the interrupt is latched and is processed as soon as the interrupt bit is cleared.

# Negative (N)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logic 1).

# Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

## Carry/Borrow (C)

When set, this bit indicates that a carry or borrow out of the arithmetic logical unit (ALU) occured during the last arithmetic operation. This bit is also affected during bit test and branch instructions, and during shifts and rotates.

# **RESETS**

The MCU can be reset two ways: by initial power-up and by the external reset input (RESET). The RESET input consists mainly of a Schmitt trigger that senses the line logic level.

#### POWER-ON-RESET (POR)

An internal reset is generated on power-up that allows the internal clock generator to stabilize. The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drop in the power supply voltatge. A delay of tRHL milliseconds is required before allowing RESET input to go high. Connecting a capacitor to the RESET input (Figure 5) typically provides sufficient delay.




Figure 5. Power-Up RESET Delay Circuit

#### **EXTERNAL RESET INPUT**

The MCU is reset when a logic zero is applied to the RESET input for a period longer than one machine cycle (t<sub>CVC</sub>). Under this type of reset, the Schmitt trigger switches off at V<sub>IRES</sub> — to provide an internal reset voltage.

## **INTERRUPTS**

The MCU can be interrupted four different ways: (1) through the external interrupt  $\overline{\text{INT}}$  input pin, (2) with the internal timer interrupt request, (3) using the software interrupt instruction (SWI), or (4) the external Port D ( $\overline{\text{INT2}}$ ) input pin.


Interrupts cause the processor registers to be saved on the stack and the interrupt mask (I bit) set to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack after which normal processing resumes. The stacking order is shown in Figure 6.

Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted but are considered pending until the current instruction is complete.

## NOTE

The current instruction is considered to be the one already fetched and being operated on.

When the current instruction is complete, the processor checks all pending hardward interrupts and, if unmasked (I bit clear), proceeds with interrupt processing; otherwise, the next instruction if fetched and executed. Masked interrupts are latched for later interrupt service. If the timer interrupt status bit is cleared before unmasking the interrupt, then the interrupt is not latched.



<sup>\*</sup>For subroutine calls, only PCH and PCL are stacked

Figure 6. Interrupt Stacking Order

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed the same as any other instruction regardless of the setting of the I bit. Refer to Figure 7 for the reset and interrupt instruction processing sequence.

#### TIMER INTERRUPT

If the time mask bit (TCR6) is cleared, then, each time the timer decrements to zero (transitions from \$01 to \$00), an interrupt request is generated. The actual processor interrupt is generated only if the interrupt mask bit of the condition code register (CCR) is also cleared. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the l bit in the CCR is set, masking further interrupts until the present one is serviced. The contents of the timer interrupt vector, containing the location of the timer interrupt service routine, is then loaded into the program counter. At the end of the timer interrupt service routine, the software normally executes an RTI instruction which restores the machine state and starts executing the interrupted program. The timer interrupt status bit can only be cleared by software.

#### **EXTERNAL INTERRUPT**

The external interrupt is internally synchronized and then latched on the falling edge of INT and INT2. Clearing the I bit enables the external interrupt. The INT2 interrupt has an interrupt request bit (bit 7) and a mask bit (bit 6) in the miscellaneous register (MR). The INT2 interrupt is inhibited when the mask bit is set. The INT2 is always read as a digital input on port D. The INT2 and timer interrupt request bits, if set, cause the MCU to process an interrupt when the condition code I bit is clear. The following paragraphs describe two typical external interrupt circuits.

## **Zero-Crossing Interrupt**

A sinusoidal input signal (f<sub>INT</sub> maximum) can be used to generate an external interrupt (see Figure 8a) for use as a zero-crossing detector (for negative transitions of the ac sinusoid). This type of circuit allows applications such as servicing time-of-day routines and engaging/disengaging ac power control devices. Off-chip, full-wave rectification provides an interrupt at every zero crossing of the ac signal and, thereby, provides a 2f clock.

## **Digital-Signal Interrupt**

With this type of circuit (Figure 8b), the INT pin can be driven by a digital signal. The maximum frequency of a signal that can be recognized by the TIMER or INT pin logic is dependent on the parameter labeled tWL, tWH. Refer to TIMER for additional information.

## SOFTWARE INTERRUPT (SWI)

The SWI is an executable instruction that is executed regardless of the state of the I bit in the CCR. The SWI execution is similar to the hardware interrupts.

#### MODES OF OPERATION

The MCU has two modes of operations. These modes are the normal and bootstrap. The following paragraphs describe the modes.

## NORMAL MODE

This mode is a single-chip mode and is entered if the following conditions are met: (1) the RESET line is low, (2) the PC0 pin is within its normal operational range, and (3) the Vpp pin is connected to V<sub>CC</sub>. The next rising edge of the RESET pin then causes the part to enter the normal mode.

## **BOOTSTRAP**

The bootstrap mode is entered if the TIMER pin = +12 V. Refer to application note, *MC68705P3/R3/U3 8-Bit EPROM Microcomputer Programming Module* (AN-857 Rev.2).

## **TIMER**

The MCU consists of an 8-bit software programmable counter driven by a 7-bit software programmable prescaler. The various timer sources are made via the timer control register (TCR) and/or the mask option register (MOR). The 8-bit counter may be loaded under program control and is decremented toward zero. When the timer reaches zero, the timer interrupt request bit (bit 7) in the timer control register (TCR) is set. Refer to Figure 9 for timer block diagram.




Figure 7. Reset and Interrupt Processing Flowchart





Figure 8. Typical Interrupt Circuits

The timer interrupt can be masked (disabled) by setting the timer interrupt mask bit (bit 6) in the TCR. When the I bit in the condition code register is cleared and the TCR bit 6 is cleared, the processor receives the interrupt. The MCU responds to this interrupt by (1) saving the present CPU state on the stack, (2) fetching the timer interrupt vector, and (3) executing the interrupt routine. The timer

interrupt request bit must be cleared by software. Refer to **RESETS** and **INTERRUPTS** for additional information.

The prescaler is a 7-bit divider which is used to extend the maximum length of the timer. To avoid truncation errors, the prescaler is cleared when TCR bit 3 is set to a logic one; however, the TCR bit 3 always reads as a logic zero to ensure proper operation with read-modify-write instructions.



NOTE: The TOPT bit in the mask option register selects whether the timer is software programmable via the timer control register or emulates the mask programmable parts via the MOR EPROM byte.

Figure 9. Timer Block Diagram



The timer continues to count past zero, falling from \$00 through \$FF, and continues the countdown. The counter can be read at any time by reading the timer data register (TDR). This allows a program to determine the length of time since a timer interrupt has occurred without disturbing the counting process. The TDR is unaffected by reset.

### SOFTWARE CONTROLLED MODE

This mode is selected when TOPT (bit 6) in the MOR is programmed to zero. The timer prescaler input can be configured for three different operating modes plus a disable mode, depending on the value written to TCR control bits 4 and 5 (TIE and TIN). The following paragraphs describe the different modes.

# Timer Input Mode 1

When TIE and TIN are both programmed to zero, the timer input is from the internal clock (phase two) and the timer input pin is disabled. The internal clock mode can be used for periodic interrupt generation as well as a reference for frequency and event measurement.

# **Timer Input Mode 2**

When TIE=1 and TIN=0, the internal clock and the timer input signals are ANDed to form the timer input. This mode can be used to measure external pulse widths. The active high, external pulse gates in the internal clock for the duration of the external pulse. The accuracy of the count is  $\pm 1$ .

## **Timer Input Mode 3**

When TIE = 0 and TIN = 1, no prescaler input frequency is applied to the prescaler and the timer is disabled.

# **Timer Input Mode 4**

When TIE and TIN are both one, the timer input is from the external clock. The external clock can be used to count external events as well as to provide an external frequency for generating periodic interrupts. Frequency of external input must be  $\leq f_{OSC}/8$ .

#### MOR CONTROLLED MODE

This mode is selected when TOPT (bit 6) in the MOR is programmed to logic one. The timer circuits are the same as described in **SOFTWARE CONTROLLED MODE**. The logic levels of TCR bits 0, 1, 2, and 5 are determined during EPROM programming by the same bits in the MOR. Therefore, bits 0, 1, 2, and 5 in the MOR control the prescaler division and the timer clock selection. TIE (bit 4) and PSC (bit 3) in the TCR are set to a logic one when in the MOR controlled mode. TIM (bit 6) and TIR (bit 7) are controlled by the counter and software.

## **TIMER CONTROL REGISTER (TCR) \$009**

This is an 8-bit register that controls various functions such as configuring operation mode, setting ratio of the prescaler, and generating timer interrupt request signal. All bits are read/write except bit 3. The configuration of the TCR is determined by the TOPT (bit 6) in the MOR.

When TOPT=1, the TCR emulates the MC6805R2; when TOPT=0, the TCR is controlled by software.

TCR with	MOR TO	PT = 1					
7	6	5	4	3	2	1	0
TIR	TIM	*	1	PSC	*	*	*
TCR with	MOR TO	PT = 0					
7	6	5	4	3	2	1	0
TIR	TIM	TIN	TIE	PSC	PS2	PS1	PS0

<sup>\*</sup>The value of corresponding bits in MOR is written during RESET rising edge. These bits always read "one".

#### TIR — Timer Interrupt Request

Used to indicate the timer interrupt when it is logic one

- 1 = Set when the timer data register changes to all
- 0 = Cleared by external reset, power-on reset, or under program control

TIM — Timer Interrupt Mask

Used to inhibit the timer interrupt

- 1 = Interrupt inhibited
- 0 = Interrupt enabled

TIN — External or Internal

Selects input clock source

- 1 = External clock selected
- 0 = Internal clock selected (fosc/4)

TIE - TIMER External Enable

Used to enable external TIMER pin. When TOPT = 1, TIE is always a logical "one".

- 1 = Enables external timer pin
- 0 = Disables external timer pin

PSC — Prescaler Clear

Write only bit. Writing a one to this bit resets the prescaler to zero. A read of this location always indicates a zero when TOPT=0. When TOPT=1, this bit will read a logical "one" and has no effect on the prescaler.

PS2, PS1, PS0 - Prescaler Clear

Decoded to select one of eight outputs of the prescaler

### Prescaler

PS2	PS1	PS0	Divide By
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

## **NOTES**

When changing the PS bits in software, the PSC bit should be written to a "one" in the same write cycle to clear the prescaler. Changing the PS bits without clearing the prescaler may cause prescaler truncation.

#### MASK OPTION REGISTER (MOR) \$F38

The MOR is implemented in EPROM. This register contains all zeros prior to programming and is not affected by reset. The MOR bits are described in the following paragraphs.

7	6	5	4	3	2	1	0
CLK	TOPT	CLS			P2	P1	P0

CLK — Clock (oscillator type)

1 = Resistor Capacitor (RC)

0 = Crystal

TOPT — Timer Option

- 1 = MC6805R2 type timer/prescaler. All bits except 6 and 7, of the TCR are invisible to the user. Bits 5, 2, 1, and 0 of the MOR determine the equivalent MC6805R2 mask options.
- 0 = All TCR bits are implemented as a software programmable timer. The state of MOR bits 5, 4, 2, 1, and 0 sets the initial values of their respective TCR bits.

CLS — Timer/Prescaler Clock Source

1 = External TIMER pin

0 = Internal clock

Bit 4

Not used if  $TOPT = \iota$ . Sets the initial value of TIE in the TCR if TOPT = 0.

1 = Not used

0 = Sets initial value of TIE in the TCR

Bit 3

Not used

P2, P1, P0

The logical levels of these bits, when decoded, select one of eight outputs on the timer prescaler.

#### Prescaler

P2	P1	P0	Divide By
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

#### PROGRAMMING CONTROL REGISTER (PCR) \$00B

The PCR is an 8-bit register which provides the necessary control bits to program the EPROM. The bootstrap program manipulates the PCR when programming so the user need not be concerned with PCR in most applications.

7	6	5	4	3	2	1	0
1	1	1	1	1	VPON	PGE	PLE
RESET:	Ш	U	U	U	IJ	1	1

PLE — Programming Latch Enable

Controls address and data being latched into the EPROM. Set during reset, but may be cleared anytime.

- 1 = Read EPROM
- 0 = Latch address and data on EPROM

PGE — Program Enable

Enables programming of EPROM. Must be set when changing the address and data. Set during reset.

1 = Inhibit EPROM programming

0 = Enable EPROM programming (if PLE is low)

VPON - Vpp On

A read-only bit that indicates high voltage at the <u>Vpp</u> pin. When set to "one", disconnects PGE and PLE from the chip.

1 = No high voltage on Vpp pin

0 = High voltage on Vpp pin

#### NOTE

VPON being "zero" does not indicate that the Vpp level is correct for programming. It is used as a safety interlock for the user in the normal operating mode.

VPON	PGE	PLE	Programming Conditions			
0	0	0	Programming mode (program EPROM byte)			
1	0	0	PGE and PLE disabled from system			
0	1	0	Programming disabled (latch address and data in EPROM)			
1	1	0	PGE and PLE disabled from system			
0	0	1	Invalid state; $\overline{PGE} = 0$ if $\overline{PLE} = 0$			
1	0	1	Invalid state; $\overline{\text{PGE}} = 0$ if $\overline{\text{PLE}} = 0$			
0	1	1	"High voltage" on Vpp			
1	1	1	PGE and PLE disabled from system (operating mode)			

## **EPROM PROGRAMMING**

#### **ERASING THE EPROM**

The EPROM can be erased by exposure to high-intensity ultraviolet (UV) light with a wavelength of 2537 angstroms. The recommended integrated dose (UV intensity × exposure time) is 25Ws/cm². The lamps should be used without software filters, and the MCU should be positioned about one inch from the UV tubes. Ultraviolet erasure clears all bits of the MCU EPROM to the "zero" state. Data then can be entered by programming "ones" into the desired bit locations.

### **PROGRAMMING**

The MCU bootstrap program can be used to program the MCU EPROM. The alternate vectoring used to implement the self-check is used to start execution of the bootstrap program.

A MCM2532 UV EPROM (other industry standard EPROMs may be used) must first be programmed with the same information that is to be transferred to the MCU EPROM. Refer to application note, MC68705P3/R3/U3 8-bit EPROM Microcomputer Programming Module (AN-857

Rev.2) for schematic diagrams and instructions on programming the MCU EPROM.

# **ANALOG-TO-DIGITAL CONVERTER**

The chip resident 8-bit analog-to-digital (A/D) converter uses a successive approximation technique as show in Figure 10. Four external analog inputs can be connected to the A/D via Port D. Four internal analog channels (VRH – VRL, VRH – VRL/2, VRH – VRL/4, and VRL) may be selected for calibration. The accuracy of these internal channels may not meet the accuracy specifications of the external channels.

Multiplexer selection is controlled by the A/D control register (ACR) bits 0, 1, and 2. Refer to Table 2 for multiplexer selection. The ACR is shown in Figure 10. The converter uses 30 machine cycles to complete a conversion of a sampled analog input. When the conversion is complete, the digital value is placed in the A/D result register (ARR); the conversion flag is set; selected input

is sampled again; and a new conversion begins. When ACR7 is cleared, the conversion in progress is aborted and the selected input, which is held internally, is sampled for five machine cycles.

The converter uses  $V_{RH}$  and  $V_{RL}$  as reference voltages. An input voltage equal to or greater than  $V_{RH}$  converts to \$FF. An input voltage equal to or less than  $V_{RL}$ , but greater than  $V_{SS}$ , converts to \$00. Maximum and minimum ratings must not be exceeded. Each analog input source should use  $V_{RH}$  as the supply voltage and should be referenced to  $V_{RL}$  for the ratiometric conversion. To maintain full accuracy of the A/D, three requirements should be followed: (1)  $V_{RH}$  should be equal to or less than  $V_{CC}$ , (2)  $V_{RL}$  should be equal to or greater than  $V_{SS}$  but less than maximum specifications, and (3)  $V_{RH} - V_{RL}$  should be equal to or greater than 4 volts.

The A/D has a built-in 1/2 LSB offset intended to reduce the magnitude of the quantizing error to  $\pm$  1/2 LSB, rather than +0, -1 LSB with no offset. This implies that, ignoring errors, the transition point from \$00 to \$01 occurs at 1/2 LSB above V<sub>RL</sub>. Similarly, the transition from \$FE to \$FF occurs 1-1/2 LSB below V<sub>RH</sub>, ideally.

Table 2. A/D Input MUX Selection

A/D	Control Reg	gister	Input Selected	A/D Output (Hex)				
ACR2	ACR1	ACR0		Min	Тур	Max		
0	0	0	AN0					
0	0	1	AN1					
0	1	0	AN2					
0	1	1	AN3	]				
1	0	0	V <sub>RH</sub> *	FE	FF.	FF		
1	0	1	V <sub>RL</sub> *	00	00	01		
1	1	0	V <sub>RH/4</sub> *	3F	40	41		
1	1	1	V <sub>RH/2</sub> *	7F	80	81		

<sup>\*</sup>Internal (calibration) levels




Figure 10. A/D Block Diagram

#### INSTRUCTION SET

The MCU has a set of 59 basic instructions which can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type.

#### **REGISTER/MEMORY INSTRUCTIONS**

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to the following instruction list.

Function	Mnemonic
Load A from Memory	LDA
Load X from Memory	LDX
Store A in Memory	STA
Store X in Memory	STX
Add Memory to A	ADD
Add Memory and Carry to, A	ADC
Subtract Memory	SUB
Subtract Memory from A with Borrow	SBC
AND Memory to A	AND
OR Memory with A	ORA
Exclusive OR Memory with A	EOR
Arithmetic Compare A with Memory	СМР
Arithmetic Compare X with Memory	CPX
Bit Test Memory with A (Logical Compare)	BIT
Jump Unconditional	JMP
Jump to Subroutine	JSR

## **BIT MANIPULATION INSTRUCTIONS**

The MCU is capable of setting or clearing any bit which resides in the first 256 bytes of the memory space where all port registers, port DDRs, timer, timer control, and onchip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear and bit test, and branch functions are all implemented with a single instruction. For test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition code register. Refer to the following list for bit manipulation instructions.

Function	Mnemonic
Branch if Bit n is Set	BRSET n (n = 0 7)
Branch if Bit n is Clear	BRCLR n (n = 0 7)
Set Bit n	BSET n (n = 0 7)
Clear Bit n	BCLR n (n = 0 7)

#### READ-MODIFY-WRITE INSTRUCTIONS

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read-modify-write sequence since it does not modify the value. Refer to the following list of instructions.

Function	Mnemonic
Increment	INC
Decrement	DEC
Clear	CLR
Complement	COM
Negate (2's Complement)	NEG
Rotate Left Thru Carry	ROL
Rotate Right Thru Carry	ROR
Logical Shift Left	LSL
Logical Shift Right	LSR
Arithmetic Shift Right	ASR
Test for Negative or Zero	TST

#### **BRANCH INSTRUCTIONS**

This set of instructions branches if a particular condition is met; otherwise, no operation is performed. Branch instructions are two byte instructions. Refer to the following list for branch instructions.

Function	Mnemonic
Branch Always	BRA
Branch Never	BRN
Branch if Higher	BHI
Branch if Lower or Same	BLS
Branch if Carry Clear	BCC
(Branch if Higher or Same)	(BHS)
Branch if Carry Set	BCS
(Branch if Lower)	(BLO)
Branch if Not Equal	BNE
Branch if Equal	BEQ
Branch if Half Carry Clear	внсс
Branch if Half Carry Set	BHCS
Branch if Plus	BPL
Branch if Minus	ВМІ
Branch if Interrupt Mask Bit is Clear	вмс
Branch if Interrupt Mask Bit is Set	BMS
Branch if Interrupt Line is Low	BIL
Branch if Interrupt Line is High	BIH
Branch to Subroutine	BSR

## CONTROL INSTRUCTIONS

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to the following list for control instructions.

Function	Mnemonic
Transfer A to X	TAX
Transfer X to A	TXA
Set Carry Bit	SEC
Clear Carry Bit	CLC
Set Interrupt Mask Bit	SEI
Clear Interrupt Mask Bit	CLI
Software Interrupt	SWI
Return from Subroutine	RTS
Return from Interrupt	RTI
Reset Stack Pointer	RSP
No-Operation	NOP

#### **OPCODE MAP SUMMARY**

Table 3 is an opcode map for the instructions used on the MCU.

#### ADDRESSING MODES

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code for all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single byte instructions, while the longest instructions (three bytes) permit accessing tables throughout memory. Short and long absolute addressing is also included. Two byte direct-addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory.

The term "effective address" (EA) is used in describing the various addressing modes. Effective address is defined as the address from which the argument for an instruction is fetched or stored.

#### **IMMEDIATE**

In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants that do not change during program execution (e.g., a constant used to initialize a loop counter).

#### DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two-byte instruction.

#### EXTENDED

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode byte. Instructions with extended addressing mode are capable of referencing arguments anywhere in memory with a single three-byte instruction.

#### RFI ATIVE

The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte (the offset) following the opcode is added to the PC if, and only if, the branch conditions are true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from  $-126\ to\ +129\ from$  the opcode address.

# INDEXED, NO OFFSET

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. This addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location.

### INDEXED, 8-BIT OFFSET

In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the opcode. The addressing mode is useful for selecting the Kth element in an n element table. With this two-byte instruction, K would typically be in X with the address of the beginning of the table in the instruction. As such, tables may begin anywhere within the first 256 addressable locations and could extend as far as location 510 (\$1FE is the last location at which the instruction may begin).

#### INDEXED, 16-BIT OFFSET

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed, 8-bit offset except that this three-byte instruction allows tables to be anywhere in memory.

## **BIT SET/CLEAR**

In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode. The byte following the opcode specifies the direct addressing of the byte to which the specified bit is to be set or cleared. Any read/write bit in the first 256 locations of memory, including I/O, can be selectively set or cleared with a single two-byte instruction.

## **BIT TEST AND BRANCH**

The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit to be tested, and its condition (set or clear), is included in the opcode. The address of the byte to be tested is in

Table 3. Opcode Map

														48.6			T
1 1		ipulation	Branch	DIR	INH	ad-Modify-V		IV.	Cor INH	INH	IMM	DIR	EXT	r/Memory	IX1	IX	1 1
Hi	BTB 0	BSC	REL 2	3	INH 4	INH 5	1X1 6	15	8	9	A	В	С	1X2 D	E	Ŧ	Hi _
Low	0000	0001	0010	6	0100	0101	0110	6 0111	1000	1001	1010	1011	1100	6 1/101	5 1110	4 1111	Low
	BRSETO 3 BTB	BSET0 2 BSC	BRA REL	NEG 2 DIR	NEG INH	NEG 1 INH	NEG IX1	NEG IX	RTI 1 INH		SUB 1 IMM	SUB 2 DIR	SUB 3 EXT	S JB 3 IX2	SUB 2 IX1	SUB	, ooo
1 0001	BRCLRO 3 BTB	BCLR0 BSC	BRN 2 REL						6 RTS 1 INH		CMP IMM	CMP DIR	CMP 3 EXT	6 CMP 3 IX2	CMP 2 IX1	CMP	1 0001
2 0010	BRSET1 3 BTB	BSET1 BSC	BHI 2 REL								SBC 1MM	SBC DIR	5 SBC 3 EXT	SBC 3 IX2	SBC IX1	SBC	2 0010
3 0011	BRCLR1 3 BTB	BCLR1 BSC	BLS REL	COM DIR	COMA	COMX	7 COM 2 IX1	COM	SWI SWI		CPX 2 IMM	CPX 2 DIR	5 CPX 3 EXT	6 CPX 3 IX2	CPX IX1	CPX IX	3 0011
4 0100	BRSET2 3 BTB	BSET2 BSC	BCC REL	6 LSR 2 DTR	LSRA	LSRX 1 INH	7 LSR 2 IX1	6 LSR 1 IX			2 AND 2 IMM	4 AND 2 Difi	5 AND 3 EXT	6 AND 3 IX2	5 AND 2 IX1	AND IX	4 0100
5 0101	BRCLR2 3 BTB	BCLR2 BSC	BCS REL								BIT 2 IMM	BIT DIR	5 BIT 3 EXT	6 BIT 3 IX2	5 BIT 2 IX1	BIT IX	5 0101
6 0110	BRSET3 3 BTB	7 BSET3 2 BSC	BNE 2 REL	6 ROR 2 DIR	RORA	RORX 1 INH	7 ROR 2 IX1	6 ROR 1 IX			LDA 2 IMM	LDA 2 DIR	5 LDA 3 EXT	6 LDA 3 IX2	5 LDA 2 IX1	LDA IX	6 0110
7 0111	BRCLR3 3 BTB	BCLR3 BSC	BEQ REL	6 ASR 2 DIR	ASRA 1 INH	ASRX 1 INH	7 ASR 2 IX1	6 ASR 1 IX		2 TAX 1 INH		5 STA 2 DIR	STA 3 EXT	7 STA 3 IX2	STA 2 IX1	STA IX	7 0111
8	BRSET4 3 BTB	BSET4 BSC	BHCC REL	6 LSL 2 DIR	LSLA 1 INH	LSLX 1 INH	7 LSL 2 IX1	6 LSL 1 IX		CLC 1 INH	EOR 1MM	EOR 2 DIR	5 EOR 3 EXT	6 EOR 3 IX2	EOR 1X1	EOR IX	8 1000
9	BRCLR4 3 BTB	BCLR4 BSC	BHCS REL	6 ROL 2 DIR	ROLA	ROLX 1 INH	7 ROL 2 IX1	6 ROL 1 IX		SEC 1 INH	ADC 2 IMM	4 ADC 2 DIR		ADC 3 IX2	5 ADC 1X1	ADC IX	9 1001
A 1010	BRSET5	BSET5 BSC	BPL 2 REL	6 DEC 2 DIR	DECA	DECX 1 INH	7 DEC 2 IX1	6 DEC		CLI 1 INH	ORA 2 IMM	ORA	ORA 3 EXT	ORA 3 IX2	ORA 2 IX1	ORA	A 1010
B 1011	BRCLR5 3 BTB	BCLR5 2 BSC	BMI 2 REL							SEI 1 INH	2 ADD 2 IMM	ADD 2 DIR	ADD 3 EXT	ADD 3 IX2	ADD IX1	ADD IX	B 1011
C 1100	BRSET6 3 BTB	BSET6 2 BSC	BMC 2 REL	6 INC 2 DIR	INCA I INH	INCX 1 INH	7 INC 2 IX1	6 INC 1 IX		RSP 1 INH		JMP 2 DIR	JMP 3 EXT	5 JMP 3 IX2	4 JMP 2 IX1	JMP IX	C 1100
D 1101	BRCLR6	BCLR6 BSC	BMS 2 REL	TST 2 DIR	TSTA 1 INH	TSTX 1 INH	7 TST 2 IX1	TST IX		NOP 1 INH	BSR 2 REL	JSR 2 DIR	JSR 3 EXT	JSR 3 IX2	JSR 2 IX1	JSR IX	D 1101
E 1110	10 BRSET7 3 BTB	BSET7	BIL 2 REL	6			,				LDX 2 IMM	LDX DIR	LDX 3 EXT	LDX 3 IX2	LDX 2 IX1	LDX	E 1110
F 1111	BRCLR7	BCLR7	BIH 2 REL	CLR 2 DIR	CLRA 1 INH	CLRX INH	CLR 1X1	6 CLR 1 IX		TXA 1 INH		STX 2 DIR	STX 3 EXT	STX 3 IX2	STX IX1	STX	F 1111

#### Abbreviations for Address Modes

INH Inherent IMM Immediate DIR Direct EXT Extended


REL Relative

BSC Bit Set/Clear втв Bit Test and Branch

IX Indexed (No Offset)

IX1 Indexed, 1 Byte (8-Bit) Offset IX2 Indexed, 2 Byte (16-Bit) Offset

## **LEGEND**



the single byte immediately following the opcode byte. The signed relative 8-bit offset in the third byte is added to the PC if the specified bit is set or cleared in the specified memory location. This single three-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branching is from -125 to +130 from the opcode address. The state of the tested bit is also transferred to the carry bit of the condition code register.

#### INHERENT

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator as well as the control instruction with no other arguments are included in this mode. These instructions are one byte long.

### **ELECTRICAL SPECIFICATIONS**

#### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	٧
Input Voltage EPROM Programming Voltage (Vpp Pin) TIMER Pin — Normal Mode TIMER Pin — Bootstrap Programming Mode All Others	VPP Vin Vin Vin	-0.3 to +22.0 -0.3 to +7.0 -0.3 to +15.0 -0.3 to +7.0	V
Operating Temperature Range MC68705R3 MC68705R3C	Тд	T <sub>L</sub> to T <sub>H</sub> 0 to +70 -40 to 85	°C
Storage Temperature Range	T <sub>stg</sub>	- 55 to + 150	°C
Junction Temperature Plastic Cerdip	TJ	150 175	°C/W

These devices contain circuity to protect the inputs against damage due to high static voltages or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that Vin and Vout be constrained to the range V<sub>SS</sub>≤(V<sub>in</sub> and V<sub>out</sub>)≤V<sub>CC</sub>. Reliability of operation is enhanced if unused inputs except EXTAL are tied to an appropriate logic voltage level (e.g., either VSS or

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance Plastic (P Suffix) Plastic (FN Suffix) Cerdip (S Suffix)	θJA	50 100 60	°C/W

# POWER CONSIDERATIONS

The average chip-junction temperature, T<sub>J</sub>, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \cdot \theta_{JA}) \tag{1}$$

where:

 $T_A$  $\theta$ JA = Ambient Temperature, °C = Package Thermal Resistance,

Junction-to-Ambient, °C/W

= PINT+PPORT = I<sub>CC</sub>×V<sub>CC</sub>, Watts — Chip Internal Power = Port Power Dissipation,

Watts - User Determined

For most applications PPORT < PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and T1 (if PPORT is neglected) is:

 $P_D = K + (T_J + 273^{\circ}C)$ Solving equations (1) and (2) for K gives:

 $K = P_D \cdot (T_A + 273^{\circ}C) + \theta_{JA} \cdot P_D^2$ 

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring PD (at equilibrium) for a known TA. Using this value of K, the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA

# PROGRAMMING OPERATION ELECTRICAL CHARACTERISTICS

( $V_{CC} = 5.25 \text{ Vdc } \pm 0.5\%$ ,  $V_{SS} = 0$ ,  $T_A = 20 \text{ to } 30^{\circ}\text{C}$ , unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Programming Voltage	V <sub>PP</sub>	20.0	21.0	22.0	V
Vpp Supply Current Vpp=5.25 V Vpp=21.0 V	Ірр	_	_	8 30	mA
Oscillator Frequency	f <sub>osc(p)</sub>	0.9	1.0	1.1	MHz
Bootstrap Programming Mode Voltage (TIMER Pin) @ I <sub>IHTP</sub> =100 µA Maximum	V <sub>IHTP</sub>	9.0	12.0	15.0	V

# **ELECTRICAL CHARACTERISTICS**

( $V_{CC}$  = +5.25 Vdc  $\pm$  0.5 Vdc,  $V_{SS}$  = 0 Vdc,  $T_A$  = 0° to 70°C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Input High Voltage RESET ( $4.75 \le V_{CC} \le 5.75$ ) ( $V_{CC} < 4.75$ ) INT $4.75 \le V_{CC} < 5.75$ ) ( $V_{CC} < 4.75$ ) All Other	VIH	4.0 V <sub>CC</sub> - 0.5 4.0 V <sub>CC</sub> - 0.5 2.0	** **	Vcc Vcc Vcc Vcc	V
Input High Voltage (TIMER Pin) Timer Mode Bootstrap Programming Mode	VIH	2.0 9.0	 12.0	V <sub>CC</sub> + 1.0	V
Input Low Voltage RESET INT All Other	VIL	V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub>	**	0.8 1.5 0.8	V
INT Zero-Crossing Input Voltage — Through a Capacitor	VINT	2.0		4.0	V <sub>ac p-p</sub>
$\label{eq:continuous} \begin{array}{ll} \mbox{Internal Power Dissipation (No Port Loading, $V_{CC} = 5.25$ V} & T_A = 0^{\circ}C \\ \mbox{for Steady-State Operation)} & T_A = 40^{\circ}C \end{array}$	PINT	_	520 580	740 800	mW
Input Capacitance EXTAL All Other (See Note)	C <sub>in</sub>	_	25 10	_	pF
RESET Hysteresis Voltage Out of Reset Voltage Into Reset Voltage	V <sub>IRES+</sub> V <sub>IRES-</sub>	2.1 0.8	_	4.0 2.0	V
Programming Voltage (Vpp Pin) Programming EPROM Operating Voltage	Vpp*	20.0 4.75	21.0 V <sub>CC</sub>	22.0 5.75	V
Input Current TIMER ( $V_{in}$ = 0.4 V) INT ( $V_{in}$ = 0.4 V) EXTAL ( $V_{in}$ = 2.4 V to $V_{CC}$ ) ( $V_{in}$ = 0.4 V) RESET ( $V_{in}$ = 0.8 V) (External Capacitor Changing Current)	l <sub>in</sub> IRES		 20  	20 50 10 - 1600 - 40	μΑ

<sup>\*</sup>Vpp (pin 7) is connected to  $V_{\mbox{\footnotesize{CC}}}$  in the normal operating mode.

NOTE: Port D analog inputs, when selected,  $C_{in} = 25 \text{ pF}$  for the first 5 out of 30 cycles.

<sup>\*\*</sup>Due to internal biasing, this input (when not used) floats to approximately 2.0 V.

# SWITCHING CHARACTERISTICS

( $V_{CC}$  = +5.25 Vdc ±0.5 Vdc,  $V_{SS}$  =0 Vdc,  $T_A$  =0°C to 70°C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Oscillator Frequency Normal	f <sub>osc</sub>	0.4		4.2	MHz
Instruction Cycle Time (4/f <sub>OSC</sub> )	tcyc	0.950		10	μs
INT, INT2, or Timer Pulse Width	tWL, tWH	t <sub>cyc</sub> + 250		_	ns
RESET Pulse Width	tRWL	t <sub>cyc</sub> + 250	_	_	ns
RESET Delay Time (External Cap = 1.0 μF)	<sup>t</sup> RHL	_	100	_	ms
INT Zero Crossing Detection Input Frequency	fINT	0.03	_	1.0	kHz
External Clock Duty Cycle (EXTAL)		40	50	60	%
Crystal Oscillator Start-Up Time	_	_	_	100	ms

# A/D CONVERTER CHARACTERISTICS

(V<sub>CC</sub> = +5.25 V  $\pm 0.5$  Vdc, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = 0°C to 70°C, unless otherwise noted)

Characteristic	Min	Тур	Max	Unit	Comments
Resolution	8	8	8	Bits	
Non-Linearity	-	_	± 1/2	LSB	For V <sub>RH</sub> = 4.0 to 5.0 V and V <sub>RL</sub> = 0 V.
Quantizing Error	_	_	± 1/2	LSB	
Conversion Range	V <sub>RL</sub>		V <sub>RH</sub>	V	
V <sub>R</sub> H V <sub>R</sub> L	_ V <sub>SS</sub>	_	V <sub>CC</sub> 0.2	v v	A/D accuracy may decrease proportionately as V <sub>RH</sub> is reduced be below 4.0 V. The sum of V <sub>RH</sub> and V <sub>RL</sub> must not exceed V <sub>CC</sub> .
Conversion Time	30	30	30	t <sub>cyc</sub>	Includes sampling time
Monotonicity				Inherent (w	ithin total error)
Zero Input Reading	00	00	01	hexadecimal	V <sub>in</sub> = 0
Ratiometric Reading	FE	FF	FF	hexadecimal	$V_{in} = V_{RH}$
Sample Time	5	5	5	t <sub>cyc</sub>	
Sample/Hold Capacitance, Input	_	_	25	pF	
Analog Input Voltage	V <sub>RL</sub>	_	V <sub>RH</sub>	V	Negative transients on any analog lines (pins 19-24) are not allowed at any time during conversion.

# PORT ELECTRICAL CHARACTERISTICS

(V<sub>CC</sub> =  $\pm 5.25$  Vdc  $\pm 0.5$  Vdc, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> =  $0^{\circ}$  to  $70^{\circ}$ C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
	Port A				
Output Low Voltage, I <sub>Load</sub> = 1.6 mA	V <sub>OL</sub>		_	0.4	V
Output High Voltage, I <sub>Load</sub> = -100 μA	VOH	2.4	_		V
Output High Voltage, I <sub>Load</sub> = -10 μA	Voн	V <sub>CC</sub> - 1.0		_	V
Input High Voltage, $I_{Load} = -300 \mu A$ (Max)	VIH	2.0	_	Vcc	V
Input Low Voltage, I <sub>Load</sub> = -500 μA (Max)	V <sub>IL</sub>	VSS		0.8	V
Hi-Z State Input Current (V <sub>in</sub> = 2.0 V to V <sub>CC</sub> )	lін	_	_	- 300	μА
Hi-Z State Input Current (Vin = 0.4 V)	Iլլ	_	_	- 500	μА
	Port B				
Output Low Voltage, ILoad = 3.2 mA	V <sub>OL</sub>	_	_	0.4	V
Output Low Voltage, I <sub>Load</sub> = 10 mA (Sink)	V <sub>OL</sub>	_		1.0	V
Output High Voltage, I <sub>Load</sub> = -200 μA	V <sub>OH</sub>	2.4			V
Darlington Current Drive (Source), V <sub>O</sub> = 1.5 V	ГОН	-1.0	_	- 10	mA
Input High Voltage	VIH	2.0	_	Vcc	V
Input Low Voltage	VIL	VSS	_	0.8	V
Hi-Z State Input Current	ltsi		<2	10	μΑ
	Port C	100 100 100			
Output Low Voltage, I <sub>Load</sub> = 1.6 mA	V <sub>OL</sub>	_	_	0.4	V
Output High Voltage, I <sub>Load</sub> = -100 μA	V <sub>OH</sub>	2.4	_	_	V
Input High Voltage	VIH	2.0	_	V <sub>CC</sub>	V
Input Low Voltage	V <sub>IL</sub>	V <sub>SS</sub>		0.8	V
Hi-Z State Input Current	lTSI		<2	10	μΑ
	Port D (Input Only	y)			
Input High Voltage	ViH	2.0	_	V <sub>CC</sub>	V
Input Low Voltage	V <sub>IL</sub>	VSS		0.8	V
Input Current	lin	_	<1	5	μΑ




Figure 11. TTL Equivalent Test Load (Port B)




Figure 13. TTL Equivalent Test Load (Ports A and C)





Figure 15. Ports A and C Logic Diagram



Port 17. Typical Input Protection




Figure 12. CMOS Equivalent Test Load (Port A)




Figure 14. Open-Drain Equivalent Test Load (Port C)




Figure 16. Port B Logic Diagram




Figure 18. I/O Characteristic Measurement Circuit

#### ORDERING INFORMATION


The following table provides generic information pertaining to the package type, temperature, and MC order numbers for the MC68705R3.


**Table 4. Generic Information** 

Package Type	Temperature	Order Number		
Cerdip	0°C to 70°C	MC68705R3S		
S Suffix	-40° to +85°C	MC68705R3CS		
Plastic	0°C to 70°C	MC68705R3P		
P Suffix	40°C to 85°C	MC68705R3CP		
PLCC FN Suffix	-40°C to +85°C	MC68705R3CFN		

# **MECHANICAL DATA**

#### PIN ASSIGNMENTS





# Technical Summary

# 8-Bit EPROM Microcontroller Unit


. The MC68705R5 (HMOS) Microcontroller Unit (MCU) is an EPROM member of the MC6805 Family of microcontrollers. The user programmable EPROM allows program changes and lower volume applications. This low cost MCU has parallel I/O capability with pins programmable as input or output. This publication contains condensed information on the MCU; for detailed information, refer to M6805 HMOS, M146805 CMOS Family User's Manual (M6805UM(AD2)) or contact your local Motorola sales office.

Refer to the block diagram for the hardware features and to the list below for additional features available on the MCU.

- Internal 8-Bit Timer with 7-Bit Programmable Prescaler
- On-chip Oscillator
- Memory Mapped I/O
- Versatile Interrupt Handling
- Bit Manipulation
- Bit Test and Branch Instruction
- Vectored Interrupts

- Bootstrap program in ROM
- 112 Bytes of RAM
- 3776 Bytes of Eprom
- 24 I/O Pins
- 4-Channel Analog-to-Digital Converter
- EPROM Security Feature

# **BLOCK DIAGRAM**



This document contains information on a new product. Specifications and information herein are subject to change without notice.

8.0

#### SIGNAL DESCRIPTION

# VCC AND VSS

Power is supplied to the microcontroller using these two pins. VCC is  $\pm 5.25$  volts ( $\pm 0.5\Delta$ ) power, and VSS is

#### Vpp

This pin is used when programming the EPROM. In normal operation, this pin is connected to VCC.

# INT

This pin provides the capability for asynchronously applying an external interrupt to the MCU. Refer to INTER-**RUPTS** for more detailed information.

### EXTAL, XTAL

These pins provide control input for the on-chip clock oscillator circuit. A crystal, a resistor/capacitor combination, or an external signal (depending on mask option register setting) is connected to these pins to provide a system clock.

#### **RC** Oscillator

With this option, a resistor is connected to the oscillator pins as shown in Figure 1. The relationship between R and fosc is shown in Figure 2.





Figure 2. Typical Frequency vs Resistance for **RC Oscillator Option Only** 

# Crystal

The circuit shown in Figure 1 is recommended when using a crystal. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and startup stabilization time. Refer to **ELECTRICAL SPECIFICATIONS** for V<sub>CC</sub> specifications.

## **External Clock**

An external clock should be applied to the EXTAL input with the XTAL input connected to VSS, as shown in Figure 1. This option may only be used with the crystal oscillator option selected in the mask option register.



#### NOTES:

- 1. For the MC68705R5 MOR b7=0 for the crystal option and MOR b7=1 for the RC option. When the TIMER input pin is in the VIHTP range (in the bootstrap EPROM programming mode), the crystal option is forced. When the TIMER input is at or below VCC, the clock generator option is determined by bit 7 of the Mask Option Register (CLK).
- 2. The recommended CL value with a 4.0 MHz crystal is 27 pF maximum, including system distributed capacitance. There is an internal capacitance of approximately 25 pF on the XTAL pin. For crystal frequencies other than 4 MHz, the total capacitance on each pin should be scaled as the inverse of the frequency ratio. For example, with a 2 MHz crystal, use approximately 50 pF on EXTAL and approximately 25 pF on XTAL. The exact value depends on the Motional-Arm parameters of the crystal used.

Figure 1. Oscillator Connections

#### TIMER

This pin is used as an external input to control the internal timer/counter circuitry. This pin also detects a higher voltage level used to initiate the bootstrap program.

#### RESET

This pin has a Schmitt trigger input and an on-chip pullup. The MCU can be reset by pulling RESET low.

# INPUT/OUTPUT LINES (PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7)

These 32 lines are arranged into four 8-bit ports (A, B, C, and D). Ports A, B, and C are programmable as either inputs or outputs under software control of the data direction registers. Port D is a fixed input port. It has up to four analog inputs, plus two voltage reference inputs when the analog-to-digital converter is used (PD5/VRH, PD4/VRL), and an INT2 input. Port D lines can be read directly and used as binary inputs. If an analog input is used, then the voltage reference pins must be used in the analog mode. Refer to **PROGRAMMING** for additional information.

#### **PROGRAMMING**

#### INPUT/OUTPUT PROGRAMMING

Ports A, B, and C are programmable as either input or output under software control of the corresponding data direction register (DDR). Port D lines are input only. The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic one for output and a logic zero for input. On reset, all the DDRs are initialized to a logic zero state to put the ports in the input mode. The port output registers are not initialized on reset and should be written to before setting the DDR bits.

When programmed as outputs, the latched output data is readable as input data regardless of the logic levels at the output pin due to output loading. The latched output

data bit may always be written. Therefore, any write to a port writes all of its data bits, even though the port DDR is set to input. This port write may be used to initialize the data registers and avoid undefined outputs. Care must be exercised when using read-modify-write instructions since the data read corresponds to the pin level if the DDR is an input (zero) and, also, to the latched output when the DDR is an output (one). See Table 1 for I/O functions and to Figure 3 for typical port circuitry.

Port D provides reference voltage and multiplexed analog inputs. The VRL and VRH lines are internally connected to the A/D resistor. Port D can always be used as digital inputs, but for analog inputs, VRH and VRL must be connected to the appropriate reference voltage.

#### NOTE

Read-modify-write instructions should not be used when writing to the DDR because DDRs always read as 'one'.

Table 1. I/O Pin Functions

Data Direction Register Bit	Latched Output Data Bit	Output State	Input To MCU
1	0	0	0
1	1 1		1
0	X	Hi-Z**	Pin

<sup>\*\*</sup>Port B and C are three-state ports. Port A has an internal pullup devices to provide CMOS data drive capability.

#### **MEMORY**

The MCU is capable of addressing 4096 bytes of memory and I/O registers. The memory map is shown in Figure 4. The location consist of user EPROM, bootstrap ROM, user RAM, a mask option register (MOR), a program control register, miscellaneous register, A/D control registers, and I/O. The interrupt vectors are located from \$FF8 to \$FFF. The bootstrap is a mask-programmed ROM that allows the MCU to program its own EPROM.





Figure 3. Typical Port I/O Circuitry and Register Configuration



<sup>\*</sup>Caution: Data direction registers (DDRs) are write-only; they read as \$FF.

Figure 4. Memory Map

The stack area is used during processing of an interrupt or subroutine call to save the CPU state. The stack pointer decrements during pushes and increments during pulls. Refer to **INTERRUPTS** for additional information.

# NOTE


Using the stack area for data storage or temporary work locations requires care to prevent it from being overwritten due to stacking from an interrupt or subroutine call.

# REGISTERS

The MCU contains the registers described in the following paragraphs.

## ACCUMULATOR (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.



# INDEX REGISTER (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit value that may be added to an 8- or 16- bit immediate value to create

an effective address. The index register may also be used as a temporary storage area.



# PROGRAM COUNTER (PC)

The program counter is an 12-bit register that contains the address of the next byte to be fetched.

11	8	7		0
РСН			PCL	

#### STACK POINTER (SP)

The stack pointer is an 12-bit register that contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set at location \$07F. The stack pointer is then decremented as data is pushed onto the stack and incremented as data is pulled from the stack.

The seven most-significant bits of the stack pointer are permanently set at 0000011. Subroutines and interrupts may be nested down to location \$061 (31 bytes maximum), which allows the programmer to use up to 15 levels of subroutine calls (less if interrupts are allowed).

	11					5 4							
i	0	0	0	0	0	1	1	SP					

#### CONDITION CODE REGISTER (CC)

The condition code register is a 5-bit register in which four bits are used to indicate the results of the instruction just executed. These bits can be individually tested by a program, and specific actions can be taken as a result of their state. Each bit is explained in the following paragraphs.



#### Half Carry (H)

This bit is set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

#### Interrupt (I)

When this bit is set, the timer and external interrupt is masked (disabled). If an external interrupt occurs while this bit is set, the interrupt is latched and is processed as soon as the interrupt bit is cleared.

#### Negative (N)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logic 1).

## Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

## Carry/Borrow (C)

When set, this bit indicates that a carry or borrow out of the arithmetic logical unit (ALU) occured during the last arithmetic operation. This bit is also affected during bit test and branch instructions, and during shifts and rotates

#### RESETS

The MCU can be reset two ways: by initial power-up and by the external reset input (RESET). The RESET input consists mainly of a Schmitt trigger that senses the reset line logic level.

#### POWER-ON-RESET (POR)

An internal reset is generated on power-up that allows the internal clock generator to stabilize. The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drop in the power supply voltage. A delay of tRHL milliseconds is required before allowing RESET input to go high. Connecting a capacitor to the RESET input (Figure 5) typically provides sufficient delay.

#### **EXTERNAL RESET INPUT**

The MCU is reset when a logic zero is applied to the  $\overline{\text{RESET}}$  input for a period longer than one machine cycle (t<sub>Cyc</sub>). Under this type of reset, the Schmitt trigger switches off at V<sub>IRES</sub> — to provide an internal reset voltage.





Figure 5. Power-Up RESET Delay Circuit

#### **INTERRUPTS**

The MCU can be interrupted four different ways: (1) through the external interrupt  $\overline{\text{INT}}$  input pin, (2) with the internal timer interrupt request, (3) using the software interrupt instruction (SWI), or (4) the external Port D ( $\overline{\text{INT2}}$ ) input pin.

Interrupts cause the processor registers to be saved on the stack and the interrupt mask (I bit) set to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack after which normal processing resumes. The stacking order is shown in Figure 6.

Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted but are considered pending until the current instruction is complete.



For subroutine calls, only PCH and PCL are stacked

Figure 6. Interrupt Stacking Order

#### NOTE

The current instruction is considered to be the one already fetched and being operated on.

When the current instruction is complete, the processor checks all pending hardward interrupts and, if unmasked (I bit clear), proceeds with interrupt processing; otherwise, the next instruction if fetched and executed. Masked interrupts are latched for later interrupt service. If the timer interrupt status bit is cleared before unmasking the interrupt, then the interrupt is not latched.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed the same as any other instruction regardless of the setting of the I bit. Refer to Figure 7 for the reset and interrupt instruction processing sequence.




Figure 7. Reset and Interrupt Processing Flowchart

#### TIMER INTERRUPT

If the time mask bit (TCR6) is cleared, then, each time the timer decrements to zero (transitions from \$01 to \$00), an interrupt request is generated. The actual processor interrupt is generated only if the interrupt mask bit of the condition code register (CCR) is also cleared. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the I bit in the CCR is set, masking further interrupts until the present one is serviced. The contents of the timer interrupt vector, containing the location of the timer interrupt service routine, is then loaded into the program counter. At the end of the timer interrupt service routine, the software normally executes an RTI instruction which restores the machine state and starts executing the interrupted program. The timer interrupt status bit can only be cleared by software.

#### **EXTERNAL INTERRUPT**

The external interrupt is internally synchronized and then latched on the falling edge of INT and INT2. Clearing the I bit enables the external interrupt. The INT2 interrupt has an interrupt request bit (bit 7) and a mask bit (bit 6) in the miscellaneous register (MR). The INT2 interrupt is inhibited when the mask bit is set. The INT2 is always read as a digital input on port D. The INT2 and timer interrupt request bits, if set, cause the MCU to process

an interrupt when the condition code I bit is clear. The following paragraphs describe two typical external interrupt circuits.

## Zero-Crossing Interrupt

A sinusoidal input signal (f<sub>INT</sub> maximum) can be used to generate an external interrupt (see Figure 8a) for use as a zero-crossing detector (for negative transitions of the ac sinusoid). This type of circuit allows applications servicing time-of-day routines and engaging disengaging ac power control devices. Off-chip, full-wave rectification provides an interrupt at every zero crossing of the ac signal and, thereby, provides a 2f clock.


#### Digital-Signal Interrupt

With this type of circuit (Figure 8b), the INT pin can be driven by a digital signal. The maximum frequency of a signal that can be recognized by the TIMER or INT pin logic is dependent on the parameter labeled tWL, tWH. Refer to **TIMER** for additional information.

## SOFTWARE INTERRUPT (SWI)

The SWI is an executable instruction that is executed regardless of the state of the I bit in the CCR. The SWI execution is similar to the hardware interrupts.

# (a) Zero-Crossing Interrupt



#### (b) Digital-Signal Interrupt




Figure 8. Typical Interrupt Circuits

## MODES OF OPERATION

The MCU has two modes of operations. These modes are the normal and bootstrap. The following paragraphs describe the modes.

# NORMAL MODE

This mode is a single-chip mode and is entered if the following conditions are met: (1) the RESET line is low, (2) the PC0 pin is within its normal operational range, and (3) the Vpp pin is connected to Vcc. The next rising edge of the RESET pin then causes the part to enter the normal mode.

## **BOOTSTRAP**

The bootstrap mode is entered if the TIMER pin equals 12 V. Refer to application note, MC68705P3/R3/U3 8-Bit

EPROM Microcontroller Programming Module, (AN-857 Rev. 2)

#### TIMER

The MCU consists of an 8-bit software programmable counter driven by a 7-bit software programmable prescaler. The various timer sources are made via the timer control register (TCR) and/or the mask option register (MOR). The 8-bit counter may be loaded under program control and is decremented toward zero. When the timer reaches zero, the timer interrupt request bit (bit 7) in the timer control register (TCR) is set. Refer to Figure 9 for timer block diagram.

The timer interrupt can be masked (disabled) by setting the timer interrupt mask bit (bit 6) in the TCR. When the




Figure 9. Timer Block Diagram

3

I bit in the condition code register is cleared and the TCR bit 6 is cleared, the processor receives the interrupt. The MCU responds to this interrupt by (1) saving the present CPU state on the stack, (2) fetching the timer interrupt vector, and (3) executing the interrupt routine. The timer interrupt request bit must be cleared by software. Refer to **RESETS** and **INTERRUPTS** for additional information.

The prescaler is a 7-bit divider which is used to extend the maximum length of the timer. To avoid truncation errors, the prescaler is cleared when TCR bit 3 is set to a logic 1; however, the TCR bit 3 always reads as a logic 0 to ensure proper operation with read-modify write instructions.

The timer continues to count past zero, falling from \$00 through \$FF, and continues the countdown. The counter can be read at any time by reading the timer data register (TDR). This allows a program to determine the length of time since a timer interrupt has occurred without disturbing the counting process. The TDR is unaffected by reset.

#### SOFTWARE CONTROLLED MODE

This mode is selected when TOPT (bit 6) in the MOR is programmed to zero. The timer prescaler input can be configured for three different operating modes plus a disable mode, depending on the value written to TCR control bits 4 and 5 (TIE and TIN). The following paragraphs describe the different modes.

#### Timer Input Mode 1

When TIE and TIN are both programmed to zero, the timer input is from the internal clock (phase two) and the timer input pin is disabled. The internal clock mode can be used for periodic interrupt generation as well as a reference for frequency and event measurement.

## **Timer Input Mode 2**

When TIE=1 and TIN=0, the internal clock and the timer input signals are ANDed to form the timer input. This mode can be used to measure external pulse widths. The active high, external pulse gates in the internal clock for the duration of the external pulse. The accuracy of the count is  $\pm 1$ .

## **Timer Input Mode 3**

When TIE = 0 and TIN = 1, no prescaler input frequency is applied to the prescaler and the timer is disabled.

# **Timer Input Mode 4**

When TIE and TIN are both one, the timer input is from the external clock. The external clock can be used to count external events as well as to provide an external frequency for generating periodic interrupts. Frequency of external input must be  $\leq f_{OSC}/8$ .

### MOR CONTROLLED MODE

This mode is selected when TOPT (bit 6) in the MOR is programmed to logic one. The timer circuits are the same as described in **SOFTWARE CONTROLLED MODE**. The logic levels of TCR bits 0, 1, 2, and 5 are determined during EPROM programming by the same bits in the MOR. Therefore, bits 0, 1, 2, and 5 in the MOR control the prescaler division and the timer clock selection. TIE (bit 4) and

PSC (bit 3) in the TCR are set to a logic one when in the MOR controlled mode. TIM (bit 6) and TIR (bit 7) are controlled by the counter and software.

# **TIMER CONTROL REGISTER (TCR) \$009**

This is an 8-bit register that controls various functions such as configuring operation mode, setting ratio of the prescaler, and generating timer interrupt request signal. All bits are read/write except bit 3. The configuration of the TCR is determined by the TOPT (bit 6) in the MOR. When TOPT=1, the TCR emulates the MC6805R2; when TOPT=0, the TCR is controlled by software.

				PT = 1	MOR TO	FCR with
11	2	3	4	5	6	7
*	*	PSC	*	*	TIM	TIR
				PT = 0	MOR TO	TCR with
1	2	3	4	5	6	7
PS1	PS2	PSC	TIE	TIN	TIM	TIR
PS	PS2	PSC	TIE	TIN	TIM	TIR RESET:
1 * 1 S1	P:	2	3 2	4 3 2	5 4 3 2 * * PSC * PT = 0 5 4 3 2	6 5 4 3 2  TIM * * PSC *  MOR TOPT = 0 6 5 4 3 2

\*The value of corresponding bits in MOR is written during  $\overline{\text{RESET}}$  rising edge. These bits always read "one".

## TIR — Timer Interrupt Request

Used to indicate the timer interrupt when it is logic one

- 1 = Set when the timer data register changes to all zeros
- 0 = Cleared by external reset, power-on reset, or under program control

## TIM — Timer Interrupt Mask

Used to inhibit the timer interrupt

- 1 = Interrupt inhibited
- 0 = Interrupt enabled

TIN — External or Internal

- Selects input clock source
- 1 = External clock selected
- 0 = Internal clock selected (f<sub>OSC</sub> 4)

### TIE - TIMER External Enable

Used to enable external TIMER pin. When TOPT  $\cdot$  1,

TIE is always a logical "one".

- 1 = Enables external timer pin
- 0 = Disables external timer pin

### PSC — Prescaler Clear

Write only bit. Writing a one to this bit resets the prescaler to zero. A read of this location always indicates a zero when TOPT=0. When TOPT=1, this bit will read a logical "one1" and has no effect on the prescaler.

# PS2, PS1, PS0 - Prescaler Select Bits

Decoded to select one of eight outputs of the prescaler

## NOTES

When changing the PS bits in software, the PSC bit should be written to a "one" in the same write cycle to clear the prescaler. Changing the PS bits without clearing the prescaler may cause prescaler truncation.

PS2	PS1	PS0	Divide By
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

# MASK OPTION REGISTER (MOR) \$F38

The MOR is implemented in EPROM. This register contains all zeros prior to programming and is not affected by reset. The MOR bits are described in the following paragraphs.

7	6	5	4	3	2	1	0
CLK	TOPT	CLS		SNM	P2	P1	P0

CLK — Clock (oscillator type)

- 1 = Resistor Capacitor (RC)
- 0 = Crystal

TOPT — Timer Option

- 1 = MC6805R2 type timer/prescaler. All bits except 6 and 7, of the TCR are invisible to the user. Bits 5, 2, 1, and 0 of the MOR determine the equivalent MC6805R2 mask options.
- 0 = All TCR bits are implemented as a software programmable timer. The state of MOR bits 5, 4, 2, 1, and 0 sets the initial values of their respective TCR bits.
- CLS Timer/Prescaler Clock Source
  - 1 = External TIMER pin
  - 0 = Internal clock

Bit 4

Not used if TOPT = 1. Sets the initial value of TIE in the TCR if TOPT = 0.

- 1 = Not used
- 0 = Sets initial value of TIE in the TCR
- SNM Secure Mode
  - 1 = EPROM contents cannot be access externally
  - 0 = EPROM not programmed
- P2, P1, P0 The logical levels of these bits, when decoded, select one of eight outputs on the timer prescaler.

P2	P1	P0	Divide By
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

#### PROGRAMMING CONTROL REGISTER (PCR) \$00B

The PCR is an 8-bit register which provides the necessary control bits to program the EPROM. Because the bootstrap program manipulates the PCR when programming, the user need not be concerned with PCR in most applications.

7	6	5	4	3	2	1	0
1	1	1	1	1	VPON	PGE	PLE
RESET:	U	U	U	U	U	1	1

PLE — Programming Latch Enable

Controls address and data being latched into the EPROM. Set during reset, but may be cleared anytime.

- 1 = Read EPROM
- 0 = Latch address and data on EPROM

PGE — Program Enable

Enables programming of EPROM. Must be set when changing the address and data. Set during reset.

- 1 = Inhibit EPROM programming
- 0 = Enable EPROM programming (if PLE is low) VPON - Vpp On

A read-only bit that indicates high voltage at the Vpp pin. When set to "one", disconnects PGE and PLE from the chip.

- 1 = No high voltage on Vpp pin
- 0 = High voltage on Vpp pin

#### NOTE

VPON being "zero" does not indicate that the Vpp level is correct for programming. It is used as a safety interlock for the user in the normal operating mode.

VPON	PGE	PLE	Programming Conditions
0	0	0	Programming mode (program EPROM byte)
1	0	0	PGE and PLE disabled from system
0	1	0	Programming disabled (latch address and data in EPROM)
1	. 1	0	PGE and PLE disabled from system
. 0	0	1	Invalid state; $\overline{PGE} = 0$ if $\overline{PLE} = 0$
1	0	1	Invalid state; $\overline{PGE} = 0$ if $\overline{PLE} = 0$
0	1	1	"High voltage" on Vpp
1	1	1	PGE and PLE disabled from system (operating mode)

# **EPROM PROGRAMMING**

# **ERASING THE EPROM**

The EPROM can be erased by exposure to high-intensity ultraviolet (UV) light with a wavelength of 2537 angstroms. The recommended integrated dose (UV intensity × exposure time) is 25Ws/cm<sup>2</sup>. The lamps should be used without software filters, and the MCU should be positioned about one inch from the UV tubes. Ultraviolet erasure clears all bits of the MCU EPROM to the "0" state. Data then can be entered by programming "1s" into the desired bit locations.

#### **PROGRAMMING**

The MCU bootstrap program can be used to program the MCU EPROM. The alternate vectoring used to implement the self-check is used to start execution of the bootstrap program.

A MCM2532 UV EPROM (other industry standard EPROMs may be used) must first be programmed with the same information that is to be transferred to the MCU EPROM. The MC68705R5 is programmed the same as the MC68705R3. Refer to application note, MC68705P3/R3/U3 8-Bit EPROM Microcontroller Programming Module (AN-857 Rev.2) for schematic diagrams and instructions on programming the MCU EPROM.

#### **EMULATION**

The MC68705R5 emulates the MC6805R2 and MC6805R3 "exactly". The MC6805R2 and MC6805R3 mask features are implemented in the mask option register EPROM byte. The following list identifies a few minor exceptions to the exactness of the emulation.

- The MC6805R2 "future ROM" areas are implemented in the MC68705R5, and these 1728 bytes must be left unprogrammed to accurately simulate the MC6805R2.
- 2. The reserved ROM areas have different data stored in them. In the MC6805R2, this area is used for self-check, and in the MC68705R5 this area is used for the bootstrap program.
- The MC6805R2 reads all ones in the 48 byte "future RAM" area. This area is not implemented on the MC6805R2 mask ROM version but is implemented on the MC68705R5.
- The MC68705R5 Vpp (pin 7) line is tied to V<sub>CC</sub> during normal operations. On MC6805R2, this pin is grounded during normal operation; on MC6805R3, this pin is not connected.

# ANALOG-TO-DIGITAL CONVERTER

The chip resident 8-bit analog-to-digital (A/D) converter uses a successive approximation technique as show in Figure 10. Four external analog inputs can be connected to the A/D via port D. Four internal analog channels (VRH VRL, VRH – VRL/2, VRH – VRL/4, and VRL) may be selected for calibration. The accuracy of these internal channels may not meet the accuracy specifications of the external channels.

Multiplexer selection is controlled by the A D control register (ACR) bits 0, 1, and 2. Refer to Table 2 for multiplexer selection. The ACR is shown in Figure 10. The converter uses 30 machine cycles to complete a conversion of a sampled analog input. When the conversion is complete, the digital value is placed in the A D result register (ARR); the conversion flag is set; selected input is sampled again; and a new conversion begins. When ACR7 is cleared, the conversion in progress is aborted and the selected input, which is held internally, is sampled for five machine cycles.

The converter uses VRH and VRL as reference voltages. An input voltage equal to or greater than VRH converts to \$FF. An input voltage equal to or less than VRL, but greater than VSS, converts to \$00. Maximum and minimum ratings must not be exceeded. Each analog input source should use VRH as the supply voltage and should be referenced to VRL for the ratiometric conversion. To maintain full accuracy of the A D, three requirements should be followed: (1) VRH should be equal to or less than VCC, (2) VRL should be equal to or greater than VSS but less than maximum specifications, and (3) VRH VRL should be equal to or greater than 4 volts.

The A·D has a built-in 1 2 LSB offset intended to reduce the magnitude of the quantizing error to · 1 2 LSB rather than +0, -1 LSB with no offset. This implies that, ignoring errors, the transition point from \$00 to \$01 occurs




Figure 10. A/D Block Diagram

Table 2. A/D Input MUX Selection

A/D Co	ontro! R	egister	Input Selected	A/D Output (Hex)					
ACR2	ACR1	ACR0	input Selected	Min	Тур	Max			
0	0	0	AN0						
0	0	1	AN1			ĺ			
0	1	0	AN2		ĺ	1			
0	1	1	AN3						
1	0	0	V <sub>RH</sub> *	FE	FF	FF			
1	0	1	V <sub>RL</sub> *	00	00	01			
1	1	0	V <sub>RH/4</sub> *	3F	40	41			
1	1	1	V <sub>RH/2</sub> *	7F	80	81			

<sup>\*</sup>Internal (calibration) levels

at 1.2 LSB above  $V_{RL}$ . Similarly, the transition from \$FE to \$FF occurs 1-1/2 LSB below  $V_{RH}$ , ideally.

# INSTRUCTION SET

The MCU has a set of 59 basic instructions which can be divided into five different types: register/memory, readmodify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type.

# REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to the following instruction list.

Function	Mnemonic
Load A from Memory	LDA
Load X from Memory	LDX
Store A in Memory	STA
Store X in Memory	STX
Add Memory to A	ADD
Add Memory and Carry to A	ADC
Subtract Memory	SUB
Subtract Memory from A with Borrow	SBC
AND Memory to A	AND
OR Memory with A	ORA
Exclusive OR Memory with A	EOR
Arithmetic Compare A with Memory	CMP
Arithmetic Compare X with Memory	CPX
Bit Test Memory with A (Logical Compare)	BIT
Jump Unconditional	JMP
Jump to Subroutine	JSR

# **READ-MODIFY-WRITE INSTRUCTIONS**

These instructions read a memory location or a register, modify or test its contents, and write the modified

value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read-modify-write sequence since it does not modify the value. Refer to the following list of instructions.

Function	Mnemonic
Increment	INC
Decrement	DEC
Clear	CLR
Complement	СОМ
Negate (2's Complement)	NEG
Rotate Left Thru Carry	ROL
Rotate Right Thru Carry	ROR
Logical Shift Left	LSL
Logical Shift Right	LSR
Arithmetic Shift Right	ASR
Test for Negative or Zero	TST

# **BRANCH INSTRUCTIONS**

This set of instructions branches if a particular condition is met; otherwise, no operation is performed. Branch instructions are two byte instructions. Refer to the following list for branch instructions.

Function	Mnemonic
Branch Always	BRA
Branch Never	BRN
Branch if Higher	BHI
Branch if Lower or Same	BLS
Branch if Carry Clear	BCC
(Branch if Higher or Same)	(BHS)
Branch if Carry Set	BCS
(Branch if Lower)	(BLO)
Branch if Not Equal	BNE
Branch if Equal	BEQ
Branch if Half Carry Clear	ВНСС
Branch if Half Carry Set	BHCS
Branch if Plus	BPL
Branch if Minus	BMI
Branch if Interrupt Mask Bit is Clear	ВМС
Branch if Interrupt Mask Bit is Set	BMS
Branch if Interrupt Line is Low	BIL
Branch if Interrupt Line is High	BIH
Branch to Subroutine	BSR

# BIT MANIPULATION INSTRUCTIONS

The MCU is capable of setting or clearing any bit which resides in the first 256 bytes of the memory space where

all port registers, port DDRs, timer, timer control, and onchip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear and bit test, and branch functions are all implemented with a single instruction. For test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition code register. Refer to the following list for bit manipulation instructions.

Function	Mnemonic
Branch if Bit n is Set	BRSET n (n = 0 7)
Branch if Bit n is Clear	BRCLR n (n = 0 7)
Set Bit n	BSET n (n = 0 7)
Clear Bit n	BCLR n (n = 0 7)

# **CONTROL INSTRUCTIONS**

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to the following list for control instructions.

Function	Mnemonic
Transfer A to X	TAX
Transfer X to A	TXA
Set Carry Bit	SEC
Clear Carry Bit	CLC
Set Interrupt Mask Bit	SEI
Clear Interrupt Mask Bit	CLI
Software Interrupt	SWI
Return from Subroutine	RTS
Return from Interrupt	RTI
Reset Stack Pointer	RSP
No-Operation	NOP

# OPCODE MAP SUMMARY

Table 3 is an opcode map for the instructions used on the MCU.

# ADDRESSING MODES

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code for all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single byte instructions, while the longest instructions (three bytes) permit accessing tables throughout memory. Short and long absolute addressing is also included. Two-byte direct addressing instructions access all data bytes in most

applications. Extended addressing permits jump instructions to reach all memory.

The term "effective address" (EA) is used in describing the various addressing modes. Effective address is defined as the address from which the argument for an instruction is fetched or stored.

# IMMEDIATE

In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants that do not change during program execution (e.g., a constant used to initialize a loop counter).

# DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two-byte instruction.

# EXTENDED

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode byte. Instructions with extended addressing mode are capable of referencing arguments anywhere in memory with a single three-byte instruction.

# RELATIVE

The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte (the offset) following the opcode is added to the PC if, and only if, the branch conditions are true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from 126 to 129 from the opcode address.

# INDEXED, NO OFFSET

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. This addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location.

# INDEXED, 8-BIT OFFSET

In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the opcode. The addressing mode is useful for selecting the Kth element in an n element table. With this two-byte instruction, K would typically be in X with the address of the beginning of the table in the instruction. As such, tables may begin anywhere within the first 256 addressable locations and could extend as far as location 510 (\$1FE is the last location at which the instruction may begin).




Table 3. Opcode Map

	Rit Mar	ipulation	Branch	T	Re	ad-Modify-V	Vrite		Cor	ntrol			Registe	r/Memory			Ι
	BTB	BSC	REL	DIR	INH	INH	IX1 6	IX	INH	INH	IMM	DIR	EXT	IX2	IX1	IX	1
Low	0000	0001	2 0010	3 0011	4 0100	5 0101	6 0110	7 0111	1000	9 1001	A 1010	B 1011	1100	D 1101	1110	1111	Hi Low
0000	BRSETO 3 BTB	BSET0 BSC	BRA 2 REL	NEG 2 DIR	NEG 1 INH	NEG	7 NEG 2 IX1	NEG IX	9 RTI 1 INH		SUB SUB	SUB 2 DIR	5 SUB 3 EXT	SUB 3 IX2	SUB IX1	SUB	0000
1	BRCLRO 3 BTB	BCLR0 BSC	BRN 2 REL						6 RTS		CMP 2 IMM	CMP DIR	5 CMP 3 EXT	6 CMP 3 IX2	5 CMP	CMP	1 0001
2	BRSET1 3 BTB	BSET1 2 BSC	BHI 2 REL								SBC 1MM	SBC DIR	SBC SEXT	SBC X2	5 SBC IX1	SBC IX	2 0010
3 0011	BRCLR1 3 BTB	BCLR1 BSC	BLS REL	COM DIR	COMA	COMX	7 COM 2IX1	6 COM	SWI SWI		CPX 2 IMM	CPX 2 DIR	5 CPX 3 EXT	6 CPX 3 IX2	5 CPX	CPX	3 0011
4 0100	BRSET2 3 BTB	BSET2 2 BSC	BCC REL	6 LSR 2 DTR	LSRA 1 INH	LSRX I INH	7 LSR 2 IX1	6 LSR 1 IX			2 AND 2 IMM	AND 2 DIR	5 AND 3 EXT	6 AND 3 IX2	5 AND 2 IX1	AND IX	4 0100
5 0101	BRCLR2 3 BTB	BCLR2 BSC	BCS 2 REL								BIT 2 IMM	BIT 2 DIR	5 BIT 3 EXT	6 BIT 3 IX2	5 BIT 2 IX1	BIT IX	5 0101
6 0110	BRSET3 3 BTB	BSET3 BSC	4 BNE 2 REL	6 ROR 2 DIR	RORA	RORX	7 ROR 2 IX1	6 ROR			LDA 2 IMM	LDA 2 DIR	5 LDA 3 EXT	6 LDA 3 IX2	5 LDA 2 IX1	LDA	6 0110
7	BRCLR3 3 BTB	BCLR3 BSC	BEQ REL	6 ASR 2 DIR	ASRA	ASRX 1 INH	7 ASR 2 IX1	6 ASR 1 IX		Z TAX 1 INH		STA 2 DIR	6 STA 3 EXT	STA 3 IX2	STA IX1	STA	7 0111
8	BRSET4 3 BTB	BSET4 BSC	BHCC REL	6 LSL 2 DIR	LSLA 1 INH	LSLX 1 INH	7 LSL 2 <u>1</u> X1	6 LSL 1 IX		CLC L INH	EOR 2 IMM	EOR 2 DIR	5 EOR 3 EXT	EOR 3 IX2	EOR IX1	EOR IX	8 1000
9	BRCLR4 3 BTB	BCLR4 BSC	BHCS REL	6 ROL 2 DIR	ROLA	ROLX I INH	7 ROL 2 IX1	6 ROL 1 IX		SEC INH	ADC 1MM	ADC 2 DIR		ADC 3 IX2	5 ADC 1X1	ADC IX	9 1001
A 1010	BRSET5 3 BTB	BSET5 BSC	4 BPL 2 REL	6 DEC 2 DIR	DECA	DECX	DEC IX1	6 DEC		CLI 1 INH	ORA 2 IMM	ORA 2 DIR	ORA 3 EXT	ORA 3 IX2	ORA IX1	ORA	A 1010
B 1011	BRCLR5 3 BTB	7 BCLR5 2 BSC	BMI 2 REL							2 SEI 1 INH	ADD 2 IMM	4 ADD 2 DIR	5 ADD 3 EXT	ADD 3 IX2	ADD IX1	ADD IX	B 1011
C 1100	BRSET6 3 BTB	BSET6 BSC	BMC REL	6 INC 2 DIR	INCA INCA	INCX INCX	7 INC 2 IX1	6 INC 1 IX		RSP 1 INH		JMP 2 DIR	JMP 3 EXT	5 JMP 3 IX2	JMP 2 IX1	JMP 1 IX	C 1100
D 1101	BRCLR6 3 BTB	BCLR6 2 BSC	BMS 2 REL	6 TST 2 DIR	TSTA 1 INH	TSTX 1 INH	7 TST 2 IX1	f TST		NOP 1 INH	BSR 2 REL	JSR 2 DIR	B JSR 3 EXT	9 JSR 3 IX2	JSR 1X1	JSR IX	D 1101
E 1110	BRSET7 3 BTB	7 BSET7 2 BSC	4 BIL 2 REL								2 LDX 2 IMM	LDX 2 DIR	5 LDX 3 EXT	6 LDX 3 IX2	5 LDX 2 IX1	LDX	E 1110
F 1111	BRCLR7 3 BTB	BCLR7	BIH 2 REL	6 CLR 2 DIR	CLRA 1 INH	CLRX	7 CLR	CLR IX		TXA		STX 2 DIR	STX 3 EXT	7 STX 3 IX2	STX	STX	F 1111

# Abbreviations for Address Modes

11411	HIHOLOHIL
IMM	Immediate
DIR	Direct
EXT	Extended
REL	Relative
BSC	Bit Set/Clear
втв	Bit Test and Branch
IX	Indexed (No Offset)
IV1	Indexed 1 Byte (9-Bit) C

IX1 Indexed, 1 Byte (8-Bit) Offset IX2 Indexed, 2 Byte (16-Bit) Offset



MC68705R5

# INDEXED, 16-BIT OFFSET

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed, 8-bit offset except that this three-byte instruction allows tables to be anywhere in memory.

# BIT SET/CLEAR

In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode. The byte following the opcode specifies the direct addressing of the byte to which the specified bit is to be set or cleared. Any read/write bit in the first 256 locations of memory, including I/O, can be selectively set or cleared with a single two-byte instruction.

# BIT TEST AND BRANCH

The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The

bit to be tested, and its condition (set or clear), is included in the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte. The signed relative 8-bit offset in the third byte is added to the PC if the specified bit is set or cleared in the specified memory location. This single three-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branching is from - 125 to +130 from the opcode address. The state of the tested bit is also transferred to the carry bit of the condition code register.

# INHERENT

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator as well as the control instruction with no other arguments are included in this mode. These instructions are one byte long.

# **ELECTRICAL SPECIFICATIONS**

# MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	V <sub>CC</sub>	- 0.3 to + 7.0	V
Input Voltage EPROM Programming Voltage (Vpp Pin) TIMER Pin — Normal Mode TIMER Pin — Bootstrap Programming Mode All Others	VPP Vin Vin Vin	- 0.3 to + 22.0 - 0.3 to + 7.0 · 0.3 to + 15.0 · - 0.3 to + 7.0	V
Operating Temperature Range MC68705R5 MC68705R5C	ТД	T <sub>L</sub> to T <sub>H</sub> 0 to +70 40 to +85	С
Storage Temperature Range	T <sub>stg</sub>	55 to · 150	С
Junction Temperature Plastic Cerdip	Tj	150 175	CW

These devices contain circuity to protect the inputs against damage due to high static voltages or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS}$  ( $V_{in}$  and  $V_{out}$ ).  $V_{CC}$  Reliability of operation is enhanced if unused inputs except EXTAL are tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{CC}$ ).

# THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance Plastic (P Suffix) Plastic (FN Suffix) Cerdip (S Suffix)	AL#	50 100 60	CW

# POWER CONSIDERATION

The average chip-junction temperature, T<sub>J</sub>, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \cdot \theta_{JA}) \tag{1}$$

where:

 $T_A$ = Ambient Temperature, °C = Package Thermal Resistance,  $\mathsf{AL}^\theta$ Junction-to-Ambient, °C/W

 $P_{\mathsf{D}}$ 

 $= P_{INT} + P_{PORT}$   $= I_{CC} \times V_{CC}, Watts - Chip Internal Power$ PINT

= Port Power Dissipation, PPORT

Watts — User Determined

For most applications PPORT < PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

(2)

 $P_D = K \div (T_J + 273^{\circ}C)$ Solving equations (1) and (2) for K gives:

 $K = P_D \cdot (T_A + 273^{\circ}C) + \theta_{JA} \cdot P_D^2$ 

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of  $T_A$ 

# **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} \rightarrow 5.25 \text{ Vdc} \pm 0.5 \text{ Vdc}, V_{SS} = 0 \text{ Vdc}, T_A = 0^{\circ}\text{C} \text{ to } 70^{\circ}\text{C}, \text{ unless otherwise noted})$ 

Characteristic	Symbol	Min	Тур	Max	Unit
Input High Voltage RESET (4.75 · V <sub>CC</sub> · 5.75)	VIH	4.0	_	Vcc	٧ .
(V <sub>CC</sub> · 4.75)		V <sub>CC</sub> - 0.5	_	VCC	
INT 4.75 · V <sub>CC</sub> · 5.75) (V <sub>CC</sub> · 4.75)		4.0 V <sub>CC</sub> – 0.5	**	V <sub>CC</sub>	
All Other		2.0		VCC	
Input High Voltage (TIMER Pin)	V <sub>IH</sub>				V
Timer Mode		2.0		V <sub>CC</sub> + 1.0	
Bootstrap Programming Mode		9.0	12.0	15.0	
Input Low Voltage	VIL	.,			V
RESET		V <sub>SS</sub> V <sub>SS</sub>	**	0.8 1.5	
All Other		VSS		0.8	
INT Zero-Crossing Input Voltage — Through a Capacitor	VINT	2.0	_	4.0	V <sub>ac p-p</sub>
Internal Power Dissipation (No Port Loading, V <sub>CC</sub> = 5.25 V T <sub>A</sub> = 0°C	PINT	_	520	740	mW
for Steady-State Operation) T <sub>A</sub> =40°C		_	580	800	
Input Capacitance	C <sub>in</sub>				pF
EXTAL		_	25	_	
All Other (See Note)			10		
RESET Hysteresis Voltage					V
Out of Reset Voltage	VIRES+	2.1 0.8	_	4.0	
Into Reset Voltage	VIRES -	0.8		2.0	
Programming Voltage (Vpp Pin)	V <sub>PP</sub> *	20.0	24.0	00.0	V
Programming EPROM Operating Voltage		20.0 4.75	21.0 V <sub>CC</sub>	22.0 5.75	
Input Current		1.70	*00	3.70	μΑ
TIMER (V <sub>in</sub> = 0.4 V)	lin		_	20	μΑ
INT (V <sub>in</sub> = 0.4 V)	7111		20	50	
EXTAL (V <sub>in</sub> = 2.4 V to V <sub>CC</sub> )		-	_	10	
$\frac{(V_{in} = 0.4 \text{ V})}{0.0000000000000000000000000000000000$			_	- 1600	
RESET (V <sub>in</sub> = 0.8 V) (External Capacitor Changing Current)	RES	-4.0	_	-40	
(External Supportor Changing Sufferit)	L	1	L	L	L

<sup>\*</sup>Vpp (pin 7) is connected to VCC in the normal operating mode.

NOTE: Port D analog inputs, when selected,  $C_{in} = 25$  pF for the first 5 out of 30 cycles.

<sup>\*\*</sup>Due to internal biasing, this input (when not used) floats to approximately 2.0 V.

# MC68705R5

# PROGRAMMING OPERATION ELECTRICAL CHARACTERISTICS

( $V_{CC} = 5.25 \text{ Vdc } + .05\%$ ,  $V_{SS} = 0$ ,  $T_A = 20^{\circ}\text{C}$  to 30°C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Programming Voltage	V <sub>PP</sub>	20.0	21.0	22.0	V
V <sub>PP</sub> Supply Current V <sub>PP</sub> · 5.25 V V <sub>PP</sub> · 21.0 V	Ірр	_		8 30	mA
Oscillator Frequency	fosc(p)	0.9	1.0	1.1	MHz
Bootstrap Programming Mode Voltage (TIMER Pin) ω I <sub>IHTP</sub> 100 μA Maximum	VIHTP	9.0	12.0	15.0	V

# SWITCHING CHARACTERISTICS

(VCC  $^{+}$  5.25 Vdc  $^{+}$  0.5 Vdc, VSS  $^{-}$  0 Vdc, TA  $^{-}$  0 C to 70 C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Oscillator Frequency Normal	fosc	0.4		4.2	MHz
Instruction Cycle Time (4 f <sub>OSC</sub> )	t <sub>cvc</sub>	0.950		10	μs
INT, INT2, or Timer Pulse Width	t <sub>WL</sub> , t <sub>W</sub> H	t <sub>CVC</sub> + 250		_	ns
RESET Pulse Width	tRWL	t <sub>CVC</sub> + 250	_	_	ns
RESET Delay Time (External Cap 1.0 μF)	t <sub>RHL</sub>	_	100	_	ms
INT Zero Crossing Detection Input Frequency	fINT	0.03	_	1.0	kHz
External Clock Duty Cycle (EXTAL)	_	40	50	60	%
Crystal Oscillator Start-Up Time	_		_	100	ms

# A/D CONVERTER CHARACTERISTICS

(V<sub>CC</sub>= + 5.25 V + 0.5 Vdc, V<sub>SS</sub> 0 Vdc, T<sub>A</sub> 0 C to 70 C, unless otherwise noted)

Characteristic	Min	Тур	Max	Unit	Comments
Resolution	8	8	8	Bits	,
Non-Linearity	_	_	· 12	LSB	For $V_{RH} = 4.0$ to 5.0 V and $V_{RL} = 0$ V.
Quantizing Error	_	_	· 12	LSB	
Conversion Range	V <sub>RL</sub>	_	V <sub>RH</sub>	V	
V <sub>RH</sub>	_	_	Vcc	V	A D accuracy may decrease proportionately as
V <sub>RL</sub>	V <sub>SS</sub>	_	0.2	V	$V_{RH}$ is reduced be below 4.0 V. The sum of $V_{RH}$ and $V_{RL}$ must not exceed $V_{CC}$ .
Conversion Time	30	30	30	tcyc	Includes sampling time
Monotonicity				Inherent (wi	thin total error)
Zero Input Reading	00	00	01	hexadecimal	V <sub>in</sub> = 0
Ratiometric Reading	FE	FF	FF	hexadecimal	$v_{in} = v_{RH}$
Sample Time	5	5	5	tcyc	
Sample/Hold Capacitance, Input	_	_	25	pF	
nalog Input Voltage V <sub>RL</sub> — V		V <sub>RH</sub>	V	Negative transients on any analog lines (pins 19- 24) are not allowed at any time during conversion.	

# PORT ELECTRICAL CHARACTERISTICS

(V<sub>CC</sub> =  $\pm$  5.25 Vdc  $\pm$  0.5 Vdc, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = 0° to 70°C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
	Port A				
Output Low Voltage, I <sub>Load</sub> = 1.6 mA	V <sub>OL</sub>	_	,	0.4	V
Output High Voltage, I <sub>Load</sub> = -100 μA	Voн	2.4	_		V
Output High Voltage, $I_{Load} = -10 \mu A$	Voн	V <sub>CC</sub> - 1.0	<u> </u>	_	V
Input High Voltage, I <sub>Load</sub> = -300 μA (Max)	V <sub>IH</sub>	2.0		Vcc	V
Input Low Voltage, $I_{Load} = -500 \mu A$ (Max)	VIL	VSS		0.8	V
Hi-Z State Input Current (Vin = 2.0 V to VCC)	ΊΗ	-	_	- 300	μΑ
Hi-Z State Input Current (Vin = 0.4 V)	lIL	_		- 500	μΑ
	Port B				
Output Low Voltage, I <sub>Load</sub> = 3.2 mA	V <sub>OL</sub>		_	0.4	V
Output Low Voltage, I <sub>Load</sub> = 10 mA (Sink)	VOL	_	S	1.0	V
Output High Voltage, I <sub>Load</sub> = -200 μA	Vон	2.4		_	V
Darlington Current Drive (Source), V <sub>O</sub> = 1.5 V	ЮН	- 1.0	_	- 10	mA
Input High Voltage	V <sub>IH</sub>	2.0	_	V <sub>CC</sub>	V
Input Low Voltage	V <sub>IL</sub>	V <sub>SS</sub>		0.8	V
Hi-Z State Input Current	ITSI		<2	10	μΑ
F - 1 - 1	Port C				
Output Low Voltage, I <sub>Load</sub> = 1.6 mA	VOL	_	_	0.4	V
Output High Voltage, I <sub>Load</sub> = -100 μA	Voн	2.4	_	_	V
Input High Voltage	VIH	2.0	_	V <sub>CC</sub>	V
Input Low Voltage	VIL	VSS	_	0.8	V
Hi-Z State Input Current	ITSI	_	<2	10	μΑ
Por	t D (Input Onl	y)			
Input High Voltage	V <sub>IH</sub>	2.0	_	V <sub>CC</sub>	V
Input Low Voltage	V <sub>IL</sub>	V <sub>SS</sub>		0.8	V
Input Current	lin	_	<1	5	μΑ




Figure 11. TTL Equivalent Test Load (Port B)




Figure 12. CMOS Equivalent Test Load (Port A)




Figure 13. TTL Equivalent Test Load (Ports A and C)




Figure 14. Open-Drain Equivalent Test Load (Port C)




Figure 15. Ports A and C Logic Diagram




Figure 16. Port B Logic Diagram




Figure 17. Typical Input Protection




Figure 18. I/O Characteristic Measurement Circuit

# 3

# **MECHANICAL DATA**


# **ORDERING INFORMATION**


The following table provides generic information pertaining to the package type, temperature, and MC order numbers for the MC68705R5.

Table 4. Generic Information

Package Type	Temperature	Order Number
Cerdip	0°C to 70°C	MC68705R5S
S Suffix	-40°C to +85°C	MC68705R5CS
Plastic	0°C to 70°C	MC68705R5P
P Suffix	- 40°C to 85°C	MC68705R5CP
PLCC FN Suffix	- 40°C to 85°C	MC68705R5CFN

# **PIN ASSIGNMENTS**







# MC68705S3

# Technical Summary

# 8-Bit EPROM Microcontroller Unit


The MC68705 (HMOS) Microcontroller Unit (MCU)is an EPROM member of the MC6805 Family of microcontrollers. The user programmable EPROM allows program changes and lower volume applications. This high performance MCU has parallel I/O capability with pins programmable as input or output. This publication contains condensed information on the MCU; for detailed information, refer to Advance Information 8-Bit Microcontroller (ADI997R1) or contact your local Motorola sales office.

Refer to the block diagram for the hardware features and to the list below for additional features available on the MCU.

- One 7-Bit and One 15-Bit Software Programmable Prescaler
- On-chip Oscillator
- Memory Mapped I/O
- Versatile Interrupt Handling
- Bit Manipulation
- Bit Test and Branch Instruction
- Vectored Interrupts

- Bootstrap Program in ROM
- 3752 Bytes of EPROM
- 104 Bytes of RAM
- Serial Peripheral Interface
- Two 8-Bit and One 16-Bit Timers
- A/D Converter
- EPROM Read Inhibit Security Bit

# **BLOCK DIAGRAM**



This document contains information on a new product. Specifications and information herein are subject to change without notice.

# SIGNAL DESCRIPTION

# V<sub>CC</sub> and V<sub>SS</sub>

Power is supplied to the microcontroller using these two pins. V<sub>CC</sub> is  $\pm 5.25$  volts ( $\pm 0.5\Delta$ ) power, and V<sub>SS</sub> is ground.

# NUM

This pin is for factory use only. It should be connected to VSS.

# INT1, INT2

These pins provide the capability for asynchronously applying an external interrupt to the MCU. Refer to **IN-TERRUPTS** for more detailed information.

# **XTAL, EXTAL**

These pins provide control input for the on-chip clock oscillator circuit. A crystal, a ceramic resonator, a resistor/ capacitor combination, or an external signal (depending on setting of the Mask Option Register) is connected to these pins to provide a system clock.

# **RC Oscillator**

With this option, a resistor/capacitor combination is connected to the oscillator pins as shown in Figure 1(c). Refer to Figure 2 for the relationship between R and  $f_{OSC}$ .





Figure 2. Typical Frequency vs Resistance for RC Oscillator Option Only

# Crystal

The circuit shown in Figure 1(b) is recommended when using a crystal. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and startup stabilization time.

# **External Clock**

An external clock should be applied to the EXTAL input with the XTAL input grounded, as shown in Figure 1(d).



NOTE: The recommended C<sub>L</sub> value with a 4.0 MHz crystal is 27 pF, maximum, including system distributed capacitance. For crystal frequencies other than 4 MHz, the total capacitance on each pin should be scaled as the inverse of the frequency ratio. For example, with 2 MHz crystal, use approximately 50 pF on EXTAL and approximately 50 pF on XTAL. The exact value depends on the motional-arm parametes of the crystal used.

Figure 1. Oscillator Connections

This option may only be used with the crystal oscillator option selected in the mask option register.

# PC0, PC1

This pins allow an external input to decrement the internal timer/counter circuitry. Refer to **TIMERS** for additional information.

# RESET/Vpp

This pin has a Schmitt trigger input. The MCU can be reset by pulling RESET low. The Vpp input is used to input the programming voltage to the MCU EPROM. A 1K ohm pullup resistor should be used to allow proper operation of the reset and watchdog timer operations.

# INPUT/OUTPUT LINES (PA0-PA7, PB0-PB3, PC0-PC1, PD0-PD6)

Ports A, B, and C are programmable as either inputs or outputs under software control of the data direction registers. Port D is a fixed input port and not controlled by any data direction register. Port D has up to five analog inputs, plus two voltage reference inputs when the analog-to-digital (A/D) converter is used (PD5/VRH, PD4/VRL) and an INT2 input. If the analog input is used, the voltage reference pins (PD5/VRH and PD4/VRL) must be used in the analog mode. Refer to INPUT/OUTPUT PORTS for additional information.

# INPUT/OUTPUT PORTS

# INPUT/OUTPUT PROGRAMMING

1

n

0

х

0

High-Z\*\*

0

Pin

Ports A, B, and C are programmable as either input or output under software control of the corresponding data

direction register (DDR). The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic one for output and a logic zero for input. On reset, all DDRs are initialized to a logic zero state to put the ports in the input mode. The port output registers are not initialized on reset and should be written to before setting the DDR bits.

Port D provides the multiplexed analog inputs, reference voltages, and INT2. These lines are shared with the port D digital inputs. PD0–PD3 may always be used as digital or analog inputs. The VRL and VRH lines are internally connected to the A/D resistor. Analog inputs may be prescaled to obtain the VRL and VRH recommended input voltage range.

When programmed as outputs, the latched output data is readable as input data regardless of the logic levels at the output pin due to output loading. The latched output data bit may always be written. Therefore, any write to a port writes all of its data bits, even though the port DDR is set to input. This port write may be used to initialize the data registers and avoid undefined outputs. Care must be exercised when using read-modify-write instructions since the data read corresponds to the pin level if the DDR is an input (zero) and, also, to the latched output when the DDR is an output (one). Refer to Table 1 for I/O functions and to Figure 3 for typical port circuitry.

# PORT B TOGGLE CAPABILITY

Port B0 and B1 registers have toggle capability at the timer underflow times. Under the control of the timer output cross-couple bit in the miscellaneous register (MR0), the overflow pulses from timer A, B, and C are directed to port B0 and B1 data registers. See Figure 4 for port B configuration flow chart.

An incoming toggle pulse on port B0 is allowed to toggle the data register if port B DCR bit 4 (DCR4) is






Figure 3. Typical Port I/O Circuitry and Register Configuration

MOTOROLA MICROPROCESSOR DATA





MC68705S3

Figure 4. Port B Configuration

<sup>\*</sup>Toggle Enable B1 =  $(\overline{SPICR7} \cdot SPICR4 \cdot (\overline{PB0} + DDRB0)) \cdot SPICR2 \cdot \overline{SPICR4}) \cdot \overline{CLAO}$ 

<sup>\*\*</sup>A or B or C Depends on (MR0) and MOR5

<sup>\*</sup>Write Only Register

cleared. This bit is set on reset. An incoming toggle pulse on port B1 is allowed to toggle the port B1 data register under the following conditions governed by control bits in SPI control register and SPI clock arbitration flip-flop status.

PB1 toggle enable =  $(\overline{SPICR7}) \cdot SPICR4 \cdot$ 

(PB0 + DDRB0) + SPICR2• SPICR4•CLAQ

where: SPICR7 = SPI interrupt request bit SPICR4 = SPI operation enable bit

SPICR2 = port B1 toggle enable/start bit CLAQ = clock arbitration flip-flop output

When PB1 toggle enable is asserted, the MCU write to PB1 data register is inhibited. When SPI is not used, SPICR4 and CLAQ are reset. Therefore, SPICR2 can directly control the port B1 toggle capability. Port toggle capability allows action on port B0 or B1 or both as a result of timer overflows. This method speeds up timer overflow to port service. A write to port B0 or B1 data registers is inhibited while the individual port toggle enable is asserted.

The port B DCR consists of four status bits (DCR4-DCR7) and four data direction bits (DCR0-DCR3). DCR4 is a toggle enable control bit for port B0. When cleared, the timer overflow pulse causes the data register on port B0 to toggle. Port A has an 8-bit and port C has a 2-bit wide data direction register.

# **MEMORY**

The MCU is capable of addressing 4096 bytes of memory and I/O registers. The memory map is shown in Figure 5. The locations consist of user EPROM, bootstrap ROM, user RAM, eight timer registers, a mask option register (MOR), a miscellaneous register, a program control register, two A/D registers, two SPI registers, and four I/O port registers. The interrupt vectors are located from \$FF8 to \$FFF. The bootstrap is a mask-programmed ROM that allows the MCU to program its own EPROM.

The stack area is used during processing of an interrupt or subroutine call to save the CPU state. The stack pointer decrements during pushes and increments during pulls. Refer to **INTERRUPTS** for additional information.

# NOTE


Using the stack area for data storage or temporary work locations requires care to prevent it from being overwritten due to stacking from an interrupt or subroutine call.

# REGISTERS

The MCU contains the registers described in the following paragraphs.


# ACCUMULATOR (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.



# INDEX REGISTER (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit value that may be added to an 8- or 16-bit immediate value to create an effective address. The index register may also be used as a temporary storage area.



# PROGRAM COUNTER (PC)

The program counter is a 12-bit register that contains the address of the next byte to be fetched.



# STACK POINTER (SP)

The stack pointer is a 12-bit register that contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set at location \$07F. The stack pointer is then decremented as data is pushed onto the stack and incremented as data is pulled from the stack.

The seven most-significant bits of the stack pointer are permanently set at 0000011. Subroutines and interrupts may be nested down to location \$061 (31 bytes maximum), which allows the programmer to use up to 15 levels of subroutine calls (less if interrupts are allowed).

11						5	4 0	
0	0	0	0	0	1	1	SP	

# **CONDITION CODE REGISTER (CC)**

The condition code register is a 5-bit register in which four bits are used to indicate the results of the instruction just executed. These bits can be individually tested by a program and specific actions can be taken as a result of their state. Each bit is explained in the following paragraphs.



# Half Carry (H)

This bit is set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

# Interrupt (I)

When this bit is set, the timer (A, B, and C), the external  $\overline{(\text{INT1}}$  and  $\overline{\text{INT2}}$ ) interrupts, and the SPI interrupt are masked (disabled). If an interrupt occurs while this bit is set, the interrupt is latched and is processed as soon as the interrupt bit is cleared.

# Negative (N)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logic one).




Figure 5. Memory Map

# Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

# Carry/Borrow (C)

When set, this bit indicates that a carry or borrow out of the arithmetic logical unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, and during shifts and rotates.

# MISCELLANEOUS REGISTERS (MR) \$0A

This register contains control and status information related to INT2, auxiliary counter, prescalers 1 and 2, and timer overflow.

# MR7 MR6 MR5 MR4 MR3 MR2 MR1 MR0 RESET: 0 1 0 1 0 0

MR7 — INT2 Interrupt Request Bit

If not masked by MR6, it causes an interrupt to the MCU; if the I bit in the CCR is clear, the MCU will acknowledge the interrupt.

- 1 = Interrupt requested
- 0 = Interrupt not requested

MR6 — INT2 Interrupt Request Mask

- 1 = Inhibits INT2 interrupt request
- 0=Does not inhibit INT2 interrupt request

MR5 — Auxiliary Counter Status/Preset Bit

If not masked by MR4, it will drive a switch to VSS on the RESET pin causing the MCU to reset. This bit may

be used as an auxiliary counter preset bit. If MR5 is clear, a write of logic one will preset the auxiliary counter (MR5 will remain zero), and if set, a write of logic zero will preset the auxiliary counter.

- 1 = Auxiliary counter overflow
- 0 = Auxiliary counter clear

# MR4 — Watchdog Control Bit

This bit cannot be set via software. The watchdog timer can only be disabled by reset.

- 1 = Watchdog timer disabled
- 0 = Watchdog timer enabled

# MR3 - Prescaler 1 Clear Bit

Presets the contents of prescaler 1 to \$7F.

- 1 = Prescaler 1 preset
- 0 = Prescaler 1 not preset

# MR2 — Prescaler 2 Clear Bit

Presets the contents of prescaler 2 to \$7FFF.

- 1 = Prescaler 2 preset
- 0 = Prescaler 2 not preset

# MR1 — Prescaler Cross-Couple Bit

This bit controls the output of prescalers 1 and 2 and directs them to either timer A or B clock inputs.

- 1 = Prescaler 1 feeds timer B clock input, and prescaler 2 feeds timer A input
  0 = Prescaler 1 output is used as clock input for timer
- 0 = Prescaler 1 output is used as clock input for timer A, and prescaler 2 output is used as clock input for timer B

# MR0 - Port B Toggle Cross-Couple Bit

This bit controls the overflow pulses of timers A and B and directs them to either port B0 or B1.

1 = Timer A overflow output is directed to port B0, and timer B or timer C (depending on the status of MOR5) output is directed to port B1

0 = Overflow output pulse of timer A is used as a port B1 data register toggle clock source, and timer B or timer C overflow output pulse is directed to port B0 toggle clock input

# RESETS

The MCU can be reset four ways: (1) by initial power-up; (2) by the external reset input (RESET); (3) by a forced reset generated by the "watchdog" counter; and (4) by an optional internal low voltage detect circuit. The RESET input consists mainly of a Schmitt trigger that senses the line logic level. Figure 6 shows the MCU reset circuit.

# POWER-ON-RESET (POR)

An internal reset is generated on power-up that allows the internal clock generator to stabilize. The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drop in the power supply voltage. A delay of tRHL milliseconds is required before allowing RESET input to go high. Connecting a capacitor to the RESET input (Figure 7) typically provides sufficient delay.

# **EXTERNAL RESET INPUT**

The MCU is reset when a logic zero is applied to the RESET input for a period longer than one machine cycle  $(t_{\text{CVC}})$ . Under this type of reset, the Schmitt trigger switches off at  $V_{\text{IRFS}}$ — to provide an internal reset voltage.

# FORCED RESET

If the auxiliary counter reset mask bit in the miscellaneous counter (MR4) is cleared and the auxiliary counter




Figure 6. MCU Reset Circuit




Figure 7. Power-Up Reset Delay Circuit

status bit (MR5) is set, as a result of counter overflow, a switch to VSS is turned on pulling the  $\overline{RESET}$  pin low. A consequent voltage drop below VIRES - on  $\overline{RESET}$  causes a reset, which in turn sets MR4. Switching to VSS when the  $\overline{RESET}$  pin is turned off allows voltage to rise above VIRES +, after which the reset is released.  $\overline{RESET}$  pin voltage variation occurring as a result of forced reset may be amplified externally in order to provide a reset to other peripheral circuits in the system. The reset output from the MCU is not TTL compatible.

# LOW-VOLTAGE INHIBIT (LVI)

The optional low-voltage detection circuit causes a reset of the MCU if the power supply voltage falls below a certain level ( $V_L v_I$ ). The only requirement is that the  $V_{CC}$  must remain at or below the  $V_L v_I$  threshold for one  $t_{CVC}$  minimum.

In typical applications, the V<sub>CC</sub> bus filter capacitor will eliminate negative-going voltage glitches of less than one t<sub>CVC</sub>. The output from the low-voltage detector is connected directly to the internal reset circuitry. It also forces the RESET pin low via a strong discharge device through a resistor. The internal reset is removed once the power supply voltage rises above a recovery level (V<sub>LVR</sub>) at which time a normal power-on reset occurs.

# **INTERRUPTS**

The MCU can be interrupted eight different ways: through the external interrupt INT1 input pin, with the internal timer (either A, B, or C) interrupt request, using the software interrupt instruction (SWI), SPI interrupt request, external port D bit 6 (INT2) input pin, or at reset.


Interrupts cause the processor registers to be saved on the stack and the interrupt mask (I bit) set to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack after which normal processing resumes. The stacking order is shown in Figure 8.

Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted, but are considered pending until the current instruction is complete.

# NOTE

The current instruction is considered to be the one already fetched and being operated on.

When the current instruction is complete, the processor checks all pending hardware interrupts and, if unmasked



\*For subroutine calls, only PCH and PCL are stacked.

Figure 8. Interrupt Stacking Order

(I bit clear), proceeds with interrupt processing; otherwise, the next instruction is fetched and executed. Masked interrupts are latched for later interrupt service. If the timer interrupt status bit is cleared before unmasking the interrupt, then the interrupt is not latched.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed the same as any other instruction regardless of the setting of the I bit. Refer to Figure 9 for the reset and interrupt instruction processing sequence.

# TIMER INTERRUPT

Each interrupt, except \$\overline{INT1}\$, has a separate mask bit which must also be cleared, in addition to the \$I\$ bit, for the MCU to acknowledge the interrupt. The \$\overline{INT2}\$, timer A, timer B, timer C, and SPI interrupts each have their own independent mask bits contained in MR6, TACR6, TBCR6, TCOM, TCCM, and SPICR6. The interrupt routine must determine the source of the interrupt by examining the interrupt request bits, TACR7, TBCR7, MR7, TCOF, TCCF, and \$\overline{SPICR7}\$. These bits must be cleared by software. The \$\overline{INT1}\$ interrupt request is cleared automatically, and then the \$\overline{INT1}\$ vector is serviced.

# **EXTERNAL INTERRUPT**

The external interrupt is internally synchronized and then latched on the falling edge of  $\overline{\text{INT1}}$  and  $\overline{\text{INT2}}$ . Clearing the I bit enables the external interrupt. The  $\overline{\text{INT2}}$  interrupt has an interrupt request bit (bit 7) and a mask bit (bit 6) in the miscellaneous register (MR). The  $\overline{\text{INT2}}$  interrupt is inhibited when the mask bit is set. The  $\overline{\text{INT2}}$  is always read as a digital input on port D. The  $\overline{\text{INT2}}$  and timer interrupt request bits, if set, cause the MCU to process an interrupt when the condition code I bit is clear. The following paragraphs describe two typical external interrupt circuits.

# **Zero-Crossing Interrupt**

A sinusoidal input signal (f<sub>INT1</sub> maximum) can be used to generate an external interrupt (see Figure 10a) for use as a zero-crossing detector (for negative transitions of the ac sinusoid). This type of circuit allows applications




Figure 9. Reset and Interrupt Processing Flowchart

such as servicing time-of-day routines and engaging/disengaging ac power control devices. Off-chip, full-wave rectification provides an interrupt at every zero crossing of the ac signal and, thereby, provides a 2f clock.

# Digital-Signal Interrupt

With this type of circuit (Figure 10b), the INT1 pin can be driven by a digital signal. The maximum frequency of a signal that can be recognized by the TIMER or INT1 pin logic is dependent on the parameter labeled tWL, tWH. Refer to TIMER for additional information.

# SOFTWARE INTERRUPT (SWI)

The SWI is an executable instruction that is executed regardless of the state of the I bit in the CCR. If the I bit

is zero, SWI executes after the other interrupts. The SWI execution is similar to the hardware interrupts.

# TIMERS

The MCU has four timers and two programmable prescalers. The timers are identified as timer A, B, C, and the auxiliary counter. Refer to Figure 11 for timers A, B, and C block diagram. The following paragraphs described the different timers.

# TIMER A

Timer A is an 8-bit programmable down counter, which can be loaded under program control. Timer A also




Figure 10. External Interrupt

includes a modulus latch which allows the timer to be "auto-reloaded." As clock inputs are received, timer A decrements toward \$00. When \$00 is reached, bit 7 in the timer A control register is set and the timer is reloaded with the contents of the modulus latch. An underflow condition is also generated when value \$00 is reached. This state can be used to toggle bit 0 or bit 1 of port B directly under the control of the miscellaneous register (MR0), the SPI control register, and the port B data direction register. Setting TACR6 or the I bit in the condition control register will prevent timer interrupts from being processed. The timer interrupt request bit *MUST* be cleared by software. There are three ways of loading data from the modulus latch into timer A as described in the following paragrahs.

# **Direct Loading**

When the MCU writes to timer A data register, the data is latched by the modulus latch, and forced into the timer. This operation requires that TACR3 be cleared.

# **Asynchronous External Event Loading**

When TACR3 is a logic one, the contents of the modulus latch are transferred to the timer at the rising edge of INT2 interrupt request bit (MR7) gated with interrupt request mask bit (MR6). If this loading is used, care must be taken in programming as it will start an interrupt service routine if the I bit in the CCR is clear. Loading \$00 to timer A allows a countdown of 256 clocks before the next \$00 state is reached.

# **Auto-Loading**

The modulus latch is automatically loaded when the timer reaches \$00. This loading is dependent on the setting of TACR3. Auto-loading also occurs in both the previous loading modes. Timer A can be read at any time without affecting the countdown of the timer. The timer and modulus latch are set to \$FF on reset.

# NOTE

Loading \$01 to timer A should be avoided when operating with a divide-by-one prescaler. Doing so

will inhibit timer A auto-loading, interrupt generation, and port B toggle mechanisms.

# **TIMER A CONTROL REGISTER \$09**

7	6	5	4	3	2	1	0
TACR7	TACR6	TACR5	TACR4	TACR3	TACR2	TACR1	TACR0
RESET:				•			
Ω	1	0	0	Ω	Ω	Ω	0

TACR7 — Timer A Interrupt Request Flag

1 = Timer A has transition to \$00

0 = Software or reset cleared

TACR6 — Timer A Interrupt Request Mask

1 = Interrupt request inhibited

0 = Interrupt request not inhibited

TACR5 — External or Internal Bit

1 = External clock source for prescaler 1 0 = Internal clock source for prescaler 1

TACR4 — External Enable Bit

Control bit used to enable the external timer pin (PRESCALER1/PC0).

TACR5	TACR4	Prescaler 1 Clock Source
0	0	Internal Clock
0	1	AND of Internal Clock and PRESCALER1/PC0*
1	0	Inputs Disabled
1	1	PRESCALER1/PC0* Low-to-High Transition

<sup>\*</sup>The status of PRESCALER1/PC0 depends upon the data direction status of PRESCALER1/PC0. If PRESCALER1/PC0 is an output, then the clock source is equal to the port data register content, independent of the port electrical loading. If an input, then the clock source is the logic level of PRESCALER1/PC0.

# TACR3 — Timer A Load Mode Control

1 = Asynchronous external event loading (INT2 driven loading is enabled)

0 = Allows direct loading of timer A

TACR2, TACR1, TACR0 — Prescaler 1 Division Ratio Control Bits

When set, these bits select one of eight possible outputs on prescaler 1.




Figure 11. Timers A, B, and C Block Diagram

TACR2	TACR1	TACR0	Divide By
0	0	0	1
0	0	1	2
0	1	1 0	4 :
0	1	1	8
1	0	0	16
1	0	1	32
1 1		0	64
1	1	1	128

# TIMER R

This is a 16-bit timer which is accessed via two registers (\$0B for the most-significant byte (MSB) and \$0C for the least-significant byte (LSB)). The MSB has a "pipeline" latch that allows a "snap shot" value of the entire 16 bits to be read. Read/write operations to the LSB are direct. The LSB can be read at anytime without disturbing the count. When the LSB is read, the contents of the MSB are loaded into the pipeline latch so a read of the MSB is actually the contents of the latch.

When writing to the LSB, the contents are immediately entered into the timer. At the same time the pipeline contents are forced into the MSB of the timer. This allows a 16-bit word to be placed into the timer data register during a LSB write operation. An underflow condition is also generated when value \$00 is reached. This state can be used to toggle bit 0 or bit 1 of port B directly under the control of the miscellaneous register (MR0), the SPI control register, and the port B data direction register. Setting TBCR6 or the I bit in the condition control register will prevent timer interrupts from being processed. The timer interrupt request bit MUST be cleared by software.

# TIMER B CONTROL AND STATUS REGISTER \$0D

	7	6	5	4	3	2	1	0
	TBCR7	TBCR6	TBCR5	TBCR4	TBCR3	TBCR2	TBCR1	TBCR0
Ī	RESET:							
	0	1	0	0	0	Ω	Ω	Ο

TBCR7 — Timer B Interrupt Request Flag

1 = Timer B has transition to \$00

0 = Software or reset cleared

TBCR6 — Timer B Interrupt Request Mask

1 = Interrupt request inhibited

0 = Interrupt request not inhibited

TBCR5 — External or Internal Bit

1 = External clock source for prescaler 2

0 = Internal clock source for prescaler 2

TBCR4 — External Enable Bit

Control bit used to enable the external timer pin (PRESCALER2/PC1).

TBCR5	TBCR4	Prescaler 2 Clock Source
0	0	Internal Clock
0	1	AND of Internal Clock and PRESCALER2/PC1*
1	0	Inputs Disabled
1	1	PRESCALER2/PC1* Low-to-High Transition

<sup>\*</sup>The status of PRESCALER2/PC1 depends upon the data direction status of PRESCALER2/PC1. If PRESCALER2/PC1 is an out-

put, then the clock source is equal to the port data register content, independent of the port electrical loading. If an input, then the clock source is the logic level of PRESCALER2/PC1.

TBCR3, TBCR2, TBCR1, TBCR0 — Prescaler 2 Division Ratio Control Bits

When set, these bits select one of eight possible output on prescaler 2.

TBCR3	TBCR2	TBCR1	TBCR0	Divide By
0	0 .	0	0	1
0	0	0	1	2
0	0	1	0	4
0	0	1	1	8
0	1	0	0	16
0	1	0	1	32
0	1	1 1	0	64
0	1	1	1	128
1	0	0 .	0	256
1	0	0	1	512
1	0	1	0	1024
1	0	1	1	2048
1	1	0	0	4096
1	1	0	1	8192
1	1	1	0	16384
1	1	1	1	32768

# TIMER C

Timer C is an 8-bit programmable down counter. The timer contains a modulus latch which allows the timer to be auto reloaded. The timer auto reloads with the contents of the modulus latch upon every \$01 to \$00 transition. Timer C contains a capture register. This read-only register and the contents are refreshed by the contents of the data register during the capture instance. The timer can be written to at any time, and the contents of both the data register and modulus latch are updated immediately. The timer is set to \$FF on reset, but the contents of the capture register are not valid until the first capture after reset.

# **TIMER C CONTROL REGISTER \$015**

	7	6	5	4	3	2	1	0
	TCOF	тсом	TCCF	TCCM	TCEG	TCCS	TCCL1	TCCLO
-								

n

RESET:

TCOF — Timer C Overflow Flag

1 = Timer C has transition to \$00

0 = Software or reset cleared

TCOM — Timer C Interrupt Mask

1 = Interrupt request inhibited

0 = Interrupt request not inhibited

TCCF — Timer C Capture Flag

1 = Proper capture occurred on PRESCALER1 or PRESCALER2. No new capture occurs when set

0 = Software or reset cleared

- TCCM Timer C Capture Interrupt Request Mask
  - 1 = Inhibits interrupt request generated from TCCF
  - 0 = Does not inhibit interrupt request generated from TCCF
- TCEG Timer C Capture Edge Select
  - 1 = Selects rising edge of PC0 or PC1 to be capture instance
  - 0 = Selects falling edge of PC0 or PC1 to be capture instance
- TCCS Timer C Capture Source Select
  - 1 = Select PRESCALER2/PC1 as capture source
  - 0 = Select PRESCALER1/PC0 as capture source
- TCCL1 and TCCL0 Timer C Clock Source Select Clock source selection is defined below.

TCCL1	Timer C Source
0	Internal Clock
0	Internal Clock
1	MR1 Status*
1	MR1 Status*

TCCL0	Timer B Source
0	Internal Clock
1	MR1 Status*
0	Internal Clock
1	MR1 Status*

#### NOTES:

- \*Denotes prescaler 1 or 2 clock source depending on miscellaneous register bit 1 (MR1) status.
- MR1 bit cleared (logic zero) at reset:
   Prescaler 1 clock selected to timer A
   Prescaler 2 clock selected to timer B and C
- 3. MR1 bit set (logic one):
  - Prescaler 1 clock selected to timer B and C Prescaler 2 clock selected to timer A
- Prescaler 1 output determined by the status of Timer A control register bits 2, 1, and 0 (TACR2, TACR1, and TACR0).
- Prescaler 2 output determined by the status of Timer B control register bits 3, 2, 1, and 0 (TBCR3, TBCR2, TBCR1, and TBCR0).

# PRESCALER 1

Prescaler 1 is a 7-bit binary down counter whose value is selected by TACR2, TACR1, and TACR0. The selected output is used as the clock input to either timer A or B, depending upon the status of the prescaler cross-couple bit (MR1). The type of clock source to prescaler 1 may be selected by TACR5 and TACR4. Prescaler 1 is set to \$7F at reset or under program control when a one is written to prescaler 1 clear bit (MR3).

# PRESCALER 2

Prescaler 2 is a 15-bit down counter; its value is selected by TBCR3, TBCR2, TBCR1, and TBCR0. The selected output is used as the clock input to either timer A or B, depending upon the status of the prescaler crosscouple bit (MR1). The type of clock source to prescaler 2 may be selected by TBCR5 and TBCR4. Prescaler 2 is set to \$7FFF at reset or under program control when a one is written to prescaler 2 clear bit (MR2).

# **AUXILIARY COUNTER**

This register is a fixed counter which is clocked by the internal clock (f<sub>OSC</sub> divided by four). Total count period is 4095 cycles. The MCU communicates with this counter via the miscellaneous register (MR5 and MR4). Countdown may be aborted at any time under program control,

which also resets the counter to 4095 and clears MR5. When MR4 is clear and MR5 is set as a result of counter time out, the reset pin is internally pulled to ground. If the MCU loses control of the program, the "watchdog" timer will bring the MCU back to reset. Refer to Figure 12 for counter operation diagram.

# **EPROM PROGRAMMING**

# **ERASING THE EPROM**

The EPROM can be erased by exposure to high-intensity ultraviolet (UV) light with a wavelength of 2537A. The recommended integrated dose (UV intensity  $\times$  exposure time) is  $25 \text{Ws/cm}^2$ . The lamps should be used without software filters, and the MCU should be positioned about one inch from the UV tubes. Ultraviolet erasure clears all bits of the EPROM to the "zero" state. Data can then be entered by progamming "ones" into the desired bit locations.

# CAUTION

Be sure that the EPROM window is shielded from light except when erasing. This protects both the EPROM and light-sensitive nodes.

# MASK OPTION REGISTER (MOR) \$F1E

The MOR is implemented in EPROM and contains all zeros prior to programming. The MOR bits are described in the following paragraphs. This register is not affected by reset.

7	6	5	4	3	2	1	0
CLK	TOPT	PBTS	LVI	*	*	*	SEC

- CLK Clock (oscillator type)
  - 1 = Resistor Capacitor (RC)
  - 0 = Crystal
- TOPT Timer Option
  - 1 = Enables timer C
  - 0 = Disables timer C

PBTS — Port B Toggle Source
This bit is not used on the TJ6 mask set. When cleared

the operation is the same as the TJ6 mask set operation.


- 1 = Port B toggle source will come from the timer B overflow even if a write operation is performed on timer C
- 0 = After the first write operation to timer C, the toggle source coming from the timer B overflow is replaced by the timer C overflow. If no write operation is performed on timer C, then timer B is the port B togale source.
- LVI Low Voltage Inhibit
  - 1 = Enables low-voltage detection circuitry
  - 0 = Disables low-voltage detection circuitry
- Bits 1-3

User available register bits during normal mode of operation

SEC - Security

For full security, this bit must be set in the MOR and mirror MOR (\$F16).

- 1 = Enables EPROM read protection
- 0 = Disables EPROM read protection



- A Counter Preset by Writing "1"
- (B) Underflow: MR5 ♦ 1; No Forced Reset
- (C) Counter Reset by Writing "0"
- D Underflow MR5 ▶ 1 Forced Reset

Figure 12. Auxiliary Counter Operation

# 3

# PROGRAMMING CONTROL REGISTER (PCR) \$012

The PCR is an 8-bit register which provides the necessary control bits to program the EPROM. The bootstrap program manipulates the PCR when programming so the user need not be concerned with PCR in most applications.

7	6	5	4	3	2	1	0
1	1	0	1	1	VPON	PGE	PLE
RESET:	U	U	U	U	1	1	1

PLE — Programming Latch Enable

Controls address and data being latched into the EPROM. Set during reset, but may be cleared anytime.

- 1 = Read EPROM
- 0 = Latch address and data on EPROM
- PGE Program Enable

Enables programming of EPROM. Must be set when changing the address and data. Set during reset.

- 1 = Inhibit EPROM programming
- $\frac{0 = \text{Enable EPROM programming (if } \overline{\text{PLE}} \text{ is low)}}{\overline{\text{VPON}} \overline{\text{VPP On}}}$

A read-only bit that indicates high voltage at the Vpp pin. When set to "one", disconnects PGE and PLE from the chip.

- 1 = No high voltage of Vpp pin
- 0 = High voltage on Vpp pin

# NOTE

VPON being "zero" does not indicate that the Vpp level is correct for programming. It is used as a safety interlock for the user in the normal operating mode.

VPON	PGE	PLE	Programming Conditions
0	0	0	Programming enabled (program EPROM byte)
1	0	0	PGE and PLE bits disabled
0	1	1	Programming disabled (latch address and data in EPROM)
1	1	0	PGE and PLE disabled
0	0	0	Invalid state
1	0	1	Invalid state
0	1	1	Voltage applied to RESET/Vpp pin
1	1	1	PGE and PLE disabled (operating mode)

# **PROGRAMMING**

The MCU bootstrap program can be used to program the EPROM. The vectors at address \$FF6 and \$FF7 are used to start the program. This vector is fetched when  $V_{\mbox{\scriptsize IHTP}}$  is applied to the PRESCALER/PC0 pin and the RESET pin is allowed to rise above  $V_{\mbox{\scriptsize IRES}\,\pm}$ . The level on the PRESCALER/PC1 pin, when the RESET/VPp pin rises above  $V_{\mbox{\scriptsize IRES}\,+}$ , determines which programming mode is selected. A high level on PRESCALER/PC1 selects the auto-programming operation.

A M2532/2732 UV EPROM must first be programmed with the same information that is to be transferred to the MCU EPROM. Unprogrammed EPROM address locations should contain \$00 to speed up the programming operation. Figure 13 is a schematic diagram for a board and circuitry that can be used to program the MCU EPROM.

Perform the following steps to program the MCU EPROM:

- Insert the programmed EPROM and erased MCU EPROM into U2 and U3.
- Programming operation starts when S1 is placed to the ON position.
  - a) DS1 and DS2 illuminate.
  - b) MCU control is transferred to the bootstrap ROM, and the programming routine executed by the bootstrap loader program.
  - c) DS3 blinks during programming. When programming is complete, DS3 remains illuminated.
  - d) After two seconds DS4 will illuminate indicating the MCU has been programmed and verified.
- 3. Remove power by placing S1 to the OFF position and remove programmed MCU.

# NOTE

No programming can be done once the MOR and mirror MOR security bit has been programmed to logic one. The only way to proceed from the secure mode to the non-secure mode is by erasing the MCU. The MCU must be reset following programming of the SEC bits to enable the security feature.

# **EMULATION**

The MCU is designed to emulate the functions of either the MC6805S2 or MC6805S3. However, due to pin assignments, processing, and mask options, the MCU has some differences. The differences are listed as follows:

- Port A output on the MC6805S2/S3 is a mask option. The CMOS pullup option on port A is not implemented on MC68705S3. If this option is required, pullup resistors must be installed.
- The RC clock on the MC6805S2/S3 is a mask option. To enable the MC68705S3 RC clock, MOR bit 7 must be programmed to a logical one.
- The LVI on the MC6805S2/S3 is a mask option. To enable the LVI on MC68705S3, MOR bit 4 must be programmed to a logical one.
- The MC68705S3 RESET/Vpp and VSTBY/AN4/INT2/ PD6 electrical characteristics are different for the MC6805S2/S3.
- Pin 4 (AN4 and V<sub>STBY</sub>) on MC6805S2/S3 is a mask option. On the MC68705S3, pin 4 is enabled for V<sub>STBY</sub>/AN4/INT2/PD6.
- On MC6805S2/S3 pin 4, standby RAM contents will be lost if the voltage drops below 3.0 V. Standby RAM on the MC68705S3 will not be lost unless voltage drops below 4.0 V.
- Above certain voltages (3.7 V typical), pin 4 will exhibit lower input impedance than the MC6805S2/S3.
   This may cause A/D conversion inaccuracies if the



MC68705S3




Figure 13. Programming Connections Schematics Diagram

- pin is used as fifth A/D input channel. Pin 4 is always a high impedance input on the MC6805S2/S3.
- 8. Reset and Vpp functions share a common pin (23) on the MC6870SS3. Therefore, electrical characteristics on this pin may vary from the same pin on MC680SS2/S3. The input impedance on the MC6870SS3 pin is approximately equivalent to the 1.0 ohm pulldown resistor; whereas, on the MC680SS2/S3, this pin is a high impedance (220K ohms) input. Therefore, the MC6870SS3 requires a pullup resistor on the RESET pin to recover from a reset condition.

# SERIAL PERIPHERAL INTERFACE

The serial peripheral interface (SPI) has arbitration on the data and clock lines. The SPI communicates with the MCU via data and control registers. The SPI data and clock inputs are always taken from their respective I/O ports, regardless of the status of the data direction registers relative to that port. The SPI can operate in modes from auto clocked (NRZ), half duplex, and full duplex with from a one to a four wire combination. Refer to Figure 14 for the SPI block diagram.

# SPI CONTROL AND STATUS REGISTER

This 8-bit register contains the status and control bits relative to SPI operations. The SPI control register operation is shown in Figure 15. The SPI control and status register bits can be set or cleared under program control.

7	6	5	4	3	2	1	0
SPICR7	SPICR6	SPICR5	SPICR4	SPICR3	SPICR2	SPICR1	SPICR0
RESET:		_					
Λ	1	0	Λ.	Λ.	Λ.	Λ.	0

SPICR7 — SPI Interrupt Request Bit

Set on eighth data input strobe. MCU services this interrupt if I bit is clear in CCR.

- 1 = Interrupt request (if SPICR6 not masked)
- 0 = No interrupt pending
- SPICR6 SPI Interrupt Request Mask Bit
  - 1 = Disables interrupt request from SPICR7
  - 0 = Enables interrupt request from SPICR7

SPICR5 — SPI Clock Sense Bit/Bus-Busy Flag

Dual-function bit controlled by the status of SPICR4.

- 1 = Start SPI operation when SPICR4 = 1. Input data latched on positive edge and output data changed on negative edge of SPI clock when SPICR4 = 0.
- 0 = Stop SPI operation when SPICR4 = 1. Input data latched on negative edge and output data changed on positive edge of SPI clock when SPICR4 = 0.

SPICR4 — SPI Operation Enable Bit

This bit determines the functions of SPICR5 and SPICR2.

- 1 = Enables SPI data register shifting, data and clock arbitration logic, and slave select input logic
- 0 = Disables SPI data register shifting, data and clock arbitration logic, and slave select input logic
- SPICR3 SPI Data Output Select Bit
  - 1 = Output of the SPI data register is loaded to port B3 data register at the appropriate SPI clock edge

- selected by SPICR5, during the active transaction mode
- 0 = Output of the SPI data register is loaded to port B2 data register at the appropriate SPI clock edge selected by SPICR5, during the active transaction mode

SPICR2 - Port B1 Toggle Enable/Start Bit

Dual-function bit controlled by the status of SPICR4.

- 1 = Start bit is set by negative transition of the data input of the SPI data shift register while the clock is at the idle level when SPICR4 = 1. Start bit set under program control to enable port B1 data register togale facility when SPICR4 = 0.
- 0 = Stop SPI operation when SPICR4 = 1. Cleared under program control when SPICR4 = 0.

SPICR1 — Mode Fault Flag

- 1=(a) Mode flag is set when SPI data output arbitration occurs on the SPI data output port (PB3 or PB2) selected by SPICR3. The MCU loses data mastership, and the SPI data output port DDR is cleared.
  - (b) Mode flag is set if a low level is detected on slave input PB0. Then, the MCU loses clock mastership switching to the clock slave mode, and port B1 DDR is cleared.
  - (c) Mode flag is set during the idle mode when a negative clock edge is detected on the SPI clock input, and the port B1 data register is cleared.
- 0 = Cleared under program control

SPICRO - SPI Input Data Select Bit

- 1 = SPI data from port B3 is latched into the SPI data register
- 0 = SPI data from port B2 is routed to the input of the SPI data register

# SPI DATA REGISTER

This register can be written to any time and can also be read, regardless of serial operations, without disturbing the data. A one bit shift to the left occurs each time there is a data input strobe while the LSB is loaded with data from port B2 or B3. The MSB is loaded every time there is data output strobe. Data input and output strobes are generated internally only during the active transaction time.

# SPI DIVIDE-BY-EIGHT COUNTER

The counter is cleared during SPI deselect or idle modes. A count occurs at every data input strobe during the active transaction mode. At overflow, SPICR7 is set which puts the SPI in idle mode and blocks all data input and output strobes. The counter is cleared when PB0 is high if the SPI is in the slave mode or when a "start" condition is detected.

# SPI OPERATION

The SPI can operate in a variety of modes. Software assisted protocols may be defined to upgrade the hardware versatility and/or system performance of the MCU. Some features common to all operating modes are summarized in Table 1 and in the following paragraphs.




Figure 14. Serial Peripheral Interface Block Diagram




Figure 15. SPI Control Register Operation

- SPI data input and output may be individually routed to or from PB2 or PB3 (Table 2). These four routings provide half and full duplex operations, as well as allowing bidirectional information to flow in daisychained systems.
- 2) When data input and output is done on PB2, PB3 is available for any other use and vice versa.
- Data input is always relative to the port pin logic level regardless of the data direction register status on that pin.
- 4) In full duplex operation, 16 bits of information may be transferred with eight clock pulses between at least two devices with transmit capability. Both PB2 and PB3 are used for data transfer. The same shift register is used for data in and data out. The byte transmitted replaces the byte received. SPICR7 is used to signify that the I/O operation is complete.
- 5) SPI clock is always provided on port B1. In the clock slave mode, port B1 DDR is in the input mode (cleared). In the clock master mode, port B1 DDR is set; therefore, the MCU imposes the clock level on PB1 until there is clock arbitration on the clock line or until the MCU loses clock mastership when PB0 goes low.
- 6) No fixed baud rate generation exists. The clock frequency is dependent on the prescaleer clock source option, prescaler divide ratio, and timer divide ratio as well as the port C status in case of external clocking for the timer. Toggling of the port B1 data register is automatically allowed during the active transmission mode.

- All devices connected to the SPI must have their output and input data strobe on the same clock edge for correct transfer of data.
- 8) During the active transmission mode, the first clock edge must be the output data strobe. When this occurs, the MSBs of the data registers of all transmitters are copied onto the data output pins, and the MCU copies the MSB of its SPI onto the port B2 or B3 data register.
- Port B data direction registers and port B data control registers are accessible during SPI operation. During active transaction mode, the PBI data register, PB2 data register (if SPICR3=0), and PB3 (if SPICR3=1) are not write accessible under program control.
- Port B lines not used for SPI can be used for other digital functions.

# **SELECT INPUT OPERATION**

An external device supplies slave select information via port B0. If slave select is not used, set port B0 to output mode to inhibit slave select function.

The following paragraphs describe clock master and clock slave operating modes of the SPI.

# Master Mode Slave Select Actions

The MCU monitors slave select input in master mode to assure that it stays false. If slave select goes true, the MCU exits master mode and becomes a slave. This implies that a write collision has occurred which means two

# **Table 1. Summary of SPI Operations**

**DEFINITIONS** 

Transmitter — Data Master: DDRB2 or 3=1
Receiver — Data Slave: DDRB2 or 3=0

Clock Master: DDRB1 = 1 Clock Slave: DDRB1 = 0
Transaction Mode: SPICR4 = 1

1) Active: SPICR7•(DDRB0•PB0 + DDRB0) if DDRB1 = 0 (clock slave mode) or SPICR7•(DDRB0•PB0 + DDRB0) if DDRB1 = 1 (clock master mode)

Clock Pulses allowed, data shifted

2) Idle: SPICR7 + DDRB0•PB0 if DDRB1 = 0 (clock slave mode)

Clock pulses blocked, data output line in high-impedance state

Deselect Mode: SPICR4=0 - No SPI Operations

# SLAVE SELECT INPUT

Slave Select Input: SPISS - PB0

If DDRB0 = 0 then so SPISS action on MCU

1) Master Mode: SPISS = 1 DDRB1 = 1

SPISS 1 – 0: Switch to Slave Mode (DDRB1 1–0)

Set SPICR1 (Mode Fault Flag)

2) Slave Mode: SPISS = 0 DDRB1 = 0

External clock is allowed to shift data in/out. If SPISS is pulled high, the external clock input pulses are inhibited; no data shift; divide-by-eight counter cleared; SPID (PB2 or PB3) switched to high-impedance state.

Used as Chip-Select Input

#### DATA ARBITRATION

Data master loses data mastership when data collision occurs during internal data strobe time.

If SPID output port (PB2 or PB3) = 1 while actual pin level is pulled low externally — conflict detected at internal data strobe time.

Then SPICR1 (mode fault flag) is set; SPID output port DDR (B2 or B3) 1 ♦ 0 (high-impedance state).

# CLOCK ARBITRATION

MCU has clock mastership (DDRB1 = 1)

- 1) Via SPISS line (DDRB0=0). If SPISS is pulled low, then clock mastership lost; DDRB1 1 ♦ 0 (high-impedance state); SPICR1 is set (mode fault flag).
- 2) Via clock line SPICL (DDRB1=1 and DCRB5=0)

Condition: SPICL must have open-drain output (DCRB5 = 0)

If clock line is held low externally then clock mastership is not lost; minimum  $t_{\hbox{\scriptsize CLH}}$  and  $t_{\hbox{\scriptsize CLK}}$  times are guaranteed.

If SPICL goes low during idle mode then SPICR1 = 1 and clock line is switched low to inhibit the system clock.

# MODE FAULT FLAGE OPERATION (SPICR1)

Flag set when any of the following conditions occur:

Data arbitration occurs on SPID output.

Clock arbitration with SPISS during master to slave switching.

Clock arbitration via clock line if SPICL 1 ▶ 0 during idle.

# START, STOP, AND CLOCK IDLE CONDITIONS

Clock Idle: The clock level just prior to the transition that causes data on the serial output data line to be changed is defined as the SPI clock idle state.

SPICR5=0: SPICL Idle=Low State SPICR5=1: SPICL Idle=High State

These definitions are necessary for determining start and stop conditions.

# NOTE

Clock idle state can only be defined if SPICR4 = 0 (Deselect Mode)

Start Condition: Any negative transition of the data input line (PB2 or PB3) during an SPICL idle state.

Stop Condition: Any positive transition of the data input line during an SPICL idle state.

Port Name	Use	Input	Output	Comments
PB0 PB0	SPISS Data	Yes No	No Yes	Used as slave select input Used as "busy" signal or any digital output
PB1	SPICL	Yes	No	Clock slave
PB1	SPICL	No	Yes	Clock master
PB2	SPID	Yes	No	SPI data input SPICR0 = 0
PB2	SPID	No	Yes	SPI data output SPICR3 = 0
PB2	Data	Yes	Yes	Any digital signal SPICR3 = 1
PB3	SPID	Yes	No	SPI data input SPICR0 = 1
PB3	SPID	No	Yes	SPI data output SPICR3 = 1
PB3	Data	Yes	Yes	Any digital signal SPICR3 = 0

Table 2. Port B Status During SPI Operation

devices attempted to become masters. Write collisions normally result from a software error, and the default master must clean up the system. The mode fault flag is set to signal that clock mastership is lost. Slave select actions can take place during either active or idle transaction modes.

# Slave Select Input Actions During Slave Mode

The current clock master generates slave select to enable one of several slaves to accept or return data. The  $\overline{SS}$  signal must go low before serial clock pulses occur and must remain low until after the eighth serial clock cycle. Individual lines or a daisy chain can be used for multiple slaves. When  $\overline{SS}$  is high, the following occur:

- Serial data output is forced to a high-impedance state without affecting the DDR status.
- Serial clock input pulses are inhibited from generating internal data output and input strobe pulses.
- The eight-bit counter is cleared.

# SPI OPERATING MODES

Six methods of operating the SPI are discussed in the following paragraphs.

# One-Wire Autoclocked Mode

Various SPI devices can be connected on a single wire, with data transmission using an implicit clock, and each device being its own clock master.

# Two-Wire Half-Duplex Mode

In this mode, separate data and clock lines connect the elements in the system. Data and clock mastership should be monitored via protocol included in the data patterns. A transmitter can send all zeros to take all other transmitters off the bus.

# Three-Wire Half-Duplex Mode with Slave Select Input

This mode is the same as the half-duplex mode except that the slave select input allows using the MCU as a peripheral in a system where clock mastership is passed through the slave select line. Typically, the slave select lines can be wired together. The current master sets its slave select line in the output mode prior to a serial trans-

mission and pulls it low to indicate that the system is busy. This allows the clock master to retain mastership until the end of transmission. Software protocol can be arranged so that slaves do not request mastership until their slave select lines go high. At the end of a transmission, the current master pulls  $\overline{\text{SPISS}}$  high and puts the  $\overline{\text{SPISS}}$  port (PB0) in the input mode. A slave requesting clock mastership pulls the  $\overline{\text{SPISS}}$  line low, removing the current master from the line. Time multiplexed protocols may be required to avoid simultaneous mastership requests.

# Three-Wire Full-Duplex Mode

This mode allows the MCU to operate simultaneously as transmitter and receiver. Bus or daisy-chain networks are feasible. Protocols in the data stream are required to change:

- Clock masters
- The number of transmitters in the system
- The direction of data flow in daisy-chained systems with collision

It is possible for the MCU to shift out one byte of data while receiving another, as illustrated in Figure 16. This eliminates the need for XMIT EMPTY or REC FULL status bits.

# Three-Wire Full-Duplex Mode with Clock Arbitration

This mode is a mix of the three-wire full-duplex mode and two-wire half-duplex mode with clock arbitration, where the SPI clock line operates as a wire-or. Simultaneous masters are allowed, and clock arbitration is via the clock line.

# Four-Wire Full-Duplex Mode with Slave-Select Input

This mode is similar to the three-wire full-duplex mode in network construction and to the three-wire half-duplex mode with slave-select input in clock arbitration and slave selection. Refer to Figure 17.

# ANALOG-TO-DIGITAL CONVERTER

The chip resident 8-bit analog-to-digital (A/D) converter uses a successive approximation technique as show in




Figure 16. Daisy Chain/Cascade Organization

Figure 18. Four external analog inputs can be connected to the A/D through a multiplexer via port D. Four internal analog channels ( $V_{RH} - V_{RL}$ ,  $V_{RH} - V_{RL}/2$ ,  $V_{RH} - V_{RL}/4$ , and  $V_{RL}$ ) may be selected for calibration. The accuracy of these internal channels may not meet the accuracy specifications of the external channels.

A fifth external analog input (AN4) is available via the mask option. When selected, it replaces the  $V_{RH}$  internal channel. Due to signal routing, the accuracy of this fifth channel may be slightly less than AN0-AN3.

Multiplexer selection is controlled by the A/D control register (ACR) bits 0, 1, and 2. Refer to Table 3 for multiplexer selection. The ACR is shown in Figure 18. The converter uses 30 machine cycles to complete a conversion of a sampled analog input. When the conversion is

complete, the digital value is placed in the A/D result register (ARR); the conversion flag is set; selected input is sampled again; and a new conversion begins. When ACR7 is cleared, the conversion in progress is aborted and the selected input, which is held internally, is sampled for five machine cycles.

The converter uses  $V_{RH}$  and  $V_{RL}$  as reference voltages. An input voltage equal to or greater than  $V_{RH}$  converts to \$FF. An input voltage equal to or less than  $V_{RL}$ , but greater than  $V_{SS}$ , converts to \$00. Maximum and minimum ratings must not be exceeded. Each analog input source should use  $V_{RH}$  as the supply voltage and be referenced to  $V_{RL}$  for the ratiometric conversion. To maintain full accuracy of the A/D, three requirements should be followed: (1)  $V_{RH}$  should be equal to or less




Figure 17. SPI Operation Bus Organization

Table 3. A/D Input MUX Selection

A/D Co	ontrol R	egister	Input	A/D Output (Hex)			
ACR2	ACR1	ACR0	Selected	Min	Тур	Max	
0	0	0	AN0				
0	0	1	AN1	1			
0	1	0	AN2				
0	1	1	AN3		İ		
1	0	0	V <sub>RH</sub> **	FE**	FF**	FF**	
1	0	1	V <sub>RL</sub> *	00	00	01	
1	1	0		3F	40	41	
1	1	1	V <sub>RH</sub> /4* V <sub>RH</sub> /2*	7F	80	81	

<sup>\*</sup>Internal (calibration) levels

than  $V_{CC}$ , (2)  $V_{RL}$  should be equal to or greater than  $V_{SS}$  but less than maximum specifications, and (3)  $V_{RH} - V_{RL}$  should be equal to or greater than 4 volts.

The A/D has a built-in 1/2 LSB offset intended to reduce the magnitude of the quantizing error to  $\pm$  1/2 LSB, rather than  $\pm$  0,  $\pm$  1 LSB with no offset. This implies that, ignoring errors, the transition point from \$00 to \$01 occurs at 1.2 LSB above VRL. Similarly, the transition from \$FE to \$FF occurs 1-1/2 LSB below VRH, ideally.

# INSTRUCTION SET

The MCU has a set of 59 basic instructions which can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type.

# REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is either the accumulator or the index register. The

other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to the following instruction list.

Function	Mnemonic
Load A from Memory	LDA
Load X from Memory	LDX
Store A in Memory	STA
Store X in Memory	STX
Add Memory to A	ADD
Add Memory and Carry to A	ADC
Subtract Memory	SUB
Subtract Memory from A with Borrow	SBC
AND Memory to A	AND
OR Memory with A	ORA
Exclusive OR Memory with A	EOR
Arithmetic Compare A with Memory	CMP
Arithmetic Compare X with Memory	CPX
Bit Test Memory with A (Logical Compare)	BIT
Jump Unconditional	JMP
Jump to Subroutine	JSR

# **BIT MANIPULATION INSTRUCTIONS**

The MCU is capable of setting or clearing any bit which resides in the first 256 bytes of the memory space where all port registers, port DDRs, timer, timer control, and onchip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear and bit test, and




Figure 18. A/D Block Diagram

 $<sup>^{\</sup>times}$  \*AN4 may replace the VRH calibration channel if selected via mask option.

branch functions are all implemented with a single instruction. For test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition code register. Refer to the following list for bit manipulation instructions.

Function	Mnemonic
Branch if Bit n is Set	BRSET n (n = 0 7)
Branch if Bit n is Clear	BRCLR n (n = 0 7)
Set Bit n	BSET n (n = 0 7)
Clear Bit n	BCLR n (n = 0 7)

# CONTROL INSTRUCTIONS

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to the following list for control instructions.

Function	Mnemonic
Transfer A to X	TAX
Transfer X to A	TXA
Set Carry Bit	SEC
Clear Carry Bit	CLC
Set Interrupt Mask Bit	SEI
Clear Interrupt Mask Bit	CLI
Software Interrupt	SWI
Return from Subroutine	RTS
Return from Interrupt	RTI
Reset Stack Pointer	RSP
No-Operation	NOP

# **READ-MODIFY-WRITE INSTRUCTIONS**

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read-modify-write sequence since it does not modify the value. Refer to the following list of instructions.

Function	Mnemonic
Increment	INC
Decrement	DEC
Clear	CLR
Complement	СОМ
Negate (2's Complement)	NEG
Rotate Left Thru Carry	ROL
Rotate Right Thru Carry	ROR
Logical Shift Left	LSL
Logical Shift Right	LSR
Arithmetic Shift Right	ASR
Test for Negative or Zero	TST

# **BRANCH INSTRUCTIONS**

This set of instructions branches if a particular condition is met; otherwise, no operation is performed. Branch instructions are two byte instructions. Refer to the following list for branch instructions.

Function	Mnemonic
Branch Always	BRA
Branch Never	BRN
Branch IFF Higher	вні
Branch IFF Lower or Same	BLS
Branch IFF Carry Clear	BCC
(Branch IFF Higher or Same)	(BHS)
Branch IFF Carry Set	BCS
(Branch IFF Lower)	(BLO)
Branch IFF Not Equal	BNE
Branch IFF Equal	BEQ
Branch IFF Half Carry Clear	ВНСС
Branch IFF Half Carry Set	BHCS
Branch IFF Plus	BPL
Branch IFF Minus	ВМІ
Branch IFF Interrupt Mask Bit is Clear	вмс
Branch IFF Interrupt Mask Bit is Set	BMS
Branch IFF Interrupt Line is Low	BIL
Branch IFF Interrupt Line is High	BIH
Branch to Subroutine	BSR

# **OPCODE MAP SUMMARY**

Table 4 is an opcode map for the instructions used on the MCU.

# ADDRESSING MODES

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code for all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single-byte instructions, while the longest instructions (three bytes) permit accessing tables throughout memory. Short and long absolute addressing is also included. Two-byte direct addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory.

The term "effective address" (EA) is used in describing the various addressing modes. Effective address is defined as the address from which the argument for an instruction is fetched or stored.

# IMMEDIATE

In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The

Table 4. Opcode Map

	Bit Manipulation Branc		Branch	ch Read-Modify-Write					Cor	ontrol Register/Memory							
	BTB	BSC	REL	DIR	INH	INH	IX1	IX	INH	INH	IMM	DIR	EXT	IX2 D	IX1	ΙŽ	1
Low	0000	0001	2 0010	3 0011	4 0100	5 0101	6 0110	7 0111	8 1000	9 1001	A 1010	B 1011	1100	D 1101	1110	1111	Hi Low
0000	BRSETO 3 BTB	BSET0 2 BSC	BRA 2 REL	NEG DIR	NEG 1 INH	NEG	7 NEG 2IX1	NEG IX	9 RTI 1 INH		SUB SUB	SUB DIR	5 SUB 3 EXT	SUB 3 IX2	SUB IX1	SUB IX	0000
1 0001	BRCLRO 3 BTB	BCLR0 BSC	BRN 2 REL						6 RTS 1 INH		CMP 2 IMM	CMP DIR	5 CMP 3 EXT	6 CMP 3 IX2	5 CMP 2 IX1	CMP	1 0001
2 0010	BRSET1 3 BTB	BSET1 BSC	BHI 2 REL								SBC IMM	SBC DIR	5 SBC 3 EXT	SBC IX2	SBC IX1	SBC IX	2 0010
3 0011	BRCLR1 3 BTB	BCLR1 BSC	BLS REL	COM DIR	COMA 1 INH	COMX	COM	COM 1X	SWI		CPX 2 IMM	CPX 2 DIR	CPX 3 EXT	CPX 3 IX2	CPX IX1	CPX IX	3 0011
4 0100	BRSET2 3 BTB	BSET2 BSC	BCC REL	6 LSR 2 DTR	LSRA 1 INH	LSRX 1 INH	7 LSR 2 IX1	6 LSR 1 IX			AND 2 IMM	AND 2 DIF	5 AND 3 EXT	6 AND 3 IX2	5 AND X1	AND IX	4 0100
5 0101	BRCLR2 3 BTB	BCLR2 2 BSC	BCS REL								BIT 2 IMM	BIT DIR	BIT 3 EXT	BIT 3 IX2	BIT X1	BIT IX	5 0101
6 0110	BRSET3 3 BTB	BSET3 BSC	BNE REL	ROR 2 DIR	RORA	RORX	ROR 2 IX1	6 ROR			LDA 2 IMM	LDA 2 DIR	LDA 3 EXT	LDA 3 IX2	LDA IX1	LDA	6 0110
7 0111	BRCLR3 3 BTB	BCLR3 BSC	BEQ REL	ASR 2 DIR	ASRA 1 INH	ASRX 1 INH	ASR 2 IX1	6 ASR 1 IX		TAX 1 INH		STA 2 DIR	STA 3 EXT	STA 3 IX2	STA IX1	STA IX	7 0111
8 1000	BRSET4 3 BTB	BSET4 BSC	BHCC 2 REL	6 LSL 2 DIR	LSLA 1 INH	LSLX 1 INH	LSL 2 IX1	6 LSL 1 IX		CLC 1 INH	EOR 2 IMM	EOR DIR	EOR EXT	EOR 3 IX2	EOR X1	EOR IX	8 1000
9	BRCLR4 3 BTB	BCLR4 BSC	BHCS REL	ROL 2 DIR	ROLA 1 INH	ROLX 1 INH	ROL IX1	ROL IX		SEC 1 INH	ADC 2 IMM	ADC 2 DIR	5 ADC 3 EXT	ADC 3 IX2	ADC IX1	ADC IX	9 1001
A 1010	BRSET5	BSET5 BSC	BPL 2 REL	DEC DIR	DECA 1 INH	DECX 1 INH	DEC IX1	6 DEC		CLI 1 INH	ORA 2 IMM	ORA 2 DIR	ORA 3 EXT	ORA 3 IX2	ORA IX1	ORA	A 1010
B 1011	BRCLR5 3 BTB	BCLR5 2 BSC	BMI 2 REL							SEI 1 INH	ADD 2 IMM	ADD 2 DIR	ADD 3 EXT	ADD 3 IX2	ADD IX1	ADD IX	B 1011
C 1100	BRSET6	BSET6 BSC	BMC 2 REL	6 INC 2 DIR	INCA I INH	INCX I INH	7 INC 2 IX1	6 INC		RSP 1 INH		JMP 2 DIR	JMP 3 EXT	5 JMP 3 IX2	JMP 2 IX1	JMP IX	C 1100
D 1101	BRCLR6 3 BTB	BCLR6	BMS REL	TST 2 DIR	TSTA 1 INH	TSTX 1 INH	7 TST 2 IX1	TST IX		NOP 1 INH	BSR 2 REL	JSR 2 DIR	JSR 3 EXT	JSR 3 IX2	JSR 2 IX1	JSR	D 1101
E 1110	BRSET7 3 BTB	BSET7	BIL REL	6							LDX 2 IMM	LDX DIR	LDX 3 EXT	LDX 3 IX2	LDX 2 IX1	LDX	E 1110
F 1111	BRCLR7	BCLR7 BSC	BIH 2 REL	CLR 2 DIR	CLRA 1 INH	CLRX 1 INH	CLR IX1	6 CLR 1 IX		TXA 1 INH		STX 2 DIR	STX 3 EXT	STX 3 IX2	STX 2 IX1	STX	F 1111

# Abbreviations for Address Modes

INH Inherent IMM Immediate DIR Direct EXT Extended REL Relative BSC Bit Set/Clear BTB Bit Test and Branch IX Indexed (No Offset)

IX1 Indexed, 1 Byte (8-Bit) Offset IX2 Indexed, 2 Byte (16-Bit) Offset

# # of Cycles 4 SUB 0 Opcode in Hexadecimal Opcode in Binary Address Mode

immediate addressing mode is used to access constants that do not change during program execution (e.g., a constant used to initialize a loop counter).

# DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two-byte instruction.

# **EXTENDED**

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode byte. Instructions with extended addressing mode are capable of referencing arguments anywhere in memory with a single three-byte instruction.

# RELATIVE

The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte (the offset) following the opcode is added to the PC if, and only if, the branch conditions are true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from  $-126\ to\ +129\ from$  the opcode address.

# INDEXED, NO OFFSET

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location.

# INDEXED, 8-BIT OFFSET

In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the opcode. The addressing mode is useful for selecting the Kth element in an n element table. With this two-byte instruction, K would typically be in X with the address of the beginning of the table in the instruction. As such,

tables may begin anywhere within the first 256 addressable locations and could extend as far as location 510 (\$1FE is the last location at which the instruction may begin).

# INDEXED, 16-BIT OFFSET

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed 8-bit offset except that this three-byte instruction allows tables to be anywhere in memory.

# BIT SET/CLEAR

In the bit set clear addressing mode, the bit to be set or cleared is part of the opcode. The byte following the opcode specifies the direct addressing of the byte to which the specified bit is to be set or cleared. Thus, any read/write bit in the first 256 locations of memory, including I O, can be selectively set or cleared with a single two-byte instruction.

# BIT TEST AND BRANCH

The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit to be tested, and its condition (set or clear), is included in the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte. The signed relative 8-bit offset in the third byte is added to the PC if the specified bit is set or cleared in the specified memory location. This single three-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branching is from  $-125\ {\rm to}\ +130\ {\rm from}\ {\rm the}\ {\rm opcode}\ {\rm address}.$  The state of the tested bit is also transferred to the carry bit of the condition code register.

# INHERENT

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator as well as the control instruction with no other arguments are included in this mode. These instructions are one byte long.

# **ELECTRICAL SPECIFICATIONS**

# MAXIMUM RATINGS

Rating	Symbol	Value	Unit	
Supply Voltage	V <sub>CC</sub>	-0.3  to  +7.0		
Input Voltage PC0 in Self-Check Mode All Other	V <sub>in</sub>	0.3 to +15.0 -0.3 to +7.0	٧	
Port A and C Source Current per Pin (One at a Time)	l <sub>out</sub>	10	mA	
Operating Temperature Range MC68705S3S MC68705S3CS	Тд	0 to 70 - 40 to +85	,C	
Storage Temperature Range	T <sub>stg</sub>	- 55 to + 150	°C	
Junction Temperature Cerdip	TJ	175	,C	

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. For proper operation, it is recommended the  $V_{in}$  and  $V_{out}$  be constrained to the range VSS < (Vin or Vout) < Vcc. Reliability of operation is enhanced if unused inputs except EXTAL are tied to an appropriate logic voltage level (e.g., either VSS or VCC).

# THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance	ΑLθ		°C/W
Cerdip		60	- 1

# POWER CONSIDERATIONS

The average chip-junction temperature, T<sub>J</sub>, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \cdot \theta_{JA}) \tag{1}$$

where:

= Ambient Temperature, °C  $T_A$ = Package Thermal Resistance,  $\theta_{JA}$ 

Junction-to-Ambient, °C/W

 $P_D$ 

 $= P_{INT} + P_{PORT}$   $= I_{CC} \times V_{CC}, Watts - Chip Internal Power$ PINT

= Port Power Dissipation, **PPORT** 

Watts - User Determined




Figure 19. TTL Equivalent Test Load (Port B)

For most applications, PPORT<PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and T1 (if PPORT is neglected) is:

$$P_D = K \div (T_J + 273^{\circ}C)$$
 (2)  
Solving equations (1) and (2) for K gives:

$$K = P_D \cdot (T_A + 273^{\circ}C) + \theta_{JA} \cdot P_D^2$$
 (3)

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring PD (at equilibrium) for a known  $T_A$ . Using this value of  $\bar{K}$ , the values of P<sub>D</sub> and T<sub>J</sub> can be obtained by solving equations (1) and (2) iteratively for any value of T<sub>A</sub>.




Figure 20. CMOS Equivalent Test Low (Port A)

## **ELECTRICAL CHARACTERISTICS**

( $V_{CC}$  = +5.25 Vdc ±0.5 Vdc,  $V_{SS}$  = 0 Vdc,  $T_A$  =  $T_L$  to  $T_H$ , unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
RESET Hysteresis Voltages "Out of Reset" "Into Reset"	VIRES + VIRES -	1.3 1.5 0.8	_ _ _	2.0 2.5 1.8	٧
Standby Supply Voltage (a V <sub>CC</sub> = 0 V	VSTBY	4.0	_	V <sub>CC</sub> +0.7	٧
Standby Current (VSTBY = 4.0 V)	ISTBY	_	1.0	5.0	mA
Power Dissipation — No Port Loading $(V_{CC} = 5.75 \text{ V}, T_A = 0^{\circ}\text{C})$ $(V_{CC} = 5.75 \text{ V}, T_A = -40^{\circ}\text{C})$	PD	-=	800 925	1006 1092	mW
Low Voltage Recover	V <sub>LVR</sub>	_	_	4.75	V
Low Voltage Inhibit	V <sub>LVI</sub>		3.75	_	٧
Input Current INT	lin				μΑ
$(V_{in} = 2.4 \text{ V to } V_{CC})$ EXTAL		_	20	50	
(V <sub>in</sub> = 2.4 V to V <sub>CC</sub> Crystal Option) (V <sub>in</sub> = 0.4 V Crystal Option) RESET		_		10 1600	
(V <sub>in</sub> = 5.75 V)		_	2500	3800	

## PROGRAMMING OPERATION ELECTRICAL CHARACTERISTICS

(V<sub>CC</sub> = +5.25 Vdc  $\pm 0.5$  Vdc, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> =  $20^{\circ}$  to  $30^{\circ}$ C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Programming Voltage	V <sub>PP</sub>	20.0	21.0	22.0	V
Vpp Supply Current Vpp = 21.0 V	lpp		_	30	mA
Programming Oscillator Frequency	foscp	0.9	1.0	1.1	MHz
Bootstrap Programming Mode Voltage (PC0 Pin) (@I <sub>IHTP</sub> = 100 μA Max)	VIHTP	9.0	12.0	15.0	V




Figure 21. TTL Equivalent Test Load (Ports A and C)




Figure 22. Open-Drain Equivalent Test Load (PB1, PB2, and PB3)

## SWITCHING CHARACTERISTICS

(VCC =  $\pm$  5.25 Vdc  $\pm$  0.5 Vdc, VSS = 0 Vdc, TA = TL to TH), unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Oscillator Frequency	fosc	0.4	_	4.2	MHz
Cycle time (4/f <sub>osc</sub> )	t <sub>cyc</sub>	0.95	_	10	μs
INT, INT2, and TIMER Pulse Width RESET Pulse Width	t <sub>WL</sub> , t <sub>WH</sub>	t <sub>cyc</sub> + 250	_		ns
RESET Delay Time (External Capacitance = 1 μF)	tRHL	_	100	_	ns
INT Zero-Crossing Detection Input Frequency (for +5" Accuracy)	fINT	0.03	_	1	kHz
External Clock Input Duty Cycle (EXTAL)	_	40	50	60	%
Oscillator Startup Time Crystal	t <sub>su</sub>	_	_	100	ms
SPICL High Time	<sup>t</sup> SPICLH	4	_	_	t <sub>cyc</sub>
SPICL Low Time	<sup>t</sup> SPICHL	4	_	_	t <sub>cyc</sub>
SPICL Rise and Fall Time	tSr, tSf		_	1	μs
SPID Input Data Setup Time	t <sub>SDS</sub>	2	_		tcyc
SPID Input Data Hold Time	<sup>t</sup> SDH	2	_	_	t <sub>cyc</sub>
SPICL to SPISS Lag Time	tSStG	4	_	_	t <sub>cyc</sub>
SPISS to SPICL Lead Time	tSSLD	4	_	_	t <sub>cyc</sub>
Start Bit to First Clock Lead Time	tSTL.	1	_		t <sub>cyc</sub>
External Timer Input to Timer Change Time	<sup>t</sup> PCT	3	_	_	t <sub>cyc</sub>
Timer Change to Port B Toggle Time	t <sub>TPB</sub>	2	_		t <sub>cyc</sub>
INT2 to Timer A Load Time	†INTL	3	_	_	t <sub>cyc</sub>

## A/D CONVERTER CHARACTERISTICS

(VCC =  $\pm$  5.25 Vdc  $\pm$  0.5 Vdc, VSS = 0 Vdc, TA = TL to TH, unless otherwise noted)

Characteristic	Min	Тур	Max	Unit	Comments
Resolution	8	8	8	Bits	
Non-Linearity*		_	± 1/2	LSB	After removing zero-offset and full-scale errors
Quantizing Error		_	± 1/2	LSB	
Conversion Range VRH VRL	_ V <sub>SS</sub>	_	V <sub>CC</sub> 0.2	V	A/D accuracy may decrease proportionately as V <sub>RH</sub> -V <sub>RL</sub> is reduced below 4.0 V. The sum of V <sub>RH</sub> and V <sub>RL</sub> must not exceed V <sub>CC</sub>
Conversion Time	30	30	30	t <sub>cyc</sub>	Includes sampling time
Monotonicity	(li	nherent with	n total error	)	
Sample Time	5	5	5	t <sub>cyc</sub>	
Sample/Hold Capacitance, Input	-	_	25	pF	
Analog Input Voltage	V <sub>RL</sub>	_	V <sub>RH</sub>	V	Transients on any analog lines are not allowed at any time during sampling or accuracy may be degraded

<sup>\*</sup>For  $V_{\mbox{RH}}\!=\!4.0$  V to 5.0 V and  $V_{\mbox{RL}}\!=\!0$  V.

## PORT ELECTRICAL CHARACTERISTICS

(V<sub>CC</sub>=  $\pm$  5.25 Vdc  $\pm$  0.5 Vdc, V<sub>SS</sub>=0 Vdc, T<sub>A</sub>=T<sub>L</sub> to T<sub>H</sub>, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
	Port B				
Output Low Voltage, ILoad = 3.2 mA	V <sub>OL</sub>	_	_	0.4	V
Output Low Voltage, ILoad = 10 mA (Sink)	V <sub>OL</sub>	_	_	1.0	V
Output High Voltage, $I_{Load} = -200 \mu A$	V <sub>OH</sub>	2.4	8	_	V
Darlington Current Drive (Source)*, V <sub>O</sub> = 1.5 V	Іон	- 1.0	_	- 10	mA
Input High Voltage	VIH	2.0	_	V <sub>CC</sub> + 0.7	٧
Input Low Voltage	V <sub>IL</sub>	VSS	_	0.8	. V
Hi-Z State Input Current	l <sub>TSI</sub>	_	<2	10	μΑ
	Port C and Port A	4			
Output Low Voltage, ILoad = 1.6 mA	V <sub>OL</sub>	_	_	0.4	. V
Output High Voltage, $I_{Load} = -100 \mu A$	Voн	2.4	_	_	V
Input High Voltage	V <sub>IH</sub>	2.0	_	V <sub>CC</sub> + 0.7	V
Input Low Voltage	V <sub>IL</sub>	V <sub>SS</sub>	_	0.8	V
Hi-Z State Input Current	ITSI	_	<2	10	μΑ
Por	t D (Digital Inputs	Only)			
Input High Voltage	ViH	2.0		V <sub>CC</sub> + 0.7	V
Input Low Voltage	V <sub>IL</sub>	V <sub>SS</sub>	_	0.8	V
Input Current**	lin	_	<1	10	μΑ

<sup>\*</sup>Not applicable if programmed to open-drain state.

The A/D conversion resistor (15 k $\Omega$  typical) is connected internally between these two lines, impacting their use as digital inputs in some applications.

## ORDERING INFORMATION

The following table provides generic information pertaining to the package type, temperature, and MC order numbers for the MC68705S3.

Table 5. Generic Information

Package Type	Temperature	Order Number
Cerdip	0°C to 70°C	MC68705S3S
(S Suffix)	-40°C to +85°C	MC68705S3CS

<sup>\*\*</sup>PD4/V<sub>RL</sub> — PD5/V<sub>RH</sub>.

## MC68705S3

## **MECHANICAL DATA**

## PIN ASSIGNMENTS

			1
v <sub>SS</sub> [	1 •	28	NUM
PRESCALER1/PC0[	2	27	EXTAL
PRESCALER2/PC1	3	26	XTAL
V <sub>STBY</sub> /AN4/ĪNT2/PD6	4	25	INT1
V <sub>RH</sub> /PD5 <b>[</b>	5	24	¹∨ <sub>DD</sub>
V <sub>RL</sub> /PD4[	6	23	RESET/V <sub>PP</sub>
AN3/PD3	7	22	PA7
AN2/PD2	8	21	PA6
AN1/PD1	9	20	PA5
AN0/PD0	10	19	PA4
SPISS/PB0	11	18	<b>]</b> PA3
SPICL/PB1	12	17	PA2
SPID/PB2	13	16	PA1
SPID/PB3	14	15	PA0

3

# 9

## Technical Summary

## 8-Bit EPROM Microcontroller Unit


The MC68705U3 (HMOS) Microcontroller Unit (MCU) is an EPROM member of the MC6805 Family of microcontrollers. The user programmable EPROM allows program changes and lower volume applications. This low cost MCU has parallel I/O capability with pins programmable as input or output. This publication contains condensed information on the MCU; for detailed information, refer to M6805 HMOS, M146805 CMOS Family User's Manual (M6805UM(AD2)) or contact your local Motorola sales office.

Refer to the block diagram for the hardware features and to the list below for additional features available on the MCU.

- Internal 8-Bit Timer with 7-Bit Programmable Prescaler
- On-chip Oscillator
- Memory Mapped I/O
- Versatile Interrupt Handling
- Bit Manipulation

- Bit Test and Branch Instruction
- Vectored Interrupts
- Bootstrap Program in ROM
- 112 Bytes of RAM
- 3776 Bytes of EPROM
- 24 I/O Pins

## **BLOCK DIAGRAM**



This document contains information on a new product. Specifications and information herein are subject to change without notice.

#### SIGNAL DESCRIPTION

## VCC AND VSS

Power is supplied to the microcontroller using these two pins. VCC is  $\pm 5.25$  volts ( $\pm 0.5\Delta$ ) power, and VSS is ground.

## **Vpp**

This pin is used when programming the EPROM. In normal operation, this pin is connected to VCC.

## INT

This pin provides the capability for asynchronously applying on external interrupt to the MCU. Refer to **INTER-RUPTS** for more detailed information

## EXTAL, XTAL

These pins provide control input for the on-chip clock oscillator circuit. A crystal, a resistor/capacitor combination, or an external signal (depending on mask option register setting) is connected to these pins to provide a system clock.

#### **RC Oscillator**

With this option, a resistor is connected to the oscillator pins as shown in Figure 1. The relationship between R and  $f_{OSC}$  is shown in Figure 2.

### Crystal


The circuit shown in Figure 1 is recommended when using a crystal. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and startup stabilization time. Refer to **ELECTRICAL SPECIFICATIONS** for VCC specifications.

#### **External Clock**

An external clock should be applied to the EXTAL input with the XTAL input connected to VSS, as shown in Figure 1. This option may only be used with the crystal oscillator option selected in the mask option register.

## TIMER

This pin is used as an external input to control the internal timer/counter circuitry. This pin also detects a



#### NOTES:

- 1. For the MC68705U3 MOR b7=0 for the crystal option and MOR b7=1 for the RC option. When the TIMER input pin is in the VIHTP range (in the bootstrap EPROM programming mode), the crystal option is forced. When the TIMER input is at or below VCC, the clock generator option is determined by bit 7 of the mask option register (CLK).
- 2. The recommended C<sub>L</sub> value with a 4.0 MHz crystal is 27 pF maximum, including system distributed capacitance. There is an internal capacitance of approximately 25 pF on the XTAL pin. For crystal frequencies other than 4 MHz, the total capacitance on each pin should be scaled as the inverse of the frequency ratio. For example, with a 2 MHz crystal, use approximately 50 pF on EXTAL and approximately 25 pF on XTAL. The exact value depends on the motional-arm parameters of the crystal used.

Figure 1. Oscillator Connections




Figure 2. Typical Frequency vs Resistance for RC Oscillator Option Only

higher voltage level used to initiate the bootstrap program.

#### RESET

This pin has a Schmitt trigger input and an on-chip pullup. The MCU can be reset by pulling RESET low.

# INPUT/OUTPUT LINES (PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7)

These 32 lines are arranged into four 8-bit ports (A, B, C, and D). Ports A, B, and C are programmable as either inputs or outputs under software control of the data direction registers. Port D is a fixed input port. Port D bit 6 may be used for a second interrupt (INT2). Refer to **PRO-GRAMMING** for additional information.

## **PROGRAMMING**

## INPUT/OUTPUT PROGRAMMING

Port A, B, and C pins are programmable as either input or output under software control of the corresponding data direction register (DDR). Port D is input only. The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic one for output and a logic zero for input. On reset, all the DDRs are initialized to a logic zero state to put the ports in the input mode. The port output registers are not initialized on reset and should be written to before setting the DDR bits.

When programmed as outputs, the latched output data is readable as input data regardless of the logic levels at the output pin due to output loading. The latched output data bit may always be written. Therefore, any write to a port writes all of its data bits, even though the port DDR is set to input. This port write may be used to initialize the data registers and avoid undefined outputs. Care must be exercised when using read-modify-write instructions since the data read corresponds to the pin level if the DDR is an input (zero) and, also, corresponds to the latched output when the DDR is an output (one). Refer to Table 1 for I/O functions and to Figure 3 for typical port circuitry.


## NOTE

Read-modify-write instructions should not be used when writing to the DDRs, because DDRs always read as 'one'.

Table 1. I/O Pin Functions

Data Direction Register Bit	Latched Output Data Bit	Output State	Input To MCU
1	0	0	0
1	1	1	1
0	X	Hi-Z**	Pin

\*\*Ports B and C are three-state ports. Port A has an internal pullup devices to provide CMOS data drive capability.



F: 0.T : 1.D : 1/0.0:

# .3

## **MEMORY**

The MCU is capable of addressing 4096 bytes of memory and I/O registers. The memory map is shown in Figure 4. The locations consist of user EPROM, bootstrap ROM, user RAM, a mask option register (MOR), a program control register, and I/O. The interrupt vectors are located from \$FF8 to \$FFF. The bootstrap is a mask-programmed ROM that allows the MCU to program its own EPROM.

The stack area is used during processing of an interrupt or subroutine call to save the CPU state. The stack pointer decrements during pushes and increments during pulls. Refer to **INTERRUPTS** for additional information.

#### NOTE


Using the stack area for data storage or temporary work locations requires care to prevent it from being overwritten due to stacking from an interrupt or subroutine call.

#### REGISTERS

The MCU contains the registers described in the following paragraphs.

## ACCUMULATOR (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.



## **INDEX REGISTER (X)**

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit value that may be added to an 8- or 16- bit immediate value to create an effective address. The index register may also be used as a temporary storage area.



## PROGRAM COUNTER (PC)

The program counter is a 12-bit register that contains the address of the next byte to be fetched.




## STACK POINTER (SP)

The stack pointer is a 12-bit register that contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set at location \$07F. The stack pointer is then decremented as data is pushed onto the stack and incremented as data is pulled from the stack.

The seven most-significant bits of the stack pointer are permanently set at 0000011. Subroutines and interrupts may be nested down to location \$061 (31 bytes maximum), which allows the programmer to use up to 15 levels of subroutine calls (less if interrupts are allowed).

11				5 4						
0	0	0	0	0	1	1	SP			



<sup>\*</sup>Caution: Data direction registers (DDRs) are write-only; they read as \$FF.

Figure 4. Memory Map

## **CONDITION CODE REGISTER (CC)**

The condition code register is a 5-bit register in which four bits are used to indicate the results of the instruction just executed. These bits can be individually tested by a program, and specific actions can be taken as a result of their state. Each bit is explained in the following paragraphs.



## Half Carry (H)

This bit is set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

## Interrupt (I)

When this bit is set, the timer and external interrupt is masked (disabled). If an external interrupt occurs while this bit is set, the interrupt is latched and is processed as soon as the interrupt bit is cleared.

## Negative (N)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logic 1).

#### Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

## Carry/Borrow (C)

When set, this bit indicates that a carry or borrow out of the arithmetic logical unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, and during shifts and rotates.

### RESETS

The MCU can be reset two ways: by initial power-up and by the external reset input (RESET). The RESET input consists mainly of a Schmitt trigger that senses the line logic level.

#### POWER-ON-RESET (POR)

An internal reset is generated on power-up that allows the internal clock generator to stabilize. The power-on reset is used strictly for power turn-on voltatge. A delay of tRHL milliseconds is required before allowing RESET input to go high. Connecting a capacitor to the RESET input (Figure 5) typically provides sufficient delay.




Figure 5. Power-Up RESET Delay Circuit

## **EXTERNAL RESET INPUT**


The MCU is reset when a logic zero is applied to the RESET input for a period longer than one machine cycle  $(t_{\text{CVC}})$ . Under this type of reset, the Schmitt trigger switches off at  $V_{\text{IRES}}$ — to provide an internal reset voltage.

## **INTERRUPTS**

The MCU can be interrupted four different ways: (1) through the external interrupt  $\overline{\text{INT}}$  input pin, (2) with the internal timer interrupt request, (3) using the software interrupt instruction (SWI), or (4) the external Port D (INT2) input pin.

Interrupts cause the processor registers to be saved on the stack and the interrupt mask (I bit) set to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack after which normal processing resumes. The stacking order is shown in Figure 6.

Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted but are considered pending until the current instruction is complete.



\*For subroutine calls, only PCH and PCL are stacked.

Figure 6. Interrupt Stacking Order

## NOTE

The current instruction is considered to be the one already fetched and being operated on.

When the current instruction is complete, the processor checks all pending hardward interrupts and, if unmasked (I bit clear), proceeds with interrupt processing; otherwise, the next instruction if fetched and executed. Masked interrupts are latched for later interrupt service. If the timer interrupt status bit is cleared before unmasking the interrupt, then the interrupt is not latched.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed the same as any other instruction regardless of the setting of the I bit. Refer to Figure 7 for the reset and interrupt instruction processing sequence.

#### TIMER INTERRUPT

If the time mask bit (TCR6) is cleared, then, each time the timer decrements to zero (transitions from \$01 to \$00), an interrupt request is generated. The actual processor interrupt is generated only if the interrupt mask bit of the

condition code register (CCR) is also cleared. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the I bit in the CCR is set, masking further interrupts until the present one is serviced. The contents of the timer interrupt vector, containing the location of the timer interrupt service routine, is then loaded into the program counter. At the end of the timer interrupt service routine, the software normally executes an RTI instruction which restores the machine state and starts executing the interrupted program. The timer interrupt status bit can only be cleared by software.

## **EXTERNAL INTERRUPT**

The external interrupt is internally synchronized and then latched on the falling edge of INT and INT2. Clearing the I bit enables the external interrupt. The INT2 interrupt has an interrupt request bit (bit 7) and a mask bit (bit 6) in the miscellaneous register (MR). The INT2 interrupt is inhibited when the mask bit is set. The INT2 is always read as a digital input on port D. The INT2 and timer interrupt request bits, if set, cause the MCU to process an interrupt when the condition code I bit is clear. The




Figure 7. Reset and Interrupt Processing Flowchart

following paragraphs describe two typical external interrupt circuits.

## **Zero-Crossing Interrupt**

A sinusoidal input signal (fINT maximum) can be used to generate an external interrupt (see Figure 8a) for use as a zero-crossing detector (for negative transitions of the ac sinusoid). This type of circuit allows applications such as servicing time-of-day routines and engaging/disengaging ac power control devices. Off-chip, full-wave rectification provides an interrupt at every zero crossing of the ac signal and, thereby, provides a 2f clock.

## **Digital-Signal Interrupt**

With this type of circuit (Figure 8b), the  $\overline{\text{INT}}$  pin can be driven by a digital signal. The maximum frequency of a signal that can be recognized by the TIMER or  $\overline{\text{INT}}$  pin logic is dependent on the parameter labeled twL, twH. Refer to **TIMER** for additional information.

## **SOFTWARE INTERRUPT (SWI)**

The SWI is an executable instruction that is executed regardless of the state of the I bit in the CCR. The SWI execution is similar to the hardware interrupts.

## MODES OF OPERATION

The MCU has two modes of operations: normal and bootstrap. The following paragraphs describe these modes

## **NORMAL MODE**

This mode is a single-chip mode and is entered if the following conditions are met: (1) the RESET line is low, (2) the PC0 pin is within its normal operational range, and (3) the V<u>pp pin</u> is connected to VSS. The next rising edge of the RESET pin then causes the part to enter the normal mode.

## **BOOTSTRAP**

The bootstrap mode is entered if the TIMER pin is equal to +12 V. For more information refer to application note,

MC68705P3/R3/U3 8-Bit EPROM Microcomputer Programming Module (AN-857/D Rev. 2).

#### TIMER

The MCU consists of an 8-bit software programmable counter driven by a 7-bit software programmable prescaler. The various timer sources are made via the timer control register (TCR) and/or the mask option register (MOR). The 8-bit counter may be loaded under program control and is decremented toward zero. When the timer reaches zero, the timer interrupt request bit (bit 7) in the timer control register (TCR) is set. Refer to Figure 9 for timer block diagram.


The timer interrupt can be masked (disabled) by setting the timer interrupt mask bit (bit 6) in the TCR. When the I bit in the condition code register is cleared and the TCR bit 6 is cleared, the processor receives the interrupt. The MCU responds to this interrupt by (1) saving the present CPU state on the stack, (2) fetching the timer interrupt vector, and (3) executing the interrupt routine. The timer interrupt request bit must be cleared by software. Refer to **RESETS** and **INTERRUPTS** for additional information.

The prescaler is a 7-bit divider which is used to extend the maximum length of the timer. To avoid truncation errors, the prescaler is cleared when TCR bit 3 is set to a logic one; however, the TCR bit 3 always reads as a logic zero to ensure proper operation with read-modifywrite instructions.

The timer continues to count past zero, falling from \$00 through \$FF, and continues the countdown. The counter can be read at any time by reading the timer data register (TDR). This allows a program to determine the length of time since a timer interrupt has occurred without disturbing the counting process. The TDR is unaffected by reset.

## SOFTWARE CONTROLLED MODE

This mode is selected when TOPT (bit 6) in the MOR is programmed to zero. The timer prescaler input can be configured for three different operating modes plus a disable mode, depending on the value written to TCR control bits 4 and 5 (TIE and TIN). The following paragraphs describe the different modes.






Figure 8. Typical Interrupt Circuits




Figure 9. Timer Block Diagram

## **Timer Input Mode 1**

When TIE and TIN are both programmed to zero, the timer input is from the internal clock (phase two) and the timer input pin is disabled. The internal clock mode can be used for periodic interrupt generation as well as a reference for frequency and event measurement.

## **Timer Input Mode 2**

When TIE=1 and TIN=0, the internal clock and the timer input signals are ANDed to form the timer input. This mode can be used to measure external pulse widths. The active high, external pulse gates in the internal clock for the duration of the external pulse. The accuracy of the count is  $\pm 1$ .

## **Timer Input Mode 3**

When TIE = 0 and TIN = 1, no prescaler input frequency is applied to the prescaler and the timer is disabled.

## **Timer Input Mode 4**

When TIE and TIN are both one, the timer input is from the external clock. The external clock can be used to count external events as well as to provide an external frequency for generating periodic interrupts. Frequency of external input must be  $\leq f_{OSC}/8$ .

## MOR CONTROLLED MODE

This mode is selected when TOPT (bit 6) in the MOR is programmed to logic one. The timer circuits are the same as described in **SOFTWARE CONTROLLED MODE**. The logic levels of TCR bits 0, 1, 2, and 5 are determined during EPROM programming by the same bits in the MOR. Therefore, bits 0, 1, 2, and 5 in the MOR control the prescaler division and the timer clock selection. TIE (bit 4) and PSC (bit 3) in the TCR are set to a logic one when in the MOR controlled mode. TIM (bit 6) and TIR (bit 7) are controlled by the counter and software.

## TIMER CONTROL REGISTER (TCR) \$009

This is an 8-bit register that controls various functions such as configuring operation mode, setting ratio of the prescaler, and generating timer interrupt request signal. All bits are read/write except bit 3. The configuration of the TCR is determined by the TOPT (bit 6) in the MOR. When TOPT=1, the TCR emulates the MC6805U2; when TOPT=0, the TCR is controlled by software.

ICK with MOR TOPT = 1									
7	6	5	4	3	2	1	0		
TIR	TIM	*	*	PSC	*	*	*		

TCR with	MOR TO	PT = 0					
7	6	5	4	3	2	1	0
TIR	TIM	TIN	TIE .	PSC	PS2	PS1	PS0
RESET:	1	U	U	U	U	U·	U

<sup>\*</sup>The value of corresponding bits in MOR is written during RESET rising edge. These bits always read 'one'.

#### TIR — Timer Interrupt Request

Used to indicate the timer interrupt when it is logic one

- 1 = Set when the timer data register changes to all zeros
- 0=Cleared by external reset, power-on reset, or under program control

## TIM — Timer Interrupt Mask

Used to inhibit the timer interrupt

- 1 = Interrupt inhibited
- 0 = Interrupt enabled

TIN — External or Internal Selects input clock source

- 1 = External clock selected
- 0 = Internal clock selected (f<sub>OSC</sub>/4)

## TIE — TIMER External Enable

Used to enable external TIMER pin. When TOPT = 1, TIE is always a logical "one".

- 1 = Enables external timer pin
- 0 = Disables external timer pin

## PSC — Prescaler Clear

Write only bit. Writing a one to this bit resets the prescaler to zero. A read of this location always indicates a zero when TOPT=0. When TOPT=1, this bit will read a logical "one" and has no effect on the prescaler.

#### PS2, PS1, PS0 — Prescaler Clear

Decoded to select one of eight outputs of the prescaler

#### Prescaler

PS2	PS1	PS0	Divide By
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

## **NOTES**

When changing the PS bits in software, the PSC bit should be written to a "one" in the same write cycle to clear the prescaler. Changing the PS bits without clearing the prescaler may cause prescaler truncation.

## **MASK OPTION REGISTER (MOR) \$F38**

The MOR is implemented in EPROM. This register contains all zeros prior to programming and is not affected by reset. The MOR bits are described in the following paragraphs.

7	6	5	4	3	2	1	0
CLK	TOPT	CLS			P2	P1	P0

CLK — Clock (oscillator type)

- 1 = Resistor Capacitor (RC)
- 0 = Crystal

TOPT — Timer Option

- 1 = MC6805U2 type timer/prescaler. All bits except 6 and 7, of the TCR are invisible to the user. Bits 5, 2, 1, and 0 of the MOR determine the equivalent MC6805U2 mask options.
- 0 = All TCR bits are implemented as a software programmable timer. The state of MOR bits 5, 4, 2, 1, and 0 sets the initial values of their respective TCR bits.

CLS — Timer/Prescaler Clock Source

1 = External TIMER pin

0 = Internal clock

Bit 4

Not used if TOPT = 1. Sets the initial value of TIE in the TCR if TOPT = 0.

1 = Not used

0 = Sets initial value of TIE in the TCR

Bit 3

Not used

P2, P1, P0

1

1

The logical levels of these bits, when decoded, select one of eight outputs on the timer prescaler.

Prescaler

#### P2 P1 P0 Divide By 0 0 0 2 0 0 1 O 1 0 4 0 1 1 8 1 0 0 16 1 0 1 32

64

128

## PROGRAMMING CONTROL REGISTER (PCR) \$00B

0

The PCR is an 8-bit register which provides the necessary control bits to program the EPROM. The bootstrap program manipulates the PCR when programming so the user need not be concerned with PCR in most applications.

7	6	5	4	3	2	1	0
1	1	1	1	1	VPON	PGE	PLE
RESET:	U	U	U	U	U	1	1

PLE — Programming Latch Enable

Controls address and data being latched into the EPROM. Set during reset, but may be cleared any-time.

1 = Read EPROM

0 = Latch address and data on EPROM

PGE — Program Enable

Enables programming of EPROM. Must be set when changing the address and data. Set during reset.

1 = Inhibit EPROM programming

0=Enable EPROM programming (if PLE is low)

VPON — VPP On

A read-only bit that indicates high voltage at the Vpp pin. When set to "one", disconnects PGE and PLE from the chip.

- 1 = No high voltage on Vpp pin
- 0=High voltage on Vpp pin

## NOTE

VPON being "zero" does not indicate that the Vpp level is correct for programming. It is used as a safety interlock for the user in the normal operating mode.

VPON	PGE	PLE	Programming Conditions			
0	0	0	Programming mode (program EPROM byte)			
1	0	0	PGE and PLE disabled from system			
0	1	0	Programming disabled (latch address and data in EPROM)			
1	1	0	PGE and PLE disabled from system			
0	0	1	Invalid state; $\overline{PGE} = 0$ if $\overline{PLE} = 0$			
1	0	1	Invalid state; $\overline{PGE} = 0$ if $\overline{PLE} = 0$			
0	1	1	"High voltage" on Vpp			
1	1	1	PGE and PLE disabled from system (operating mode)			

## **EPROM PROGRAMMING**

#### **ERASING THE EPROM**

The EPROM can be erased by exposure to high-intensity ultraviolet (UV) light with a wavelength of 2537 angstroms. The recommended integrated dose (UV intensity × exposure time) is 25Ws/cm². The lamps should be used without software filters, and the MCU should be positioned about one inch from the UV tubes. Ultraviolet erasure clears all bits of the MCU EPROM to the "zero" state. Data then can be entered by programming "ones" into the desired bit locations.

## **PROGRAMMING**

The MCU bootstrap program can be used to program the MCU EPROM. The alternate vectoring used to implement the self check is used to start execution of the bootstrap program.

A MCM2532 UV EPROM (other industry standard EPROMs may be used) must first be programmed with the same information that is to be transferred to the MCU EPROM. Refer to application note, MC68705P3/R3/U3 8-bit EPROM Microcomputer Programming Module (AN-857/D Rev.2) for schematic diagrams and instructions on programming the MCU EPROM.

## **EMULATION**

The MC68705U3 emulates the MC6805U2 and MC6805U3 "exactly". The MC6805U2 and MC6805U3 mask features are implemented in the mask option register EPROM byte. The following identify the few minor exceptions to the exactness of the emulation.

The MC6805U2 "future ROM" areas are implemented in the MC68705U3 and these 1728 bytes

- must be left unprogrammed to accurately simulate the MC6805U2.
- The reserved ROM areas have different data stored in them. In the MC6805U2 this area is used for self check, and in the MC68705U3 this area is used for the bootstrap program.
- The MC6805U2 reads all ones in the 48 byte "future RAM" area. This area is not implemented on the MC6805U2/U3 mask ROM version but is implemented on the MC68705U3.
- The MC68705U3 Vpp (pin 7) line is tied to V<sub>CC</sub> during normal operations. On MC6805U2, this pin is grounded during normal operations, and on the MC6805U3, this pin is not connected.

## INSTRUCTION SET

The MCU has a set of 59 basic instructions which can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type.

#### REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to the following instruction listing.

· · ·	
Function	Mnemonic
Load A from Memory	LDA
Load X from Memory	LDX
Store A in Memory	STA
Store X in Memory	STX
Add Memory to A	ADD
Add Memory and Carry to A	ADC
Subtract Memory	SUB
Subtract Memory from A with Borrow	SBC
AND Memory to A	AND
OR Memory with A	ORA
Exclusive OR Memory with A	EOR
Arithmetic Compare A with Memory	CMP
Arithmetic Compare X with Memory	CPX
Bit Test Memory with A (Logical Compare)	BIT
Jump Unconditional	JMP
Jump to Subroutine	JSR

## **READ-MODIFY-WRITE INSTRUCTIONS**

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the

read-modify-write sequence since it does not modify the value. Refer to the following list of instructions.

Function	Mnemonic			
Increment	INC			
Decrement	DEC			
Clear	CLR			
Complement	сом			
Negate (2's Complement)	NEG			
Rotate Left Thru Carry	ROL			
Rotate Right Thru Carry	ROR			
Logical Shift Left	LSL			
Logical Shift Right	LSR			
Arithmetic Shift Right	ASR			
Test for Negative or Zero	TST			

#### BRANCH INSTRUCTIONS

This set of instructions branches if a particular condition is met; otherwise, no operation is performed. Branch instructions are two-byte instructions. Refer to the following list for branch instructions.

Function	Mnemonic
Branch Always	BRA
Branch Never	BRN
Branch if Higher	вні
Branch if Lower or Same	BLS
Branch if Carry Clear	BCC
(Branch if Higher or Same)	(BHS)
Branch if Carry Set	BCS
(Branch if Lower)	(BLO)
Branch if Not Equal	BNE
Branch if Equal	BEQ
Branch if Half Carry Clear	внсс
Branch if Half Carry Set	BHCS
Branch if Plus	BPL
Branch if Minus	ВМІ
Branch if Interrupt Mask Bit is Clear	вмс
Branch if Interrupt Mask Bit is Set	BMS
Branch if Interrupt Line is Low	BIL
Branch if Interrupt Line is High	BIH
Branch to Subroutine	BSR

## **BIT MANIPULATION INSTRUCTIONS**

The MCU is capable of setting or clearing any bit which resides in the first 256 bytes of the memory space where all port registers, port DDRs, timer, timer control, and on-chip RAM reside. An additional feature allows the software to test and branch on the state of any bit within

these 256 locations. The bit set, bit clear and bit test, and branch functions are all implemented with a single instruction. For test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition code register. Refer to the following list for bit manipulation instructions.

Function	Mnemonic
Branch if Bit n is Set	BRSET n (n = 0 7)
Branch if Bit n is Clear	BRCLR n (n = 0 7)
Set Bit n	BSET n (n = 0 7)
Clear Bit n	BCLR n (n=07)

## CONTROL INSTRUCTIONS

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to the following list for control instructions.

Function	Mnemonic
Transfer A to X	TAX
Transfer X to A	TXA
Set Carry Bit	SEC
Clear Carry Bit	CLC
Set Interrupt Mask Bit	SEI
Clear Interrupt Mask Bit	CLI
Software Interrupt	SWI
Return from Subroutine	RTS
Return from Interrupt	RTI
Reset Stack Pointer	RSP
No-Operation	NOP

## **OPCODE MAP SUMMARY**

Table 3 is an opcode map for the instructions used on the MCU.

## **ADDRESSING MODES**

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code for all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single-byte instructions, while the longest instructions (three bytes) permit accessing tables throughout memory. Short and long absolute addressing is also included. Two-byte direct-addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory.

The term "effective address" (EA) is used in describing the various addressing modes. Effective address is defined as the address from which the argument for an instruction is fetched or stored.

## **IMMEDIATE**

In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants that do not change during program execution (e.g., a constant used to initialize a loop counter).

#### DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two-byte instruction.

## **EXTENDED**

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode byte. Instructions with extended addressing mode are capable of referencing arguments anywhere in memory with a single three-byte instruction.

## RELATIVE

The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte (the offset) following the opcode is added to the PC if, and only if, the branch conditions are true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from  $-126\ to\ +129\ from$  the opcode address.

## INDEXED, NO OFFSET

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location.

## **INDEXED, 8-BIT OFFSET**

In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the opcode. The addressing mode is useful for selecting the Kth element in an n element table. With this two-byte instruction, K would typically be in X with the address of the beginning of the table in the instruction. As such, tables may begin anywhere within the first 256 addressable locations and could extend as far as location 510 (\$1FE is the last location at which the instruction may begin).

## INDEXED, 16-BIT OFFSET

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed, 8-bit offset except that this three-byte instruction allows tables to be anywhere in memory.




Table 3. Opcode Map

	Bit Man	ipulation	Branch		Re	ad-Modify-V	Vrite		Con	trol			Registe	/Memory			
	BTB	BSC	REL	DIR	INH	INH	IX1	IX	INH	INH	IMM	DIR	EXT	IX2 D	IX1	ΙX	
LOW	0000	0001	2 0010	3 0011	4 0100	5 0101	6 0110	7 0111	1000	9 1001	A 1010	B 1011	C 1100	1101	1110	F 1111	Hi Low
0000	BRSETO 3 BTB	7 BSET0 2 BSC	BRA REL	6 NEG 2 DIR	NEG 1 INH	4 NEG 1 INH	7 NEG 2 IX1	NEG IX	9 RTI 1INH_		SUB SUB	SUB 2 DIR	5 SUB 3 EXT	SUB 3 IX2	SUB 2 IX1	SUB	0000
1 0001	BRCLRO B BTB	7 BCLR0 2 BSC	4 BRN 2 REL						RTS 1 INH		CMP 2 IMM	CMP 2 DIR	5 CMP 3 EXT	6 CMP 1X2	5 CMP 2 IX1	CMP	1 0001
2 0010	BRSET1 3 BTB	BSET1 BSC	4 BHI 2 REL				_				SBC IMM	SBC DIR	5 SBC 3 EXT	SBC IX2	5 SBC IX1	SBC	2 0010
3 0011	BRCLR1 3 BTB	BCLR1 BSC	BLS REL	COM DIR	COMA	COMX 1 INH	7 COM 2 IX1	6 COM	SWI 1 INH		CPX 2 IMM	CPX 2 DIR	5 CPX 3 EXT	6 CPX 3 IX2	5 CPX	CPX	3 0011
4 0100	BRSET2 3 BTB	BSET2 BSC	BCC REL	6 LSR 2 DTR	LSRA 1 INH	LSRX 1 INH	7 LSR 2 IX1	6 LSR 1 IX			2 AND 2 IMM	AND 2 DIR	5 AND 3 EXT	6 3 AND 3 IX2	5 AND 2 IX1	AND IX	4 0100
5 0101	BRCLR2 3 BTB	BCLR2 BSC	BCS REL	_							BIT 2 IMM	BIT DIR	5 BIT 3 EXT	BIT IX2	5 BIT IX1	BIT IX	5 0101
6 0110	BRSET3	BSET3 BSC	BNE REL	FOR 2 DIR	RORA	RORX	ROR IX1	6 ROR 1 IX			LDA 2 IMM	LDA 2 DIR	5 LDA 3 EXT	5 LDA 3 IX2	5 LDA	LDA	6 0110
7 0111	BRCLR3 3 BTB	BCLR3 BSC	BEQ REL	ASR 2 DIR	ASRA	ASRX 1 INH	ASR 2 IX1	ASR IX		TAX		STA 2 DIR	STA 3 EXT	STA 3 IX2	STA 2 IX1	STA	7 0111
8 1000	BRSET4 3 BTB	BSET4 2 BSC	BHCC REL	LSL 2 DIR	LSLA 1 INH	LSLX	LSL IX1	LSL		CLC	EOR 2 IMM	EOR 2 DIR	EOR EXT	EOR IX2	EOR IX1	EOR IX	8 1000
9 1001	BRCLR4 3 BTB	BCLR4 BSC	BHCS REL	FOL DIR	ROLA	ROLX 1 INH	7 ROL 2 IX1	ROL IX		SEC INH	ADC 2 IMM	ADC 2 DIR	5 ADC 3 EXT	ADC IX2	5 ADC 2 IX1	ADC IX	9 1001
A 1010	BRSET5 3 BTB	BSET5 BSC	BPL REL	DEC DIR	DECA 1 INH	DECX 1 INH	DEC IX1	DEC IX		CLI 1 INH	ORA 2 IMM	ORA 2 DIR	ORA 3 EXT	ORA 3 IX2	ORA 2 IX1	ORA IX	A 1010
B 1011	BRCLR5 3 BTB	BCLR5 BSC	BMI 2 REL				_			SEI 1 INH	ADD 2 IMM	ADD 2 DIR	5 ADD 3 EXT	ADD 3 IX2	ADD IX1	ADD IX	B 1011
C 1100	BRSET6 3 BTB	BSET6 BSC	BMC REL	6 INC 2 DIR	INCA 1 INH	INCX 1 INH	7 INC 2 IX1	6 INC 1 IX		RSP 1 INH		JMP 2 DIR	JMP 3 EXT	5 JMP 3 IX2	JMP 2 IX1	3 JMP 1 IX	C 1100
D 1101	BRCLR6 3 BTB	BCLR6 BSC	BMS REL	TST 2 DIR	TSTA 1 INH	TSTX 1 INH	7 TST 2 IX1	TST IX		NOP NOP	BSR 2 REL	JSR 2 DIR	B JSR 3 EXT	9 JSR 3 IX2	JSR 2 IX1	JSR IX	D 1101
E 1110	BRSET7 3 BTB	BSET7 BSC	BIL REL								LDX 2 IMM	LDX 2 DIR	5 LDX 3 EXT	6 LDX 3 IX2	5 LDX 2 IX1	LDX	E 1110
F 1111	BRCLR7 3 BTB	BCLR7 BSC	BIH 2 REL	6 CLR 2 DIR	CLRA 1 INH	CLRX 1 INH	7 CLR 2 IX1	6 CLR		TXA 1 INH		STX	STX 3 EXT	7 STX 3 IX2	STX 2 IX1	5 STX	F 1111

## Abbreviations for Address Modes

Inherent
Immediate
Direct
Extended
Relative
Bit Set/Clear
Bit Test and Branch
Indexed (No Offset)
Indexed, 1 Byte (8-Bit) Offset
Indexed, 2 Byte (16-Bit) Offset





MC68705U3

## **BIT SET/CLEAR**

In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode. The byte following the opcode specifies the direct addressing of the byte to which the specified bit is to be set or cleared. Thus, any read/ write bit in the first 256 locations of memory, including I/O, can be selectively set or cleared with a single twobyte instruction.

## **BIT TEST AND BRANCH**

The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit to be tested, and its condition (set or clear), is included in the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte. The signed relative 8-bit offset in the third byte is added to the PC if the specified bit is set or cleared in the specified memory location. This single three-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branching is from -125 to +130 from the opcode address. The state of the tested bit is also transferred to the carry bit of the condition code register.

#### INHERENT

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator as well as the control instruction with no other arguments are included in this mode. These instructions are one byte long.

## **ELECTRICAL SPECIFICATIONS**

## **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	V
Input Voltage EPROM Programming Voltage			V
(Vpp Pin)	VPP	-0.3  to  +22.0	
TIMER Pin — Normal Mode TIMER Pin — Bootstrap	Vin	-0.3  to  +7.0	
Programming Mode	V <sub>in</sub>	-0.3  to  +15.0	
All Others	Vin	-0.3  to  +7.0	
Operating Temperature Range MC68705U3 MC68705U3C	ТА	T <sub>L</sub> to T <sub>H</sub> 0 to +70 -40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C
Junction Temperature Cerdip	TJ	175	°C/W

These devices contain circuity to protect the inputs against damage due to high static voltages or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, it is recommended that Vin and Vout be constrained to the range V<sub>SS</sub>≤(V<sub>in</sub> and V<sub>out</sub>)≤V<sub>CC</sub>. Reliability of operation is enhanced if unused inputs except EXTAL are tied to an appropriate logic voltage level (e.g., either VSS or Vcc).

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance Cerdip	θЈΑ	60	°C/W

## **POWER CONSIDERATIONS**

The average chip-junction temperature, T<sub>J</sub>, in °C can be obtained from:

$$T_{.J} = T_{A} + (P_{D} \cdot \theta_{.JA}) \tag{1}$$

where:

 $T_A$  Ambient Temperature, °C  $\theta$ JA = Package Thermal Resistance,

Junction-to-Ambient, °C/W

 $P_{D}$ 

 $= P_{INT} + P_{PORT}$   $= I_{CC} \times V_{CC}, Watts - Chip Internal Power$ PINT

= Port Power Dissipation, PPORT

Watts - User Determined

For most applications PPORT<PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads. An approximate relationship between PD and TJ (if PPORT is neglected) is:

 $P_D = K \div (T_J + 273^{\circ}C)$ (2)

Solving equations (1) and (2) for K gives:

 $K = P_D \cdot (T_\Delta + 273^{\circ}C) + \theta_{JA} \cdot P_D^2$ 

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring PD (at equilibrium) for a known TA. Using this value of K, the values of PD and TI can be obtained by solving equations (1) and (2) iteratively for any value of TA

## PROGRAMMING OPERATION ELECTRICAL CHARACTERISTICS

(V<sub>DD</sub> = 5.25 Vdc  $\pm$  0.5%, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = 20 to 30°C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Programming Voltage	Vpp	20.0	21.0	22.0	٧
Vpp Supply Current Vpp=5.25 V Vpp=21.0 V	Ірр	_	_	8 30	mA
Programming Oscillator Frequency	foscp	0.9	1.0	1.1	MHz
Bootstrap Programming Mode Voltage (TIMER Pin) @ I <sub>IHTP</sub> =100 μA Maximum	VIHTP	9.0	12.0	15.0	V

## **ELECTRICAL CHARACTERISTICS**

(V<sub>CC</sub>= +5.25 Vdc  $\pm 0.5$  Vdc, V<sub>SS</sub>=0 Vdc, T<sub>A</sub>=0°C to 70°C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Input High Voltage RESET (4.99 $\leq$ V <sub>CC</sub> $\leq$ 5.51) (V <sub>CC</sub> $<$ 4.75) INT 4.99 $\leq$ V <sub>CC</sub> $\leq$ 5.51) (V <sub>CC</sub> $<$ 4.75) All Other	ViH	4.0 V <sub>CC</sub> - 0.5 4.0 V <sub>CC</sub> - 0.5 2.0	**	Vcc Vcc Vcc Vcc Vcc	V
Input High Voltage (TIMER Pin) Timer Mode Bootstrap Programming Mode	VIH	2.0 9.0	 12.0	V <sub>CC</sub> + 1.0 15.0	V
Input Low Voltage RESET INT All Other	V <sub>IL</sub>	Vss Vss Vss	 **	0.8 1.5 0.8	V
Internal Power Dissipation (No Port Loading, $V_{CC}$ = 5.25 V $T_A$ = 0°C for Steady-State Operation) $T_A$ = -40°C	PINT	_	520 580	740 800	mW
Input Capacitance EXTAL All Other	C <sub>in</sub>	_	25 10	_	pF
INT Zero-Crossing Input Voltage — Through a Capacitor	V <sub>INT</sub>	2.0	_	4.0	V <sub>ac p-p</sub>
RESET Hysteresis Voltage Out of Reset Voltage Into Reset Voltage	VIRES+ VIRES-	2.1 0.8	=	4.0 2.0	. <b>V</b>
Programming Voltage (Vpp Pin) Programming EPROM Operating Mode	V <sub>PP</sub> *	20.0 4.75	21.0 V <sub>CC</sub>	22.0 5.75	٧
Input Current TIMER ( $V_{in}$ = 0.4 V) INT ( $V_{in}$ = 0.4 V) EXTAL ( $V_{in}$ = 2.4 V to V <sub>CC</sub> Crystal Option) ( $V_{in}$ = 0.4 V Crystal Option) RESET ( $V_{in}$ = 0.8 V) (External Capacitor Changing Current)	l <sub>in</sub>		 20   	20 50 10 - 1600 - 40	μΑ

<sup>\*</sup>Vpp (pin 7) is connected to  $V_{CC}$  in the normal operating mode. \*\*Due to internal biasing, this input (when not used) floats to approximately 2.0 V.

## MC68705U3

## **SWITCHING CHARACTERISTICS**

(V<sub>CC</sub>=  $\pm 5.25$  Vdc  $\pm 0.5$  V, V<sub>SS</sub>=0 Vdc, T<sub>A</sub>=0°C to 70°C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Oscillator Frequency	f <sub>osc</sub>				MHz
Normal		0.4	_	4.2	
Instruction Cycle Time (4/f <sub>osc</sub> )	tcyc	0.950		10	μs
INT, INT2, or Timer Pulse Width	twL, twH	t <sub>cyc</sub> + 250	_		ns
RESET Pulse Width	tRWL	t <sub>cyc</sub> + 250	_	_	ns
RESET Delay Time (External Cap = 1.0 μF)	tRHL	100	_	_	ms
INT Zero Crossing Detection Input Frequency	fINT	0.03	_	1.0	kHz
External Clock Duty Cycle (EXTAL)	_	40	50	60	%
Crystal Oscillator Start-Up Time	_	_	_	100	ms

## PORT ELECTRICAL CHARACTERISTICS

(V<sub>CC</sub> =  $\pm$  5.25 Vdc  $\pm$  0.5 Vdc, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = 0° to 70°C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
	Port A				
Output Low Voltage, I <sub>Load</sub> = 1.6 mA	V <sub>OL</sub>	_	_	0.4	V
Output High Voltage, I <sub>Load</sub> = -100 μA	Voн	2.4	_	_	٧
Output High Voltage, I <sub>Load</sub> = -10 μA	Voн	V <sub>CC</sub> -1.0	_	_	٧
Input High Voltage, $I_{Load} = -300 \mu A (Max)$	ViH	2.0	_	V <sub>CC</sub>	٧
input Low Voltage, I <sub>Load</sub> = -500 μA (Max)	VIL	VSS	_	0.8	٧
Hi-Z State Input Current (V <sub>in</sub> = 2.0 V to V <sub>CC</sub> )	lн	_	_	-300	μА
Hi-Z State Input Current (Vin = 0.4 V)	l <sub>IL</sub>	_	_	-500	μΑ
	Port B				
Output Low Voltage, I <sub>Load</sub> =3.2 mA	V <sub>OL</sub>	_		0.4	V
Output Low Voltage, ILoad = 10 mA (Sink)	V <sub>OL</sub>	_		1.0	V
Output High Voltage, I <sub>Load</sub> = -200 μA	Voн	2.4		_	٧
Darlington Current Drive (Source), V <sub>O</sub> = 1.5 V	ЮН	-1.0	_	- 10	mA
Input High Voltage	V <sub>IH</sub>	2.0	_	Vcc	V
Input Low Voltage	VIL	V <sub>SS</sub>	_	0.8	V
Hi-Z State Input Current	ITSI	_	<2	10	μА
	Port C				
Output Low Voltage, I <sub>Load</sub> = 1.6 mA	V <sub>OL</sub>		_	0.4	V
Output High Voltage, I <sub>Load</sub> = -100 μA	Voн	2.4	_	_	V
Input High Voltage	V <sub>IH</sub>	2.0	_	VCC	V
Input Low Voltage	VIL	VSS	_	0.8	V
Hi-Z State Input Current	ITSI	_	<2	10	μА
	Port D (Input Only	y)			
Input High Voltage	VIH	2.0		V <sub>CC</sub>	V
Input Low Voltage	VIL	V <sub>SS</sub>	_	0.8	V
Input Current	lin	_	<1	5	μА




Figure 10. TTL Equivalent Test Load (Port B)




Figure 12. TTL Equivalent Test Load (Ports A and C)




Figure 14. Ports A and C Logic Diagram




Figure 16. Typical Input Protection




Figure 11. CMOS Equivalent Test Load (Port A)




Figure 13. Open-Drain Equivalent Test Load (Port C)




Figure 15. Port B Logic Diagram




Figure 17. I/O Characteristic Measurement Circuit

# 3

## **ORDERING INFORMATION**


The following table provides generic information pertaining to the package type, temperature, and MC order numbers for the MC68705U3.

Table 3. Generic Information

Package Type	Temperature	Order Number
Cerdip	0° to 70°C	MC68705U3S
S Suffix	-40° to +85°C	MC68705U3CS

## **MECHANICAL DATA**

## PIN ASSIGNMENTS



## MC68705U5

# Technical Summary

## 8-Bit EPROM Microcontroller Unit


The MC68705U5 (HMOS) Microcontroller Unit (MCU) is an EPROM member of the MC6805 Family of microcontrollers. The user programmable EPROM allows program changes and lower volume applications. This low cost MCU has parallel I/O capability with pins programmable as input or output. This publication contains condensed information on the MCU; for detailed information, refer to M6805 HMOS, M146805 CMOS Family User's Manual (M6805UM(AD2)) or contact your local Motorola sales office.

Refer to the block diagram for the hardware features and to the list below for additional features available on the MCU.

- Internal 8-Bit Timer with 7-Bit Programmable Prescaler
- On-chip Oscillator
- Memory Mapped I/O
- · Versatile Interrupt Handling
- Bit Manipulation
- · Bit Test and Branch Instruction

- · Vectored Interrupts
- Bootstrap Program in ROM
- 3776 Bytes of EPROM
- 112 Bytes of RAM
- 24 I/O Pins
- EPROM Security Feature

#### BLOCK DIAGRAM



This document contains information on a new product. Specifications and information herein are subject to change without notice.

3

## SIGNAL DESCRIPTION

## VCC AND VSS

Power is supplied to the microcontroller using these two pins. V<sub>CC</sub> is  $\pm 5.25$  volts ( $\pm 0.5\Delta$ ) power, and V<sub>SS</sub> is ground.

## **VPP**

This pin is used when programming the EPROM. In normal operation, this pin is connected to V<sub>CC</sub>.

## INT

This pin provides the capability for asynchronously applying on external interrupt to the MCU. Refer to **INTER-RUPTS** for more detailed information.

#### EXTAL. XTAL

These pins provide control input for the on-chip clock oscillator circuit. A crystal, a resistor/capacitor combination, or an external signal (depending on mask option register setting) is connected to these pins to provide a system clock.

### **RC Oscillator**

With this option, a resistor is connected to the oscillator pins as shown in Figure 1. The relationship between R and  $f_{OSC}$  is shown in Figure 2.

## Crystal

The circuit shown in Figure 1 is recommended when using a crystal. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and startup stabilization time. Refer to **ELECTRICAL SPECIFICATIONS** for V<sub>CC</sub> specifications.

## **External Clock**


An external clock should be applied to the EXTAL input with the XTAL input connected to VSS, as shown in Figure 1. This option may only be used with the crystal oscillator option selected in the mask option register.

#### TIMER

This pin is used as an external input to control the internal timer/counter circuitry. This pin also detects a higher voltage level used to initiate the bootstrap program.

## RESET

This pin has a Schmitt trigger input and an on-chip pullup. The MCU can be reset by pulling RESET low.



## NOTES:

- For the MC68705U5 MOR b7 = 0 for the crystal option and MOR b7 = 1 for the RC option. When the TIMER input pin is in the V<sub>IHTP</sub> range (in the bootstrap EPROM programming mode), the crystal option is forced. When the TIMER input is at or below V<sub>CC</sub>, the clock generator option is determined by bit 7 of the Mask Option Register (CLK).
- 2. The recommended C<sub>L</sub> value with a 4.0 MHz crystal is 27 pF maximum, including system distributed capacitance. There is an internal capacitance of approximately 25 pF on the XTAL pin. For crystal frequencies other than 4 MHz, the total capacitance on each pin should be scaled as the inverse of the frequency ratio. For example, with a 2 MHz crystal, use approximately 50 pF on EXTAL and approximately 25 pF on XTAL. The exact value depends on the motional-arm parameters of the crystal used.

Figure 1. Oscillator Connections




Figure 2. Typical Frequency vs Resistance for RC Oscillator Option Only

# INPUT/OUTPUT LINES (PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7)

These 32 lines are arranged into four 8-bit ports (A, B, C, and D). Ports A, B, and C are programmable as either inputs or outputs under software control of the data direction registers. Port D is a fixed input port and is not controlled by any data register. Port D bit 6 may be used for a second interrupt (INT2). Refer to **PROGRAMMING** for additional information.

## **PROGRAMMING**

## INPUT/OUTPUT PROGRAMMING

Ports A, B, and C are programmable as either input or output under software control of the corresponding data direction register (DDR). Port D is input only. The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic one for output and a logic zero for input. On reset, all the DDRs are initialized to a logic zero state to put the ports in the input mode. The port output registers are not initialized on reset and should be written to before setting the DDR hits

When programmed as outputs, the latched output data is readable as input data regardless of the logic levels at the output pin due to output loading. The latched output data bit may always be written. Therefore, any write to a port writes all of its data bits, even though the port DDR is set to input. This port write may be used to initialize the data registers and avoid undefined outputs. Care must be exercised when using read-modify-write instructions since the data read corresponds to the pin level if the DDR is an input (zero) and, also, to the latched output when the DDR is an output (1). Refer to Table 1 for I/O functions and to Figure 3 for typical port circuitry.

#### NOTE

Read-modify-write instructions should not be used when writing to the DDR since DDRs always read as 'one'.

Table 1, I/O Pin Functions


Data Direction Register Bit	Latched Output Data Bit	out In a Output	
1	0	0	0
1	1	1	1
0	X	Hi-Z**	Pin

<sup>\*\*</sup>Ports B and C are three-state ports. Port A has an internal pullup devices to provide CMOS data drive capability.

## **MEMORY**


The MCU is capable of addressing 4096 bytes of memory and I/O registers. The memory map is shown in Figure 4. The locations consist of user EPROM, bootstrap ROM, user RAM, a mask option register (MOR), a program control register, and I/O. The interrupt vectors are located from \$FF8 to \$FFF. The bootstrap is a mask-programmed ROM that allows the MCU to program its own EPROM.

The stack area is used during processing of an interrupt or subroutine call to save the CPU state. The stack pointer



\*DDR is a write-only register and reads as all "1s"

Figure 3. Typical Port I/O Circuitry and Register Configuration



<sup>\*</sup>Caution: Data direction registers (DDRs) are write-only; they read as \$FF

Figure 4. Memory Map

decrements during pushes and increments during pulls. Refer to **INTERRUPTS** for additional information.

#### NOTE


Using the stack area for data storage or temporary work locations requires care to prevent it from being overwritten due to stacking from an interrupt or subroutine call.

## **REGISTERS**

The MCU contains the registers described in the following paragraphs.


## ACCUMULATOR (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.



## **INDEX REGISTER (X)**

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit value that may be added to an 8- or 16- bit immediate value to create an effective address. The index register may also be used as a temporary storage area.



### PROGRAM COUNTER (PC)

The program counter is a 12-bit register that contains the address of the next byte to be fetched.



## STACK POINTER (SP)

The stack pointer is a 12-bit register that contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set at location \$07F. The stack pointer is then decremented as data is pushed onto the stack and incremented as data is pulled from the stack.

The seven most-significant bits of the stack pointer are permanently set at 0000011. Subroutines and interrupts may be nested down to location \$061 (31 bytes maximum), which allows the programmer to use up to 15 levels of subroutine calls (less if interrupts are allowed).

11						5	4 0
0	0	0	0	0	1	1	SP

## **CONDITION CODE REGISTER (CC)**

The condition code register is a 5-bit register in which four bits are used to indicate the results of the instruction just executed. These bits can be individually tested by a program, and specific actions can be taken as a result of their state. Each bit is explained in the following paragraphs.



## Half Carry (H)

This bit is set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

#### Interrupt (I)

When this bit is set, the timer and external interrupt is masked (disabled). If an external interrupt occurs while this bit is set, the interrupt is latched and is processed as soon as the interrupt bit is cleared.

## Negative (N)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logic one).

## Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

## Carry/Borrow (C)

When set, this bit indicates that a carry or borrow out of the arithmetic logical unit (ALU) occured during the last arithmetic operation. This bit is also affected during bit test and branch instructions, and during shifts and rotates.

## RESETS

The MCU can be reset two ways: by initial power-up and by the external reset input (RESET). The RESET input consists mainly of a Schmitt trigger that senses the line logic level.

## POWER-ON-RESET (POR)

An internal reset is generated on power-up that allows the internal clock generator to stabilize. The power-on reset is used strictly for power turn-on voltatge. A delay of tRHL milliseconds is required before allowing RESET input to go high. Connecting a capacitor to the RESET input (Figure 5) typically provides sufficient delay.




Figure 5. Power-Up RESET Delay Circuit

## **EXTERNAL RESET INPUT**

The MCU is reset when a logic zero is applied to the RESET input for a period longer than one machine cycle (t<sub>Cyc</sub>). Under this type of reset, the Schmitt trigger switches off at V<sub>IRES</sub>. to provide an internal reset voltage.

## **INTERRUPTS**

The MCU can be interrupted four different ways: (1) through the external interrupt  $\overline{\text{INT}}$  input pin, (2) with the internal timer interrupt request, (3) using the software interrupt instruction (SWI), or (4) the external Port D ( $\overline{\text{INT2}}$ ) input pin.


Interrupts cause the processor registers to be saved on the stack and the interrupt mask (I bit) set to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack after which normal processing resumes. The stacking order is shown in Figure 6.

Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted but are considered pending until the current instruction is complete.

## NOTE

The current instruction is considered to be the one already fetched and being operated on.

When the current instruction is complete, the processor checks all pending hardward interrupts and, if unmasked



\*For subroutine calls, only PCH and PCL are stacked.

Figure 6. Interrupt Stacking Order

(I bit clear), proceeds with interrupt processing; otherwise, the next instruction if fetched and executed. Masked interrupts are latched for later interrupt service. If the timer interrupt status bit is cleared before unmasking the interrupt, then the interrupt is not latched.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed the same as any other instruction regardless of the setting of the I bit. Refer to Figure 7 for the reset and interrupt instruction processing sequence.

#### TIMER INTERRUPT

If the time mask bit (TCR6) is cleared, then, each time the timer decrements to zero (transitions from \$01 to \$00), an interrupt request is generated. The actual processor interrupt is generated only if the interrupt mask bit of the condition code register (CCR) is also cleared. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the I bit in the CCR is set,

masking further interrupts until the present one is serviced. The contents of the timer interrupt vector, containing the location of the timer interrupt service routine, is then loaded into the program counter. At the end of the timer interrupt service routine, the software normally executes an RTI instruction which restores the machine state and starts executing the interrupted program. The timer interrupt status bit can only be cleared by software.

## **EXTERNAL INTERRUPT**

The external interrupt is internally synchronized and then latched on the falling edge of INT and INT2. Clearing the I bit enables the external interrupt. The INT2 interrupt has an interrupt request bit (bit 7) and a mask bit (bit 6) in the miscellaneous register (MR). The INT2 interrupt is inhibited when the mask bit is set. The INT2 is always read as a digital input on port D. The INT2 and timer interrupt request bits, if set, cause the MCU to process an interrupt when the condition code I bit is clear. The following paragraphs describe two typical external interrupt circuits.




Figure 7. Reset and Interrupt Processing Flowchart

## **Zero-Crossing Interrupt**

A sinusoidal input signal (f<sub>INT</sub> maximum) can be used to generate an external interrupt (see Figure 8a) for use as a zero-crossing detector (for negative transitions of the ac sinusoid). This type of circuit allows applications such as servicing time-of-day routines and engaging/disengaging ac power control devices. Off-chip, full-wave rectification provides an interrupt at every zero crossing of the ac signal and, thereby, provides a 2f clock.

## Digital-Signal Interrupt

With this type of circuit (Figure 8b), the  $\overline{\text{INT}}$  pin can be driven by a digital signal. The maximum frequency of a signal that can be recognized by the TIMER or  $\overline{\text{INT}}$  pin logic is dependent on the parameter labeled twL, twH. Refer to **TIMER** for additional information.

## SOFTWARE INTERRUPT (SWI)

The SWI is an executable instruction that is executed regardless of the state of the I bit in the CCR. The SWI execution is similar to the hardware interrupts.

## MODES OF OPERATION

The MCU has two modes of operations: normal and bootstrap. The following paragraphs describe these modes.

## **NORMAL MODE**

This mode is a single-chip mode and is entered if the following conditions are met: (1) the RESET line is low, (2) the PC0 pin is within its normal operational range, and (3) the Vpp pin is connected to VSS. The next rising edge of the RESET pin then causes the part to enter the normal mode.

### **BOOTSTRAP MODE**

The bootstrap mode is entered if the TIMER pin = +12 V. Refer to application note, *MC6805P3/R3/U3 8-Bit EPROM Microcomputer Programming Module* (AN–857 Rev.2).

## TIMER

The MCU consists of an 8-bit software programmable counter driven by a 7-bit software programmable prescaler. The various timer sources are made via the timer control register (TCR) and/or the mask option register (MOR). The 8-bit counter may be loaded under program control and is decremented toward zero. When the timer reaches zero, the timer interrupt request bit (bit 7) in the timer control register (TCR) is set. Refer to Figure 9 for timer block diagram.

The timer interrupt can be masked (disabled) by setting the timer interrupt mask bit (bit 6) in the TCR. When the I bit in the condition code register is cleared and TCR bit 6 is cleared, the processor receives the interrupt. The MCU responds to this interrupt by (1) saving the present CPU state on the stack, (2) fetching the timer interrupt vector, and (3) executing the interrupt routine. The timer interrupt request bit must be cleared by software. Refers to RESETS and INTERRUPTS for additional information.

The prescaler is a 7-bit divider which is used to extend the maximum length of the timer. To avoid truncation errors, the prescaler is cleared when TCR bit 3 is set to a logic one; however, the TCR bit 3 always reads as a logic zero to ensure proper operation with read-modify-write instructions.

The timer continues to count past zero, falling from \$00 through \$FF, and continues the countdown. The counter can be read at any time by reading the timer data register (TDR). This allows a program to determine the length of time since a timer interrupt has occurred without disturbing the counting process. The TDR is unaffected by reset.

## SOFTWARE CONTROLLED MODE

This mode is selected when TOPT (bit 6) in the MOR is programmed to zero. The timer prescaler input can be configured for three different operating modes plus a disable mode, depending on the value written to TCR control bits 4 and 5 (TIE and TIN). The following paragraphs describe the different modes.




Figure 8. Typical Interrupt Circuits




Figure 9. Timer Block Diagram

## Timer Input Mode 1

When TIE and TIN are both programmed to zero, the timer input is from the internal clock (phase two) and the timer input pin is disabled. The internal clock mode can be used for periodic interrupt generation as well as a reference for frequency and event measurement.

## **Timer Input Mode 2**

When TIE=1 and TIN=0, the internal clock and the timer input signals are ANDed to form the timer input. This mode can be used to measure external pulse widths. The active high, external pulse gates in the internal clock for the duration of the external pulse. The accuracy of the count is  $\pm 1$ .

## **Timer Input Mode 3**

When TIE = 0 and TIN = 1, no prescaler input frequency is applied to the prescaler and the timer is disabled.

## **Timer Input Mode 4**

When TIE and TIN are both one, the timer input is from the external clock. The external clock can be used to count external events as well as to provide an external frequency for generating periodic interrupts. Frequency of external input must be  $\leq f_{\rm OSC}/8$ .

## MOR CONTROLLED MODE

This mode is selected when TOPT (bit 6) in the MOR is programmed to logic one. The timer circuits are the same as described in **SOFTWARE CONTROLLED MODE**. The logic levels of TCR bits 0, 1, 2, and 5 are determined during EPROM programming by the same bits in the MOR. Therefore bits 0, 1, 2, and 5 in the MOR control the prescaler division and the timer clock selection. TIE (bit 4) and PSC (bit 3) in the TCR are set to a logic one when in the MOR controlled mode. TIM (bit 6) and TIR (bit 7) are controlled by the counter and software.

## **TIMER CONTROL REGISTER (TCR) \$009**

This is an 8-bit register that controls various functions such as configuring operation mode, setting ratio of the prescaler, and generating timer interrupt request signal. All bits are read/write except bit 3. The configuration of the TCR is determined by the TOPT (bit 6) in the MOR. When TOPT=1, the TCR emulates the MC6805U2; when TOPT=0, the TCR is controlled by software.

TCR with	WIOIT TO	1 1 - 1										
7	6	5	4	3	2	1	0					
TIR	TIM	*	1	PSC	*	*	*					
TCR with	TCR with MOR TOPT = 0											
7	6	5	4	3	2	1	0					
7 TIR	6 TIM	5 TIN	4 TIE	3 PSC	2 PS2	1 PS1	0 PS0					

<sup>\*</sup>The value of corresponding bits in MOR is written during RESET rising edge. These bits always read 'one'.

TIR - Timer Interrupt Request

Used to indicate the timer interrupt when it is logic one

- 1 = Set when the timer data register changes to all zeros
- 0 = Cleared by external reset, power-on reset, or under program control

TIM — Timer Interrupt Mask

Used to inhibit the timer interrupt

1 = Interrupt inhibited

0 = Interrupt enabled

TIN — External or Internal

Selects input clock source

1 = External clock selected 0 = Internal clock selected (f<sub>OSC</sub>/4)

TIE — TIMER External Enable

Used to enable external TIMER pin. When TOPT = 1,

TIE is always a logical "one".

1 = Enables external timer pin

0 = Disables external timer pin

PSC — Prescaler Clear

Write only bit. Writing a 1 to this bit resets the prescaler to zero. A read of this location always indicates a zero when TOPT=0. When TOPT=1, this bit will read a logical "one" and has no effect on the prescaler.

PS2, PS1, PS0 — Prescaler Clear

Decoded to select one of eight outputs of the prescaler

### Prescaler

PS2	PS1	PS0	Divide By
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

## **NOTES**

When changing the PS bits in software, the PSC bit should be written to a "one" in the same write cycle to clear the prescaler. Changing the PS bits without clearing the prescaler may cause prescaler truncation.

## **MASK OPTION REGISTER (MOR) \$F38**

The MOR is implemented in EPROM. This register contains all zeros prior to programming and is not affected by reset. The MOR bits are described in the following paragraphs.

7	6	5	4	3	2	1	0
CLK	TOPT	CLS		SNM	P2	P1	P0

CLK — Clock (oscillator type)

1 = Resistor Capacitor (RC)

0 = Crystal

TOPT — Timer Option

- 1 = MC6805U2 type timer/prescaler. All bits except 6 and 7, of the TCR are invisible to the user. Bits 5, 2, 1, and 0 of the MOR determine the equivalent MC6805U2 mask options.
- 0 = All TCR bits are implemented as a software programmable timer. The state of MOR bits 5, 4, 2, 1, and 0 sets the initial values of their respective TCR bits.

CLS — Timer/Prescaler Clock Source

1 = External TIMER pin

0 = Internal clock

Bit 4

Not used if TOPT = 1. Sets the initial value of TIE in the TCR if TOPT = 0.

1 = Not used

0 = Sets initial value of TIE in the TCR

SNM - Secure, Mode.

1 = EPROM contents cannot be access externally

0 = EPROM not programmed

P2, P1, P0

The logical levels of these bits, when decoded, select one of eight outputs on the timer prescaler.

#### Prescaler

P2	P2 P1		Divide By
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

## **PROGRAMMING CONTROL REGISTER (PCR) \$00B**

The PCR is an 8-bit register which provides the necessary control bits to program the EPROM. The bootstrap program manipulates the PCR when programming so the user need not be concerned with PCR in most applications

TCR with MOR TOPT = 1

7	6	5	4	3	2	1	0
1	1	1	1	1	VPON	PGE	PLE
RESET:							

PLE - Programming Latch Enabe

Controls address and data being latched into the EPROM. Set during reset, but may be cleared any-time.

1 = Read EPROM

0=Latch address and data on EPROM

PGE — Program Enable

Enables programming of EPROM. Must be set when changing the address and data. Set during reset.

1 = Inhibit EPROM programming

0 = Enable EPROM programming (if PLE is low)

VPON - Vpp On

A read-only bit that indicates high voltage at the Vpp pin. When set to "one", disconnects PGE and PLE from the chip.

1 = No high voltage on Vpp pin

0 = High voltage on Vpp pin

## NOTE

VPON being "zero" does not indicate that the Vpp level is correct for programming. It is used as a safety interlock for the user in the normal operating mode

VPON	PGE	PLE	Programming Conditions				
0	0	0	Programming mode (program EPROM byte)				
1	0	0	PGE and PLE disabled from system				
0	1	0	Programming disabled (latch address and data in EPROM)				
1	1	0	PGE and PLE disabled from system				
0	0	1	Invalid state; $\overline{PGE} = 0$ if $\overline{PLE} = 0$				
1	0	1	Invalid state; $\overline{PGE} = 0$ if $\overline{PLE} = 0$				
0	1	1	"High voltage" on Vpp				
1	1	1	PGE and PLE disabled from system (operating mode)				

## **EPROM PROGRAMMING**

## **ERASING THE EPROM**

The EPROM can be erased by exposure to high-intensity ultraviolet (UV) light with a wavelength of 2537 angstroms. The recommended integrated dose (UV intensity × exposure time) is 25Ws/cm². The lamps should be used without software filters and the MCU should be positioned about one inch from the UV tubes. Ultraviolet erasure clears all bits of the MCU EPROM to the "zero" state. Data then can be entered by programming "ones" into the desired bit locations.

#### **PROGRAMMING**

The MCU bootstrap program can be used to program the MCU EPROM. The alternate vectoring used to implement the self check is used to start execution of the bootstrap program.

A MCM2532 UV EPROM (other industry standard EPROMs may be used) must first be programmed with the same information that is to be transferred to the MCU EPROM. The MC68705U5 is programmed the same as the MC68705U3. Refer to application note, MC68705P3/R3/U3 8-bit EPROM Microcomputer Programming Module (AN-857 Rev.2) for schematic diagrams and instructions on programming the MCU EPROM.

## **EMULATION**

The MC68705U5 emulates the MC6805U2 and MC6805U3 "exactly". The MC6805U2 and MC6805U3

1

mask features are implemented in the mask option register EPROM byte. The following identify the few minor exceptions to the exactness of the emulation.

- The MC6805U2 "future ROM" areas are implemented in the MC68705U5 and these 1728 bytes must be left unprogrammed to accurately simulate the MC6805U2.
- The reserved ROM areas have different data stored in them. In the MC6805U2 this area is used for self check, and in the MC68705U5 this area is used for the bootstrap program.
- The MC6805U2 reads all ones in the 48 byte "future RAM" area. This area is not implemented on the MC6805U2/U3 mask ROM version but is implemented on the MC68705U5.
- The MC68705U5 Vpp (pin 7) line is tied to V<sub>CC</sub> during normal operations. On MC6805U2, this pin is grounded during normal operations; on the MC6805U3, this pin is not connected.

## INSTRUCTION SET

The MCU has a set of 59 basic instructions which can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type.

## REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to the following instruction list.

Function	Mnemonic			
Load A from Memory	LDA			
Load X from Memory	LDX			
Store A in Memory	STA			
Store X in Memory	STX			
Add Memory to A	ADD			
Add Memory and Carry to A	ADC			
Subtract Memory	SUB			
Subtract Memory from A with Borrow	SBC			
AND Memory to A	AND			
OR Memory with A	ORA			
Exclusive OR Memory with A	EOR			
Arithmetic Compare A with Memory	CMP			
Arithmetic Compare X with Memory	CPX			
Bit Test Memory with A (Logical Compare)	BIT			
Jump Unconditional	JMP			
Jump to Subroutine	JSR			

## **READ-MODIFY-WRITE INSTRUCTIONS**

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read-modify-write sequence since it does not modify the value. Refer to the following listing of instructions.

Function	Mnemonic
Increment	INC
Decrement	DEC
Clear	CLR
Complement	СОМ
Negate (2's Complement)	NEG
Rotate Left Thru Carry	ROL
Rotate Right Thru Carry	ROR
Logical Shift Left	LSL
Logical Shift Right	LSR
Arithmetic Shift Right	ASR
Test for Negative or Zero	TST

#### **BRANCH INSTRUCTIONS**

This set of instructions branches if a particular condition is met; otherwise, no operation is performed. Branch instructions are two-byte instructions. Refer to the following list for branch instructions.

Function	Mnemonic
Branch Always	BRA
Branch Never	BRN
Branch if Higher	ВНІ
Branch if Lower or Same	BLS
Branch if Carry Clear	BCC
(Branch if Higher or Same)	(BHS)
Branch if Carry Set	BCS
(Branch if Lower)	(BLO)
Branch if Not Equal	BNE
Branch if Equal	BEQ
Branch if Half Carry Clear	BHCC
Branch if Half Carry Set	BHCS
Branch if Plus	BPL
Branch if Minus	ВМІ
Branch if Interrupt Mask Bit is Clear	ВМС
Branch if Interrupt Mask Bit is Set	BMS
Branch if Interrupt Line is Low	BIL
Branch if Interrupt Line is High	BIH
Branch to Subroutine	BSR

#### BIT MANIPULATION INSTRUCTIONS

The MCU is capable of setting or clearing any bit which resides in the first 256 bytes of the memory space where all port registers, port DDRs, timer, timer control, and onchip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear and bit test, and branch functions are all implemented with a single instruction. For test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition code register. Refer to the following list for bit manipulation instructions.

Function	Mnemonic			
Branch if Bit n is Set	BRSET n (n = 0 7)			
Branch if Bit n is Clear	BRCLR n (n = 0 7)			
Set Bit n	BSET n (n = 0 7)			
Clear Bit n	BCLR n (n = 0 7)			

## **CONTROL INSTRUCTIONS**

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to the following list for control instructions.

Function	Mnemonic
Transfer A to X	TAX
Transfer X to A	TXA
Set Carry Bit	SEC
Clear Carry Bit	CLC
Set Interrupt Mask Bit	SEI
Clear Interrupt Mask Bit	CLI
Software Interrupt	SWI
Return from Subroutine	RTS
Return from Interrupt	RTI
Reset Stack Pointer	RSP
No-Operation	NOP

## **OPCODE MAP SUMMARY**

Table 2 is an opcode map for the instructions used on the MCU.

## **ADDRESSING MODES**

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code for all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single-byte instructions, while the longest instructions (three bytes) permit accessing tables throughout memory. Short and

long absolute addressing is also included. Two-byte directaddressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory.

The term "effective address" (EA) is used in describing the various addressing modes. Effective address is defined as the address from which the argument for an instruction is fetched or stored.

#### IMMEDIATE

In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants that do not change during program execution (e.g., a constant used to initialize a loop counter).

#### DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two-byte instruction.

### **EXTENDED**

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode byte. Instructions with extended addressing mode are capable of referencing arguments anywhere in memory with a single three-byte instruction.

#### RELATIVE


The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte (the offset) following the opcode is added to the PC if, and only if, the branch conditions are true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from  $-126\ to\ +129\ from$  the opcode address.

## INDEXED, NO OFFSET

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location.

## **INDEXED, 8-BIT OFFSET**

In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the opcode. The addressing mode is useful for selecting the Kth element in an n element table. With this two-byte instruction, K would typically be in X with the address of the beginning of the table in the instruction. As such, tables may begin anywhere within the first 256 addressable locations and could extend as far as location 510 (\$1FE is the last location at which the instruction may begin).



MC68705U5

Table 2. Opcode Map

	Bit Manipulation		Branch		Re	ad-Modify-V	Vrite		Cor	ntrol			Registe	r/Memory		<u></u>	
	BTB	BSC	REL	DIR	INH	INH	IX1	IX	INH	INH	IMM	DIR	EXT	IX2	IX1	IX	1
Low	0000	0001	2 0010	3 0011	0100	5 0101	6 0110	0111	1000	9 1001	A 1010	B 1011	1100	D 1101	E 1110	1111	Hi Low
0000	BRSETO 3 BTB	BSET0 BSC	BRA REL	6 NEG 2 DIR	NEG 1 INH	NEG 1 INH	7 NEG 2 IX1	NEG IX	9 RTI 1 INH		SUB 2 IMM	SUB 2 DIR	5 SUB 3 EXT		SUB IX1	SUB	0000
1 0001	BRCLRO 3 BTB	BCLR0 BSC	BRN 2 REL						RTS		CMP 2 IMM	CMP DIR	5 CMP 3 EXT	6 CMP 3 IX2	CMP IX1	CMP	1 0001
2 0010	BRSET1 3 BTB	BSET1 BSC	BHI 2 REL								SBC IMM	SBC DIR	5 SBC 3 EXT	SBC IX2	SBC IX1	SBC IX	2 0010
3 0011	BRCLR1 3 BTB	BCLR1 BSC	BLS REL	COM DIR	COMA	COMX 1 INH	7 COM 2 IX1	COM 1 IX	SWI NH		CPX 2 IMM	CPX 2 DIR	5 CPX 3 EXT	6 CPX 3 IX2	5 CPX	CPX IX	3 0011
4 0100	BRSET2 3 BTB	BSET2 BSC	BCC REL	LSR 2 DTR	LSRA 1 INH	LSRX 1 INH	7 LSR 2 IX1	6 LSR 1 IX			2 AND 2 IMM	4 AND 2 DIR	5 AND 3 EXT	6 3 AND 3 IX2	5 AND	AND IX	4 0100
5 0101	BRCLR2 3 BTB	BCLR2 BSC	BCS REL								BIT 1MM	BIT 2 DIR	5 BIT 3 EXT		5 BIT 2 IX1	BIT IX	5 0101
6 0110	BRSET3 3 BTB	BSET3 BSC	BNE REL	6 ROR 2 DIR	RORA 1 INH	RORX	7 ROR 2 IX1	6 ROR 1 IX			2 LDA 2 IMM	LDA 2 DIR	5 LDA 3 EXT	6 LDA 3 IX2	5 LDA 2 IX1	LDA	6 0110
7 0111	BRCLR3 3 BTB	7 BCLR3 2 BSC	BEQ REL	ASR 2 DIR	ASRA 1 INH	ASRX 1 INH	7 ASR 2 IX1	6 ASR 1 IX		TAX 1 INH		STA 2 DIR	STA 3 EXT	7 STA 3 IX2	STA 2 IX1	5 STA 1 IX	7 0111
8 1000	BRSET4 3 BTB	BSET4 BSC	BHCC REL	E LSL 2 DIR	LSLA 1 INH	LSLX 1 INH	LSL 2 IX1	6 LSL 1 IX		CLC 1 INH	EOR 2 IMM	EOR 2 DIR	EOR EXT	6 EOR 3 IX2	EOR IX1	EOR IX	.8 1000
9 1001	BRCLR4 3 BTB	BCLR4 BSC	BHCS 2 REL	6 ROL 2 DIR	ROLA 1 INH	ROLX 1 INH	7 ROL 2 IX1	6 ROL 1 IX		SEC 1 INH	2 ADC 2 IMM			ADC 3 IX2	5 ADC	ADC IX	9 1001
A 1010	BRSET5 3 BTB	BSET5 BSC	BPL 2 REL	DEC DIR	DECA 1 INH	DECX 1 INH	DEC 1X1	DEC 1 IX		CLI 1 INH	ORA 2 IMM	ORA DIR		6 ORA 3 IX2	ORA IX1	ORA	A 1010
B 1011	BRCLR5 3 BTB	BCLR5 BSC	BMI 2 REL							SEI 1 INH	ADD 2 IMM	ADD DIR	5 ADD 3 EXT	6 3 DD 3 IX2	5 ADD IX1	ADD IX	B 1011
C 1100	BRSET6 3 BTB	BSET6 BSC	BMC REL	6 INC 2 DIR	INCA 1 INH	INCX I INH	7 INC 2 IX1	6 INC		RSP 1 INH		JMP 2 DIR	JMP 3 EXT	5 JMP 3 IX2	JMP 2 IX1	JMP 1 IX	C 1100
D 1101	BRCLR6 3 BTB	BCLR6 2 BSC	BMS REL	TST 2 DIR	TSTA 1 INH	TSTX 1 INH	7 TST 2 IX1	6 TST 1 IX		NOP 1 INH	BSR 2 REL	JSR 2 DIR	B JSR 3 EXT	9 JSR 3 IX2	JSR 2 IX1	JSR 1 IX	D 1101
E 1110	BRSET7 3 BTB	BSET7 BSC	BIL REL								LDX 2 IMM	LDX 2 DIR	5 LDX 3 EXT	E LDX	5 LDX 2 IX1	LDX	E 1110
F 1111	BRCLR7 3 BTB	BCLR7 BSC	BIH REL	CLR DIR	CLRA 1 INH	CLRX	CLR 1X1	6 CLR 1 IX		TXA 1 INH		STX 2 DIR	STX 3 EXT	STX 3 IX2	STX 2 IX1	STX	F • 1111

#### Abbreviations for Address Modes

INH Inherent Immediate IMM Direct DIR Extended


EXT REL Relative

BSC Bit Set/Clear

втв Bit Test and Branch Indexed (No Offset) IX

IX1 Indexed, 1 Byte (8-Bit) Offset IX2 Indexed, 2 Byte (16-Bit) Offset





## INDEXED, 16-BIT OFFSET

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed, 8-bit offset except that this threebyte instruction allows tables to be anywhere in memory.

#### BIT SET/CLEAR

In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode. The byte following the opcode specifies the direct addressing of the byte to which the specified bit is to be set or cleared. Thus, any read/ write bit in the first 256 locations of memory, including I/O, can be selectively set or cleared with a single twobyte instruction.

#### **BIT TEST AND BRANCH**

The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The

bit to be tested, and its condition (set or clear), is included in the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte. The signed relative 8-bit offset in the third byte is added to the PC if the specified bit is set or cleared in the specified memory location. This single three-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branching is from -125 to +130 from the opcode address. The state of the tested bit is also transferred to the carry bit of the condition code register.

### INHERENT

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator as well as the control instruction with no other arguments are included in this mode. These instructions are one byte long.

## **ELECTRICAL SPECIFICATIONS**

## MAXIMUM RATINGS (Voltages Referenced to VSS)

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	٧
Input Voltage EPROM Programming Voltage (Vpp Pin) TIMER Pin — Normal Mode TIMER Pin — Bootstrap Programming Mode	V <sub>PP</sub> V <sub>in</sub>	-0.3 to +22.0 -0.3 to +7.0 -0.3 to +15.0	V
All Others	V <sub>in</sub> V <sub>in</sub>	-0.3 to +7.0	
Operating Temperature Range MC68705U5 MC68705U5C	TA	T <sub>L</sub> to T <sub>H</sub> 0 to +70 -40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C
Junction Temperature Cerdip	TJ	175	°C/W

These devices contain circuity to protect the inputs against damage due to high static voltages or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, it is recommended that Vin and Vout be constrained to the range  $V_{SS} \leq (V_{in} \text{ and } V_{out}) \leq V_{CC}$ . Reliability of operation is enhanced if unused inputs except EXTAL are tied to an appropriate logic voltage level (e.g., either VSS or  $V_{CC}$ ).

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance	θJΑ		°C/W
Cerdip		60	

## **POWER CONSIDERATIONS**

The average chip-junction temperature, T.J, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \cdot \theta_{JA}) \tag{1}$$

where:  $T_A$ = Ambient Temperature, °C  $\theta_{JA}$ = Package Thermal Resistance,

Junction-to-Ambient, °C/W  $P_{\mathsf{D}}$ = PINT + PPORT

= I<sub>CC</sub>×V<sub>CC</sub>, Watts — Chip Internal Power PINT

= Port Power Dissipation, PPORT Watts - User Determined glected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads. An approximate relationship between PD and TJ (if

For most applications PPORT < PINT and can be ne-

PPORT is neglected) is:

 $P_D = K - (T_J + 273^{\circ}C)$ Solving equations (1) and (2) for K gives: (2)

 $K = P_D \cdot (T_A + 273^{\circ}C) + \theta_{JA} \cdot P_D^2$ 

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring PD (at equilibrium) for a known  $T_{\Delta}$ . Using this value of  $\bar{K}$ , the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA

# PROGRAMMING OPERATION ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 5.25 \text{ Vdc } \pm 0.5\%, V_{SS} = 0 \text{ Vdc}, T_A = 20^{\circ}\text{C to } 30^{\circ}\text{C}, \text{ unless otherwise noted})$ 

Characteristic	Symbol	Min	Тур	Max	Unit
Programming Voltage	V <sub>PP</sub>	20.0	21.0	22.0	V
Vpp Supply Current Vpp = 5.25 V Vpp = 21.0 V	Ірр	_		8 30	mA
Programming Oscillator Frequency	foscp	0.9	1.0	1.1	MHz
Bootstrap Programming Mode Voltage (TIMER Pin) @ I <sub>IHTP</sub> = 100 μA Maximum	VIHTP	9.0	12.0	15.0	<b>V</b> .

# **ELECTRICAL CHARACTERISTICS**

(V<sub>CC</sub> =  $\pm$  5.25 Vdc  $\pm$  0.5 Vdc, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = 0°C to 70°C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
$ \begin{array}{l} \text{Input High Voltage} \\ \hline \text{RESET } (4.99 \leqslant V_{CC} \leqslant 5.51) \\ (V_{CC} < 4.75) \\ \hline \text{INT } (4.99 \leqslant V_{CC} \leqslant 5.51) \\ (V_{CC} < 4.75) \\ \hline \text{All Other} \\ \end{array} $	VIH	4.0 V <sub>CC</sub> - 0.5 4.0 V <sub>CC</sub> - 0.5 2.0	 ** **	00 × 00 × 00 × 00 × 00 × 00 × 00 × 00	V
Input High Voltage (TIMER Pin) Timer Mode Bootstrap Programming Mode	VIH	2.0 9.0	12.0	V <sub>CC</sub> + 1.0 15.0	٧
Input Low Voltage RESET INT All Other	V <sub>IL</sub>	V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub>	 ** 	0.8 1.5 0.8	V
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	PINT	_	520 580	740 800	mW
Input Capacitance XTAL All Other	C <sub>in</sub>	_	25 10	_	pF
INT Zero-Crossing Input Voltage — Through a Capacitor	VINT	2.0	_	4.0	V <sub>ac p-p</sub>
RESET Hysteresis Voltage Out of Reset Voltage Into Reset Voltage	VIRES+ VIRES-	2.1 0.8	_	4.0 2.0	·V
Programming Voltage (Vpp Pin) Programming EPROM Operating Mode	V <sub>PP</sub> *	20.0 4.75	21.0 V <sub>CC</sub>	22.0 5.75	V
Input Current TIMER ( $V_{in}$ = 0.4 V) INT ( $V_{in}$ = 0.4 V) INT ( $V_{in}$ = 0.4 V) EXTAL ( $V_{in}$ = 2.4 V to $V_{CC}$ Crystal Option) ( $V_{in}$ = 0.4 V Crystal Option) RESET ( $V_{in}$ = 0.8 V) (External Capacitor Changing Current)	l <sub>in</sub> IRES			20 50 10 - 1600 - 40	μ <b>А</b>

<sup>\*</sup>Vpp (pin 7) is connected to VCC in the normal operating mode.

<sup>\*\*</sup>Due to internal biasing, this input (when not used) floats to approximately 2.0 V.

# **SWITCHING CHARACTERISTICS**

 $(V_{CC} = +5.25 \text{ Vdc} \pm 0.5 \text{ Vdc}, V_{SS} = 0 \text{ Vdc}, T_A = 0^{\circ}\text{C} \text{ to } 70^{\circ}\text{C}, \text{ unless otherwise noted})$ 

Characteristic	Symbol	Min	Тур	Max	Unit
Oscillator Frequency Normal	f <sub>osc</sub>	0.4	_	4.2	MHz
Instruction Cycle Time (4/f <sub>OSC</sub> )	t <sub>cyc</sub>	0.950		10	μs
INT, INT2, or Timer Pulse Width	t <sub>WL</sub> , t <sub>WH</sub>	t <sub>cyc</sub> + 250	_		ns
RESET Pulse Width	t <sub>RWL</sub>	t <sub>cyc</sub> + 250	_		ns
RESET Delay Time (External Cap = 1.0 μF)	t <sub>RHL</sub>	100	_	_	ms
INT Zero-Crossing Detection Input Frequency	fINT	0.03	_	1.0	kHz
External Clock Duty Cycle (EXTAL)	_	40	50	60	%
Crystal Oscillator Start-Up Time	_	_	_	100	ms

# PORT ELECTRICAL CHARACTERISTICS

(V<sub>CC</sub> =  $\pm$  5.25 Vdc  $\pm$  0.5 Vdc, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = 0° to 70°C, unless otherwise noted)

Characteristic	Characteristic Symbol Min				Unit
	Port A				
Output Low Voltage, I <sub>Load</sub> = 1.6 mA	V <sub>OL</sub>	_	-	0.4	V
Output High Voltage, I <sub>Load</sub> = -100 μA	Voн	2.4	_	_	V
Output High Voltage, I <sub>Load</sub> = -10 μA	Voн	V <sub>CC</sub> - 1.0	_		V
Input High Voltage, I <sub>Load</sub> = -300 μA (Max)	ViH	2.0	_	Vcc	V
Input Low Voltage, $I_{Load} = -500 \mu A (Max)$	VIL	VSS	_	0.8	V
Hi-Z State Input Current (Vin=2.0 V to VCC)	lін	_	_	- 300	μΑ
Hi-Z State Input Current (Vin=0.4 V)	IIL	_	_	-500	μА
	Port B				
Output Low Voltage, ILoad = 3.2 mA	V <sub>OL</sub>	_	_	0.4	V
Output Low Voltage, ILoad = 10 mA (Sink)	V <sub>OL</sub>	_		1.0	V
Output High Voltage, I <sub>Load</sub> = -200 μA	Voн	2.4	_	_	V
Darlington Current Drive (Source), V <sub>O</sub> = 1.5 V	Іон	- 1.0	_	-10	mA
Input High Voltage	ViH	2.0	_	Vcc	V
Input Low Voltage	VIL	VSS	_	0.8	V
Hi-Z State Input Current	<sup>†</sup> TSI	_	<2	10	μА
	Port C				
Output Low Voltage, I <sub>Load</sub> = 1.6 mA	VOL	_	_	0.4	V
Output High Voltage, I <sub>Load</sub> = -100 μA	Voн	2.4	_	_	V
Input High Voltage	VIH	2.0		Vcc	V
Input Low Voltage	VIL	VSS		0.8	V
Hi-Z State Input Current	ITSI	_	<2	10	μА
	Port D (Input Only	y)			
Input High Voltage	VIH	2.0	_	Vcc	V
Input Low Voltage	VIL	VSS	_	0.8	V
Input Current	lin	_	<1	5	μА




Figure 10. TTL Equivalent Test Load (Port B)




Figure 12. TTL Equivalent Test Load (Ports A and C)




Figure 14. Ports A and C Logic Diagram




Figure 16. Typical Input Protection




Figure 11. CMOS Equivalent Test Load (Port A)




Figure 13. Open-Drain Equivalent Test Load (Port C)




Figure 15. Port B Logic Diagram





Figure 17. I/O Characteristic Measurement Circuit

# **MECHANICAL DATA**

This section contains the pin assignments and package dimensions for the MC68705U5.

# **PIN ASSIGNMENTS**



# ORDERING INFORMATION

The following table provides generic information pertaining to the package type, temperature, and MC order numbers for the MC68705U5.

**Table 3. Generic Information** 

Package Type	Temperature	Order Number
Cerdip	0°C to 70°C	MC68705U5S
S Suffix	-40°C to +85°C	MC68705U5CS

# MC68HC05A6

# **Product Preview**

# 8-Bit Microcontroller Unit

The MC68HC05A6 is an advanced 8-bit microcontroller unit (MCU) with highly sophisticated onchip peripheral capabilities. This device is similar to the MC68HC05C4 with some differences including 2048 bytes of EEPROM and 4156 bytes of user ROM.

The following are some of the hardware and software features of the MC68HC05A6.


- HCMOS Technology
- Fully Static Operation
- 4156 Bytes of User ROM
- 176 Bytes of RAM
- 2048 Bytes of EEPROM
- 240 Bytes of Self-Check Bootstrap Loader ROM
- 24 Bidirectional I/O Lines
- 16-Bit Timer Subsystem
- Serial Communications Interface (SCI)
- Serial Peripheral Interface (SPI)
- Interrupts: External, Timer, SCI, and SPI
- Master Reset and Power-On Reset
- Single 3- to 6-Volt Supply
- On-Chip Oscillator with RC or Crystal/Ceramic Resonator Mask Option
- 2.1 MHz Internal Operation Frequency at 5 Volts
- True Bit Manipulation
- Memory Mapped I/O
- Two Power Saving Standby Modes
- Multiply Instruction
- 40-Pin Dip, 44-Pin PLCC Package
- EEPROM Programming Bootstrap and Charge Pump On-Chip

3

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

# MC68HC05A6

# **BLOCK DIAGRAM**



# MC68HC05B4


# Technical Summary 8-Bit Microcontroller Unit

The MC68HC05B4 (HCMOS) microcontroller unit (MCU) is a member of the M68HC05 Family of microcontrollers. This high-performance, low-power MCU has parallel I/O capability with pins programmable as input or output. This publication contains condensed information on the MCU; for more detailed information, contact your local Motorola sales office.

The following block diagram depicts the hardware features; additional features available on the MCU are shown below and at the top of page 2.

- On-Chip Oscillator with Crystal/Ceramic Resonator
- Memory-Mapped I/O
- 176 Bytes of On-Chip RAM
- 4160 Bytes of User ROM
- 24 Bidirectional I/O Lines and 8 Input-Only Lines

# **BLOCK DIAGRAM**



This document contains information on a new product. Specifications and information herein are subject to change without notice.

# Features -- continued

- Serial Communications Interface (SCI) System
- 8-Channel A/D Converter
- Watchdog System
- Self-Check Mode
- Power-Saving STOP and WAIT Modes
- Single 3.0- to 6.0-Volt Supply
- Fully Static Operation
- Two Pulse-Length Modulation Systems (D/A)
- 2-Channel Pulse Length Modulator
- Slow Mode Option Divides the Basic Clock Frequency by 16
- 16-Bit Timer with Two Input Input Capture and Two Output Compare Functions

#### SIGNAL DESCRIPTION

The signal descriptions of the MCU are discussed in the following paragraphs.

#### VDD AND VSS

Power is supplied to the microcontroller using these two pins. VDD is the positive supply, and VSS is ground.

#### IRO

This pin is a programmable option that provides four different choices of interrupt triggering sensitivity. Refer to **INTERRUPTS** for more detail. Note that the voltage level on this pin affects the mode of operation.

#### OSC1, OSC2

These pins provide control input for an on-chip clock oscillator circuit. A crystal, a ceramic resonator, or an external signal connects to these pins providing a system clock. The oscillator frequency is two times the internal bus rate (or 32 times as a software option).

# Crystal

The circuit shown in Figure 1(b) is recommended when using a crystal. Using an external CMOS oscillator is recommended when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and start-up stabilization time. Refer to **ELECTRICAL SPECIFICATIONS** for VDD specifications.

#### Ceramic Resonator

A ceramic resonator may be used in place of the crystal in cost-sensitive applications. The circuit in Figure 1(b) is recommended when using a ceramic resonator. Figure 1(a) lists the recommended capacitance and resistance values. The manufacturer of the resonator considered should be consulted for specific information on resonator operation.

# **External Clock**

An external clock should be applied to the OSC1 input with the OSC2 input not connected, as shown in Figure 1(d).

## **INPUT CAPTURE (TCAP1)**

This pin controls the input capture 1 feature for the onchip programmable timer. Note that the voltage level on this pin affects the mode of operation.

#### **INPUT CAPTURE (TCAP2)**

This pin controls the input capture 2 feature for the onchip programmable timer.

#### **OUTPUT COMPARE (TCMP1)**

This pin provides an output for the output compare 1 feature of the on-chip timer.

#### **OUTPUT COMPARE (TCMP2)**

This pin provides an output for the output compare 2 feature on the on-chip timer.

### RESET

This pin is used to reset the MCU and provide an orderly start-up procedure by pulling RESET low. The voltage level on this pin affects the mode of operation (see Table 2, Mode of Operation Selection).

# INPUT/OUTPUT PORTS (PA7-PA0, PB7-PB0, PC7-PC0)

These 24 lines are arranged into three 8-bit ports (A, B, and C). These ports are programmable as either inputs or outputs under software control of the data direction registers. Refer to **PROGRAMMING** for additional information.

# FIXED INPUT PORT (PD0/AN0-PD7/AN7)

These eight lines comprise port D, a fixed input port. If the A/D function is enabled, it affects this port. Port D accepts the eight analog inputs when the A/D is enabled. Port D can be used for digital input during a conversion sequence, but this may inject noise on the analog signals, reducing the conversion accuracy. Also, a digital read of port D with levels other than VDD or VSS on the pins results in greater power dissipation during the read cycle. Refer to **PROGRAMMING** for additional information.

# NOTE


In the 48-pin dual-in-line package, the fixed input port (D) of the MC68HC05B4 is reduced to six pins

Crystal							
	2 MHz	4 MHz	Units				
RSMAX	400	75	Ω				
C <sub>0</sub>	5	7	pF				
C <sub>1</sub>	0.008	0.012	μF				
C <sub>OSC1</sub>	15-40	15-30	pF				
C <sub>OSC2</sub>	15-30	15-25	pF				
RP	10	10	МΩ				
Q	30	40	K				


Ceramic Resonator

	2-4 MHz	Units
R <sub>S</sub> (typical)	10	Ω
C <sub>0</sub>	40	pF
C <sub>1</sub>	4, 3	μF
C <sub>OSC1</sub>	30	pF
C <sub>OSC2</sub>	30	pF
RP	1-10	MΩ
Q	1250	_


(a) Crystal/Ceramic Resonator Parameters



(b) Crystal/Ceramic Resonator Oscillator Connections



(c) Equivalent Crystal Circuit



(d) External Clock Source Connections

Figure 1. Oscillator Connections

(PD5–PD0, AN5–AN0). This change has no effect on either programming or operation of port D or the A/D converter.

#### PLMA

This pin is the output of the pulse-length modulation converter A. See **PULSE-LENGTH D/A CONVERTERS** for further information.

# PLMB

This pin is the output of the pulse-length modulation converter B. See **PULSE-LENGTH D/A CONVERTERS** for further information.

#### RDI (Receive Data In)

This pin is the input of the SCI receiver. See **Serial Communications Interface** for more information.

# **TDO (Transmit Data Out)**

This pin is the output of the SCI transmitter. See **Serial Communications Interface** for more information.

# **SCLK**

This pin is the clock output pin of the SCI transmitter. See **Serial Communications Interface** for more information.

# **VRH**

This pin is the positive reference voltage for the  $\ensuremath{\mathsf{A}}/\ensuremath{\mathsf{D}}$  converter.

#### VRL

This pin is the negative reference voltage for the  $\mbox{\ensuremath{A/D}}$  converter.

# INPUT/OUTPUT PROGRAMMING

Input/output port programming, fixed input port programming, and serial port programming are discussed in the following paragraphs.

# INPUT/OUTPUT PORT PROGRAMMING

Any port pin is programmable as either an input or an output under software control of the corresponding data direction register (DDR). Each port bit can be selected as output or input by writing the corresponding bit in the port DDR to a logic one for output and logic zero for input. On reset, all DDRs are initialized to logic zero to put the ports in the input mode. The port output registers are not initialized on reset but may be written to before setting the DDR bits to avoid undefined levels.

When programmed as outputs, the latched output data is readable as input data regardless of the logic levels at the output pin due to output loading. The latched output data bit may always be written. Therefore, any write to a port writes all of its data bits, even though the port DDR is set to input. This port write may be used to initialize the data registers and avoid undefined outputs. Refer to Figure 2 for typical port circuitry and to Table 1 for a list of the I/O pin functions.

Table 1. I/O Pin Functions

R/W*	DDR	I/O Pin Functions
0	0	The I/O pin is in input mode. Data is written into the output data latch.
0	1	Data is written into the output data latch and output to the I/O pin.
1	0	The state of the I/O pin is read.
1	1	The I/O pin is in an output mode. The output data latch is read.

<sup>\*</sup>R W is an internal signal.

Under software control, the PC2 pin can become the CPU clock output. If this option is selected, the corresponding DDR bit is automatically set, and bit 2 of port C always reads the output data latch. The other port C pins are not affected by this feature.

#### E Clock Control Register (CTL/ECLK) \$07

7	6	5	4	3	2	1	0	
0	0	0	0	ECLK	0	0	0	
RESET:	0	0	0	0	0	0	0	

ECLK - ECLK Control

- 1 I/O port function of PC2 is forced to output mode, and PC2 outputs the ECLK CPU clock.
- 0-PC2 functions as a regular I/O pin.

# **FIXED INPUT PORT PROGRAMMING**

Port D is a fixed input port that monitors the external pins whenever the A/D is disabled. After reset, all the bits become digital inputs because all special function drivers are disabled. Port D is always a digital input, whether the A/D is on or off.

#### NOTE

Any unused inputs and I/O ports should be tied to an appropriate logic level (e.g., either VDD or VSS).

#### SERIAL PORT (SCI) PROGRAMMING

The SCI uses two or three pins for its functions: RDI for its receive data input, TDO for its transmit data output, and SCLK to output the transmitter clock, if needed.

### **MEMORY**

The MCU is capable of addressing 8192 bytes of memory and I/O registers, as shown in Figure 3. The locations consist of user ROM, user RAM, self-check ROM, control registers, and I/O. The user-defined reset and interrupt vectors are located from \$1FF0 to \$1FFF.

The shared stack area is used during processing of an interrupt or subroutine call to save the CPU state. The stack pointer decrements during pushes and increments




Figure 2. Typical Port I/O Circuit




Figure 3. Memory Map

during pulls. Refer to  $\mbox{\bf INTERRUPTS}$  for additional information.

# NOTE


Using the stack area for data storage or temporary work locations requires care to prevent it from being overwritten due to stacking from an interrupt or subroutine call.

#### REGISTERS

The MCU contains the registers described in the following paragraphs.

# ACCUMULATOR (A)

The accumulator is a general-purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.




#### INDEX REGISTER (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit value that may be added to an 8- or 16-bit immediate value to create an effective address. The index register may also be used as a temporary storage area.



# PROGRAM COUNTER (PC)

The program counter is a 13-bit register that contains the address of the next instruction to be executed.



# STACK POINTER (SP)

The stack pointer is a 13-bit register that contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$00FF. The stack pointer

is then decremented as data is pushed onto the stack and incremented as data is pulled from the stack.

When accessing memory, the seven most significant bits are permanently set to 0000011. These seven bits are appended to the six least significant register bits to produce an address within the range of \$00FF to \$00C0. Subroutines and interrupts may use up to 64 (decimal) locations. If 64 locations are exceeded, the stack pointer wraps around and loses the previously stored information. A subroutine call occupies two locations on the stack; an interrupt uses five locations.

12					7		0
0	0	0	0	0	1	1	SP

#### CONDITION CODE REGISTER (CCR)

The CCR is a 5-bit register in which four bits are used to indicate the results of the instruction just executed. These bits can be individually tested by a program, and specific actions can be taken as a result of their state. Each bit is explained in the following paragraphs.



# Half Carry (H)

This bit is set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

# Interrupt (I)

When this bit is set, the timer and external interrupt is masked (disabled). If an interrupt occurs while this bit is set, the interrupt is latched and processed as soon as the interrupt bit is cleared.

# Negative (N)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logic one).

#### Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

# Carry/Borrow (C)

When set, this bit indicates that a carry or borrow out of the arithmetic logical unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions and during shifts and rotates.

# **SELF-CHECK**

The self-check capability provides the ability to determine if the device is functional. Table 2 shows how self-check mode is entered. Self-check is performed using the circuit shown in Figure 4. Port C pins PC3–PC0 are monitored for the self-check results. After reset, the following tests are performed automatically:

I/O — Exercise of ports A, B, C, and D

RAM — Counter test for each RAM byte

ROM — Exclusive OR with odd ones parity result

Timer — Tracks counter register and checks ICF1, ICF2, OCF1, OCF2, and TOV flag

Interrupts — Tests external, timer, and SCI interrupts SCI — Transmission test; checks RDRF, TDRE, TC, and FE flags

A/D — Checks A/D on internal channels:  $V_{RL}$ ,  $V_{RH}$ , and  $(V_{RL} + V_{RH})/2$ 

PLM — Checks basic PLM function

Watchdog System — Checks watchdog function Self-check results (using the LEDs as monitors) are shown in Table 3. The following subroutines are available to the user and do not require any external hardware.

Table 2. Mode of Operation Selection

RI	SET Pin	IRQ Pin	TCAP1 Pin	Mode
		V <sub>SS</sub> to V <sub>DD</sub>	V <sub>SS</sub> to V <sub>DD</sub>	Normal
		+9 Volts	V <sub>DD</sub>	Self-Check
	VSS	V <sub>SS</sub> to V <sub>DD</sub>	V <sub>SS</sub> to V <sub>DD</sub>	Reset Condition

Table 3. Self-Check Results

PC3	PC2	PC1	PC0	Remarks
1	0	0	1	Bad Port
0	1	1	0	Bad Port
1	0	1	0	Bad RAM
1	0	1	1	Bad ROM
1	1	0	0	Bad Timer
1	1	0	1	Bad SCI
1	1	1	0	Bad A/D
0	0	0	0	Not Used
0	0	0	1	Bad PLM
0	0	1	0	Bad Interrupts
0	0	1	1	Bad Watchdog
	Flashing			Good Device
	All O	thers		Bad Device, Bad Port, etc.


0 indicates LED is on; 1 indicates LED is off.

# RAM CHECK SUBROUTINE

This subroutine returns with the Z bit cleared if any error is detected; otherwise, the Z bit is set. The stack pointer must be set to \$FF. The RAM check subroutine is called at location \$021E. A counter test is done on each location from address \$50 to \$FD. Each location is made to count from \$00 to \$00 again. Locations \$FE and \$FF are assumed to contain the return address. Upon return to the user's program, if the test passed, X = \$00, A = \$00, and RAM locations \$0050 and \$00FD contain \$01.

# NOTE

The watchdog system is turned on when calling this subroutine.



NOTE: Pin numbers are valid for 52-pin PLCC package only.

Figure 4. Self-Check Circuit Schematic Diagram

#### A/D CONVERTER CHECK SUBROUTINE

This subroutine returns with the Z bit cleared if any error is detected; otherwise, the Z bit is set. The subroutine is called at location \$1FAA with X = \$00 and A/D STAT/CTRL (address \$09) = \$20 (ADON = 1 for more than 100  $\mu s$  and channel PD0 selected). Conversion is done on three of the internal channels:  $V_{RH}, V_{RL},$  and  $(V_{RL} + V_{RH})/2$ . The result of these conversions is verified at  $\pm 1$  LSB. Upon return to the user's program, if the test passed,  $X = \$09, \, A = \$00$  or \$01.

#### ROM CHECKSUM SUBROUTINE

This subroutine returns with the Z bit cleared if any error is detected; otherwise, the Z bit is set. The ROM checksum subroutine is called at location \$0232 with RAM location \$0053 equal to \$01 and A=0. A short routine is set up and executed in RAM to compute a checksum of the entire ROM pattern. RAM locations \$0050 through \$0053 are overwritten. Upon return to the user's program, if the test passed, X=0, A=0.

#### NOTE

The A/D and the watchdog system are turned on when calling this subroutine.

# RESETS

The MCU can be reset two ways: by initial power-up (POR) and by the external reset input (RESET). The RESET input consists mainly of a Schmitt trigger that senses the RESET line logic level.

#### POWER-ON RESET (POR)

An internal reset is generated on power-up to allow the internal clock generator to stabilize. The power-on reset is strictly for power turn-on conditions and should not be used to detect a drop in the power supply voltage. There is a delay (tpORL) after the oscillator becomes active. If the RESET pin is low at the end of tpORL the MCU will remain in the reset condition until RESET goes high. A mask option allows tpORL to be either 16 or 4064 internal processor clock cycles (tcyc).

# **EXTERNAL RESET INPUT**

The MCU is reset when a logic zero is applied to the RESET input for a period of one and one-half machine cycles  $(t_{CVC})$ .

# Miscellaneous Register (0C)

	7	6	5	4 .	3	2	1	0
	POR	INTP	INTN	INTE	SFA	SFB	SM	WDOG
ı	RESET:	0	0	1	0	0	0	0

POR - Power-On Reset

- 1 = The reset occurring is a power-on, not external,
- 0 = Power-on reset not in progress

INTP — External Interrupt Positive

Allows a choice of IRQ sensitivity, with INTN. See Table 4

INTN — External Interrupt Negative

Allows a choice of  $\overline{\text{IRQ}}$  sensitivity, with INTP. See Table 4.

INTE — External interrupt Enable

Allows the user to enable or disable the external interrupt function

SFA — Slow/Fast Selection for PLMA

- 1 = Slow speed used for PLMA (4096 times the timer clock period)
- 0 = Fast speed used for PLMA (256 times the timer clock period). See PULSE-LENGTH D/A CON-VERTERS

SFB - Slow/Fast Selection for PLMB

- 1 = Slow speed used for PLMB (4096 times the timer clock period)
- 0 = Fast speed used for PLMB (256 times the timer clock period). See PULSE-LENGTH D/A CON-VERTERS

SM — Slow Mode

- 1 = System runs at 1/16th the normal clock rate (f<sub>OSC</sub>/32)
- 0 = System runs at normal clock rate (f<sub>OSC</sub>/2)

WDOG — Watchdog Counter System

- 1 = Watchdog counter system enabled
- 0 = Watchdog counter system disabled

#### NOTE

The reset generated by the watchdog timer is a system reset; thus, the watchdog is disabled after a watchdog reset.

Table 4. External Interrupt Options

INTP	INTN	External Interrupt Options
0	0	Negative Edge and Low-Level Sensitive
0	1.	Negative Edge Only
1	0	Positive Edge Only
1	1	Positive and Negative Edge Sensitive

#### Slow Mode

The slow mode function is controlled by the SM bit in the miscellaneous register (0C). In slow mode (SM = 1), an extra divide-by-sixteen circuit is added between the oscillator and the internal clock driver. This slows all functions by a factor of 16 (including SCI, A/D, and timer), which is particularly useful in WAIT mode. SM is cleared by external or power-on reset and by STOP mode.

# NOTE

If slow mode is enabled while using the A/D, the internal A/D RC oscillator should be turned on.

#### Watchdog System

The watchdog counter is driven by the 1024 prescaler in the timer and, unless the counter is reset, generates a system reset when it reaches its maximum count  $(1024 \times 8)$ .

A mask option is available that provides two methods of enabling the watchdog timer. In the first option, the watchdog system is controlled by the WDOG bit in the miscellaneous register (0C). Writing a one to the bit starts the watchdog or, if it is already started, resets the counter to zero. Writing a zero has no effect; the WDOG bit can only be cleared by external or power-on reset. In the second option, the watchdog timer is always enabled following reset.

A second mask option determines the watchdog timer function during WAIT. The watchdog timer can remain active during WAIT, and can cause a reset if the device remains in WAIT longer than the watchdog timeout period. Alternatively, the watchdog timer suspends operation during WAIT and resets its count, resuming normal operation following reset.

#### INTERRUPTS

The MCU can be interrupted four different ways: the three maskable hardware interrupts (IRQ, SCI, and timer) and the nonmaskable software interrupt instruction (SWI).

Interrupts cause the processor to save register contents on the stack and to set the interrupt mask (I bit) to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack and normal processing to resume. The stacking order is shown in Figure 5.

Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted but are considered pending until the current instruction is complete.

# NOTE

The current instruction is the one already fetched and being operated on.

When the current instruction is complete, the processor checks all pending hardware interrupts. If unmasked (I bit clear) and if the corresponding interrupt enable bit is set, the processor proceeds with interrupt processing; otherwise, the next instruction is fetched and executed.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed the same as any other instruction, regardless of the I-bit state.

Refer to Figure 6 for the reset and interrupt instruction processing sequence.

#### TIMER INTERRUPT

There are three different timer interrupt flags that cause a timer interrupt whenever they are set and enabled. The interrupt flags are in the timer status register (TSR), and the enable bits are in the timer control register (TCR). Refer to **TIMER** for more information.

#### **EXTERNAL INTERRUPT**

If the interrupt mask bit (I bit) of the CCR is set, all interrupts are disabled. Clearing the I bit enables the external interrupt. The external interrupt is internally synchronized and then latched on the falling edge of  $\overline{\mbox{IRO}}$ . The action of the external interrupt is identical to the timer interrupt with the exception that the interrupt request input at  $\overline{\mbox{IRO}}$  is latched internally and the service routine address is specified by the contents of \$1FFA and \$1FFB.

Four options are available for interrupt triggering sensitivity:


- · Negative edge and low level
- Negative edge only
- Positive edge only
- Positive and negative edge

See Miscellaneous Register (0C) for further information.

tion cycles to the total number of cycles it takes to complete the service routine (not including the RTI instruction). The second method shows many interrupt lines "wire-ORed" to form the interrupts at the processor. If the interrupt line remains low after servicing an interrupt, then the next interrupt is recognized.

# NOTE

The internal interrupt latch is cleared in the first part of the interrupt service routine; therefore, one external interrupt pulse could be latched and serviced as soon as the l bit is cleared.



NOTE: Since the Stack Pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.

Figure 5. Interrupt Stacking Order





Figure 6. Reset and Interrupt Processing Flowchart

# SOFTWARE INTERRUPT (SWI)

The SWI is an executable instruction that is executed regardless of the state of the I bit in the CCR. If the I bit is zero, SWI executes after the other interrupts. The SWI operation is similar to the hardware interrupts. The interrupt service routine address is specified by the contents of memory locations \$1FFC and \$1FFD.

# **SCI INTERRUPTS**

An interrupt in the SCI occurs when one of the interrupt flag bits in the serial communications status register is set, provided the I bit in the CCR is clear and the enable bit in the serial communications control register 2 is set. Software in the serial interrupt service routine must determine the cause and priority of the SCI interrupt by



The minimum pulse width (tILIH) is either 125 ns (V<sub>DD</sub> = 5 V) or 250 ns (V<sub>DD</sub> = 3 V). The period t<sub>|</sub>L<sub>|</sub>L should not be less than the number of t<sub>CVC</sub> cycles it takes to execute the interrupt service routine plus 21 t<sub>cyc</sub> cycles.

**Edge-Sensitive Trigger Condition** 

#### Level-Sensitive Trigger Condition

If after servicing an interrupt the IRO remains low, then the next interrupt is recognized.

NORMALLY **USED WITH** WIRE-ORed CONNECTION

Figure 7. External Interrupt Mode Diagram

examining the interrupt flags and status bits in the SCI status register.

#### LOW-POWER MODES

#### **STOP**

The STOP instruction places the MCU in its lowest power consumption mode. In the STOP mode, the internal oscillator is turned off, halting all internal processing including timer, SCI, and A/D operation (refer to Figure 8).

During the STOP mode, the TCR bits are altered to remove any pending timer interrupt request and to disable any further timer interrupts. The timer prescaler is cleared. The I bit in the CCR is cleared to enable external interrupts. All other registers and memory remain unaltered. All input/output lines remain unchanged. The processor can be brought out of the STOP mode only by an external interrupt or reset.

# SCI during STOP Mode

When the MCU enters the STOP mode, the baud rate generator stops, halting all SCI activity. If the STOP instruction is executed during a transmitter transfer, that transfer is halted. If a low input to the IRQ pin is used to exit STOP mode, the transfer resumes. If the SCI receiver is receiving data and the STOP mode is entered, received data sampling stops because the baud rate generator stops, and all subsequent data is lost. For these reasons, all SCI transfers should be in the idle state when the STOP instruction is executed.

# Watchdog during STOP Mode

The STOP instruction is inhibited when the watchdog system is enabled. If a STOP instruction is executed while the watchdog is enabled, a reset occurs that resets the entire MCU.




Figure 8. STOP Function Flowchart

# PLM during STOP Mode

When the MCU enters stop mode, the PLM outputs remain at their particular level. If power-on or external reset causes the exit from stop mode, the register values are forced to \$00.

#### A/D Converter during STOP Mode

When stop mode is entered with the A/D converter turned on, the A/D clocks are stopped and the A/D converter is disabled for the duration of stop mode, including the tPORL startup time. If the A/D RC oscillator is used, it will also be disabled.

When leaving STOP mode, after the tpORL startup time, the A/D converter and A/D RC oscillator resume regular operation. However, a time tADON is required for the current sources to stabilize. During tADON, A/D conversion results may be inaccurate.

#### WAIT

The WAIT instruction places the MCU in a low-power consumption mode, but the WAIT mode consumes more power than the STOP mode. All CPU action and the watchdog system are suspended, but the timer, SCI, PLM, and A/D remain active (refer to Figure 9). An interrupt from the timer, SCI, or an IRQ can cause the MCU to exit the WAIT mode.

During the WAIT mode, the I bit in the CCR is cleared to enable interrupts. All other registers, memory, and input/output lines remain in their previous state. The timer may be enabled to allow a periodic exit from the WAIT mode.

To achieve proper operation and reduce power consumption, the following points should be set as desired before entering wait mode:

- · Timer interrupt enable bits
- A/D control bits
- SCI enable bits and interrupt enable bits

# **TIMER**

The timer consists of a 16-bit, software-programmable counter driven by a fixed divide-by-four prescaler. This timer can be used for many purposes, including input waveform measurements of two input signals while simultaneously generating two output waveforms. Pulse widths can vary from several microseconds to many seconds. The programmable timer works in conjunction with the PLM system to execute two 8-bit D/A PLM conversions, with a choice of two repetition rates. Refer to Figure 10 for a timer block diagram.

Because the timer has a 16-bit architecture, each specific functional segment (capability) is represented by two registers. These registers contain the high and low byte of that functional segment. Generally, accessing the low byte of a specific timer function allows full control of that function; however, an access of the high byte inhibits that specific timer function until the low byte is also accessed.




Figure 9. WAIT Function Flowchart

# NOTE

The I bit in the CCR should be set while manipulating both the high and low byte register of a specific timer function to ensure that an interrupt does not occur.

# COUNTER

The key element in the programmable timer is a 16-bit, free-running counter or counter register, preceded by a prescaler that divides the internal processor clock by four. The prescaler gives the timer a resolution of 2.0 microseconds if the internal bus clock is 2.0 MHz. The counter is incremented during the low portion of the internal bus clock. Software can read the counter at any time without affecting its value.

The double-byte, free-running counter can be read from either of two locations, \$18-\$19 (counter register) or \$1A-\$1B (counter alternate register). A read from only the least significant byte (LSB) of the free-running counter (\$19, \$1B) receives the count value at the time of the read.




Figure 10. Timer Block Diagram

If a read of the free-running counter or counter alternate register first addresses the most significant byte (MSB) (\$18, \$1A), the LSB (\$19, \$1B) is transferred to a buffer. This buffer value remains fixed after the first MSB read, even if the user reads the MSB several times. This buffer is accessed when reading the free-running counter or counter alternate register LSB (\$19 or \$1B) and, thus, completes a read sequence of the total counter value. In reading either the free-running counter or counter alternate register, if the MSB is read, the LSB must also be read to complete the sequence.

The counter alternate register differs from the counter register in one respect: a read of the counter register LSB can clear the timer overflow flag (TOF). Therefore, the counter alternate register can be read at any time without the possibility of missing timer overflow interrupts due to clearing of the TOF.

The free-running counter is configured to \$FFFC during reset and is always a read-only register. During a power-on reset, the counter is also preset to \$FFFC and begins running after the oscillator start-up delay. Because the free-running counter is 16 bits preceded by a fixed divide-

#### MC68HC05B4

by-four prescaler, the value in the free-running counter repeats every 262,144 internal bus clock cycles. When the counter rolls over from \$FFFF to \$0000, the TOF bit is set. An interrupt can also be enabled when counter rollover occurs by setting its interrupt enable bit (TOIE).

#### NOTE

Since the PLM system uses the timer counter, PLM results will be affected when resetting this counter.

#### **OUTPUT COMPARE REGISTERS**

There are two output compare registers: output compare register 1 (OCR1) and output compare register 2 (OCR2). The output compare registers can be used for several purposes, such as controlling an output waveform or indicating when a period of time has elapsed. All bits are readable and writable and are not altered by the timer hardware or reset. If the compare function is not needed, the four bytes of the output compare registers can be used as storage locations.

#### NOTE

The same output compare interrupt enable bit is used for the two output compares.

# **Output Compare Register 1**

The output compare register 1 (OCR1) is a 16-bit register, which is made up of two 8-bit registers at locations \$16 (most significant byte) and \$17 (least significant byte).

The output compare register contents are continually compared with the contents of the free-running counter and, if a match is found, the corresponding output compare flag (OCF1, bit 6 of timer status register \$13) is set, and the corresponding output level (OLVL1) bit is clocked to pin TCMP1. The output compare register values and the output level bit should be changed after each successful comparison to control an output waveform or establish a new elapsed timeout. An interrupt can also accompany a successful output compare, provided the corresponding interrupt enable bit, OCIE, is set.

After a processor write cycle to the output compare register 1 containing the most significant byte (\$16), the output compare 1 function is inhibited until the least significant byte (\$17) is also written. The user must write both bytes (locations) if the most significant byte is written first. A write made only to the least significant byte (\$17) will not inhibit the compare function. The free-running counter is updated every four internal bus clock cycles. The minimum time required to update the output compare register 1 is a function of the program rather than the internal hardware.

The processor can write to either byte of the output compare register 1 without affecting the other byte. The output level (OLVL1) bit is clocked to the corresponding output level register and then to the TCMP1 pin, regardless of whether the output compare flag (OCF1) is set or clear

# **Output Compare Register 2**

The output compare register 2 (OCR2) is a 16-bit register, which is made up of two 8-bit registers at locations

\$1E (most significant byte) and \$1F (least significant byte). The function of OCR2 is identical to OCR1, requiring only changes of the register locations and control bits in the timer status register (\$13) to make the OCR1 description apply to OCR2.

#### SOFTWARE FORCE COMPARE

The MCU provides a force compare capability to facilitate fixed frequency generation as well as other applications. Bit 3 (FOLV1 for OCR1) and bit 4 (FOLV2 for OCR2) in the timer control register (\$12) implement this force compare. Writing a one to these bits causes the OLVL1 or OLVL2 values to be copied to the respective output registers (TCMP1 or TCMP2 pins). Internal logic allows a single instruction to change OLVL1 and OLVL2 and cause a forced compare with the new values of OLVL1 and OLVL2.

#### NOTE

A software force compare, which affects the corresponding output pin TCMP1 or TCMP2, does not affect the compare flag; thus, it does not generate an interrupt.

#### INPUT CAPTURE REGISTERS

There are two input capture registers: input capture register 1 (ICR1) and input capture register 2 (ICR2).

#### NOTE

The same input capture interrupt enable bit (ICIE) is used for the two input capture registers.

#### Input Capture Register 1

Two 8-bit registers that make up the 16-bit input capture register 1 (ICR1) are read-only and are used to latch the value of the free-running counter after the corresponding input capture edge detector senses a defined transition. The level transition that triggers the counter transfer is defined by the corresponding input edge bit (IEDG1). Reset does not affect the contents of the input capture register.

The result obtained by an input capture will be one more than the value of the free-running counter on the rising edge of the internal bus clock preceding the external transition. This delay is required for internal synchronization. Resolution is one count of the free-running counter, which is four internal-bus clock cycles.

The free-running counter contents are transferred to the input capture register on each proper signal transition, regardless of whether the input capture flag (ICF1) is set or clear. The input capture register always contains the free-running counter value, which corresponds to the most recent input capture.

After a read of the input capture register 1 (\$14) most significant byte, the counter transfer is inhibited until the least significant byte (\$15) is also read. This characteristic causes the time used in the input capture software routine and its interaction with the main program to determine the minimum pulse period.

0

A read of the input capture register 1 least significant byte (\$15) does not inhibit the free-running counter transfer since they occur on opposite edges of the internal bus clock.

#### Input Capture Register 2

The input capture register 2 (ICR2) is a 16-bit register that is composed of two 8-bit registers at locations \$1C (most significant byte) and \$1D (least significant byte). Input capture register 2 functions identically to input capture register 1, except that only negative edge sensitivity is available. By substituting the appropriate bits in the timer status register (\$13) and substituting register locations, the ICR1 description applies to ICR2.

#### TIMER CONTROL REGISTER (TCR) \$12

The TCR is an 8-bit read/write register, illustrated below with a definition of each bit.

7	6	5	4	3	2	1	0
ICIE	OCIE	TOIE	F0LV2	FOLV1	0LVL2	IEDG1	OLVL1
DECET.							

ICIE - Input Capture Interrupt Enable

1 = Interrupt enabled

0 = Interrupt disabled

OCIE — Output Compare Interrupt Enable

1 = Interrupt enabled

0 = Interrupt disabled

TOIE — Timer Overflow Interrupt Enable

1 = Interrupt enabled

0 = Interrupt disabled

FOLV2 — Force Output Compare 2

1 = Forces the OLVL2 bit to the corresponding output latch

0 = No effect

FOLV1 — Force Output Compare 1

1 = Forces the OLVL1 bit to the corresponding output latch

0 = No effect

OLVL2 — Output Level 2

1 = The value of the output level 2 bit, which is copied to the output level latch by the next successful output compare 2, appears at TCMP2

0 = No effect

IEDG1 - Input Edge One

Value of input edge determines which level transition on TCAP1 pin will trigger free-running counter transfer to the input capture register.

1 = Positive edge

0 = Negative edge

OLVL1 — Output Level One

Value of output level, which is clocked into output level register by the next successful output compare 1, will appear on the TCMP pin.

1 = High output

0 = Low output

#### TIMER STATUS REGISTER (TSR) \$13

The TSR is a read-only register containing three status flag bits. Bits 4–0 always read zero.

7	6	5	4	3	2	1	0
ICF1	OCF1	TOF	ICF2	. OCF2			
RESET:							

ICF1 — Input Capture Flag One

1 = Flag set when selected polarity edge is sensed by input capture edge detector

0=Flag cleared when TSR and input capture 1 low register (\$15) are accessed

OCF1 — Output Capture Flag One

1 = Flag set when output compare register contents match the free-running counter contents

0 = Flag cleared when TSR and output compare 1 low register (\$17) are accessed

TOF — Timer Overflow Flag

1 = Flag set when free-running counter transition from \$FFFF to \$0000 occurs

0 = Flag cleared when TSR and counter low register (\$19) are accessed

ICF2 — Input Capture Flag Two

1 = Flag set when selected polarity edge is sensed by input capture 2 edge detector

0=Flag cleared when TSR and input capture 2 low register (\$1D) are accessed

OCF2 — Output Capture Flag Two

1 = Flag set when output compare register contents match the free-running counter contents

0 = Flag cleared when TSR and output compare low register 2 (\$1F) are accessed

Bits 0-2 - Not Used

Can read either zero or one.

#### TIMER DURING WAIT MODE

The CPU clock halts during the WAIT mode, but the timer remains active. An interrupt from the timer causes the processor to exit the WAIT mode.

#### TIMER DURING STOP MODE

In the STOP mode, the timer stops counting and holds the last count value if STOP is exited by an interrupt. If reset is used, the counter is forced to \$FFFC. During STOP, if at least one valid input capture edge occurs at the TCAP pin, the input capture detect circuit is armed. This does not set any timer flags or wake up the MCU, but when the MCU does wake up, there is an active input capture flag and data from the first valid edge that occurred during the STOP mode. If reset is used to exit STOP mode, then no input capture flag or data remains, even if a valid input capture edge occurred.

Accessing the timer status register satisfies the first condition required to clear status bits. The remaining step is to access the register corresponding to the status bit. A problem can occur when using the timer overflow function and reading the free-running counter at random times

to measure an elapsed time. Without incorporating the proper precautions into software, the timer overflow flag could unintentionally be cleared if 1) the timer status register is read or written when TOF is set, and 2) the least significant byte of the free-running counter is read but not for the purpose of servicing the flag.

The counter alternate register at address \$1A and \$1B contains the same value as the free-running counter (at address \$18 and \$19); therefore, this alternate register can be read at any time without affecting the timer overflow flag in the timer status register.

#### SERIAL COMMUNICATIONS INTERFACE

A full-duplex asynchronous SCI is provided with a standard NRZ format and a variety of baud rates. The SCI transmitter and receiver are functionally independent but use the same data format and baud rate prescaler. The terms baud and bit rate are used synonymously in the following description.

#### SCI TWO-WIRE SYSTEM FEATURES

- Standard NRZ (mark/space) format
- Advanced error detection method includes noise detection for noise duration of up to one-sixteenth bit time.
- Full-duplex operation (simultaneous transmit and receive)
- Software programmable for one of 32 different baud
  rates.
- rates

   Different baud rates possible for transmit and receive
- Software-selectable word length (eight- or nine-bit words)
- Separate transmitter and receiver enable bits
- SCI may be interrupt driven
- Four separate interrupt conditions

# SCI RECEIVER FEATURES

- Receiver wake-up function (idle or address bit)
- Idle line detect
- · Framing error detect
- Noise detect
- Overrun detect
- Receiver data register full flag

# SCI TRANSMITTER FEATURES

- · Transmit data register empty flag
- Transmit complete flag
- Break send

Any SCI two-wire system requires receive data in (RDI) and transmit data out (TDO).

#### DATA FORMAT

Receive data in (RDI) or transmit data out (TDO) is the serial data presented between the internal data bus and the output pin (TDO) and between the input pin (RDI) and the internal data bus. Data format is as shown for the NRZ in Figure 11.

#### WAKE-UP FEATURE

In a typical multiprocessor configuration, the software protocol will usually identify the addressee(s) at the beginning of the message. To permit uninterested MPUs to ignore the remainder of the message, a wake-up feature is included, whereby all further SCI receiver flag (and interrupt) processing can be inhibited until its data line returns to the idle state. An SCI receiver is re-enabled by an idle string of at least ten (or eleven) consecutive ones. Software for the transmitter must provide for the required idle string between consecutive messages and prevent it from occurring within messages.

A second wake-up method is available in which sleeping SCI receivers can be awakened by a logic one in the high-order bit of a received character.

#### RECEIVE DATA IN

Receive data in (RDI) is the serial data which is presented from the input pin via the SCI to the receive data register (RDR). While waiting for a start bit, the receiver samples the input at a rate 16 times higher than the set baud rate. This increased rate is referred to as the RT rate. When the input (idle) line is detected low, it is tested for three more sample times. If at least two of these three samples detect a logic low, a valid start bit is assumed to be detected. If in two or more samples, a logic high is detected, the line is assumed to be idle. The receive clock generator is controlled by the baud rate register (see Figure 13); however, the SCI is synchronized by the start bit independent of the transmitter. Once a valid start bit is detected, the start bit, each data bit, and the stop bit are




Figure 11. Data Format

each sampled three times. The value of the bit is determined by voting logic, which takes the value of a majority of samples. A noise flag is set when all three samples on a valid start bit, data bit, or stop bit do not agree. A noise flag is also set when the start verification samples do not agree.

# START BIT DETECTION FOLLOWING A FRAMING ERROR

If there has been a framing error (FE) without detection of a break (10 zeros for 8-bit format or 11 zeros for a 9-bit format), the circuit continues to operate as if there actually were a stop bit, and the start edge will be placed artificially. The last bit received in the data shift register is inverted to a logic one, and the three logic-one start qualifiers are forced into the sample shift register during the interval when detection of a start bit is anticipated; therefore, the start bit will be accepted no sooner than it is anticipated.

If the receiver detects that a break (RDRF=1, FE=1, receiver data register=\$00) produced the framing error, the start bit will not be artificially induced, and the receiver must actually receive a logic one before start.

#### SCI SYNCHRONOUS TRANSMISSION

The SCI transmitter allows a one-way synchronous transmission, with the SCLK pin as the clock output. No clock is sent to the SCLK pin during the stop and start bits. The LCL bit (SSCR1) controls whether clocks are active during the last valid data bit (address mark). The CPOL bit selects clock polarity, and the CPHA bit selects the phase of the external clock. During idle, preamble, and send break, the external SCLK clock is not active.

These options allow the SCI to control serial peripherals consisting of shift registers without losing any function of the SCI transmitter. These options do not affect the SCI receiver, which is independent of the transmitter.

The SCLK pin works in conjunction with the TDO pin. When the SCI transmitter is disabled, the SCLK and the TDO pins assume a high-impedance state.

## NOTE

THE LBCL, CPOL and CPHA bits must be selected before the transmitter is enabled to ensure that the clocks function correctly. These bits should not be changed while the transmitter is enabled.

# TRANSMIT DATA OUT

Transmit data out (TDO) is the serial data presented from the transmit data register (TDR) via the SCI to the output pin. The transmitter generates a bit time by using a derivative of the RT clock, producing a transmission rate equal to one-sixteenth that of the receiver sample clock (if the same baud rate is used for transmit and receive).

#### **FUNCTIONAL DESCRIPTION**

A block diagram of the SCI is shown in Figure 12. The user has option bits in the serial communications control register 1 (SCCR1) to determine the SCI wake-up method and data word length. Serial communications control

register 2 (SCCR2) provides control bits that individually enable/disable the transmitter or receiver, enable system interrupts, and provide wake-up enable, and send break code bits. The baud rate register bits allow the user to select different baud rates for the transmitter and receiver.

Data transmission is initiated by a write to the serial communications data register (SCDAT). Provided the transmitter is enabled, data stored in the SCDAT is transferred to the transmit data shift register. This data transfer sets the SCI status register (SCSR) transmit data register empty (TDRE) bit and generates an interrupt if the transmit interrupt is enabled. Data transfer to the transmit data shift register is synchronized with the bit rate clock. All data is transmitted LSB first. Upon completion of data transmission, the transmission complete (TC) bit is set (provided no pending data, preamble, or break code is sent), and an interrupt is generated if the transmit complete interrupt is enabled. If the transmitter is disabled. and the data, preamble, or break code has been sent, the TC bit will also be set, which will also generate an interrupt if the TCIE bit is set. If the transmitter is disabled in the middle of a transmission, that character will be completed before the transmitter gives up control of the TDO pin.

When the SCDAT is read, it contains the last data byte received, provided that the receiver is enabled. The SCSR receive data register full (RDRF) bit is set to indicate that a data byte is transferred from the input serial shift register to the SCDAT, which can cause an interrupt if the receiver interrupt is enabled. Data transfer from the input serial shift register to the SCDAT is synchronized by the receiver bit rate clock. The SCSR overrun (OR), noise flag (NF), or FE bits are set if data reception errors occur.


An idle line interrupt is generated if the idle line interrupt is enabled and the SCSR IDLE bit (which detects idle line transmission) is set. This allows a receiver that is not in the wake-up mode to detect the end of a message, the preamble of a new message, or to resynchronize with the transmitter. A valid character must be received before the idle line condition for the IDLE bit to be set and for an idle line interrupt to be generated.

#### REGISTERS

There are five registers used in the SCI; the internal configuration of these registers is discussed in the following paragraphs.

#### Serial Communications Data Register (SCDAT) \$11

The SCDAT is a read/write register used to receive and transmit SCI data.



As shown in Figure 12, SCDAT functions as two separate registers. The transmit data register (TDR) provides the parallel interface from the internal data bus to the transmit shift register. The receive data register (RDR)




Figure 12. SCI Block Diagram

MC68HC05B4

provides the interface from the receive shift register to the internal data bus.

# Serial Communications Control Register 1 (SCCR1) \$OE

The SCCR1 provides control bits that determine word length, select the wake-up method, and control the options to output the transmitter clocks for synchronous transmissions.

7	6	5	4	3	2	1	0
R8	T8	_	М	WAKE	CPOL	СРНА	LBCL
RESET:							

#### R8 - Receive Data Bit 8

R8 bit provides storage location for the ninth bit in the receive data byte (if M = 1).

#### T8 — Transmit Data Bit 8

T8 bit provides storage location for the ninth bit in the transmit data byte (if M = 1).

# M — SCI Character Word Length

- 1 = one start bit, nine data bits, one stop bit
- 0 = one start bit, eight data bits, one stop bit

# WAKE - Wake-Up Select

Wake bit selects the receiver wake-up method.

- 1 = Address bit (most significant bit)
- 0 = Idle line condition

# CPOL — Clock Polarity

Selects the clock polarity sent to the SCLK pin.

- 1 = Steady state high outside the transmission window
- 0 = Steady state low outside the transmission window

The CPOL bit should not be changed with the transmitter active.

#### CPHA — Clock Phase

Selects the clock phase sent to the SCLK pin.

- 1 = SCLK line activated at the beginning of the data bit
- 0 = SCLK line activated in the middle of the data bit (see Figures 13 and 14)

The CPHA bit should not be changed with the transmitter active.

#### LBCL - Last Bit Clock

Selects whether the clock associated with the last data bit transmitted is output to the SCLK pin.

- 1 = Last data bit output
- 0 = Last data bit not output

The last data bit is the eighth or ninth bit, depending on whether an 8- or 9-bit format is used (see Table 5).

The LCBL bit should not be changed while the transmitter is enabled.

#### Bit 5 — Not used.

Can be either 1 or 0.

Table 5. SCI Clock on SCLK Pin

Data Format	M Bit	LBCL Bit	Number of Clocks on SCLK Pin
8 Bit	0	0	7
8 Bit	0	1	8
9 Bit	1	0	8
9 Bit	1	1	9





Figure 13. SCI Data Clock Timing Diagram (M=0)



\*LBCL Bit Controls Last Data Clock

Figure 14. SCI Data CLock Timing Diagram (M = 1)

The address bit is dependent on both the wake-bit and the M-bit level. Additionally, the receiver does not use the wake-up feature unless the RWU control bit in SCCR2 is set.

Wake	М	Receiver Wake-Up
0	Х	Detection of an idle line allows the next data byte received to cause the receive data reg- ister to fill and produce an RDRF flag.
1	0	Detection of a received one in the eighth data bit allows an RDRF flag and associated error flags.
1	1	Detection of a received one in the ninth data bit allows an RDRF flag and associated error flags.

# Serial Communications Control Register 2 (SCCR2) \$OF

The SCCR2 provides control of individual SCI functions such as interrupts, transmit/receive enabling, receiver wake-up, and break code.

7	6	5	4	3	2	1	0
TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK
RESET:	0	0	0	0	0	0	0

TIE — Transmit Interrupt Enable

1 = SCI interrupt enabled, provided TDRE is set

0 = TDRE interrupt disabled

TCIE — Transmit Complete Interrupt Enable

1 = SCI interrupt enabled, provided TC is set

0 = TC interrupt disabled

RIE - Receive Interrupt Enable

- 1 = SCI interrupt enabled, provided OR or RDRF is set
- 0 = RDRF and OR interrupts disabled

ILIE — Idle Line Interrupt Enable

- 1 = SCI interrupt enabled, provided IDLE is set
- 0 = Idle interrupt disabled

TE - Transmit Enable

- 1 = Transmit shift register output is applied to the TD0 line, and the corresponding clocks are applied to the SCLK pin. Depending upon the SCCR1 M bit, a preamble of 10 (M = 0) or 11 (M = 1) consecutive ones is transmitted.
- 0 = Transmitter disabled after last byte is loaded in the SCDAT and TDRE is set. After last byte is transmitted, TD0 line becomes a high-impedance line.

RE — Receive Enable

- 1 = Receiver shift register input is applied to the RDI line.
- 0 = Receiver disabled and RDRF, IDLE, OR, NF, and FE status bits are inhibited.

RWU — Receiver Wake-Up

- 1 = Places receiver in sleep mode and enables wakeup function
- 0=Wake-up function disabled after receiving data word with MSB set (if WAKE = 1) Wake-up function also disabled after receiving 10 (M = 0) or 11 (M = 1) consecutive ones (if WAKE = 0)

SBK - Send Break

- 1= Transmitter continually sends blocks of zeros (sets of 10 or 11) until cleared. Upon completion of break code, transmitter sends one high bit for recognition of valid start bit.
- 0 = Transmitter sends 10 (M = 0) or 11 (M = 1) zerosthen reverts to an idle state or continues sending

data. If transmitter is empty and idle, setting and clearing the SBK bit may queue up to two character times of break because the first break transfers immediately to the shift register, and the second is queued into the parallel transmit buffer.

# Serial Communications Status Register (SCSR) \$10

The SCSR provides inputs to the SCI interrupt logic circuits. Noise flag and framing error bits are also contained in the SCSR.

7	6	5	4	3	2	1	0 .
TDRE	TC	RDRF	IDLE	OR	NF	FE	
RESET:							
1	1	0	0	0	0	0	-

# TDRE — Transmit Data Register (TDR) Empty

- 1 = TDR contents transferred to the transmit data shift register
- 0 = TDR still contains data. TDRE is cleared by reading the SCSR, followed by a write to the TDR.

# TC — Transmit Complete

- 1 = Indicates end of data frame, preamble, or break condition has occurred if:
  - 1. TE = 1, TDRE = 1, and no pending data, preamble or break is to be transmitted; or
  - 2. TE = 0 and the data preamble or break (in the transmit shift register) has been transmitted.
- 0=TC bit cleared by reading the SCSR, followed by a write to the TDR

The TC bit is a status register that indicates one of the above conditions has occurred. It does not inhibit the transmitter in any way.

# RDRF — Receive Data Register (RDR) Full

- 1 = Receive data shift register contents transferred to the RDR
- 0 = Receive data shift register transfer did not occur. RDRF is cleared by reading the SCSR, followed by a read of the RDR

# IDLE - Idle Line Detect

- 1 = Indicates receiver has detected an idle line
- 0 = IDLE is cleared by reading the SCSR, followed by a read of the RDR. Once IDLE is cleared, IDLE cannot be set until RDI line becomes active and idle again.

#### OR - Overrun Error

- 1 = Indicates receive data shift register data is ready to be sent to a full RDR (RDRF=1). Data causing the overrun is lost, and RDR data is not disturbed.
- 0 = OR is cleared by reading the SCSR, followed by a read of the RDR.

#### NF — Noise Flag

- 1 = Indicates noise is present on the receive bits, including the start and stop bits. NF is not set until RDRF = 1.
- 0=NF is cleared by reading the SCSR, followed by a read of the RDR.

### FE - Framing Error

1=Indicates stop bit not detected in received data character. FE is set the same time RDRF is set. If received byte causes both framing and overrun

- errors, processor will only recognize the overrun error. Further data transfer into the RDR is inhibited until FE is cleared.
- 0=FE is cleared by reading the SCSR, followed by a read of the RDR.

#### Bit 0 - Not used

Can read either one or zero

#### **Baud Rate Register \$0D**

The baud rate register selects the SCI transmitter and receiver baud rate. The SCP0 and SCP1 prescaler bits are used in conjunction with the SCR2–SCR0 bits to generate the receiver baud rate and in conjunction with the SCT2–SCT0 baud rate bits to generate the transmitter baud rate.

Tables 6 and 7 tabulate the divide chain used to obtain the baud rate clock (transmit or receive clock). The actual divider chain is controlled by the combined SCP1–SCP0 and SCR2–SCR0 or SCT2–SCR0 bits in the baud rate register. The divided frequencies shown in Table 6 represent the final baud rate that results from prescaler clock division only (SCR or SCT bits all zero). Table 7 lists the prescaler output frequency divided by the action of the SCR or SCT bits.

For example, assume that a 9600-Hz baud rate is desired from a 2.4576-MHz system clock crytal. The prescaler bits could be set for either a divide-by-one or divide-by-four. If a divide-by-four prescaler is used, then the SCR and SCT bits must be set for divide-by-two. The same result, using the same crystal frequency, can be obtained with a prescaler divide-by-one and SCR and SCT bit divide-by-eight.

7	6	5	4	3	2	1	0
SCP1	SCPO	SCT2	SCT1	SCTO	SCR2	SCR1	SCR0
RESET:	0	U	U	U	U	U	U

# SCP1-SCP0 - SCI Prescaler Bit 1 and 0

These two prescaler bits are used to increase the range of standard baud rates controlled by the SCT2-SCT0 and SCR2-SCR0 bits. Prescaler internal processor clock division versus bit levels are shown in Table 6.

- SCT2-SCT0 SCI Transmit Baud Rate Selection Bits
  These three bits, taken in conjunction with bits
  SCP1-SCP0, are used to select the SCI transmit baud
  rate. Baud rates versus bit levels are listed in Table
  7
- SCR2-SCR0 SCI Recieve Baud Rate Selection Bits These three bits, taken in conjunction with bits SCP1-SCP0, are used to select the SCI receive baud rate. Baud rates versus bit levels are listed in Table 7.

# Load Program in RAM and Execute

This function is entered if the following conditions are met when reset is released:

IRQ is at V<sub>DD</sub> + 4 V for at least two machine cycles after reset

#### MC68HC05B4

Table 6. Prescaler Highest Baud Rate Frequency Output

SCP Bit		Clock*	Crystal Frequency MHz							
1	0	Divided By	4.194304	4.0	4.0 2.4576		1.8432			
0	0	1	131.072 kHz	125.000 kHz	76.80 kHz	62.50 kHz	57.60 kHz			
0	1	3	43.691 kHz	41.666 kHz	25.60 kHz	20.833 kHz	19.20 kHz			
1	0	4	32.768 kHz	31.250 kHz	19.20 kHz	15.625 kHz	14.40 kHz			
1	1	13	10.082 kHz	9600 Hz	5.907 kHz	4800 Hz	4430 Hz			

<sup>\*</sup>Refers to the internal processor clock.

NOTE: The divided frequencies shown in Table 6 represent baud rates which are the highest transmit baud rate (Tx) that can be obtained by a specific crystal frequency and only using the prescaler division. Lower baud rates may be obtained by providing a further division using the SCI rate select bits as shown below for some representative prescaler outputs

Table 7. Transmit Baud Rate Output for a Given Prescaler Output

SCR/T Bits		ts	Divided	Representative Highest Prescaler Baud Rate Output							
2	1	0	Ву	131.072 kHz	32.768 kHz	76.80 kHz	19.20 kHz	9600 Hz			
0	0	0	1	131.072 kHz	32.768 kHz	76.80 kHz	19.20 kHz	9600 Hz			
0	0	1 1	2	65.536 kHz	16.384 kHz	38.40 kHz	9600 Hz	4800 Hz			
0	1	0	4	32.768 kHz	8.192 kHz	19.20 kHz	4800 Hz	2400 Hz			
0	1	1	8	16.384 kHz	4.096 kHz	9600 Hz	2400 Hz	1200 Hz			
1	0	0	16	8.192 kHz	2.048 kHz	4800 Hz	1200 Hz	600 Hz			
1	0	1	32	4.096 kHz	1.024 kHz	2400 Hz	600 Hz	300 Hz			
1	1	0	64	2.048 kHz	512 Hz	1200 Hz	300 Hz	150 Hz			
1	1	1	128	1.024 kHz	256 Hz	600 Hz	150 Hz	75 Hz			

NOTE: Table 7 illustrates how the SCI select bits can be used to provide lower transmitter or receiver baud rates by further dividing the prescaler output frequency. The five examples are only representative samples. In all cases, the baud rates shown are transmit baud rates (transmit clock), and the receive clock is 16 times higher in frequency than the actual baud rate.

TCAP1 is at V<sub>DD</sub> for at least two machine cycles after reset

PD3 is at V<sub>DD</sub> for at least 30 machine cycles after reset PD4 is at V<sub>SS</sub> for at least 30 machine cycles after reset User programs are loaded into RAM using the SCI port and then executed. Data is loaded sequentially, starting at RAM location \$50, until the last byte is loaded. Program control is then transferred to the RAM progam starting at location \$51. The first byte loaded is the count of the number of bytes in the program plus the count byte. The program starts at the second byte in the RAM. During firmware initialization, the SCI is configured for the NRZ format (idle line, eight data bits, and stop bit). The baud rate is 9600 with a 4-MHz crystal. Figure 15 shows a schematic for the load program in RAM and execute function.

Immediate execution can be avoided by setting the byte count to a value greater than the length of data loaded, which causes the firmware to wait for additional data after loading is complete. Resetting the MCU then allows entering any routine without disturbing the RAM data that was loaded.

# Jump to Any Address

This function is entered if the following conditions are met when reset is released:

 $\overline{\mbox{IRQ}}$  is at  $\mbox{V}_{\mbox{DD}} + 4$  V for at least two machine cycles after reset

TCAP1 is at VDD for at least two machine cycles after


PD3 is at V<sub>DD</sub> for at least 30 machine cycles after reset PD4 is at V<sub>DD</sub> for at least 30 machine cycles after reset

To execute the jump to any address function, port A data input should be \$CC, and port B and C should be the MSB and LSB, respectively, of the address desired for the jump. Figure 16 shows a schematic for the jump function.

# **PULSE-LENGTH D/A CONVERTERS**


The pulse-length D/A converter (PLM) works in conjunction with the timer to execute two 8-bit conversions with a choice of two repetition rates. The outputs are pulse-length modulated signals whose duty-cycle ratio may be modified. These signals can be used directly as PLMS, or the filtered average values can be used as general-purpose analog outputs.

Registers PLMA and PLMB contain the pulse-length values for the two PLMs. A value of \$00 results in a continuously low output from the D/A. A value of \$80 results in a 50-percent duty-cycle output, and a value of \$FF gives an output that is a logic 1 for 255/256 of the cycle. When the MCU writes to the PLMA or PLMB register, the D/A picks up the new value at the end of a complete conversion cycle so that a monotonic change in the dc component of the output results. This monotonic change avoids overshoots or vicious starts (a vicious start is an output that gives totally erroneous output during the first



NOTE: Pin numbers are valid for 52-pin PLCC package only.

Figure 15. Load Program in RAM and Execute Diagram



NOTE: Pin numbers are valid for 52-Pin PLCC Package only.

Figure 16. Jump to Any Address Diagram

3

cycle following an update of the registers). WAIT mode does not affect the output waveform of the D/A converters

# NOTE

Since the PLM system uses the timer counter, PLM results will be affected while resetting the timer counter.

Figure 17 shows a block diagram of the PLM system.

#### PLMA (0A)

7	6	5	4	3	2	1	0
PLMA7	PLMA6	PLMA5	PLMA4	PLMA3	PLMA2	PLMA1	PLMA0
RESET:	0	0	0	0	0	0	0

#### PLMB (0B)

	,						
7	6	5	4	3	2	1	0
PLMB7	PLMB6	PLMB5	PLMB4	PLMB3	PLMB2	PLMB1	PLMB0
RESET:							
0	0	0	0	0	0	0	0 -

# Miscellaneous (0C)

7	6	5	4	. 3	2	1	0
		_		SFA	SFB	_	_
RESET:		_		0	0		

SFA — Slow/Fast Control for PLMA Clock

- 1 = Slow speed of PLMA used (4096 times the timer clock period)
- 0 = Fast speed of PLMA used (256 times the timer clock period)

SFB — Slow/Fast Control for PLMB Clock

- 1 = Slow speed of PLMB used (4096 times the timer clock period)
- 0=Fast speed of PLMB used (256 times the timer clock period)

#### NOTE

The highest speed of the PLM system corresponds to the frequency of the TOF bit being set, multiplied by 256. The slowest speed of the PLM system corresponds to the frequency of the TOF bit being set, multipled by 16.




Figure 17. PLM Block Diagram

# MC68HC05B4

The SFA and SFB bits are not double buffered; therefore, these bits must be selected before writing to either PLM register to avoid temporary wrong values from the PLM outputs. Figure 18 shows some examples of the PLM output waveforms.

#### A/D CONVERTER

The A/D converter system consists of an 8-bit successive approximation converter and a 16-channel multiplexer. Eight of the channels are available for output, and the other eight channels are dedicated to internal test functions. There is one 8-bit result data register (address \$08) and one 8-bit status/control register (address \$09).

#### NOTE

In the 48-pin dual-in-line package, the fixed input port (D) of the MC68HC05B4 is reduced to six pins (PD5–PD0, AN5–AN0). This change has not effect on either programming or operating of port D or the A/D converter.

The reference supply for the converter uses dedicated input pins instead of the power supply lines, because drops caused by loading in the power supply lines would degrade the accuracy of the A/D conversion. An internal RC oscillator is available if the bus speed is low enough to degrade the A/D accuracy. An ADON bit allows the A/D to be switched off to reduce power consumption, which is particularly useful in the WAIT mode.

For ratiometric conversions, the source of each analog input should use VRH as the supply voltage and be referenced to VRL. An input voltage greater than or equal to VRH converts as \$FF (full scale) with no overflow indication. An input voltage equal to VRL converts as \$00. The conversion is monotonic with no missing codes.

#### A/D STATUS/CONTROL REGISTER (\$09)

	7	6	5	4	3	2	1	0
ſ	COCO	ADRC	ADON	0	СНЗ	CH2	CH1	СНО
F	RESET:	n	η	n	Ω	n	n	n

COCO — Conversion Complete

1 = Conversion is complete; a new result can be read from the result data register (\$08).

0 = No conversion since last reset

ADRC - A/D RC Oscillator Control

1 = A/D uses RC clock

0 = A/D uses CPU clock

When the RC oscillator is turned on, it requires a time t<sub>adrc</sub> to stabilize, and results can be inaccurate during this time.

ADON - A/D On

1 = A/D enabled

0 = A/D disabled

When the A/D is turned on, it requires a time tADON for the current sources to stabilize, and results can be inaccurate during this time.

CH3-CH0 — Channel 3 through Channel 0

These bits select the  $A/\bar{D}$  channel assignment (see Table 8).

#### NOTE

Using one or more pins of PD7/AN7-PD0/AN0 as analog inputs does not affect the ability to use port D inputs as digital inputs. However, using port D for digital inputs during an analog conversion sequence may inject noise on the analog inputs and reduce the accuracy of the A/D result.

Performing a digital read of port D with levels other than VDD or VSS on the inputs causes greater than normal power dissipation during the read and may give erroneous results.

#### INSTRUCTION SET

The MCU instruction set can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type.

This MCU uses all the instructions available in the M146805 CMOS Family plus one more: the unsigned




Figure 18. PLM Output Waveform Examples

T = 64 CPU Clocks Slow Mode

Table 8. A/D Channel Assignments

СНЗ	CH2	CH1	СНО	Channel Selected
0	0	0	0	AN0, Port D Bit 0
0	0	0	1	AN1, Port D Bit 1
0	0	1	0	AN2, Port D Bit 2
0	0	1	1	AN3, Port D Bit 3
0	1	0	0	AN4, Port D Bit 4
0	1	0	1	AN5, Port D Bit 5
0	1 .	1	0	AN6, Port D Bit 6
0	1	1	1	AN7, Port D Bit 7
1	0	0	0	V <sub>RH</sub> Pin (High)
. 1	0	0	1	((V <sub>RH</sub> ) + (V <sub>RL</sub> ))/2
. 1	0	1	0	V <sub>RI</sub> Pin (Low)
1	0	1	1	V <sub>RL</sub> Pin (Low)
1	1	0	0	V <sub>RL</sub> Pin (Low)
1	1	0	1	V <sub>RL</sub> Pin (Low)
1	1 .	1	0	V <sub>RL</sub> Pin (Low)
1	1	1	1	V <sub>RL</sub> Pin (Low)

multiply (MUL) instruction. This instruction allows unsigned multiplication of the contents of the accumulator (A) and the index register (X). The high-order product is then stored in the index register, and the low-order product is stored in the accumulator. A detailed definition of the MUL instruction is shown below.

Operation	X:A <b>≬</b> X×A				
Description	Multiplies the eight bits in the index register by the eight bits in the accumulator to obtain a 16-bit unsigned number in the concatenated accumulator and index register				
Condition Codes	H: Cleared I: Not affected N: Not affected Z: Not affected C: Cleared				
Source Form(s)	MUL				
Addressing Mode	Cycles Bytes Opcode				
Inherent	11	1	\$42		

#### REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to the following instruction list.

Function	Mnemonic
Load A from Memory	LDA
Load X from Memory	LDX
Store A in Memory	STA
Store X in Memory	STX
Add Memory to A	ADD
Add Memory and Carry to A	ADC

Function	Mnemonic
Subtract Memory	SUB
Subtract Memory from A with Borrow	SBC
AND Memory to A	AND
OR Memory with A	ORA
Exclusive OR Memory with A	EOR
Arithmetic Compare A with Memory	CMP
Arithmetic Compare X with Memory	CPX
Bit Test Memory with A (Logical Compare)	BIT
Jump Unconditional	JMP
Jump to Subroutine	JSR

#### BRANCH INSTRUCTIONS

This set of instructions branches if a particular condition is met; otherwise, no operation is performed. Branch instructions are two-byte instructions. Refer to the following list for branch instructions.

Function	Mnemonic
Branch Always	BRA
Branch Never	BRN
Branch if Higher	ВНІ
Branch if Lower or Same	BLS
Branch if Carry Clear	BCC
Branch if Higher or Same	BHS
Branch if Carry Set	BCS
Branch if Lower	BLO
Branch if Not Equal	BNE
Branch if Equal	BEQ
Branch if Half Carry Clear	внсс
Branch if Half Carry Set	BHCS
Branch if Plus	BPL
Branch if Minus	ВМІ
Branch if Interrupt Mask Bit is Clear	вмс
Branch if Interrupt Mask Bit is Set	BMS
Branch if Interrupt Line is Low	BIL
Branch if Interrupt Line is High	BIH
Branch to Subroutine	BSR

# **BIT MANIPULATION INSTRUCTIONS**

The MCU is capable of setting or clearing any writable bit which resides in the first 256 bytes of the memory space where all port registers, port DDRs, timer, timer control, ROM, and on-chip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear and bit test, and branch functions are all implemented with a single instruction. For test and branch instructions,

the value of the bit tested is also placed in the carry bit of the condition code register. Refer to the following list for bit manipulation instructions.

Function	Mnemonic
Branch if Bit n is Set	BRSET n (n 0 7)
Branch if Bit n is Clear	BRCLR n (n 07)
Set Bit n	BSET n (n 0 7)
Clear Bit n	BCLR n (n 0 7)

#### READ-MODIFY-WRITE INSTRUCTIONS

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read-modify-write sequence since it does not modify the value. Refer to the following list of instructions.

Function	Mnemonic
Increment	INC
Decrement	DEC
Clear	CLR
Complement	сом
Negate (Twos Complement)	NEG
Rotate Left Thru Carry	ROL
Rotate Right Thru Carry	ROR
Logical Shift Left	LSL
Logical Shift Right	LSR
Arithmetic Shift Right	ASR
Test for Negative or Zero	TST
Multiply	MUL

# CONTROL INSTRUCTIONS

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to the following list for control instructions.

Function	Mnemonic
Transfer A to X	TAX
Transfer X to A	TXA
Set Carry Bit	SEC
Clear Carry Bit	CLC
Set Interrupt Mask Bit	SEI
Clear Interrupt Mask Bit	CLI
Software Interrupt	SWI
Return from Subroutine	RTS
Return from Interrupt	RTI
Reset Stack Pointer	RSP

Function	Mnemonic				
No-Operation	NOP				
Stop	STOP				
Wait	WAIT				

#### OPCODE MAP SUMMARY

Table 9 is an opcode map for the instructions used on the MCU.

#### ADDRESSING MODES

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code for all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single byte instructions; the longest instructions (three bytes) permit accessing tables throughout memory. Short and long absolute addressing is also included. One- or two-byte direct addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory.

The term "effective address" (EA) is used in describing the various addressing modes. Effective address is defined as the address from which the argument for an instruction is fetched or stored.

#### IMMEDIATE

In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants that do not change during program execution (e.g., a constant used to initialize a loop counter).

#### DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two-byte instruction.

#### **EXTENDED**

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode byte. Instructions with extended addressing mode are capable of referencing arguments anywhere in memory with a single three-byte instruction. When using the Motorola assembler, the user need not specify whether an instruction uses direct or extended addressing. The assembler automatically selects the shortest form of the instruction.

#### RELATIVE

The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte (the offset) following the opcode is added




Table 9. Opcode Map

г	Bit Manipulation Branch Read-Modify-Write							Control Register/Memory								7	
+	BTB	BSC	REL	DIR	INH	INH	IX1	IX	INH	INH	IMM	DIR	EXT	IX2	IX1	IX	-
LOW HI	0	1 0001	2 0010	3 0011	4 0100	5 0101	6 0110	7 0111	8	9	A 1010	B 1011	C 1100	D 1101	E 1110	F 1111	HI LOW
0 0000	BRSET0 5 3 BTB	BSET0 5 2 BSC 2	BRA REL	NEG 5	NEGA 1 INH	NEGX 1 INH	NEG EXT	NEG 1	RTI 1 INH		SUB 1MM	SUB 3 2 DIR	SUB EXT	SUB 1X2	SUB 1X1	SUB	3 0 x 0000
1 0001	BRCLR0 5 3 BTB	BCLR0 5	BRN REL						RTS 6		CMP 2 IMM	CMP DIR	CMP EXT	CMP 5	CMP 1X1	CMP	2 1 x 0001
2 0010	BRSET1 3 BTB	BSET1 2 BSC	BHI REL		MUL 1 INH						SBC IMM	SBC 3	SBC EXT	SBC 5	SBC 4	SBC	3 2 0010
3 0011	BRCLR1 3 BTB	BCLR1 5 2 BSC 2	BLS REL	COM DIR	COMA 1 INH	COMX 1 INH	COM EXT	COM 1	SWI INH		CPX 1MM	CPX 3	CPX EXT	CPX 1X2	CPX 4 2 IX1	CPX	3 x 0011
4 0100	BRSET2 3 BTB	BSET2 5	BCC REL	LSR DIR	LSRA 1 INH	LSRX INH	LSR 1X1	LSR 1 IX			AND 2 2 IMM	AND 3 2 DIR	AND .	AND 5	AND 1X1	AND	3 4 × 0100
5 0101	BRCLR2 3 BTB	BCLR2 2 BSC 2	BCS REL								BIT 2 2 IMM	BIT 3 2 DIR	BIT 4 3 EXT	BIT 5	BIT 2 IX1	BIT	3 5 x 0101
6 0110	BRSET3 3 BTB	BSET3 2 BSC 2	BNE REL	ROR DIR	RORA 1 INH	RORX 3	ROR IX1	ROR 1 IX			LDA 2	LDA 3 2 DIR	LDA EXT	LDA 5	LDA 2 1X1	LDA	3 6 x 0110
7	BRCLR3 3 BTB	BCLR3 2 BSC 2	BEQ REL	ASR DIR	ASRA INH	ASRX INH	ASR 1X1	ASR IX		TAX INH		STA DIR	STA EXT	STA 1X2	STA 1X1	STA	4 7 x 0111
8	BRSET4	BSET4 2 BSC 2	BHCC REL 2	LSL 5	LSLA 1 INH	LSLX INH	LSL 1X1	LSL 1X		CLC 2	EOR 2	EOR 3	EOR EXT	EOR 5	EOR 4	EOR	3 8 x 1000
9	BRCLR4 BTB	BCLR4 2 BSC 2	BHCS REL	ROL 5	ROLA 1 INH	ROLX 3	ROL 1X1	ROL 1		SEC INH	ADC 1MM	ADC 3	ADC EXT	ADC 5	ADC 1X1	ADC	3 9 x 1001
A 1010	BRSET5	BSET5 2 BSC 2	BPL REL	DEC 5	DECA 1 INH	DECX 3	DEC 1X1	DEC 5		CLI 1 INH	ORA IMM	ORA 3	ORA 3 EXT	ORA 1X2	ORA IX1	ORA	3 A 1010
B 1011	BRCLR5	BCLR5 BSC 2	BMI REL							SEI INH	ADD 2 2 IMM	ADD 3	ADD EXT	ADD 5	ADD X1	ADD	3 B x 1011
C 1100	BRSET6	BSET6 BSC 2	BMC REL	INC 5	INCA ! INH	INCX 3	INC 1X1	INC 5		RSP 1 INH		JMP DIR	JMP 3 EXT	JMP 3 1X2	JMP 3	JMP	2 C x 1100
D 1101	BRCLR6 BTB	BCLR6 2 BSC 2	BMS REL 2	TST DIR	TSTA INH	TSTX 3	TST 1X1	TST IX		NOP 1 INH	BSR 8EL	JSR DIR	JSR 3 EXT	JSR 3 IX2	JSR EXT	JSR	5 D x 1101
E 1110	BRSET7	BSET7 2 BSC 2	BIL REL						STOP INH		LDX 2	LDX DIR	LDX EXT	LDX 1X2	LDX 2 IX1	LDX	3 E x 1110
F 1111	BRCLR7	BCLR7	BIH REL	CLR DIR	CLRA 1 INH	CLRX INH	CLR 1X1	CLR 1 IX	WAIT INH:	TXA INH		STX DIR	STX EXT	STX 8	STX 5	STX	4 F x 1111

#### **Abbreviations for Address Modes**

INH Inherent REL Relative BSC Bit Set Clear Α Accumulator Index Register Bit Test and Branch Х втв IMM Immediate IX Indexed (No Offset) Indexed, 1 Byte (8-Bit) Offset DIR IX1 Direct EXT Indexed, 2 Byte (16-Bit) Offset Extended IX2



**LEGEND** 

MC68HC05B4

to the PC if, and only if, the branch conditions are true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from -126 to +129 from the opcode address. The programmer need not calculate the offset when using the Motorola assembler, since it calculates the proper offset and checks to see that it is within the span of the branch.

#### INDEXED, NO OFFSET

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. This addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location.

# INDEXED, 8-BIT OFFSET

In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the opcode. The addressing mode is useful for selecting the Kth element in an n element table. With this two-byte instruction, K would typically be in X with the address of the beginning of the table in the instruction. As such, tables may begin anywhere within the first 256 addressable locations and could extend as far as location 510 (\$1FE is the last location at which the instruction may begin).

# INDEXED, 16-BIT OFFSET

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This address mode can be used in a manner similar to indexed, 8-bit offset except that this three-byte

instruction allows tables to be anywhere in memory. As with direct and extended addressing, the Motorola assembler determines the shortest form of indexed addressing.

#### BIT SET/CLEAR

In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode, and the byte following the opcode specifies the direct addressing of the byte in which the specified bit is to be set or cleared. Any read/write bit in the first 256 locations of memory, including i/O, can be selectively set or cleared with a single two-byte instruction.

#### BIT TEST AND BRANCH

The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit that is to be tested and its condition (set or clear), is included in the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte. The signed relative 8-bit offset in the third byte is added to the PC if the specified bit is set or cleared in the specified memory location. This single three-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branching is from -125 to +130 from the opcode address. The state of the tested bit is also transferred to the carry bit of the condition code register.

#### INHERENT

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator as well as the control instruction with no other arguments are included in this mode. These instructions are one byte long.

# **ELECTRICAL SPECIFICATIONS**

#### MAXIMUM RATINGS (Voltages referenced to VSS)

Rating	Symbol	Value	Unit	
Supply Voltage	V <sub>DD</sub>	-0.5 to +7.0	V	
Input Voltage	V <sub>in</sub>	$V_{SS} = 0.5 \text{ to}$ $V_{DD} + 0.5$	V	
Self-Check Mode (IRQ Pin Only)	V <sub>in</sub>	$V_{SS} = 0.5 \text{ to} $ 2 × $V_{DD} + 0.5$	V	
Current Drain Per Pin Excluding VDD and VSS	l	25	mA	
Operating Temperature Range MC68HC05B4P, FN (Standard) MC68HC05B4CP, CFN (Extended) MC68HC05B4MP, MFN (Automotive)	ТА	T <sub>L</sub> to T <sub>H</sub> 0 to +70 -40 to +85 -40 to +125	°C	
Storage Temperature Range	T <sub>stg</sub>	- 65 to + 150	°C	

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. For proper operation, it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \approx (V_{in} \text{ or } V_{out}) \approx V_{DD}$ . Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ).

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance	θJA	40	°C/W
Plastic Leaded Chip Carrier (PLCC)		50	

#### POWER CONSIDERATIONS

The average chip-junction temperature,  $T_J$ , in  $^{\circ}C$  can be obtained from:

 $T_J = T_A + (P_D \cdot \theta_{JA})$ (1)

where:

 $T_A$ = Ambient Temperature, °C

 $\theta$ JA Package Thermal Resistance, Junction-to-Ambient, °C/W

PD

P<sub>INT</sub> P<sub>I/O</sub>

= P<sub>INT</sub> + P<sub>I/O</sub> = I<sub>CC</sub> × V<sub>CC</sub>, Watts — Chip Internal Power = Power Dissipation on Input and Output Pins — User Determined

For most applications  $P_{I/O} < P_{INT}$  and can be neglected. The following is an approximate relationship between

P<sub>D</sub> and T<sub>J</sub> (if P<sub>I/O</sub> is neglected): P<sub>D</sub> =  $K \div (T_J + 273^{\circ}C)$ Solving equations (1) and (2) for K gives:  $K = P_D \cdot (T_A + 273^{\circ}C) + \theta_J A \cdot P_D^2$ (3)

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring PD (at equilibrium) for a known TA. Using this value of K, the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of  $T_A$ .

#### $V_{DD} = 4.5 \text{ V}$

Pins	R1	R2	С
PA7-PA0, PB7-PB0, PC7-PC0, TCMP1 TCMP2	3.26 kΩ	2.38 kΩ	50 pF
TDO, SCLK, PLMA, PLMB	1.9 kΩ	2.26 kΩ	200 pF

#### $V_{DD} = 3.0 \text{ V}$

Pins	R1	R2	С
PA7-PA0, PB7-PB0, PC7-PC0, TCMP1, TCMP2	10.91 kΩ	6.32 kΩ	50 pF
TDO, SCLK, PLMA, PLMB	6 kΩ	6 kΩ	200 pF




Figure 19. Equivalent Test Load

#### MC68HC05B4

#### $\textbf{DC ELECTRICAL CHARACTERISTICS} \ (V_{DD} = 5.0 \ \text{Vdc} \pm 10\%, \ V_{SS} = 0 \ \text{Vdc}, \ T_A - T_L \ \text{to} \ T_H \text{, unless otherwise noted})$

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage, I <sub>Load</sub> 10.0 μA	V <sub>OL</sub> V <sub>OH</sub>	— V <sub>DD</sub> – 0.1	_	0.1 —	٧
Output High Voltage (I <sub>LOad</sub> 0.8 mA) PA7-PA0, PB7-PB0, PC7-PC0, TCMP1, TCMP2 (I <sub>LOad</sub> 1.6 mA) TDO, SCLK, PLMA, PLMB	Voн	V <sub>DD</sub> 0.8 V <sub>DD</sub> 0.8	V <sub>DD</sub> - 0.4 V <sub>DD</sub> - 0.4	_ _	V
Output Low Voltage (I <sub>Load</sub> – 1.6 mA) PA7–PA0, PB7–PB0, PC7–PC0, TCMP1, TCMP2, PLMA, PLMB, TDO, SCLK RESET	VOL	_	0.1	0.4	V
Input High Voltage PA7-PA0, PB7-PB0, PC7-PC0, PD7-PD0, TCAP1, TCAP2, IRQ, RESET, OSC1, RDI	VIH	0.7×V <sub>DD</sub>	_	V <sub>DD</sub>	V
Input Low Voltage PA7-PA0, PB7-PB0, PC7-PC0, PD7-PD0, TCAP1, TCAP2, IRQ, RESET, OSC1, RDI	VIL	V <sub>SS</sub>	_	0.2×V <sub>DD</sub>	· V
Supply Current (see Notes) RUN (SM $\approx$ 0) RUN (SM $\approx$ 1, $t_{CYC}$ = 8 $\mu$ s) WAIT (SM $\approx$ 0) WAIT (SM $\approx$ 0) WAIT (SM $\approx$ 1, $t_{CYC}$ 8 $\mu$ s) STOP 0 to 70 (Standard)	IDD	— — —	3.5 0.5 1 0.35	9 2 4 1	mA mA mA
- 40 to 85 (Extended) - 40 to 125 (Automotive)		_		20	μΑ μΑ
I/O Ports Hi-Z Leakage Current PA7-PA0, PB7-PB0, PC7-PC0, TDO, RESET, SCLK	IIL	_	± 0.2	± 1	μА
Input Current IRO, TCAP1, TCAP2, OSC1, RDI PD7/AN7-PD0/AN0 (A/D off) PD7/AN7-PD0/AN0 (A/D on)	lin		± 0.2 ± 0.2 ± 10	± 1 ± 1 TBD	μΑ
Capacitance Ports (as Input or Output), RESET TDO, SCLK IRO, TCAP1, TCAP2, OSC1, RDI PD7:/AN7-PD0/AN0 (A/D off) PD7/AN7-PD0/AN0 (A/D on)	C <sub>out</sub> C <sub>out</sub> C <sub>in</sub> C <sub>in</sub> C <sub>in</sub>	_ _ _ _		12 12 8 TBD TBD	pF

#### NOTES:

- 1. All values shown reflect average measurements.
- 2. Typical values at midpoint of voltage range, 25°C only.
- 3. Wait IDD: Only timer system active (TE = RE = 0). If SCI active (TE = RE = 1) add 10% current draw.
- Run (Operating) IDD, Wait IDD: Measured using external square wave clock source (f<sub>OSC</sub> = 4.0 MHz), all inputs 0.2 V from rail; no dc loads, less than 50 pF on all outputs, C<sub>L</sub> = 20 pF on OSC2.
   Wait, Stop IDD: All ports configured as inputs, V<sub>IL</sub> = 0.2 V, V<sub>IH</sub> = V<sub>DD</sub> 0.2 V.
- 6. Wait IDD is affected linearly by the OSC2 capacitance.

TBD = To be decided.

### $\textbf{DC ELECTRICAL CHARACTERISTICS} \ (V_{DD} = 3.3 \ Vdc \pm 10\%, \ V_{SS} = 0 \ Vdc, \ T_{A} = T_{L} \ to \ T_{H}, \ unless \ otherwise \ noted)$

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage, I <sub>Load</sub> ≤10.0 μA	V <sub>OL</sub> V <sub>OH</sub>	— V <sub>DD</sub> – 0.1	_	0.1 —	V
Output High Voltage (I <sub>Load</sub> = 0.2 mA) PA7-PA0, PB7-PB0, PC7-PC0, TCMP1, TCMP2 (I <sub>Load</sub> = 0.4 mA) TDO, SCLK, PLMA, PLMB	Voн	V <sub>DD</sub> - 0.3 V <sub>DD</sub> - 0.3	V <sub>DD</sub> - 0.1 V <sub>DD</sub> - 0.1	<u>-</u>	V
Output Low Voltage (I <sub>Load</sub> = 0.4 mA) PA7-PA0, PB7-PB0, PC7-PC7, TCMP1, TCMP2, PLMA, PLMB, TDO, SCLK RESET	V <sub>OL</sub>		0.1 0.2	0.3	V
Input High Voltage PA7-PA0, PB7-PB0, PC7-PC0, PD7-PD0, TCAP1, TCAP2, IRQ, RESET, OSC1, RDI	VIH	0.7×V <sub>DD</sub>	_	V <sub>DD</sub>	V
Input Low Voltage PA <u>7-PA0</u> , PB7-PB0, PC7-PC0, PD7-PD0, TCAP1, TCAP2, IRQ, RESET, OSC1, RDI	VIL	VSS	_	0.2×V <sub>DD</sub>	V
Supply Current (see Notes) RUN (SM = 0) RUN (SM = 1, $t_{CYC} = 8 \mu s$ ) WAIT (SM = 0) WAIT (SM = 1, $t_{CYC} = 8 \mu s$ ) STOP  0 to 70 (Standard)  - 40 to 85 (Extended)  - 40 to 125 (Automotive)	IDD		1.2 0.2 0.4 0.15 1 —	5 1 2 0.5 10 10 30	mA mA mA μA μA
I/O Ports Hi-Z Leakage Current PA7-PA0, PB7-PB0, PC7-PC0, TD0, RESET, SCLK	IIL	_	± 0.2	±1	μΑ
Input Current IRQ, TCAP1, TCAP2, OSC1, RDI PD7/AN7-PD0/AN0 (A/D off) PD7/AN7-PD0/AN0 (A/D on)	lin		± 0.2 ± 0.2 ± 10	± 1 ± 1 TBD	μΑ
Capacitance Ports (as Input or Output), RESET, TDO TDO, SCLK IRQ, TCAP1, TCAP2, OSC1, RDI PD7/AN7-PD0/AN0 (A/D off) PD7/AN7-PD0/AN0 (A/D on)	C <sub>out</sub> C <sub>out</sub> C <sub>in</sub> C <sub>in</sub> C <sub>in</sub>	_ _ _ _	   12 22	12 12 8 TBD TBD	pF

#### NOTES:

- 1. All values shown reflect average measurements.
- Typical values at midpoint of voltage range, 25°C only.
   Wait I<sub>DD</sub>: Only timer system active (TE = RE = 0). If SCI active (TE = RE = 1) add 10% current draw.
- Wait IDD: Only little system active (IE=RE=0). If Sci active (IE=RE=1) and 10% current draw.
   Run (Operating) IDD, Wait IDD: Measured using external square wave clock source (f<sub>OSC</sub>=4.0 MHz), all inputs 0.2 V from rail; no do loads, less than 50 pF on all outputs, C<sub>L</sub>=20 pF on OSC2.
   Wait, Stop IDD: All ports configured as inputs, V<sub>IL</sub>=0.2 V, V<sub>IH</sub>=V<sub>DD</sub>-0.2 V.
   Wait IDD is affected linearly by the OSC2 capacitance.

TBD = To be decided.

#### MC68HC05B4

#### A/D CONVERTER CHARACTERISTICS ( $V_{DD} = 5.0 \text{ Vdc} \pm 10\%$ , $V_{SS} = 0 \text{ Vdc}$ )

Characteristic	Parameter	Min	Max	Unit
Resolution	Number of bits resolved by the A/D	8		Bit
Non-Linearity	Maximum deviation from the best straight line through the A/D transfer characteristics (VRH = VDD and VRL = 0 V)	_	± 1/2	LSB
Quantization Error	Uncertainty due to converter resolution	_	± 1/2	LSB
Absolute Accuracy	Difference between the actual input voltage and the full-scale equivalent of the binary code output code for all errors		±1	LSB
Conversion Range	Analog input voltage range	V <sub>RL</sub>	V <sub>RH</sub>	V
VRH	Maximum analog reference voltage	V <sub>RL</sub>	V <sub>DD</sub> + 0.1	V
V <sub>RL</sub>	Minimum analog reference voltage	V <sub>SS</sub> - 0.1	V <sub>RH</sub>	V
Conversion Time	Total time to perform a single analog-to-digital conversion a. External Clock (XTAL, EXTAL) b. Internal RC oscillator		32 32	t <sub>cyc</sub> μs
Monotonicity	Conversion result never decreases with an increase in input voltage and has no missing codes		Guaranteed	
Zero-Input Reading	Conversion result when V <sub>in</sub> = V <sub>RL</sub>	00	_	Hex
Full-Scale Reading	Conversion result when V <sub>in</sub> = V <sub>RH</sub>		FF	Hex
Sample Acquisition Time (see Note 1)	Analog input acquisition sampling a. External Clock (XTAL, EXTAL) b. Internal RC oscillator	_	12 12	t <sub>cyc</sub> μs
Sample/Hold Capacitance	Input capacitance on PD7/AN7-PD0/AN0	_	12	pF
Input Leakage (see Note 2)	Input leakage on A/D pins PD7/AN7-PD0/AN0, V <sub>RL</sub> , V <sub>RH</sub>	_	1 1	μА

#### NOTES:

- 1. Source impedances greater than 10K ohm will adversely affect internal RC charging time during input sampling.
- 2. The external system error caused by input leakage current is approximately equal to the product of R source and input current.

### **CONTROL TIMING** (VDD=5.0 Vdc $\pm$ 10%, VSS=0 Vdc, TA=TL to TH)

Characteristic	Symbol	Min	Max	Unit
Frequency of Operation Crystal Option External Clock Option	f <sub>osc</sub>	 dc	4.2 4.2	MHz
Internal Operating Frequency Crystal (f <sub>OSC</sub> /2) External Clock (f <sub>OSC</sub> /2)	f <sub>op</sub>	— dc	2.1 2.1	MHz
Cycle Time (see Figure 21)	t <sub>cyc</sub>	480	_	ns
Crystal Oscillator Startup Time (see Figure 21)	toxov	_	100	ms
Stop Recovery Startup Time (Crystal Oscillator)	†ILCH		100	ms
External RESET Input Pulse Width (see Figure 21)	t <sub>RL</sub>	1.5	_	t <sub>cyc</sub>
Power-On RESET Output Pulse Width 4064 Cycle Option 16 Cycle Option	tPORL	4064 16	_	t <sub>cyc</sub>
Watchdog RESET Output Pulse Width	tDOGL	1.5		t <sub>cyc</sub>
Watchdog Time-Out	tDOG	6144	7168	t <sub>cyc</sub>
Timer Resolution** Input Capture Pulse Width (see Figure 20) Input Capture Pulse Period (see Figure 20)	tRESL tTH, tTL tTL, tTL	4.0 125 ***	_	t <sub>cyc</sub> ns t <sub>cyc</sub>
Interrupt Pulse Width (Edge-Triggered)	tilih	125	_	ns
Interrupt Pulse Period	tilil	*	_	tcyc
OSC1 Pulse Width	tOH, tOL	90	_	ns

#### NOTES:

- \*The minimum period t<sub>ILIL</sub> should not be less than the number of cycle times it takes to execute the interrupt service routine
- plus 21 t<sub>CyC</sub>.

  \*\*Since a 2-bit prescaler in the timer must count four internal cycles (t<sub>CyC</sub>), this is the limiting minimum factor in determining the timer resolution.
- \*\*\*The minimum period t<sub>TLTL</sub> should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus 24 t<sub>CVC</sub>.




Figure 20. Timer Relationship

#### MC68HC05B4

CONTROL TIMING (VDD = 3.3 Vdc  $\pm$  10%, VSS = 0 Vdc,  $T_A$  =  $T_L$  to  $T_H)$ 

Characteristic	Symbol	Min	Max	Unit
Frequency of Operation Crystal Option External Clock Option	fosc	— dc	4.2 4.2	MHz
Internal Operating Frequency Crystal (f <sub>OSC</sub> /2) External Clock (f <sub>OSC</sub> /2)	f <sub>op</sub>	— dc	2.1 2.1	MHz
Cycle Time (see Figure 21)	t <sub>cyc</sub>	1000		ns
Crystal Oscillator Startup Time (see Figure 21)	toxov	_	100	ms
Stop Recovery Startup Time (Crystal Oscillator)	tILCH	_	100	ms
External RESET Input Pulse Width (see Figure 21)	t <sub>RL.</sub>	1.5	-	tcyc
Power-On RESET Output Pulse Width 4064 Cycle Option 16 Cycle Option	tPORL	4064 16	_	t <sub>cyc</sub>
Watchdog RESET Otuput Pulse Width	tDOGL	1.5	_	tcyc
Watchdog Time-Out	tDOG	6144	7168	tcyc
Timer Resolution** Input Capture Pulse Width (see Figure 20) Input Capture Pulse Period (see Figure 20)	tRESL tTH, tTL tTL, tTL	4.0 250 ***	_	t <sub>cyc</sub> ns t <sub>cyc</sub>
Interrupt Pulse Width (Edge-Triggered)	tiLiH	250	_	ns
Interrupt Pulse Period	tjLjL	*	_	t <sub>cyc</sub>
OSC1 Pulse Width	tOH, tOL	200	_	ns

#### NOTES:

- \*The minimum period t<sub>ILIL</sub> should not be less than the number of cycle times it takes to execute the interrupt service routine
- plus 21 t<sub>cyc</sub>.

  \*\*Since a 2-bit prescaler in the timer must count four internal cycles (t<sub>cyc</sub>), this is the limiting minimum factor in determining the timer resolution.
- \*\*\*The minimum period t<sub>TLTL</sub> should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus 24 t<sub>cyc</sub>.

MC68HC05B4

Figure 21. Power-On Reset and RESET

<sup>\*</sup>Internal timing signal and bus information not available externally.

<sup>\*\*</sup>OSC1 line is not meant to represent frequency. It is only used to represent time.

<sup>\*\*\*</sup>The next rising edge of the internal processor clock following the rising edge of RESET initiates the reset sequence.

## 3

#### **ORDERING INFORMATION**

The following information is required when ordering a custom MCU. The information may be transmitted to Motorola in the following media:

MS(TM)-DOS/PC-DOS disk file (360K)

EPROM(s) 2764, MCM68764, MCM68766, or EEPROM MC68HC805C4

To initiate a ROM pattern for the MCU, it is necessary to first contact the local field service office, a sales person, or a Motorola representative.

#### FLEXIBLE DISKS

A flexible disk (MS-DOS/PC-DOS disk file), programmed with the customer's program (positive logic sense for address and data), may be submitted for pattern generation. The diskette should be clearly labeled with the customer's name, data, project or product name, and the name of the file containing the pattern.

MS-DOS is Microsoft's Disk Operating System. PC-DOS is the IBM® Personal Computer (PC) Disk Operating System. Disk media submitted must be a standard density (360K) double-sided 5 1/4 inch compatible floppy diskette. The diskette must contain object file code in Motorola's S-record format. The S-record format is a character-based object file format generated by M6805 cross assemblers and linkers on IBM PC style machines.

In addition to the program pattern, a file containing the program source code listing can be included. This data will be kept confidential and used to expedite the process in case of any difficulty with the pattern file.

#### **EPROMs**

A 2764, 68764, or 68766 type EPROM, programmed with the customer's program (positive logic sense for address and data), may be submitted for pattern generation. Since all program and data space information will fit on one 2764, 68764, or 68766 EPROM device, the EPROM must be programmed as described in the following paragraphs.

For an MC68HC805B6 MCU start the page zero, user ROM at EEPROM address \$0020 through \$004F. Start the user ROM at EEPROM address \$0800 through \$1EFF with vectors from \$1FF0 to \$1FFF. All unused bytes, including the user's space, must be set to zero. For shipment to Motorola, EPROMs should be placed in a conductive IC carrier and packed securely. Styrofoam is not acceptable for shipment.



xxx = Customer ID

#### Verification Media

All original pattern media (EPROMs or floppy disks) are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked, and the verification form should be completed, signed, and returned to Motorola. The signed verification form constitutes the contractual agreement for the creation of the customer mask. To aid in the verification process, Motorola will program customer supplied blank EPROM(s) or DOS disks from the data file used to create the custom mask.

#### **ROM VERIFICATION UNITS (RVUs)**

Ten MCUs containing the customer's ROM pattern will be sent for program verification. These units will have been made using the custom mask, but are for the purpose of ROM verification only. For expediency, the MCUs are unmarked, packaged in ceramic, and tested with five volts at room temperature. These RVUs are free with the minimum order quantity, but are not production parts. RVUs are not backed or guaranteed by Motorola Quality Assurance.


#### ORDERING INFORMATION

The following table provides ordering information pertaining to the package type, temperature, and MC order numbers for the MC68HC05B4 device.


Package Type	Temperature	MC Order Number
Plastic (P Suffix)	0°C to +70°C -40°C to +85°C -40°C to +125°C	MC68HC05B4P MC68HC05B4CP MC68HC05B4MP
PLCC (FN Suffix)	0°C to +70°C -40°C to +85°C -40°C to +125°C	MC68HC05B4FN MC68HC05B4CFN MC68HC05B4MFN

MS is a trademark of Microsoft, Inc. IBM is a registered trademark of International Business Machines Corporation.

#### 52-Pin PLCC



#### 48-Pin Dual-in-Line Package




### MC68HC05B6

# Technical Summary 8-Bit Microcontroller Unit

The MC68HC05B6 (HCMOS) microcontroller unit (MCU) is a member of the M68HC05 Family of microcontrollers. This high-performance, low-power MCU has parallel I/O capability with pins programmable as input or output. This publication contains condensed information on the MCU; for more detailed information, contact your local Motorola sales office.

The following block diagram depicts the hardware features; additional features available on the MCU are shown below and at the top of page 2.

- On-Chip Oscillator with Crystal/Ceramic Resonator
- Memory-Mapped I/O
- 176 Bytes of On-Chip RAM
- 256 Bytes of On-Chip EEPROM



This document contains information on a new product. Specifications and information herein are subject to change without notice.

#### FEATURES (Continued)

- 5952 Bytes of User ROM
- 24 Bidirectional I/O Lines and 8 Input-Only Lines
- Serial Communications Interface (SCI) System
- 8-Channel A/D Converter
- Watchdog System
- Self-Check Mode
- Power-Saving STOP and WAIT Modes
- Single 3.0- to 6.0-Volt Supply
- Fully Static Operation
- Two Pulse-Length Modulation Systems (D/A)
- 16-Bit Timer with Two Input Capture and Two Output Functions
- Slow Mode Option Divides the Basic Clock Frequency by 16

#### SIGNAL DESCRIPTION

The signal descriptions of the MCU are discussed in the following paragraphs.

#### V<sub>DD</sub> AND V<sub>SS</sub>

Power is supplied to the microcontroller using these two pins. VDD is the positive supply, and VSS is ground.

#### IRO

This pin is a programmable option that provides four different choices of interrupt triggering sensitivity. Refer to **INTERRUPTS** for more detail. Note that the voltage level on this pin affects the mode of operation.

#### OSC1, OSC2

These pins provide control input for an on-chip clock oscillator circuit. A crystal, a ceramic resonator, or an external signal connects to these pins providing a system clock. The oscillator frequency is two times the internal bus rate (or 32 times as a software option).

#### Crystal

The circuit shown in Figure 1(b) is recommended when using a crystal. Using an external CMOS oscillator is recommended when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and start-up stabilization time. Refer to **ELECTRICAL SPECIFICATIONS** for VDD specifications.

#### **Ceramic Resonator**

A ceramic resonator may be used in place of the crystal in cost-sensitive applications. The circuit in Figure 1(b) is recommended when using a ceramic resonator. Figure 1(a) lists the recommended capacitance and resistance values. The manufacturer of the resonator considered should be consulted for specific information on resonator operation.

#### **External Clock**

An external clock should be applied to the OSC1 input with the OSC2 input not connected, as shown in Figure 1(d).

#### INPUT CAPTURE (TCAP1)

This pin controls the input capture 1 feature for the onchip programmable timer (see Table 2).

#### INPUT CAPTURE (TCAP2)

This pin controls the input capture 2 feature for the onchip programmable timer.

#### **OUTPUT COMPARE (TCMP1)**

This pin provides an output for the output compare 1 feature of the on-chip timer.

#### **OUTPUT COMPARE (TCMP2)**

This pin provides an output for the output compare 2 feature on the on-chip timer.

#### RESET

This pin is used to reset the MC<u>U</u> and provide an orderly start-up procedure by pulling RESET low. The voltage on this pin affects the mode of operation (see Table 2, Mode of Operation Selection).

#### INPUT/OUTPUT PORTS (PA7-PA0, PB7-PB0, PC7-PC0)

These 24 lines are arranged into three 8-bit ports (A, B, and C). These ports are programmable as either inputs or outputs under software control of the data direction registers. Refer to **PROGRAMMING** for additional information.

#### FIXED INPUT PORT (PD7/AN7-PD0/AN0)

These eight lines comprise port D, a fixed input port. Enabling the A/D function affects this port. Port D accepts the eight analog inputs when the A/D is enabled. Port D can be used for digital input during a conversion sequence, but this may inject noise on the analog signals, reducing the conversion accuracy. Also, a digital read of

Crystal						
	2 MHz	4 MHz	Units			
RSMAX	400	75	Ω			
C <sub>0</sub>	5	7	pF			
C <sub>1</sub>	0.008	0.012	μF			
C <sub>OSC1</sub>	15-40	15-30	pF			
C <sub>OSC2</sub>	15-30	15-25	pF			
Rp	10	10	MΩ			
Q	30	40	К			


2-4 MHz Units Rs (typical) 10 Ω  $C_0$ 40 pΕ C<sub>1</sub> 4, 3 μF 30 pF Cosc<sub>1</sub> 30 pF Cosc<sub>2</sub>  $R_P$ 1-10  $M\Omega$ 

1250


Ceramic Resonator

(a) Crystal/Ceramic Resonator Parameters


Q



(b) Crystal/Ceramic Resonator Oscillator Connections



(c) Equivalent Crystal Circuit



(d) External Clock Source Connections

Figure 1. Oscillator Connections

port D with levels other than V<sub>DD</sub> or V<sub>SS</sub> on the pins results in greater power dissipation during the read cycle. Refer to **PROGRAMMING** for additional information.

#### NOTE

In the 48-pin dual-in-line package, the fixed input port (D) of the MC68HC05B6 is reduced to six pins (PD5–PD0, AN5–AN0). This change has no effect on either programming or operation of port D or the A/D converter.

#### **PLMA**

This pin is the output of the pulse-length modulation converter A. See **PULSE-LENGTH D/A CONVERTERS** for further information.

#### **PLMB**

This pin is the output of the pulse-length modulation converter B. See **PULSE-LENGTH D/A CONVERTERS** for further information.

#### RDI (Receive Data In)

This pin is the input of the SCI. See **Serial Communications Interface** for more information.

#### **TDO (Transmit Data Out)**

This pin is the output of the SCI. See **Serial Communications Interface** for more information.

#### SCLK

This pin is the clock output pin of the SCI transmitter. See **Serial Communications Interface** for more information.

#### V<sub>PP1</sub>

This pin is the EEPROM programming voltage output. See **EEPROM** for further information.

#### VRH

This pin is the positive reference voltage for the A/D converter.

#### VRL

This pin is the negative reference voltage for the A/D converter.

#### INPUT/OUTPUT PROGRAMMING

Input/output port programming, fixed input port programming, and serial port programming are discussed in the following paragraphs.

#### INPUT/OUTPUT PORT PROGRAMMING

Any port pin is programmable as either an input or an output under software control of the corresponding data direction register (DDR). Each port bit can be selected as output or input by writing the corresponding bit in the port DDR to a logic one for output and logic zero for input. On reset, all DDRs are initialized to logic zero to put the ports in the input mode. The port output registers are not initialized on reset but may be written to before setting the DDR bits to avoid undefined levels.

When programmed as outputs, the latched output data is readable as input data regardless of the logic levels at the output pin due to output loading. The latched output data bit may always be written. Therefore, any write to a port writes all of its data bits, even though the port DDR is set to input. This port write may be used to initialize the data registers and avoid undefined outputs. Refer to Figure 2 for typical port circuitry and to Table 1 for a list of the I/O pin functions.

Table 1, I/O Pin Functions

R/W*	DDR	I/O Pin Functions
0	0	The I/O pin is in input mode. Data is written into the output data latch.
0	1	Data is written into the output data latch and output to the I/O pin.
1	0	The state of the I/O pin is read.
1	1	The I/O pin is in an output mode. The output data latch is read.

<sup>\*</sup>R/W is an internal signal.

Under software control, the PC2 pin can become the CPU clock output. If this option is selected, the corresponding DDR bit is automatically set, and bit 2 of port C always reads the output data latch. The other port C pins are not affected by this feature.

#### Control Register (CTL/ECLK) \$07

7	6	5	4	3	2	1	0
0	0	0	0	ECLK	_	_	_
RESET:	0	0	0	0	0	0	0

ECLK --- ECLK Control

- 1 = I/O port function of PC2 is forced to output mode, and PC2 outputs the ECLK CPU clock.
- 0 = PC2 functions as a regular I/O pin.

#### FIXED INPUT PORT PROGRAMMING

Port D is a fixed input port that monitors the external pins whenever the A/D is disabled. After reset, all eight bits become digital inputs because all special function drivers are disabled. Port D is always at digital input, whether the A/D is on or off.

#### NOTE

Any unused inputs and I/O ports should be tied to an appropriate logic level (e.g., either VDD or VSS).

#### SERIAL PORT (SCI) PROGRAMMING

The SCI uses two or three pins for its functions: RDI for its receive data input, TDO for its transmit data output, and SCLK to output the transmitter clock, if needed.

#### **MEMORY**

The MCU is capable of addressing 8192 bytes of memory and I/O registers, as shown in Figure 3. The locations consist of user ROM, user RAM, EEPROM, self-check ROM, control registers, and I/O. The user-defined reset and interrupt vectors are located from \$1FF0 to \$1FFF.




Figure 2. Typical Port I/O Circuit




Figure 3. Memory Map

The shared stack area is used during processing of an interrupt or subroutine call to save the CPU state. The stack pointer decrements during pushes and increments during pulls. Refer to **INTERRUPTS** for additional information.

#### NOTE

Using the stack area for data storage or temporary work locations requires care to prevent it from being overwritten due to stacking from an interrupt or subroutine call.

#### **EEPROM**

The MCU has 256 bytes of byte-erasable EEPROM (255 bytes general purpose and 1-byte option register), located at addresses \$0100-\$01FF. An internal charge pump, connected to the Vpp pin, avoids the necessity of supplying a high voltage for erase and programming. The Vpp pin should be left open.

#### CAUTION

An external high voltage should **not** be applied to this pin.

To provide a higher degree of security for stored data, there is no bulk or row erase.

#### **EEPROM Read Operation**

To read data from EEPROM, the E1LAT bit must be zero. When E1LAT is zero, the E1PGM and E1ERA bits are forced to zero, and the 256-byte EEPROM is read as if it were a normal ROM. The Vpp charge pump generator is off since E1PGM is zero. If a read is performed while E1LAT is set, data will be read as \$FF.

#### NOTE

When not performing a programming or erase operation on the EEPROM, remain in read mode (E1LAT=0).

#### **EEPROM Erase Operation**

To erase a byte of EEPROM, set E1LAT and E1ERA to one, write to the address to be erased, and set E1PGM for a time tERA1. After the required erase time, E1LAT must be cleared, which resets E1ERA and E1PGM. To erase a second word, E1LAT must be cleared before it is set, or the erase will have not effect. This procedure is

3

done to increase the security of the stored data. While an erase is being performed, any access to the EEPROM will not be successful. Data written in an erase operation is not used; therefore, its value is not significant. User programs must be running from ROM or RAM since the EEPROM has its address and data buses latched.

#### **EEPROM Programming Operation**

To program a byte of EEPROM, set the E1LAT bit, write data to the desired address, and set the E1PGM bit for a time tpROG. After the required programming delay, E1LAT must be cleared, which also resets E1PGM. While a programming operation is being performed, any access to the EEPROM will not be successful.

#### NOTE

To program a byte correctly, the byte must have been previously erased.

To program a second word, E1LAT must be cleared before it is set, or the programming will have no effect. This procedure is done to increase the security of the stored data. User programs must be running from RAM or ROM since the EEPROM will have its data buses latched.

#### Control Register (CTL/ECLK) \$07

/	6	5	4	3	2	1	U
	. —	_	_	_	E1ERA	E1LAT	E1PGN
RESE	Γ: 0	0	Λ	0	11	n	11

#### E1ERA — EEPROM Erase

- 1 = An erase will take place if E1LAT and E1PGM are both one.
- 0 = A programming operation will take place if E1LAT and E1PGM are both one.

If E1LAT=0, E1ERA is held to zero. Once an EE-PROM address is selected, E1ERA cannot be changed.

#### E1LAT — EEPROM Latch Enable

- 1=Address and data can be latched into the EEPROM for programming or erase operation if  $\mbox{E1PGM}=0.$
- $0 = \mbox{Data}$  can be read from the EEPROM, and the E1ERA and E1PGM bits are cleared.

After the programming or erase time, the E1LAT bit must be reset in order to reset the E1ERA and E1PGM bits.

#### E1PGM — EEPROM Program Mode

- 1 = Charge pump generator is on, and the resulting high voltage is applied to the EEPROM array.
- 0 = Charge pump generator is off.

E1PGM cannot be set before the data is selected; it can only be reset by resetting E1LAT.

The charge pump is not affected by the WAIT mode; thus, WAIT can be used for the erase or programming delay time. If STOP mode is entered, the EEPROM is set to read mode.

The Vpp1 charge pump generator is normally supplied by the CPU clock, but for very low clocking frequencies,

the A/D RC oscillator should be used. See A/D CON-VERTER for more information.

#### Options Register (OPTR) \$0100

7	6	5	4	3	2	1	0	
		_	_	_	_	EE1P	SEC	
RESET:	U	U	U	U	U	U	U	

#### EE1P - EEPROM Protect

- 1 = EEPROM not protected.
- 0 = EEPROM addresses from \$0120 to \$01FF are read only, and attempts to write to this area will be unsuccessful.
- When this bit is erased to one, protection remains until the next external or power-up reset occurs.

#### SEC - High-Security Bit

- 1 = Security not active.
- 0 = EEPROM contents protected because access to test mode is inhibited.


The SEC bit can only be erased to one externally by entering self-check mode, which erases the entire EEPROM. When SEC is changed, the new value has no effect until the next external or power-on reset.

#### REGISTERS

The MCU contains the registers described in the following paragraphs.

#### ACCUMULATOR (A)

The accumulator is a general-purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.



#### **INDEX REGISTER (X)**

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit value that may be added to an 8- or 16-bit immediate value to create an effective address. The index register may also be used as a temporary storage area.



#### PROGRAM COUNTER (PC)

The program counter is a 13-bit register that contains the address of the next instruction to be executed.

12		
	PC	

# 3

#### STACK POINTER (SP)

The stack pointer is a 13-bit register that contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$00FF. The stack pointer is then decremented as data is pushed onto the stack and incremented as data is pulled from the stack.

When accessing memory, the seven most significant bits are permanently set to 0000011. These seven bits are appended to the six least significant register bits to produce an address within the range of \$00FF to \$00CO. Subroutines and interrupts may use up to 64 (decimal) locations. If 64 locations are exceeded, the stack pointer wraps around and loses the previously stored information. A subroutine call occupies two locations on the stack; an interrupt uses five locations.

	12					7			)
i	0	0	0	0	0	1	1	SP	]

#### **CONDITION CODE REGISTER (CCR)**

The CCR is a 5-bit register in which four bits are used to indicate the results of the instruction just executed. These bits can be individually tested by a program, and specific actions can be taken as a result of their state. Each bit is explained in the following paragraphs.



#### Half Carry (H)

This bit is set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

#### Interrupt (I)

When this bit is set, the timer and external interrupt is masked (disabled). If an interrupt occurs while this bit is set, the interrupt is latched and processed as soon as the interrupt bit is cleared.

#### Negative (N)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logic one).

#### Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

#### Carry/Borrow (C)

When set, this bit indicates that a carry or borrow out of the arithmetic logical unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions and during shifts and rotates.

#### **SELF-CHECK**

The self-check capability provides the ability to determine if the device is functional. Table 2 shows how self-check mode is entered. Self-check is performed using the circuit shown in Figure 4. Port C pins PC3–PC0 are monitored for the self-check results. After reset, the following tests are performed automatically:

I/O — Exercise of ports A, B, C, and D

RAM — Counter test for each RAM byte

ROM — Exclusive OR with odd ones parity result

Timer — Tracks counter register and checks ICF1, ICF2, OCF1, OCF2, and TOV flag

Interrupts — Tests external, timer, and SCI interrupts

SCI — Transmission test; checks RDRF, TDRE, TC, and FE flags

A/D — Checks A/D on internal channels:  $V_{RL}$ ,  $V_{RH}$ , and  $(V_{RL} + V_{RH})/2$ 

EEPROM — Optional. Performs write/erase of the 256byte EEPROM and then deactivates the security bit.

PLM — Checks basic PLM function

Watchdog System — Checks watchdog function Self-check results (using the LEDs as monitors) are shown in Table 3. The following subroutines are available to the user and do not require any external hardware.


Table 2. Mode of Operation Selection

RESET Pin	IRQ Pin	TCAP1 Pin	Mode	
	V <sub>SS</sub> to V <sub>DD</sub>	V <sub>SS</sub> to V <sub>DD</sub>	Normal	
	+9 Volts	V <sub>DD</sub>	Self-Check	
Vss	V <sub>SS</sub> to V <sub>DD</sub>	V <sub>SS</sub> to V <sub>DD</sub>	Reset Condition	

Table 3. Self-Check Results

PC3	PC2	PC1	PC0	Remarks
1	0	0	1	Bad Port
0	1	1	0	Bad Port
1	0	1	0	Bad RAM
1	0	1	1	Bad ROM
1	1	0	0	Bad Timer
1	1	0	1	Bad SCI
1	1	1	0	Bad A/D
0	0	0	0	Bad EEPROM
0	0	0	1	Bad PLM
0	0	1	0	Bad Interrupts
0	0	1	1	Bad Watchdog
	Flas	hing		Good Device
	All O	thers		Bad Device, Bad Port, etc.

0 indicates LED is on; 1 indicates LED is off.



NOTE: Pin numbers are valid for 52-pin PLCC package only.

Figure 4. Self-Check Circuit Schematic Diagram

#### RAM CHECK SUBROUTINE

This subroutine returns with the Z bit cleared if any error is detected; otherwise, the Z bit is set. The stack pointer must be set to \$FF. The stack pointer must be set to \$FF. The RAM check subroutine is called at location \$021E. A counter test is done on each location from address \$50 to \$FD. Each location is made to count from \$00 to \$00 again. Locations \$FE and \$FF are assumed to contain the return address. Upon return to the user's program, if the test passed, X = \$00, A = \$00, and RAM locations \$0050 and \$00FD contain \$01.

#### NOTE

The watchdog system is turned on when calling this subroutine.

#### A/D CONVERTER CHECK SUBROUTINE

This subroutine returns with the Z bit cleared if any error is detected; otherwise, the Z bit is set. The subroutine is called at location \$1FAA with X = \$00 and A/D STAT/CTRL (address \$09) = \$20 (ADON = 1 for more than 100  $\mu s$  and channel PD0 selected). Conversion is done on three of the internal channels:  $V_{RH}$ ,  $V_{RL}$ , and  $(V_{RL} + V_{RH})/2$ . The result of these conversions is verified at  $\pm 1$  LSB. Upon return to the user's program, if the test passed, X = \$09, A = \$00 or \$01.

#### ROM CHECKSUM SUBROUTINE

This subroutine returns with the Z bit cleared if any error is detected; otherwise, the Z bit is set. The ROM checksum subroutine is called at location \$0232 with RAM location \$0053 equal to \$01 and A=0. A short routine is set up and executed in RAM to compute a checksum of the entire ROM pattern. RAM locations \$0050 through \$0053 are overwritten. Upon return to the user's program, if the test passed, X=0, A=0.

#### NOTE

The A/D and the watchdog system are turned on when calling this subroutine.

#### RESETS

The MCU can be reset two ways: by initial power-up (POR) and by the external reset input (RESET). The RESET input consists mainly of a Schmitt trigger that senses the RESET line logic level.

#### **POWER-ON RESET**

An internal reset is generated on power-up to allow the internal clock generator to stabilize. The power-on reset is strictly for power turn-on conditions and should not be used to detect a drop in the power supply voltage. There is a delay (tpORL) after the oscillator becomes active. If the RESET pin is low at the end of tpORL, the MCU will remain in the reset condition until RESET goes high. A mask option allows tpORL to be either 16 or 4064 internal processor clock cycles (t<sub>CVC</sub>.

#### **EXTERNAL RESET INPUT**

The MCU is reset when a logic zero is applied to the  $\overline{\text{RESET}}$  input for a period of one and one-half machine cycles (t<sub>CVC</sub>).

#### Miscellaneous Register (0C)

7	6	5	4	3	2	1	0	
POR	INTP	INTN	INTE	SFA	SFB	SM	WDOG	
RESET:								

POR - Power-On Reset

- 1 = The reset occurring is a power-on, not external, reset
- 0 = Power-on reset not in progress
- INTP External Interrupt Positive

Allows a choice of  $\overline{\mbox{IRQ}}$  sensitivity, with INTN. See Table 4

INTN — External Interrupt Negative

Allows a choice of  $\overline{\text{IRQ}}$  sensitivity, with INTP. See Table 4.

INTE — External Interrupt Enable

Allows the user to enable or disable the external interrupt function.

- SFA Slow/Fast Selection for PLMA
  - 1 = Slow speed used for PLMA (4096 times the timer clock period)
  - 0=Fast speed used for PLMA (256 times the timer clock period). See PULSE-LENGTH D/A CON-VERTERS
- SFB Slow/Fast Selection for PLMB
  - 1 = Slow speed used for PLMB (4096 times the timer clock period)
  - 0 = Fast speed used for PLMB (256 times the timer clock period). See PULSE-LENGTH D/A CON-VERTERS
- SM Slow Mode
  - 1 = System runs at 1/16th the normal clock rate ( $f_{OSC}/32$ )
  - 0 = System runs at normal clock rate (f<sub>OSC</sub>/2)
- WDOG Watchdog Counter System
  - 1 = Watchdog counter system enabled
  - 0 = Watchdog counter system disabled

#### NOTE

The reset generated by the watchdog timer is a system reset; thus, the watchdog is disabled after a watchdog reset.

**Table 4. External Interrupt Options** 

INTP	INTN	External Interrupt Options				
0	0	Negative Edge and Low-Level Sensitive				
0	1	Negative Edge Only				
1	0	Positive Edge Only				
1	1	Positive and Negative Edge Sensitive				

#### Slow Mode

The slow mode function is controlled by the SM bit in the miscellaneous register (0C). In slow mode (SM = 1), an extra divide-by-sixteen circuit is added between the oscillator and the internal clock driver. This slows all functions by a factor of 16 (including SCI, A/D, and timer), which is particularly useful in WAIT mode. SM is cleared by external or power-on reset and by STOP mode.

#### NOTE

If slow mode is enabled while using the A/D, the internal A/D RC oscillator should be turned on.

#### Watchdog System

The watchdog counter is driven by the 1024 prescaler in the timer and, unless the counter is reset, generates a system reset when it reaches its maximum count  $(1024 \times 8)$ 

A mask option is available that provides two methods of enabling the watchdog timer. In the first option, the watchdog system is controlled by the WDOG bit in the miscellaneous register (OC). Writing a one to the bit starts the watchdog or, if it is already started, resets the counter to zero. Writing a zero has no effect; the WDOG bit can only be cleared by external or power-on reset. In the second option, the watchdog timer is always enabled following reset.

A second mask option determines the watchdog timer function during WAIT. The watchdog timer can remain active during WAIT, and can cause a reset if the device remains in WAIT longer than the watchdog timeout period. Alternatively, the watchdog timer suspends operation during WAIT and resets its count, resuming normal operation following reset.

#### **INTERRUPTS**

The MCU can be interrupted four different ways: the three maskable hardware interrupts  $(\overline{IRO}, SCI, and timer)$  and the nonmaskable software interrupt instruction (SWI).

Interrupts cause the processor to save register contents on the stack and to set the interrupt mask (I bit) to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack and normal

processing to resume. The stacking order is shown in Figure 5.

Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted but are considered pending until the current instruction is complete.

#### NOTE

The current instruction is the one already fetched and being operated on.

When the current instruction is complete, the processor checks all pending hardware interrupts. If unmasked (I bit clear) and if the corresponding interrupt enable bit is set, the processor proceeds with interrupt processing; otherwise, the next instruction is fetched and executed.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed the same as any other instruction, regardless of the I-bit state. Refer to Figure 6 for the reset and interrupt instruction processing sequence.

#### TIMER INTERRUPT

There are three different timer interrupt flags that cause a timer interrupt whenever they are set and enabled. The interrupt flags are in the timer status register (TSR), and the enable bits are in the timer control register (TCR). Refer to **TIMER** for more information.


#### EXTERNAL INTERRUPT

If the interrupt mask bit (I bit) of the CCR is set, all interrupts are disabled. Clearing the I bit enables the external interrupt. The external interrupt is internally synchronized and then latched on the falling edge of  $\overline{IRO}$ . The action of the external interrupt is identical to the timer interrupt with the exception that the interrupt request input at  $\overline{IRO}$  is latched internally and the service routine address is specified by the contents of \$1FFA and \$1FFB.

Four options are available for interrupt triggering sensitivity:

- · Negative edge and low level
- Negative edge only
- · Positive edge only
- Positive and negative edge

See Miscellaneous Register (0C) for further information.



NOTE: Since the Stack Pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.

Figure 5. Interrupt Stacking Order




Figure 6. Reset and Interrupt Processing Flowchart

Figure 7 shows a mode timing diagram for the interrupt line. The timing diagram shows two treatments of the interrupt line to the processor. The first method shows a single pulse on the interrupt line spaced far enough apart to be serviced. The minimum time between pulses is a function of the length of the interrupt service. Once a pulse occurs, the next pulse should not occur until an RTI occurs. This time (t|L|L|) is obtained by adding 21 instruction cycles to the total number of cycles it takes to complete the service routine (not including the RTI instruction).

The second method shows many interrupt lines "wire-ORed" to form the interrupts at the processor. If the interrupt line remains low after servicing an interrupt, then the next interrupt is recognized.

#### NOTE

The internal interrupt latch is cleared in the first part of the interrupt service routine; therefore, one external interrupt pulse could be latched and serviced as soon as the l bit is cleared.




Figure 7. External Interrupt Mode Diagram

#### SOFTWARE INTERRUPT (SWI)

The SWI is an executable instruction that is executed regardless of the state of the I bit in the CCR. If the I bit is zero, SWI executes after the other interrupts. The SWI operation is similar to the hardware interrupts. The interrupt service routine address is specified by the contents of memory locations \$1FFC and \$1FFD.

#### **SCI INTERRUPTS**

An interrupt in the SCI occurs when one of the interrupt flag bits in the serial communications status register is set, provided the I bit in the CCR is clear and the enable bit in the serial communications control register 2 is set. Software in the serial interrupt service routine must determine the cause and priority of the SCI interrupt by examining the interrupt flags and status bits in the SCI status register.

#### **LOW-POWER MODES**


#### STOP

The STOP instruction places the MCU in its lowest power consumption mode. In the STOP mode, the internal oscillator is turned off, halting all internal processing including timer, SCI, and A/D operation (refer to Figure 8).

During the STOP mode, the TCR bits are altered to remove any pending timer interrupt request and to disable any further timer interrupts. The timer prescaler is cleared. The I bit in the CCR is cleared to enable external interrupts. All other registers and memory remain unal-tered. All input/output lines remain unchanged. The processor can be brought out of the STOP mode only by an external interrupt or reset.

#### **SCI during STOP Mode**

When the MCU enters the STOP mode, the baud rate generator stops, halting all SCI activity. If the STOP instruction is executed during a transmitter transfer, that



**Figure 8. STOP Function Flowchart** 

transfer is halted. If a low input to the  $\overline{\text{IRQ}}$  pin is used to exit STOP mode, the transfer resumes. If the SCI receiver is receiving data and the STOP mode is entered, received data sampling stops because the baud rate generator stops, and all subsequent data is lost. For these reasons, all SCI transfers should be in the idle state when the STOP instruction is executed.

#### Watchdog during STOP Mode

The STOP instruction is inhibited when the watchdog system is enabled. If a STOP instruction is executed while the watchdog is enabled, a reset occurs that resets the entire MCU.

#### **EEPROM during STOP Mode**

The EEPROM is set to read, and the Vpp1 high-voltage charge pump generator is disabled when stop mode is entered.

#### **PLM during STOP Mode**

When the MCU enters stop mode, the PLM outputs remain at their particular level. If power-on or external reset causes the exit from stop mode, the register values are forced to \$00.

#### A/D Converter during STOP Mode

When stop mode is entered with the A/D converter turned on, the A/D clocks are stopped and the A/D converter is disabled for the duration of stop mode, including the tPORL startup time. If the A/D RC oscillator is used, it will also be disabled.

When leaving STOP mode, after the tpORL startup time, the A/D converter and A/D RC oscillator resume regular operation. However, a time tadon is required for the current sources to stabilize. During tadon, A/D conversion results may be inaccurate.

#### WAIT

The WAIT instruction places the MCU in a low-power consumption mode, but the WAIT mode consumes more power than the STOP mode. All CPU action and the watchdog system are suspended, but the timer, SCI, PLM, and A/D remain active (refer to Figure 9). An interrupt from the timer, SCI, or an IRQ can cause the MCU to exit the WAIT mode.

During the WAIT mode, the I bit in the CCR is cleared to enable interrupts. All other registers, memory, and input/output lines remain in their previous state. The timer may be enabled to allow a periodic exit from the WAIT mode.

To achieve proper operation and reduce power consumption, the following points should be set as desired before entering wait mode:

- Timer interrupt enable bits
- A/D control bits
- · EEPROM control bits
- SCI enable bits and interrupt enable bits




Figure 9. WAIT Function Flowchart

#### **TIMER**

The timer consists of a 16-bit, software-programmable counter driven by a fixed divide-by-four prescaler. This timer can be used for many purposes, including input waveform measurements of two input signals while simultaneously generating two output waveforms. Pulse widths can vary from several microseconds to many seconds. The programmable timer works in conjunction with the PLM system to execute two 8-bit D/A PLM conversions, with a choice of two repetition rates. Refer to Figure 10 for a timer block diagram.

Because the timer has a 16-bit architecture, each specific functional segment (capability) is represented by two registers. These registers contain the high and low byte of that functional segment. Generally, accessing the low byte of a specific timer function allows full control of that function; however, an access of the high byte inhibits that specific timer function until the low byte is also accessed.




Figure 10. Timer Block Diagram

#### NOTE

The I bit in the CCR should be set while manipulating both the high and low byte register of a specific timer function to ensure that an interrupt does not occur.

#### COUNTER

The key element in the programmable timer is a 16-bit, free-running counter or counter register, preceded by

a prescaler that divides the internal processor clock by four. The prescaler gives the timer a resolution of 2.0 microseconds if the internal bus clock is 2.0 MHz. The counter is incremented during the low portion of the internal bus clock. Software can read the counter at any time without affecting its value.

The double-byte, free-running counter can be read from either of two locations, \$18-\$19 (counter register) or \$1A-\$1B (counter alternate register). A read from only the least significant byte (LSB) of the free-running counter

(\$19,\$1B) receives the count value at the time of the read. If a read of the free-running counter or counter alternate register first addresses the most significant byte (MSB) (\$18, \$1A), the LSB (\$19, \$1B) is transferred to a buffer. This buffer value remains fixed after the first MSB read, even if the user reads the MSB several times. This buffer is accessed when reading the free-running counter or counter alternate register LSB (\$19 or \$1B) and, thus, completes a read sequence of the total counter value. In reading either the free-running counter or counter alternate register, if the MSB is read, the LSB must also be read to complete the sequence.

The counter alternate register differs from the counter register in one respect: a read of the counter register LSB can clear the timer overflow flag (TOF). Therefore, the counter alternate register can be read at any time without the possibility of missing timer overflow interrupts due to clearing of the TOF.

The free-running counter is configured to \$FFFC during reset and is always a read-only register. During a power-on reset, the counter is also preset to \$FFFC and begins running after the oscillator start-up delay. Because the free-running counter is 16 bits preceded by a fixed divide-by-four prescaler, the value in the free-running counter repeats every 262,144 internal bus clock cycles. When the counter rolls over from \$FFFF to \$0000, the TOF bit is set. An interrupt can also be enabled when counter rollover occurs by setting its interrupt enable bit (TOIE).

#### NOTE

Since the PLM system uses the timer counter, PLM results will be affected when resetting this counter.

#### **OUTPUT COMPARE REGISTERS**

There are two output compare registers: output compare register 1 (OCR1) and output compare register 2 (OCR2). The output compare registers can be used for several purposes, such as controlling an output waveform or indicating when a period of time has elapsed. All bits are readable and writable and are not altered by the timer hardware or reset. If the compare function is not needed, the four bytes of the output compare registers can be used as storage locations.

#### NOTE

The same output compare interrupt enable bit is used for the two output compares.

#### Output Compare Register 1

The output compare register 1 (OCR1) is a 16-bit register, which is made up of two 8-bit registers at locations \$16 (most significant byte) and \$17 (least significant byte).

The output compare register contents are continually compared with the contents of the free-running counter and, if a match is found, the corresponding output compare flag (OCF1, bit 6 of timer status register \$13) is set, and the corresponding output level (OLVL1) bit is clocked to pin TCMP1. The output compare register values and the output level bit should be changed after each successful comparison to control an output waveform or

establish a new elapsed timeout. An interrupt can also accompany a successful output compare, provided the corresponding interrupt enable bit, OCIE, is set.

After a processor write cycle to the output compare register 1 containing the most significant byte (\$16), the output compare 1 function is inhibited until the least significant byte (\$17) is also written. The user must write both bytes (locations) if the most significant byte is written first. A write made only to the least significant byte (\$17) will not inhibit the compare function. The free-running counter is updated every four internal bus clock cycles. The minimum time required to update the output compare register 1 is a function of the program rather than the internal hardware.

The processor can write to either byte of the output compare register 1 without affecting the other byte. The output level (OLVL1) bit is clocked to the corresponding output level register and then to the TCMP1 pin, regardless of whether the output compare flag (OCF1) is set or clear

#### **Output Compare Register 2**

The output compare register 2 (OCR2) is a 16-bit register, which is made up of two 8-bit registers at locations \$1E (most significant byte) and \$1F (least significant byte). The function of OCR2 is identical to OCR1, requiring only changes of the register locations and control bits in the timer status register (\$13) to make the OCR1 description apply to OCR2.

#### SOFTWARE FORCE COMPARE

The MCU provides a force compare capability to facilitate fixed frequency generation as well as other applications. Bit 3 (FOLV1 for OCR1) and bit 4 (FOLV2 for OCR2) in the timer control register (\$12) implement this force compare. Writing a one to these bits causes the OLVL1 or OLVL2 values to be copied to the respective output registers (TCMP1 or TCMP2 pins). Internal logic allows a single instruction to change OLVL1 and OLVL2 and cause a forced compare with the new values of OLVL1 and OLVL2.

#### NOTE

A software force compare, which affects the corresponding output pin TCMP1 or TCMP2, does not affect the compare flag; thus, it does not generate an interrupt.

#### INPUT CAPTURE REGISTERS

There are two input capture registers: input capture register 1 (ICR1) and input capture register 2 (ICR2).

#### NOTE

The same input capture interrupt enable bit (ICIE) is used for the two input capture registers.

#### Input Capture Register 1

Two 8-bit registers that make up the 16-bit input capture register 1 (ICR1) are read-only and are used to latch

the value of the free-running counter after the corresponding input capture edge detector senses a defined transition. The level transition that triggers the counter transfer is defined by the corresponding input edge bit (IEDG1). Reset does not affect the contents of the input capture register.

The result obtained by an input capture will be one more than the value of the free-running counter on the rising edge of the internal bus clock preceding the external transition. This delay is required for internal synchronization. Resolution is one count of the free-running counter, which is four internal-bus clock cycles.

The free-running counter contents are transferred to the input capture register on each proper signal transition, regardless of whether the input capture flag (ICF1) is set or clear. The input capture register always contains the free-running counter value, which corresponds to the most recent input capture.

After a read of the input capture register 1 (\$14) most significant byte, the counter transfer is inhibited until the least significant byte (\$15) is also read. This characteristic causes the time used in the input capture software routine and its interaction with the main program to determine the minimum pulse period.

A read of the input capture register 1 least significant byte (\$15) does not inhibit the free-running counter transfer since they occur on opposite edges of the internal bus clock

#### Input Capture Register 2

The input capture register 2 (ICR2) is a 16-bit register that is composed of two 8-bit registers at locations \$1C (most significant byte) and \$1D (least significant byte). Input capture register 2 functions identically to input capture register 1, except that only negative edge sensitivity is available. By substituting the appropriate bits in the timer status register (\$13) and substituting register locations, the ICR1 description applies to ICR2.

#### TIMER CONTROL REGISTER (TCR) \$12

The TCR is an 8-bit read/write register, illustrated below with a definition of each bit.

7	6	5	4	3	2	1	0
ICIE	OCIE	TOIE	FOLV2	FOLV1	0LVL1	IEDG1	OLVL1
RESET:							
0	n	Λ	0	0	Ω	U	Ω

U = Uneffected by RESET

ICIE - Input Capture Interrupt Enable

1 = Interrupt enabled

0 = Interrupt disabled

OCIE — Output Compare Interrupt Enable

1 = Interrupt enabled

0 = Interrupt disabled

TOIE — Timer Overflow Interrupt Enable

1 = Interrupt enabled

0 = Interrupt disabled

FOLV2 — Force Output Compare 2

1 = Forces the OLVL2 bit to the corresponding output latch

0 = No effect

FOLV1 — Force Output Compare 1

- 1 = Forces the OLVL1 bit to the corresponding output latch
- 0 = No effect

OLVL2 - Output Level 2

- 1 = The value of the output level 2 bit, which is copied to the output level latch by the next successful output compare 2, appears at TCMP2
- 0 = No effect

IEDG1 — Input Edge

Value of input edge determines which level transition on TCAP1 pin will trigger free-running counter transfer to the input capture register.

1 = Positive edge

0 = Negative edge

OLVL1 — Output Level 1

Value of output level 1, which is copied into output level register by the next successful output compare 1, will appear on the TCMP1 pin.

- 1 = High output
- 0 = Low output

#### **TIMER STATUS REGISTER (TSR) \$13**

The TSR is a read-only register containing three status flag bits. Bits 0–4 always read zero.

7	6	5	4	3	2	1	0	
ICF1	OCF1	TOF	ICF2	OCF2				
RESET:								

ICF1 - Input Capture Flag 1

- 1 = Flag set when selected polarity edge is sensed by input capture edge detector
- 0 = Flag cleared when TSR and input capture 1 low register (\$15) are accessed

OCF1 — Output Capture Flag 1

- 1 = Flag set when output compare register contents match the free-running counter contents
- 0 = Flag cleared when TSR and output compare 1 low register (\$17) are accessed

TOF — Timer Overflow Flag

- 1 = Flag set when free-running counter transition from \$FFFF to \$0000 occurs
- 0 = Flag cleared when TSR and counter low register (\$19) are accessed

ICF2 — Input Capture Flag 2

- 1 = Flag set when selected polarity edge is sensed by input capture 2 edge detector
- 0=Flag cleared when TSR and input capture 2 low register (\$1D) are accessed

OCF2 — Output Capture Flag 2

- 1 = Flag set when output compare register contents match the free-running counter contents
- 0=Flag cleared when TSR and output compare low register 2 (\$1F) are accessed

Bits 0-2 - Not Used

Can read either zero or one.

# 3

#### TIMER DURING WAIT MODE

The CPU clock halts during the WAIT mode, but the timer remains active. An interrupt from the timer causes the processor to exit the WAIT mode.

#### TIMER DURING STOP MODE

In the STOP mode, the timer stops counting and holds the last count value if STOP is exited by an interrupt. If reset is used, the counter is forced to \$FFFC. During STOP, if at least one valid input capture edge occurs at the TCAP pin, the input capture detect circuit is armed. This does not set any timer flags or wake up the MCU, but when the MCU does wake up, there is an active input capture flag and data from the first valid edge that occurred during the STOP mode. If reset is used to exit STOP mode, then no input capture flag or data remains, even if a valid input capture edge occurred.

Accessing the timer status register satisfies the first condition required to clear status bits. The remaining step is to access the register corresponding to the status bit. A problem can occur when using the timer overflow function and reading the free-running counter at random times to measure an elapsed time. Without incorporating the proper precautions into software, the timer overflow flag could unintentionally be cleared if 1) the timer status register is read or written when TOF is set, and 2) the least significant byte of the free-running counter is read but not for the purpose of servicing the flag.

The counter alternate register at address \$1A and \$1B contains the same value as the free-running counter (at address \$18 and \$19); therefore, this alternate register can be read at any time without affecting the timer overflow flag in the timer status register.

#### SERIAL COMMUNICATIONS INTERFACE

A full-duplex asynchronous SCI is provided with a standard NRZ format and a variety of baud rates. The SCI transmitter and receiver are functionally independent but use the same data format and baud rate prescaler. The terms baud and bit rate are used synonymously in the following description.

#### SCI TWO-WIRE SYSTEM FEATURES

- Standard NRZ (mark/space) format
- Advanced error detection method includes noise detection for noise duration of up to one-sixteenth bit time

- Full-duplex operation (simultaneous transmit and receive)
- Software programmable for one of 32 different baud rates
- Different baud rates possible for transmit and receive
- Software-selectable word length (eight- or nine-bit words)
- Separate transmitter and receiver enable bits
- SCI may be interrupt driven
- · Four separate interrupt conditions

#### SCI RECEIVER FEATURES

- Receiver wake-up function (idle or address bit)
- Idle line detect
- · Framing error detect
- Noise detect
- Overrun detect
- · Receiver data register full flag

#### SCI TRANSMITTER FEATURES

- Transmit data register empty flag
- · Transmit complete flag
- Break send

Any SCI two-wire system requires receive data in (RDI) and transmit data out (TDO).

#### DATA FORMAT

Receive data in (RDI) or transmit data out (TDO) is the serial data presented between the internal data bus and the output pin (TDO) and between the input pin (RDI) and the internal data bus. Data format is as shown for the NRZ in Figure 11.

#### WAKE-UP FEATURE

In a typical multiprocessor configuration, the software protocol will usually identify the addressee(s) at the beginning of the message. To permit uninterested MPUs to ignore the remainder of the message, a wake-up feature is included, whereby all further SCI receiver flag (and interrupt) processing can be inhibited until its data line returns to the idle state. An SCI receiver is re-enabled by an idle string of at least ten (or eleven) consecutive ones. Software for the transmitter must provide for the required idle string between consecutive messages and prevent it from occurring within messages.

A second wake-up method is available in which sleeping SCI receivers can be awakened by a logic one in the high-order bit of a received character.




Figure 11. Data Format

#### RECEIVE DATA IN

Receive data in (RDI) is the serial data which is presented from the input pin via the SCI to the receive data register (RDR). While waiting for a start bit, the receiver samples the input at a rate 16 times higher than the set baud rate. This increased rate is referred to as the RT rate. When the input (idle) line is detected low, it is tested for three more sample times. If at least two of these three samples detect a logic low, a valid start bit is assumed to be detected. If in two or more samples, a logic high is detected, the line is assumed to be idle. The receive clock generator is controlled by the baud rate register (see Figure 13); however, the SCI is synchronized by the start bit independent of the transmitter. Once a valid start bit is detected, the start bit, each data bit, and the stop bit are each sampled three times. The value of the bit is determined by voting logic, which takes the value of a majority of samples. A noise flag is set when all three samples on a valid start bit, data bit, or stop bit do not agree. A noise flag is also set when the start verification samples do not agree.

#### START BIT DETECTION FOLLOWING A FRAMING ERROR

If there has been a framing error (FE) without detection of a break (10 zeros for 8-bit format or 11 zeros for a 9-bit format), the circuit continues to operate as if there actually were a stop bit, and the start edge will be placed artificially. The last bit received in the data shift register is inverted to a logic one, and the three logic-one start qualifiers are forced into the sample shift register during the interval when detection of a start bit is anticipated; therefore, the start bit will be accepted no sooner than it is anticipated.

If the receiver detects that a break (RDRF=1, FE=1, receiver data register=\$00) produced the framing error, the start bit will not be artificially induced, and the receiver must actually receive a logic one before start.

#### SCI SYNCHRONOUS TRANSMISSION

The SCI transmitter allows a one-way synchronous transmission, with the SCLK pin as the clock output. No clock is sent to the SCLK pin during the stop and start bits. The LCL bit (SSCR1) controls whether clocks are active during the last valid data bit (address mark). The CPOL bit selects clock polarity, and the CPHA bit selects the phase of the external clock. During idle, preamble, and send break, the external SCLK clock is not active.

These options allow the SCI to control serial peripherals consisting of shift registers without losing any function of the SCI transmitter. These options do not affect the SCI receiver, which is independent of the transmitter.

The SCLK pin works in conjunction with the TDO pin. When the SCI transmitter is disabled, the SCLK and the TDO pins assume a high-impedance state.

#### NOTE

THE LBCL, CPOL and CPHA bits must be selected before the transmitter is enabled to ensure that the clocks function correctly. These bits should not be changed while the transmitter is enabled.

#### TRANSMIT DATA OUT

Transmit data out (TDO) is the serial data presented from the transmit data register (TDR) via the SCI to the output pin. The transmitter generates a bit time by using a derivative of the RT clock, producing a transmission rate equal to one-sixteenth that of the receiver sample clock (if the same baud rate is used for transmit and receive).

#### **FUNCTIONAL DESCRIPTION**

A block diagram of the SCI is shown in Figure 12. The user has option bits in the serial communications control register 1 (SCCR1) to determine the SCI wake-up method and data word length. Serial communications control register 2 (SCCR2) provides control bits that individually enable/disable the transmitter or receiver, enable system interrupts, and provide wake-up enable, and send break code bits. The baud rate register bits allow the user to select different baud rates for the transmitter and receiver.

Data transmission is initiated by a write to the serial communications data register (SCDAT). Provided the transmitter is enabled, data stored in the SCDAT is transferred to the transmit data shift register. This data transfer sets the SCI status register (SCSR) transmit data register empty (TDRE) bit and generates an interrupt if the transmit interrupt is enabled. Data transfer to the transmit data shift register is synchronized with the bit rate clock. All data is transmitted LSB first. Upon completion of data transmission, the transmission complete (TC) bit is set (provided no pending data, preamble, or break code is sent), and an interrupt is generated if the transmit complete interrupt is enabled. If the transmitter is disabled, and the data, preamble, or break code has been sent, the TC bit will also be set, which will also generate an interrupt if the TCIE bit is set. If the transmitter is disabled in the middle of a transmission, that character will be completed before the transmitter gives up control of the TDO pin.

When the SCDAT is read, it contains the last data byte received, provided that the receiver is enabled. The SCSR receive data register full (RDRF) bit is set to indicate that a data byte is transferred from the input serial shift register to the SCDAT, which can cause an interrupt if the receiver interrupt is enabled. Data transfer from the input serial shift register to the SCDAT is synchronized by the receiver bit rate clock. The SCSR overrun (OR), noise flag (NF), or FE bits are set if data reception errors occur.

An idle line interrupt is generated if the idle line interrupt is enabled and the SCSR IDLE bit (which detects idle line transmission) is set. This allows a receiver that is not in the wake-up mode to detect the end of a message, the preamble of a new message, or to resynchronize with the transmitter. A valid character must be received before the idle line condition for the IDLE bit to be set and for an idle line interrupt to be generated.

#### REGISTERS

There are five registers used in the SCI; the internal configuration of these registers is discussed in the following paragraphs.

#### Serial Communications Data Register (SCDAT) \$11

The SCDAT is a read/write register used to receive and transmit SCI data.

7	6	5	4	3	2	1	0
SCD7	SCD6	SCD5	SCD4	SCD3	SCD2	SCD1	SCD0
RESET:							
U	U	U	U	U	U	U	U

As shown in Figure 12, SCDAT functions as two separate registers. The transmit data register (TDR) provides the parallel interface from the internal data bus to the transmit shift register. The receive data register (RDR) provides the interface from the receive shift register to the internal data bus

#### Serial Communications Control Register 1 (SCCR1) \$0E

The SCCR1 provides control bits that determine word length, select the wake-up method, and control the options to output the transmitter clocks for synchronous transmissions.

7	6	5	4	3	2	1	0
R8	T8	_	М	WAKE	CPOL	СРНА	LBCL
RESET:							
U	U		U	U	U	U	U

#### R8 - Receive Data Bit 8

R8 bit provides storage location for the ninth bit in the receive data byte (if M = 1).

#### T8 — Transmit Data Bit 8

T8 bit provides storage location for the ninth bit in the transmit data byte (if M = 1).

#### M — SCI Character Word Length

- 1 = one start bit, nine data bits, one stop bit
- 0 = one start bit, eight data bits, one stop bit

#### WAKE — Wake-Up Select

Wake bit selects the receiver wake-up method.

- 1 = Address bit (most significant bit)
- 0 = Idle line condition

#### CPOL - Clock Polarity

Selects the clock polarity sent to the SCLK pin.

- 1 = Steady state high outside the transmission window
- 0 = Steady state low outside the transmission window

The CPOL bit should not be changed with the transmitter active.

#### CPHA — Clock Phase

Selects the clock phase sent to the SCLK pin.

- 1 = SCLK line activated at the beginning of the data bit
- 0 = SCLK line activated in the middle of the data bit (see Figures 13 and 14)

The CPHA bit should not be changed with the transmitter active.

#### LBCL - Last Bit Clock

Selects whether the clock associated with the last data bit transmitted is output to the SCLK pin.

1 = Last data bit output

0 = Last data bit not output

The last data bit is the eighth or ninth bit, depending on whether an 8- or 9-bit format is used (see Table 5).

The LBCL bit should not be changed while the transmitter is enabled.

#### Bit 5 - Not used

Can read either one or zero

Table 5. SCI Clock on SCLK Pin

Data Format	M Bit	LBCL Bit	Number of Clocks on SCLK Pin	
8 Bit	0	0	7	
8 Bit	0	1	8	
9 Bit	1	0	8	
9 Bit	1	1	9	

The address bit is dependent on both the wake-bit and the M-bit level. Additionally, the receiver does not use the wake-up feature unless the RWU control bit in SCCR2 is set.

Wake	M	Receiver Wake-Up						
0	Х	Detection of an idle line allows the next data byte received to cause the receive data register to fill and produce an RDRF flag.						
1	0	Detection of a received one in the eighth data bit allows an RDRF flag and associated error flags.						
1	1	Detection of a received one in the ninth data bit allows an RDRF flag and associated error flags.						

#### Serial Communications Control Register 2 (SCCR2) \$OF

The SCCR2 provides control of individual SCI functions such as interrupts, transmit/receive enabling, receiver wake-up, and break code.

	7	6	5	4	3	2	1	0
	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK
RI	ESET:							
	0	0	0	0	0	0	0	0

TIE — Transmit Interrupt Enable

- 1 = SCI interrupt enabled, provided TDRE is set
- 0 = TDRE interrupt disabled

TCIE — Transmit Complete Interrupt Enable

- 1 = SCI interrupt enabled, provided TC is set
- 0 = TC interrupt disabled

RIE — Receive Interrupt Enable

- 1 = SCI interrupt enabled, provided OR or RDRF is set
  - 0 = RDRF and OR interrupts disabled
- ILIE Idle Line Interrupt Enable
  - 1 = SCI interrupt enabled, provided IDLE is set
  - 0 = Idle interrupt disabled

MC68HC05B6




Figure 12. SCI Block Diagram




Figure 13. SCI Data Clock Timing Diagram (M = 0)




Figure 14. SCI Data CLock Timing Diagram (M = 1)

#### TE - Transmit Enable

- 1 = Transmit shift register output is applied to the TD0 line, and the corresponding clocks are applied to the SCLK pin. Depending upon the SCCR1 M bit, a preamble of 10 (M = 0) or 11 (M = 1) consecutive ones is transmitted.
- 0 = Transmitter disabled after last byte is loaded in the SCDAT and TDRE is set. After last byte is transmitted, TD0 line becomes a high-impedance line.

#### RE — Receive Enable

- 1 = Receiver shift register input is applied to the RDI line
- 0 = Receiver disabled and RDRF, IDLE, OR, NF, and FE status bits are inhibited.

#### RWU — Receiver Wake-Up

- 1 = Places receiver in sleep mode and enables wakeup function
- 0 = Wake-up function disabled after receiving data word with MSB set (if WAKE = 1)

Wake-up function also disabled after receiving 10 (M=0) or 11 (M=1) consecutive ones (if WAKE = 0)

SBK - Send Break

- 1= Transmitter continually sends blocks of zeros (sets of 10 or 11) until cleared. Upon completion of break code, transmitter sends one high bit for recognition of valid start bit.
- 0 = Transmitter sends 10 (M=0) or 11 (M=1) zeros then reverts to an idle state or continues sending data. If transmitter is empty and idle, setting and clearing the SBK bit may queue up to two character times of break because the first break transfers immediately to the shift register, and the second is queued into the parallel transmit buffer.

#### Serial Communications Status Register (SCSR) \$10

The SCSR provides inputs to the SCI interrupt logic circuits. Noise flag and framing error bits are also contained in the SCSR.

7	6	5	4 .	3	2	1	0
TDRE	TC	RDRF	IDLE	OR	NF	FE	_
RESET:	1	0	0	0	0	0	_

TDRE — Transmit Data Register (TDR) Empty

- 1 = TDR contents transferred to the transmit data shift register
- 0 = TDR still contains data. TDRE is cleared by reading the SCSR, followed by a write to the TDR.

TC — Transmit Complete

- 1=Indicates end of data frame, preamble, or break condition has occurred if:
  - TE = 1, TDRE = 1, and no pending data, preamble or break is to be transmitted; or
  - 2. TE = 0 and the data preamble or break (in the transmit shift register) has been transmitted.
- 0 = TC bit cleared by reading the SCSR, followed by a write to the TDR

The TC bit is a status register that indicates one of the above conditions has occurred. It does not inhibit the transmitter in any way.

RDRF — Receive Data Register (RDR) Full

- 1 = Receive data shift register contents transferred to the RDR
- 0 = Receive data shift register transfer did not occur. RDRF is cleared by reading the SCSR, followed by a read of the RDR

IDLE — Idle Line Detect

- 1 = Indicates receiver has detected an idle line
- 0 = IDLE is cleared by reading the SCSR, followed by a read of the RDR. Once IDLE is cleared, IDLE cannot be set until RDI line becomes active and idle again.

OR — Overrun Error

- 1 = Indicates receive data shift register data is ready to be sent to a full RDR (RDRF = 1). Data causing the overrun is lost, and RDR data is not disturbed.
- 0=OR is cleared by reading the SCSR, followed by a read of the RDR.

NF — Noise Flag

- 1 = Indicates noise is present on the receive bits, including the start and stop bits. NF is not set until RDRF = 1.
- 0 = NF is cleared by reading the SCSR, followed by a read of the RDR.

FE - Framing Error

- 1 = Indicates stop bit not detected in received data character. FE is set the same time RDRF is set. If received byte causes both framing and overrun errors, processor will only recognize the overrun error. Further data transfer into the RDR is inhibited until FE is cleared.
- 0=FE is cleared by reading the SCSR, followed by a read of the RDR.

Bit 0 - Not used

Can read either one or zero

#### **Baud Rate Register \$0D**

The baud rate register selects the SCI transmitter and receiver baud rate. The SCP1 and SCP0 prescaler bits are used in conjunction with the SCR2–SCR0 bits to generate the receiver baud rate and in conjunction with the SCT2–SCT0 baud rate bits to generate the transmitter baud rate.

Tables 6 and 7 tabulate the divide chain used to obtain the baud rate clock (transmit or receive clock). The actual divider chain is controlled by the combined SCP1–SCP0 and SCR2–SCR0 or SCT2–SCT0 bits in the baud rate register. The divided frequencies shown in Table 6 represent the final baud rate that results from prescaler division only (SCR or SCT bits all zero). Table 7 lists the prescaler output frequency divided by the action of the SCR or SCT bits

For example, assume that 9600-Hz baud rate is desired from a 2.4576-MHz system clock crystal. The prescaler bits could be set for either a divide-by-one or divide-by-four. If a divide-by-four prescaler is used, then the SCR and SCT bits must be set for divide-by-two. The same result, using the same crystal frequency, can be obtained with a prescaler divide-by-one and SCR and SCT bit divide-by-eight.

7	6	5	4	3	2	_1_	0
SCP1	SCP0	SCT2	SCT1	SCT0	SCR2	SCR1	SCR0
RESET:	0	U	U	U	U	U	U

SCP1-SCP0 — SCI Prescaler Bits 1 and 0

These two prescaler bits are used to increase the range of standard baud rates controlled by the SCT2-SCT0 and SCR2-SCR0 bits. Prescaler internal processor clock division versus bit levels are shown in Table 6.

SCT2-SCT0 — SCI Transmit Baud Rate Selection Bits These three bits, taken in conjunction with bits SCP1-SCP0, are used to select the SCI transmit baud rate. Baud rates versus bit levels are listed in Table 7.

Table 6. Prescaler Highest Baud Rate Frequency Output

SCP Bit		Clock*	Crystal Frequency MHz							
1	0	Divided By	4.194304	4.0 2.4576		2.0	1.8432			
0	0	1	131.072 kHz	125.000 kHz	76.80 kHz	62.50 kHz	57.60 kHz			
0	1	3	43.691 kHz	41.666 kHz	25.60 kHz	20.833 kHz	19.20 kHz			
1	0	4	32.768 kHz	31.250 kHz	19.20 kHz	15.625 kHz	14.40 kHz			
1	1 1	13	10.082 kHz	9600 Hz	5.907 kHz	4800 Hz	4430 Hz			

<sup>\*</sup>Refers to the internal processor clock.

NOTE: The divided frequencies shown in Table 6 represent baud rates which are the highest transmit baud rate (Tx) that can be obtained by a specific crystal frequency and only using the prescaler division. Lower baud rates may be obtained by providing a further division using the SCI rate select bits as shown below for some representative prescaler outputs.

Table 7. Transmit Baud Rate Output for a Given Prescaler Output

SCR/T Bits		Divided	Representative Highest Prescaler Baud Rate Output							
2	1 0		Ву	131.072 kHz	32.768 kHz	76.80 kHz	19.20 kHz	9600 Hz		
0	0	0	1	131.072 kHz	32.768 kHz	76.80 kHz	19.20 kHz	9600 Hz		
0	0	1	2	65.536 kHz	16.384 kHz	38.40 kHz	9600 Hz	4800 Hz		
0	1	0	4	32.768 kHz	8.192 kHz	19.20 kHz	4800 Hz	2400 Hz		
0	1	1	8	16.384 kHz	4.096 kHz	9600 Hz	2400 Hz	1200 Hz		
1	0	0	16	8.192 kHz	2.048 kHz	4800 Hz	1200 Hz	600 Hz		
1	0	1	32	4.096 kHz	1.024 kHz	2400 Hz	600 Hz	300 Hz		
1	1	0	64	2.048 kHz	512 Hz	1200 Hz	300 Hz	150 Hz		
1	1	1	128	1.024 kHz	256 Hz	600 Hz	150 Hz	75 Hz		

NOTE: Table 7 illustrates how the SCI select bits can be used to provide lower transmitter or receiver baud rates by further dividing the prescaler output frequency. The five examples are only representative samples. In all cases, the baud rates shown are transmit baud rates (transmit clock), and the receive clock is 16 times higher in frequency than the actual baud rate.

SCR2-SCR0 — SCI Receive Baud Rate Selection Bits These three bits, taken in conjunction with bits SCP1-SCP0, are used to select the SCI receive baud rate. Baud rates versus bit levels are listed in Table

#### Load Program in RAM and Execute

This function is entered if the following conditions are met when reset is released:

IRQ is at V<sub>DD</sub> + 4 V for at least two machine cycles after reset

TCAP1 is at V<sub>DD</sub> for at least two machine cycles after

PD3 is at V<sub>DD</sub> for at least 30 machine cycles after reset PD4 is at V<sub>SS</sub> for at least 30 machine cycles after reset

User programs are loaded into RAM using the SCI port and then executed. Data is loaded sequentially, starting at RAM location \$50, until the last byte is loaded. Program control is then transferred to the RAM progam starting at location \$51. The first byte loaded is the count of the number of bytes in the program plus the count byte. The program starts at the second byte in the RAM. During firmware initialization, the SCI is configured for the NRZ format (idle line, eight data bits, and stop bit). The baud rate is 9600 with a 4-MHz crystal. Figure 15 shows a schematic for the load program in RAM and execute function.

Immediate execution can be avoided by setting the

byte count to a value greater than the length of data loaded, which causes the firmware to wait for additional data after loading is complete. Resetting the MCU then allows entering any routine without disturbing the RAM data that was loaded.

#### Jump to Any Address

This function is entered if the following conditions are met when reset is released:

IRQ is at V<sub>DD</sub> + 4 V for at least two machine cycles after reset


TCAP1 is at V<sub>DD</sub> for at least two machine cycles after reset

PD3 is at V<sub>DD</sub> for at least 30 machine cycles after reset PD4 is at V<sub>DD</sub> for at least 30 machine cycles after reset

To execute the jump to any address function, port A data input should be \$CC, and port B and C should be the MSB and LSB, respectively, of the address desired for the jump. Figure 16 shows a schematic for the jump function.


#### **PULSE-LENGTH D/A CONVERTERS**

The pulse-length D/A converter (PLM) works in conjunction with the timer to execute two 8-bit conversions



NOTE: Pin numbers are valid for the 52-pin PLCC packge only.

Figure 15. Load Program in RAM and Execute Diagram



NOTE: Pin numbers are valid for 52-pin PLCC package only.

Figure 16. Jump to Any Address Diagram

with a choice of two repetition rates. The outputs are pulse-length modulated signals whose duty-cycle ratio may be modified. These signals can be used directly as PLM, or the filtered average values can be used as general-purpose analog outputs.

Registers PLMA and PLMB contain the pulse-length values for the two PLMs. A value of \$00 results in a continuously low output from the D/A. A value of \$80 results in a 50-percent duty-cycle output, and a value of \$FF gives an output that is a logic 1 for 255/256 of the cycle. When the MCU writes to the PLMA or PLMB register, the D/A picks up the new value at the end of a complete conversion cycle. A monotonic change in the dc component of the output results, without overshoots or vicious starts (a vicious start is an output that gives totally erroneous output during the first cycle following an update of the registers). WAIT mode does not affect the output waveform of the D/A converters.

Since the PLM system uses the timer counter, PLM results will be affected while resetting the timer counter.

Figure 17 shows a block diagram of the PLM system.

#### PLMA (0A)

7	6	5	4	3	2	1	0
PLMA7	PLMA6	PLMA5	PLMA4	PLMA3	PLMA2	PLMA1	PLMA0
RESET:	0	0	0	0	0	0	0

#### PLMB (0B)

7	6	5	4	3	2	1	0			
PLMB7	PLMB6	PLMB5	PLMB4	PLMB3	PLMB2	PLMB1	PLMB0			
RESET: 0	0	0	0	0	0	0	0			
Miscellaneous (OC)										

Miscellaneous (0C)										
7	6	5	4	3	2	1	0			
_	-	_	_	SFA	SFB		_			
RESET:	•									
			_	0	0		_			

- SFA Slow/Fast Control for PLMA Clock
  - 1 = Slow speed of PLMA used (4096 times the timer clock period)
  - 0 = Fast speed of PLMA used (256 times the timer clock period)




Figure 17. PLM Block Diagram

SFB — Slow/Fast Control for PLMB Clock

- 1 = Slow speed of PLMB used (4096 times the timer clock period)
- 0=Fast speed of PLMB used (256 times the timer clock period)

#### NOTE

The highest speed of the PLM system corresponds to the frequency of the TOF bit being set, multiplied by 256. The slowest speed of the PLM system corresponds to the frequency of the TOF bit being set, multiplied by 16.

The SFA and SFB bits are not double buffered; therefore, these bits must be selected before writing to either PLM register to avoid temporary wrong values from the PLM outputs. Figure 18 shows some examples of the PLM output waveforms.

#### A/D CONVERTER

The A/D converter system consists of an 8-bit successive approximation converter and a 16-channel multiplexer. Eight of the channels are available for output, and the other eight channels are dedicated to internal test functions. There is one 8-bit result data register (address \$08) and one 8-bit status/control register (address \$09).

#### NOTE

In the 48-pin dual-in-line package, the fixed input port (D) of the MC68HC05B6 is reduced to six pins (PD5-PD0, AN5-AN0). This change has no effect on either programming or operation of port D or the A/D converter.

The reference supply for the converter uses dedicated input pins instead of the power supply lines, because drops caused by loading in the power supply lines would degrade the accuracy of the A/D conversion. An internal RC oscillator is available if the bus speed is low enough

to degrade the A/D accuracy. An ADON bit allows the A/D to be switched off to reduce power consumption, which is particularly useful in the WAIT mode.

For ratiometric conversions, the source of each analog input should use VRH as the supply voltage and be referenced to VRL. An input voltage greater than or equal to VRH converts as \$FF (full scale) with no overflow indication. An input voltage equal to VRL converts as \$00. The conversion is monotonic with no missing codes.

#### A/D STATUS/CONTROL REGISTER (\$09)

7	6	5	4	3	2	1	0
coco	ADRC	ADON	0	СНЗ	CH2	CH1	CH0
RESET:							
0	0	0	0	0	0	0	0

COCO — Conversion Complete

- 1 = Conversion is complete; a new result can be read from the result data register (\$08).
- 0 = No conversion since last reset

ADRC — A/D RC Oscillator Control

- 1 = A/D uses RC clock
- 0 = A/D uses CPU clock

When the RC oscillator is turned on, it requires a time  $t_{adrc}$  to stabilize, and results can be inaccurate during this time.

ADON - A/D On

- 1 = A/D enabled
- 0 = A/D disabled


When the A/D is turned on, it requires a time tADON for the current sources to stabilize, and results can be inaccurate during this time.

CH3-CH0 — Channel 3 through Channel 0

These bits select the A/D channel assignment (see Table 8).

#### NOTE

Using one or more pins of PD7 AN7-PD0 AN0 as analog inputs does not affect the ability to use port D inputs as digital inputs. However, using port D



T = 64 CPU Clocks Slow Mode

Figure 18. PLM Output Waveform Examples

for digital inputs during an analog conversion sequence may inject noise on the analog inputs and reduce the accuracy of the A/D result.

Performing a digital read of port D with levels other than VDD or VSS on the inputs causes greater than normal power dissipation during the read and may give erroneous results.

Table 8. A/D Channel Assignments

СНЗ	CH2	CH1	CH0	Channel Selected
0	0	0	0	AN0, Port D Bit 0
0	0	0	1	AN1, Port D Bit 1
0	0	1	0	AN2, Port D Bit 2
0	0	1	1	AN3, Port D Bit 3
0	1	0	0	AN4, Port D Bit 4
0	1	0	1	AN5, Port D Bit 5
0	1	1	0	AN6, Port D Bit 6
0	1	1	1	AN7, Port D Bit 7
1	0	0	0	V <sub>RH</sub> Pin (High)
1	0	0	1	((V <sub>RH</sub> ) + (V <sub>RL</sub> ))/2
1	0	1	0	V <sub>RI</sub> Pin (Low)
1	0	1	1	V <sub>RL</sub> Pin (Low)
1	1	0	0	V <sub>RL</sub> Pin (Low)
1	1	0	1	V <sub>RL</sub> Pin (Low)
1	1	1	0	V <sub>RI</sub> Pin (Low)
1	1	1	1	V <sub>RL</sub> Pin (Low)

#### **INSTRUCTION SET**

The MCU instructions can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type.

This MCU uses all the instructions available in the M146805 CMOS Family plus one more: the unsigned multiply (MUL) instruction. This instruction allows unsigned multiplication of the contents of the accumulator (A) and the index register (X). The high-order product is then stored in the index register, and the low-order product is stored in the accumulator. A detailed definition of the MUL instruction is shown below.

Operation	X:A ♠ X×A					
Description	Multiplies the eight bits in the index register by the eight bits in the accumulator to obtain a 16-bit unsigned number in the concatenated accumulator and index register					
Condition Codes	H: Cleared I: Not affected N: Not affected Z: Not affected C: Cleared					
Source Form(s)	MUL					
Addressing Mode	Cycles Bytes Opcode					
Inherent	11 1 \$42					

#### REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is either the accumulator or the index register. The

other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to the following instruction list.

Function	Mnemonic
Load A from Memory	LDA
Load X from Memory	LDX
Store A in Memory	STA
Store X in Memory	STX
Add Memory to A	ADD
Add Memory and Carry to A	ADC
Subtract Memory	SUB
Subtract Memory from A with Borrow	SBC
AND Memory to A	AND
OR Memory with A	ORA
Exclusive OR Memory with A	EOR
Arithmetic Compare A with Memory	CMP
Arithmetic Compare X with Memory	CPX
Bit Test Memory with A (Logical Compare)	BIT
Jump Unconditional	JMP
Jump to Subroutine	JSR

#### BRANCH INSTRUCTIONS

This set of instructions branches if a particular condition is met; otherwise, no operation is performed. Branch instructions are two-byte instructions. Refer to the following list for branch instructions.

Function	Mnemonic
Branch Always	BRA
Branch Never	BRN
Branch if Higher	BHI
Branch if Lower or Same	BLS
Branch if Carry Clear	BCC
Branch if Higher or Same	BHS
Branch if Carry Set	BCS
Branch if Lower	BLO
Branch if Not Equal	BNE
Branch if Equal	BEQ
Branch if Half Carry Clear	внсс
Branch if Half Carry Set	BHCS
Branch if Plus	BPL
Branch if Minus	ВМІ
Branch if Interrupt Mask Bit is Clear	вмс
Branch if Interrupt Mask Bit is Set	BMS
Branch if Interrupt Line is Low	BIL
Branch if Interrupt Line is High	BIH
Branch to Subroutine	BSR

#### READ-MODIFY-WRITE INSTRUCTIONS

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read-modify-write sequence since it does not modify the value. Refer to the following list of instructions.

Function	Mnemonic
Increment	INC
Decrement	DEC
Clear	CLR
Complement	COM
Negate (Twos Complement)	NEG
Rotate Left Thru Carry	ROL
Rotate Right Thru Carry	ROR
Logical Shift Left	LSL
Logical Shift Right	LSR
Arithmetic Shift Right	ASR
Test for Negative or Zero	TST
Multiply	MUL

#### **CONTROL INSTRUCTIONS**

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to the following list for control instructions.

Function	Mnemonic
Transfer A to X	TAX
Transfer X to A	TXA
Set Carry Bit	SEC
Clear Carry Bit	CLC
Set Interrupt Mask Bit	SEI
Clear Interrupt Mask Bit	CLI
Software Interrupt	SWI
Return from Subroutine	RTS
Return from Interrupt	RTI
Reset Stack Pointer	RSP
No-Operation	NOP
Stop	STOP
Wait	WAIT

#### BIT MANIPULATION INSTRUCTIONS

The MCU is capable of setting or clearing any writable bit which resides in the first 256 bytes of the memory space where all port registers, port DDRs, timer, timer control, ROM, and on-chip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear and bit test, and branch functions are all implemented with a single instruction. For test and branch instructions,

the value of the bit tested is also placed in the carry bit of the condition code register. Refer to the following list for bit manipulation instructions.

Function	Mnemonic
Branch if Bit n is Set	BRSET n (n - 0 7)
Branch if Bit n is Clear	BRCLR n (n · 0 7)
Set Bit n	BSET n (n 07)
Clear Bit n	BCLR n (n 07)

#### **OPCODE MAP SUMMARY**

Table 9 is an opcode map for the instructions used on the MCU.

#### ADDRESSING MODES

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code for all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single byte instructions; the longest instructions (three bytes) permit accessing tables throughout memory. Short and long absolute addressing is also included. One- or two-byte direct addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory.

The term "effective address" (EA) is used in describing the various addressing modes. Effective address is defined as the address from which the argument for an instruction is fetched or stored.

#### IMMEDIATE

In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants that do not change during program execution (e.g., a constant used to initialize a loop counter).

#### DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two-byte instruction.

#### **EXTENDED**

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode byte. Instructions with extended addressing mode are capable of referencing arguments anywhere in memory with a single three-byte instruction. When using the Motorola assembler, the user need not specify whether an instruction uses direct or extended addressing. The assembler automatically selects the shortest form of the instruction.





Table 9. Opcode Map


I	Bit Mani	pulation	Branch		Re	ad-Modify-Wri	te		Cont	rol			Register/	Memory			1
Ì	BTB	BSC	REL	DIR	INH	INH	IX1	IX	INH	INH	IMM	DIR	EXT	IX2	IX1	IX	1
LOW HI	0	1 0001	2 0010	3 0011	4 0100	5 0101	6 0110	7 0111	8	9 1001	A 1010	B 1011	C 1100	D 1101	E 1110	F 1111	HI LOW
0	BRSET0 3 BTB	BSET0 2 BSC 2	BRA REL	NEG DIR	NEGA INH	NEGX INH	NEG 1X1	NEG IX	RŢĪ 9		SUB 2 2 IMM	SUB 3 2 DIR 3	SUB EXT	SUB 5	SUB 1X1	SUB 3	0000
1 0001	BRCLR0 3 BTB	BCLR0 2 BSC 2	BRN REL						RTS INH		CMP 2 IMM	CMP 3	CMP EXT	CMP 5 3 IX2	CMP 4 2 IX1	CMP IX	1 0001
2 0010	BRSET1 5	BSET1 2 BSC 2	BHI REL		MUL INH						SBC 2	SBC 3	SBC EXT	SBC 5	SBC 4	SBC IX	2
3	BRCLR1 3 BTB	BCLR1 2 BSC 2	BLS REL	COM DIR	COMA NH	COMX INH	COM IX1	COM 1X	SWI 10 INH		CPX IMM	CPX 3	CPX EXT	CPX 5.	CPX 4 2 IX1	CPX X	3 . 0011
4 0100	BRSET2 3 BTB	BSET2 2 BSC 2	BCC REL	LSR DIR	LSRA INH	LSRX INH	LSR 1X1	LSR 1X			AND 2 IMM	AND 3 2 DIR	AND EXT	AND 1X2	AND 1X1	AND IX	4 0100
5 0101	BRCLR2 3 BTB	BCLR2 2 BSC 2	BCS REL				-				BIT 2 IMM	BIT 3	BIT EXT	BIT 3 1X2	BIT 2 IX1	BIT IX	5 0101
6 0110	BRSET3 3 BTB	BSET3 2 BSC 2	BNE REL	ROR DIR	RORA NH	RORX INH	ROR EXT	ROR 1			LDA 2 IMM	LDA 2 DIR	LDA EXT	LDA 5 3 1X2	LDA 1X1	LDA ix	6 0110
7 0111	BRCLR3 3 BTB	BCLR3 2 BSC 2	BEQ REL	ASR DIR	ASRA INH	ASRX INH	ASR IX1	ASR 1		TAX 1 INH		STA DIR	STA EXT	STA 1X2	STA 5	STA IX	7 0111
8 1000	BRSET4 3 BTB	BSET4 2 BSC 2	BHCC REL	LSL DIR	LSLA INH	LSLX INH	LSL EXT	LSL 1		CLC INH	EOR 2	EOR 3	EOR EXT	EOR 1X2	EOR 4	EOR IX	8 1000
9 1001	BRCLR4 3 BTB	BCLR4 2 BSC 2	BHCS REL	ROL DIR	ROLA NH	ROLX 3	ROL 1X1	ROL IX		SEC 2	ADC 2	ADC 3	ADC EXT	ADC 5	ADC 4	ADC IX	9
A 1010	BRSET5 3 BTB	BSET5 2 BSC 2	BPL REL	DEC DIR	DECA INH	DECX 3	DEC EXT	DEC 1X		CLI 2	ORA 2 IMM	ORA DIR	ORA EXT	ORA 3 IX2	ORA 2 IX1	ORA IX	A 1010
B 1011	BRCLR5 3 BTB	BCLR5 2 BSC 2	BMI REL							SEI 2	ADD 2	ADD 3	ADD EXT	ADD 5	ADD 4 2 IX1	ADD 3	B 1011
C 1100	BRSET6 3 BTB	BSET6 2 BSC 2	BMC REL	INC DIR	INCA INH	INCX 3	INC 1X1	INC 1		RSP INH		JMP DIR	JMP 3 EXT	JMP 3 IX2	JMP 3	JMP IX	C 1100
D 1101	BRCLR6 3 BTB	BCLR6 2 BSC 2	BMS REL 2	TST DIR	TSTA INH	TSTX 3	TST 5	TST IX		NOP INH	BSR REL	JSR 2 DIR	JSR EXT	JSR 3 IX2	JSR 2 1X1	JSR	D 1101
E 1110	BRSET7 3 BTB	BSET7 2 BSC 2	BIL REL						STOP 1 INH		LDX 1MM	LDX 3	LDX EXT	LDX 5	LDX 2 IX1	LDX ix	-E 1110
F 1111	BRCLR7 3 BTB	BCLR7 2 BSC 2	BIH REL	CLR DIR	CLRA INH	CLRX 3	CLR IX1	CLR 1	WAIT INH	TXA 1 INH		STX DIR	STX 5	STX 6	STX STX	STX 1	F 1111

#### Abbreviations for Address Modes

INH	Inherent	REL	Relative
A	Accumulator	BSC	Bit Set/Clear
X	Index Register	BTB	Bit Test and Branch
IMM	Immediate	IX	Indexed (No Offset)
DIR	Direct	IX1	Indexed, 1 Byte (8-Bit) Offset
EXT	Extended	IX2	Indexed, 2 Byte (16-Bit) Offset

#### LEGEND

MC68HC05B6



#### RELATIVE

The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte (the offset) following the opcode is added to the PC if, and only if, the branch conditions are true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from  $-126\ to +129\ from$  the opcode address. The programmer need not calculate the offset when using the Motorola assembler, since it calculates the proper offset and checks to see that it is within the span of the branch.

#### INDEXED, NO OFFSET

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. This addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location.

#### INDEXED, 8-BIT OFFSET

In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the opcode. The addressing mode is useful for selecting the Kth element in an n element table. With this two-byte instruction, K would typically be in X with the address of the beginning of the table in the instruction. As such, tables may begin anywhere within the first 256 addressable locations and could extend as far as location 510 (\$1FE is the last location at which the instruction may begin).

#### **INDEXED, 16-BIT OFFSET**

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following

the opcode. This address mode can be used in a manner similar to indexed, 8-bit offset except that this three-byte instruction allows tables to be anywhere in memory. As with direct and extended addressing, the Motorola assembler determines the shortest form of indexed addressing.

#### BIT SET/CLEAR

In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode, and the byte following the opcode specifies the direct addressing of the byte in which the specified bit is to be set or cleared. Any read/write bit in the first 256 locations of memory, including I/O, can be selectively set or cleared with a single two-byte instruction.

#### BIT TEST AND BRANCH

The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit that is to be tested and its condition (set or clear), is included in the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte. The signed relative 8-bit offset in the third byte is added to the PC if the specified bit is set or cleared in the specified memory location. This single three-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branching is from -125 to +130 from the opcode address. The state of the tested bit is also transferred to the carry bit of the condition code register.

#### INHERENT

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator as well as the control instruction with no other arguments are included in this mode. These instructions are one byte long.

## 3

#### **ELECTRICAL SPECIFICATIONS**

#### MAXIMUM RATINGS (Voltages referenced to VSS)

Rating	Symbol	Value	Unit
Supply Voltage	V <sub>DD</sub>	-0.5  to  +7.0	٧
Input Voltage	V <sub>in</sub>	$V_{SS} = 0.5 \text{ to}$ $V_{DD} + 0.5$	٧
Self-Check Mode (IRQ Pin Only)	V <sub>in</sub>	$V_{SS} - 0.5 \text{ to}$ $2 \times V_{DD} + 0.5$	٧
Current Drain Per Pin Excluding VDD and VSS	ı	25	mA
Operating Temperature Range MC68HC05B6P, FN (Standard) MC68HC05B6CP, CFN (Extended) MC68HC05B6MP, MFN (Automotive)	ТА	T <sub>L</sub> to T <sub>H</sub> 0 to +70 -40 to +85 -40 to +125	°Ç
Storage Temperature Range	T <sub>stg</sub>	- 65 to + 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. For proper operation, it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}$ . Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ).

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance	θJA	40	°C/W
Plastic		40	
Plastic Leaded Chip Carrier (PLCC)	7	50	,

#### $V_{DD} = 4.5 \text{ V}$

Pins	R1	R2	С
PA7-PA0, PB7-PB0, PC7-PC0, TCMP1 TCMP2	3.26 kΩ	2.38 kΩ	50 pF
TDO, SCLK, PLMA, PLMB	1.9 kΩ	2.26 kΩ	200 pF

#### $V_{DD} = 3.0 V$

Pins	R1	R2	C
PA7-PA0, PB7-PB0, PC7-PC0, TCMP1, TCMP2	10.91 kΩ	6.32 kΩ	50 pF
TDO, SCLK, PLMA, PLMB	6 kΩ	6 kΩ	200 pF




Figure 19. Equivalent Test Load

#### MC68HC05B6

#### POWER CONSIDERATIONS

The average chip-junction temperature, T<sub>.1</sub>, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \cdot \theta_{JA}) \tag{1}$$

where:

= Ambient Temperature, °C

 $T_A$  $\theta_{JA}$ 

= Package Thermal Resistance, Junction-to-Ambient, °C/W

 $P_{\mathsf{D}}$ 

 $P_{\mathsf{INT}}$  $P_{I/O}$ 

 $= P_{INT} + P_{I/O}$   $= I_{CC} \times V_{CC}, Watts - Chip Internal Power$ = Power Dissipation on Input and Output

Pins — User Determined

For most applications P<sub>I/O</sub><P<sub>INT</sub> and can be neglected. The following is an approximate relationship between

PD and TJ (if  $P_{J/O}$  is neglected): PD = K  $\div$  (TJ + 273°C) Solving equations (1) and (2) for K gives:

(2)

 $K = P_D \cdot (T_\Delta + 273^{\circ}C) + \theta_J A \cdot P_D^2$ 

(3) where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring PD (at equilibrium) for a known TA. Using this value of K, the values of PD and T1 can be obtained by solving equations (1) and (2) iteratively for any value of  $T_{\Delta}$ .

#### $\textbf{DC ELECTRICAL CHARACTERISTICS} \ (V_{DD} = 5.0 \ \text{Vdc} \pm 10\%, \ V_{SS} = 0 \ \text{Vdc}, \ T_{A} = T_{L} \ \text{to} \ T_{H}, \ \text{unless otherwise noted} )$

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage, I <sub>Load</sub> ≤10.0 μA	V <sub>OL</sub> V <sub>OH</sub>	— V <sub>DD</sub> – 0.1	_	0.1 —	V
Output High Voltage ( $I_{Load}$ = 0.8 mA) PA7-PA0, PB7-PB0, PC7-PC0, TCMP1, TCMP2 ( $I_{Load}$ = 1.6 mA) TDO, SCLK, PLMA, PLMB	Voн	V <sub>DD</sub> - 0.8 V <sub>DD</sub> - 0.8	V <sub>DD</sub> - 0.4 V <sub>DD</sub> - 0.8	_	V
Output Low Voltage (I <sub>Load</sub> = 1.6 mA) PA7-PA0, PB7-PB0, PC7-PC0, TCMP1, TCMP2, PLMA, PLMB, TDO, SCLK RESET	VOL	_	0.1	0.4	V
Input High Voltage PA7-PA0, PB7-PB0, PC7-PC0, PD7-PD0, TCAP1, TCAP2, IRQ, RESET, OSC1, RDI	VIH	0.7×V <sub>DD</sub>	_	V <sub>DD</sub>	V
Input Low Voltage PA7-PA0, PB7-PB0, PC7-PC0, PD7-PD0, TCAP1, TCAP2, IRQ, RESET, OSC1, RDI	V <sub>IL</sub>	V <sub>SS</sub>	_	0.2×V <sub>DD</sub>	V
Supply Current (see Notes) $ \begin{array}{l} \text{RUN (SM = 0)} \\ \text{RUN (SM = 1, } t_{CYC} = 8 \ \mu\text{s}) \\ \text{WAIT (SM = 1, } t_{CYC} = 8 \ \mu\text{s}) \\ \text{WAIT (SM = 1, } t_{CYC} = 8 \ \mu\text{s}) \\ \text{STOP} \\ 0 \ \text{to } 70 \ \text{(Standard)} \\ -40 \ \text{to } 85 \ \text{(Extended)} \\ -40 \ \text{to } 125 \ \text{(Automotive)} \end{array} $	IDD		3.5 0.5 1 0.35	9 2 4 1 10 20 50	mA mA mA mA μA μA
I/O Ports Hi-Z Leakage Current PA7-PA0, PB7-PB0, PC7-PC0, TDO, RESET, SCLK	ΊL		0.2	± 1	μΑ
Input Current IRQ, TCAP1, TCAP2, OSC1, RDI PD7/AN7-PD0/AN0 (A/D off) PD7/AN7-PD0/AN0 (A/D on)	lin	  	± 0.2 ± 0.2 ± 10	± 1 ± 1 TBD	μΑ
Capacitance Ports (as Input or Output), RESET TDO, SCLK IRQ, TCAP1, TCAP2, OSC1, RDI PD7/AN7-PD0/AN0 (A/D off) PD7/AN7-PD0/AN0 (A/D on)	C <sub>out</sub> C <sub>out</sub> C <sub>in</sub> C <sub>in</sub>	_ _ _ _ _	  12 22	12 12 8 TBD TBD	pF

- 1. All values shown reflect average measurements.
- 2. Typical values at midpoint of voltage range, 25°C only.
- 3. Wait IDD: Only timer system active (TE = RE = 0). If SCI active (TE = RE = 1) add 10% current draw.
- 4. Run (Operating) IDD, Wait IDD: Measured using external square wave clock source (fosc = 4.0 MHz), all inputs 0.2 V from rail; no dc loads, less than 50 pF on all outputs,  $C_L = 20$  pF on OSC2.
- 5. Wait, Stop IDD: All ports configured as inputs,  $V_{IL} = 0.2 \text{ V}$ ,  $V_{IH} = V_{DD} 0.2 \text{ V}$ .
- 6. Wait IDD is affected linearly by the OSC2 capacitance.
- TBD To be determined.

#### DC ELECTRICAL CHARACTERISTICS ( $V_{DD} = 3.3 \text{ Vdc} \pm 10\%$ , $V_{SS} = 0 \text{ Vdc}$ , $T_A = T_L$ to $T_H$ , unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage, I <sub>Load</sub> ≤10.0 μA	V <sub>OL</sub>	_ V <sub>DD</sub> = 0.1	_	0.1 —	V
Output High Voltage (I <sub>Load</sub> = 0.2 mA) PA7-PA0, PB7-PB0, PC7-PC0, TCMP1, TCMP2 (I <sub>Load</sub> = 0.4 mA) TDO, SCLK, PLMA, PLMB	VOH	V <sub>DD</sub> - 0.3 V <sub>DD</sub> - 0.3	V <sub>DD</sub> - 0.1 V <sub>DD</sub> - 0.1	<u>-</u>	V
Output Low Voltage (I <sub>Load</sub> =0.4 mA) PA7-PA0, PB7-PB0, PC7-PC0, TCMP1, TCMP2, PLMA, PLMB, TDO, SCLK RESET	V <sub>OL</sub>		0.1	0.3	V
Input High Voltage PA7-PA0, PB7-PB0, PC7-PC0, PD7-PD0, TCAP1, TCAP2, IRQ, RESET, OSC1, RDI	VIH	0.7 × V <sub>DD</sub>	_	V <sub>DD</sub>	V
Input Low Voltage PA7-PA0, PB7-PB0, PC7-PC0, PD7-PD0, TCAP1, TCAP2, IRQ, RESET, OSC1, RDI	VIL	V <sub>SS</sub>		0.2×V <sub>DD</sub>	V
Supply Current (see Notes) RUN (SM = 0) RUN (SM = 1, $t_{CVC}$ = 8 $\mu$ s) WAIT (SM = 0) WAIT (SM = 1, $t_{CVC}$ = 8 $\mu$ s) STOP	I <sub>DD</sub>	_ _ _ _	1.2 0.2 0.4 0.15	5 1 2 0.5	mA mA mA
0 to 70 (Standard) - 40 to 85 (Extended) - 40 to 125 (Automotive)			1 _ _	10 10 30	μΑ μΑ μΑ
I O Ports Hi-Z Leakage Current PA7-PA0, PB7-PB0, PC7-PC0, TDO, RESET, SCLK	Iτ	_	± 0.2	± 10	μА
Input Current IRQ, TCAP1, TCAP2, OSC1, RDI PD7/AN7-PD0/AN0 (A/D off) PD7/AN7-PD0/AN0 (A/D on)	lin .		± 0.2 ± 0.2 ± 10	± 1 ± 1 TBD	μΑ
Capacitance Ports (as Input or Output), RESET, TDO TDO, SCLK IRO, TCAP1, TCAP2, OSC1, RDI PD7/AN7-PD0/AN0 (A/D off) PD7/AN7-PD0/AN0 (A/D on)	C <sub>out</sub> C <sub>out</sub> C <sub>in</sub> C <sub>in</sub> C <sub>in</sub>	_ _ _ _ _	  12 22	12 12 8 TBD TBD	pF

#### NOTES:

- 1. All values shown reflect average measurements.
- 2. Typical values at midpoint of voltage range, 25°C only.
- Wait I<sub>DD</sub>: Only timer system active (TE = RE = 0). If SCI active (TE = RE = 1) add 10% current draw.
   Run (Operating) I<sub>DD</sub>. Wait I<sub>DD</sub>: Measured using external square wave clock source (f<sub>OSC</sub> = 4.0 MHz), all inputs 0.2 V from rail; no dc loads, less than 50 pF on all outputs, C<sub>L</sub> = 20 pF on OSC2.
   Wait, Stop I<sub>DD</sub>: All ports configured as inputs, V<sub>IL</sub> = 0.2 V, V<sub>IH</sub> = V<sub>DD</sub> 0.2 V.
- 6. Wait IDD is affected linearly by the OSC2 capacitance.

TBD — To be determined.

#### MC68HC05B6

#### A/D CONVERTER CHARACTERISTICS ( $V_{DD} = 5.0 \text{ Vdc} \pm 10\%$ , $V_{SS} = 0 \text{ Vdc}$ )

Characteristic	Parameter	Min	Max	Unit
Resolution	Number of bits resolved by the A/D	8	_	Bit
Non-Linearity	Maximum deviation from the best straight line through the A/D transfer characteristics (VRH = VDD and VRL = 0 V)	_	± 1/2	LSB
Quantization Error	Uncertainty due to converter resolution	_	± 1/2	LSB
Absolute Accuracy	Difference between the actual input voltage and the full-scale equivalent of the binary code output code for all errors	_	±1	LSB
Conversion Range	Analog input voltage range	V <sub>RL</sub>	V <sub>RH</sub>	V
V <sub>RH</sub>	Maximum analog reference voltage	V <sub>RL</sub>	V <sub>DD</sub> + 0.1	V
V <sub>RL</sub>	Minimum analog reference voltage	V <sub>SS</sub> -0.1	VRH	V
Conversion Time	ersion Time  Total time to perform a single analog to digital conversion a. External Clock (XTAL, EXTAL) b. Internal RC oscillator		32 32	t <sub>cyc</sub> μs
Monotonicity	Conversion result never decreases with an increase in input voltage and has no missing codes		Guaranteed	
Zero-Input Reading	Conversion result when V <sub>in</sub> = V <sub>RL</sub>	00	_	Hex
Full-Scale Reading	Conversion result when V <sub>in</sub> = V <sub>RH</sub>		FF	Hex
Sample Acquisition Time  (see Note 1)  Analog input acquisition sampling a. External Clock (XTAL, EXTAL) b. Internal RC oscillator		_	12 12	t <sub>cyc</sub> μs
Sample/Hold Capacitance	Input capacitance on PD7/AN7-PD0/AN0	_	12	pF
Input Leakage (see Note 2)	Input leakage on A/D pins PD7/AN7-PD0/AN0, V <sub>RL</sub> , V <sub>RH</sub>	_	1	μΑ

- 1. Source impedances greater than 10K ohm will adversely affect internal RC charging time during input sampling.
- 2. The external system error caused by input leakage current is approximately equal to the product of R source and input current.

#### CONTROL TIMING (VDD = 5.0 Vdc $\pm$ 10%, VSS = 0 Vdc, $T_A = T_L$ to $T_H)$

Characteristic	Symbol	Min	Max	Unit
Frequency of Operation Crystal Option External Clock Option	fosc	_ dc	4.2 4.2	MHz
Internal Operating Frequency Crystal ( $f_{OSC}/2$ ) External Clock ( $f_{OSC}/2$ )	f <sub>op</sub>	— dc	2.1 2.1	MHz
Cycle Time (see Figure 21)	tcyc	480	_	ns
Crystal Oscillator Startup Time (see Figure 21)	toxov	_	100	ms
Stop Recovery Startup Time (Crystal Oscillator)	tILCH		100	ms'
External RESET Input Pulse Width (see Figure 21)	t <sub>RL</sub>	1.5	_	tcyc
Power-On RESET Output Pulse Width 4064 Cycle Option 16 Cycle Option	†PORL	4064 16	=	t <sub>cyc</sub>
Watchdog RESET Output Pulse Width	tDOGL	1.5	_	t <sub>cyc</sub>
Watchdog Time-Out	tDOG	6144	7168	tcyc
EEPROM Byte Erase Time 0 to 70 (Standard) – 40 to 85 (Extended) – 40 to 125 (Automotive)	tera	10 10 10		ms
EEPROM Byte Programming Time 0 to 70 (Standard) - 40 to 85 (Extended) - 40 to 125 (Automotive)	<sup>t</sup> PROG	10 10 20		ms
Timer Resolution** Input Capture Pulse Width (see Figure 20) Input Capture Pulse Period (see Figure 20)	tRESL tTH, tTL tTL, tTL	4.0 125 ***	_	t <sub>cyc</sub> ns t <sub>cyc</sub>
Interrupt Pulse Width (Edge-Triggered)	tILIH	125	_	ns
Interrupt Pulse Period	t <sub>ILIL</sub>	*	_	tcyc
OSC1 Pulse Width	t <sub>OH</sub> , t <sub>OL</sub>	90		ns

- \*The minimum period t<sub>ILIL</sub> should not be less than the number of cycle times it takes to execute the interrupt service routine
- plus 21 t<sub>Cyc</sub>.

  \*\*Since a 2-bit prescaler in the timer must count four internal cycles (t<sub>Cyc</sub>), this is the limiting minimum factor in determining the timer resolution.
- \*\*\*The minimum period t<sub>TLTL</sub> should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus 24 t<sub>CVC</sub>.




Figure 20. Timer Relationship

#### MC68HC05B6

### CONTROL TIMING (VDD = 3.3 Vdc $\pm$ 10%, VSS = 0 Vdc, TA = TL to TH)

Characteristic	Symbol	Min	Max	Unit
Frequency of Operation Crystal Option External Clock Option	fosc	— dc	2.0 2.0	MHz
Internal Operating Frequency Crystal (f <sub>OSC</sub> /2) External Clock (f <sub>OSC</sub> /2)	f <sub>op</sub>	— dc	1.0 1.0	MHz
Cycle Time (see Figure 21)	t <sub>cyc</sub>	1000		ns
Crystal Oscillator Startup Time (see Figure 21)	toxov		100	ms
Stop Recovery Startup Time (Crystal Oscillator)	tILCH	_	100	ms
External RESET Input Pulse Width (see Figure 21)	t <sub>RL</sub>	1.5	_	t <sub>cyc</sub>
Power-On RESET Output Pulse Width 4064 Cycle Option 16 Cycle Option	tPORL	4064 16	_	t <sub>cyc</sub>
Watchdog RESET Output Pulse Width	†DOGL	1.5	_	t <sub>cyc</sub>
Watchdog Time-Out	tDOG	6144	7168	t <sub>cyc</sub>
EEPROM Byte Erase Time 0 to 70 (Standard) – 40 to 85 (Extended) – 40 to 125 (Automotive)	<sup>t</sup> ERA	30 TBD TBD	_ _ _	ms
EEPROM Byte Programming Time 0 to 70 (Standard) - 40 to 85 (Extended) - 40 to 125 (Automotive)	<sup>t</sup> PROG	30 TBD TBD	_	ms
Timer Resolution** Input Capture Pulse Width (see Figure 20) Input Capture Pulse Period (see Figure 20)	<sup>t</sup> RESL tTH, tTL tTL, tTL	4.0 250 ***	=	t <sub>cyc</sub> ns t <sub>cyc</sub>
Interrupt Pulse Width (Edge-Triggered)	tіLіН	250	_	ns
Interrupt Pulse Period	tilil	*	_	t <sub>cyc</sub>
OSC1 Pulse Width	t <sub>OH</sub> , t <sub>OL</sub>	200	_	ns

<sup>\*</sup>The minimum period t<sub>ILIL</sub> should not be less than the number of cycle times it takes to execute the interrupt service routine


plus 21 t<sub>Cyc</sub>.

\*\*Since a 2-bit prescaler in the timer must count four internal cycles (t<sub>Cyc</sub>), this is the limiting minimum factor in determining the timer resolution.

<sup>\*\*\*</sup>The minimum period t<sub>TLTL</sub> should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus 24 t<sub>cyc</sub>.



MC68HC05B6



<sup>\*</sup>Internal timing signal and bus information not available externally.

Figure 21. Power-On Reset and RESET

<sup>\*\*</sup>OSC1 line is not meant to represent frequency. It is only used to represent time.

<sup>\*\*\*</sup>The next rising edge of the internal processor clock following the rising edge of RESET initiates the reset sequence.

#### ORDERING INFORMATION

The following information is required when ordering a custom MCU. The information may be transmitted to Motorola in the following media:

MS<sup>(TM)</sup>-DOS/PC-DOS disk file (360K)

EPROM(s) 2764, MCM68764, MCM68766, or EEPROM MC68HC805C4

To initiate a ROM pattern for the MCU, it is necessary to first contact the local field service office, a sales person, or a Motorola representative.

#### FLEXIBLE DISKS

A flexible disk (MS-DOS/PC-DOS disk file), programmed with the customer's program may be submitted for pattern generation. The diskette should be clearly labeled with the customer's name, data, project or product name, and the name of the file containing the pattern.

MS-DOS is Microsoft's Disk Operating System. PC-DOS is the IBM<sup>™</sup> Personal Computer (PC) Disk Operating System. Disk media submitted must be a standard density (360K) double-sided 5 1/4 inch compatible floppy diskette. The diskette must contain object file code in Motorola's S-record format. The S-record format is a character-based object file format generated by M6805 cross assemblers and linkers on IBM PC style machines.

In addition to the program pattern, a file containing the program source code listing can be included. This data will be kept confidential and used to expedite the process in case of any difficulty with the pattern file.

#### **EPROMs**

A 2764, 68764, or 68766 type EPROM, programmed with the customer's program (positive logic sense for address and data), may be submitted for pattern generation. Since all program and data space information will from one 2764, 68764, or 68766 EPROM device, the EPROM must be programmed as described in the following paragraphs.

For an MC68HC805B6 MCU start the page zero, user ROM at EEPROM address \$0020 through \$004F. Start the user ROM at EEPROM address \$0800 through \$1EFF with vectors from \$1FF0 to \$1FFF. All unused bytes, including the user's space, must be set to zero. For shipment to Motorola, EPROMs should be placed in a conductive IC carrier and packed securely. Styrofoam is not acceptable for shipment.



xxx = Customer ID

#### Verification Media

All original pattern media (EPROMs or floppy disks) are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked, and the verification form should be completed, signed, and returned to Motorola. The signed verification form constitutes the contractual agreement for the creation of the customer mask. To aid in the verification process, Motorola will program customer supplied blank EPROM(s) or DOS disks from the data file used to create the custom mask.

#### **ROM VERIFICATION UNITS (RVUs)**

Ten MCUs containing the customer's ROM pattern will be sent for program verification. These units will have been made using the custom mask, but are for the purpose of ROM verification only. For expediency, the MCUs are unmarked, packaged in ceramic, and tested with five volts at room temperature. These RVUs are free with the minimum order quantity, but are not production parts. RVUs are not backed or guaranteed by Motorola Quality Assurance.

#### ORDERING INFORMATION

The following table provides ordering information pertaining to the package type, temperature, and MC order numbers for the MC68HC05B6 device.


Package Type	Temperature	MC Order Number
Plastic (P Suffix)	0°C to +70°C -40°C to +85°C -40°C to +125°C	MC68HC05B6P MC68HC05B6CP MC68HC05B6MP
PLCC (FN Suffix)	0°C to +70°C -40°C to +85°C -40°C to +125°C	MC68HC05B6FN MC68HC05B6CFN MC68HC05B6MFN

MS is a trademark of Microsoft, Inc.

IBM is a registered trademark of International Business Machines Corporation.

#### **PIN ASSIGNMENTS**

#### 52-Pin PLCC



#### 48-Pin Dual-in-Line Package

TD0 🗖		48	SCLK
TCMP2	2	47	D RDI
TCMP1	3	46	PC0
PD5/AN5	4	45	PC1
V <sub>RL</sub>	5	44	PC2
V <sub>RH</sub> □	6	43	PC3
PD4/AN4	7	42	PC4
V <sub>DD</sub> □	8	41	PC5
PD3/AN3	9	40	PC6
PD2/AN2	10	39	PC7
PD1/AN1	11	38	Þ v <sub>SS</sub>
PD0/AN0	12	37	□   VPP1
0SC1 🗖	13	36	<b>□</b> PB0
OSC2	14	35	PB1
RESET [	15	34	PB2
īro 🗖	16	33	<b>Þ</b> PB3
Plma d/a 🗖	17	32	□ PB4
PLMB D/A 🗖	18	31	PB5
TCAP1	19	30	□ PB6
TCAP2	20	29	<b>□</b> PB7
PA7	21	28	PA0
PA6	22	27	PA1
PA5	23	26	PA2
PA4 🗖	24	25	PA3


# Technical Summary 8-Bit Microcontroller Unit

The MC68HC05C2 (HCMOS) microcontroller unit (MCU) is a member of the M68HC05 Family of microcontrollers. This high-performance, low-power MCU has parallel I/O capability with pins programmable as input or output. This publication contains condensed information on the MCU; for more detailed information, contact your local Motorola sales office.

The following block diagram depicts the hardware features; additional features available on the MCU are as follows:

- On-Chip Oscillator with RC or Crystal/Ceramic Resonator Mask Options
- Memory-Mapped I/O
- 176 Bytes of On-Chip RAM
- 2096 Bytes of User ROM
- 24 Bidirectional I/O Lines and 7 Input-Only Lines
- Self-Check Mode
- Power-Saving STOP, WAIT, and Data Retention Modes
- Single 3.0- to 5.5-Volt Supply (2-Volt Data Retention Mode)
- Fully Static Operation
- 8×8 Unsigned Multiply Instruction

#### **BLOCK DIAGRAM**



This document contains information on a new product. Specifications and information herein are subject to change without notice.

## 3

#### SIGNAL DESCRIPTION

The signal descriptions of the MCU are discussed in the following paragraphs.

#### V<sub>DD</sub> AND V<sub>SS</sub>

Power is supplied to the microcontroller using these two pins. VDD is the positive supply, and VSS is ground.

#### IRQ

This pin is a programmable option that provides two different choices of interrupt triggering sensitivity. Refer to **INTERRUPTS** for more detail.

#### OSC1, OSC2

These pins provide control input for an on-chip clock oscillator circuit. A crystal, a ceramic resonator, a resistor/capacitor combination, or an external signal connects to

these pins providing a system clock. A mask option selects either a crystal/ceramic resonator or a resistor/capacitor as the frequency determining element. The oscillator frequency is two times the internal bus rate.

#### **RC Oscillator**

With this option, a resistor is connected to the oscillator pins as shown in Figure 1(d). The relationship between R and  $f_{OSC}$  is shown in Figure 2.


#### Crystal

The circuit shown in Figure 1(b) is recommended when using a crystal. Using an external CMOS oscillator is recommended when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minize output distortion and start-up stabilization time. Refer to **ELECTRICAL SPECIFICATIONS** for VDD specifications.


Crystal								
	2 MHz	4 MHz	Units					
RSMAX	400	75	Ω					
CO	5	7	pF					
C <sub>1</sub>	0.008	0.012	μF					
Cosc1	15-40	15-30	pF					
COSC2	15-30	15-25	pF					
Rp	10	10	МΩ					
^	20	40	V					

Ceramic Resonator 2-4 MHz Units Rs (typical) 10 Ω 40 рF pF C<sub>1</sub> Cosc<sub>1</sub> 30 pF 30 ηF 1-10 МΩ


(a) Crystal/Ceramic Resonator Parameters




(b) Crystal/Ceramic Resonator Oscillator Connections



(d) RC Oscillator Connections



(c) Equivalent Crystal Circuit



(e) External Clock Source Connections (For Crystal Mask Option Only)

Figure 1. Oscillator Connections




Figure 2. Typical Frequency vs Resistance for RC Oscillator Option Only

#### Ceramic Resonator

A ceramic resonator may be used in place of the crystal in cost-sensitive applications. The circuit in Figure 1(b) is recommended when using a ceramic resonator. Figure 1(a) lists the recommended capacitance and resistance values. The manufacturer of the resonator considered should be consulted for specific information on resonator operation.

#### **External Clock**

An external clock should be applied to the OSC1 input with the OSC2 input not connected, as shown in Figure 1(e). This option may only be used with the crystal oscillator mask option.

#### INPUT CAPTURE (TCAP)

This pin controls the input capture feature for the onchip programmable timer.

#### **OUTPUT COMPARE (TCMP)**

This pin provides an output for the output compare feature of the on-chip timer.

#### RESET

This pin is used to reset the MCU and provide an orderly start-up procedure by pulling RESET low.

#### INPUT/OUTPUT PORTS (PA0-PA7, PB0-PB7, PC0-PC7)

These 24 lines are arranged into three 8-bit ports (A, B, and C). These ports are programmable as either inputs or outputs under software control of the data direction registers. Refer to **PROGRAMMING** for additional information.

#### FIXED INPUT PORT (PD0-PD5, PD7)

These seven lines comprise port **9**, a fixed input port. Refer to **PROGRAMMING** for additional information.

#### **PROGRAMMING**

Input/output port programming and fixed input port programming are discussed in the following paragraphs.

#### INPUT/OUTPUT PORT PROGRAMMING

Any port pin is programmable as either an input or an output under software control of the corresponding data direction register (DDR). Each port bit can be selected as output or input by writing the corresponding bit in the port DDR to a logic one for output and logic zero for input. On reset, all DDRs are initialized to logic zero to put the ports in the input mode. The port output registers are not initialized on reset but may be written to before setting the DDR bits to avoid undefined levels.

When programmed as outputs, the latched output data is readable as input data regardless of the logic levels at the output pin due to output loading. The latched output data bit may always be written. Therefore, any write to a port writes all of its data bits, even though the port DDR is set to input. This port write may be used to initialize the data registers and avoid undefined outputs. Refer to Figure 3 for typical port circuitry and to Table 1 for a list of the I/O pin functions.

Table 1. I/O Pin Functions

R/W*	DDR	I/O Pin Functions
0	0	The I/O pin is in input mode. Data is written into the output data latch.
0	1	Data is written into the output data latch and output to the I/O pin.
1	0	The state of the I/O pin is read.
1	1	The I/O pin is in an output mode. The output data latch is read.

<sup>\*</sup>R/W is an internal signal.

#### **FIXED INPUT PORT PROGRAMMING**

Port D is a fixed input port (PD0-PD5, PD7) that monitors the external pins. To avoid spurious interrupts and erratic operation of port D, memory accesses to unused locations \$000A through \$0011 must not be performed.

#### NOTE

Any unused inputs and I/O ports should be tied to an appropriate logic level (e.g., either VDD or VSS).




Figure 3. Typical Port I/O Circuit

#### **MEMORY**

The MCU is capable of addressing 8192 bytes of memory and I/O registers, as shown in Figure 4. The locations consist of user ROM, user RAM, self-check ROM, control registers, and I/O. The user-defined reset and interrupt vectors are located from \$1FF4 to \$1FFF.

The shared stack area is used during processing of an interrupt or subroutine call to save the CPU state. The stack pointer decrements during pushes and increments during pulls. Refer to **INTERRUPTS** for additional information.

#### NOTE


Using the stack area for data storage or temporary work locations requires care to prevent it from being overwritten due to stacking from an interrupt or subroutine call.

#### REGISTERS

The MCU contains the registers described in the following paragraphs.


#### ACCUMULATOR (A)

The accumulator is a general-purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.




#### INDEX REGISTER (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit value that may be added to an 8- or 16-bit immediate value to create an effective address. The index register may also be used as a temporary storage area.



#### PROGRAM COUNTER (PC)

The program counter is a 13-bit register that contains the address of the next byte to be fetched.



#### STACK POINTER (SP)

The stack pointer is a 13-bit register that contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$00FF. The stack pointer is then decremented as data is pushed onto the stack and incremented as data is pulled from the stack.

When accessing memory, the seven most significant bits are permanently set to 0000011. These seven bits are appended to the six least significant register bits to produce an address within the range of \$00FF to \$00C0. Subroutines and interrupts may use up to 64 (decimal) locations. If 64 locations are exceeded, the stack pointer wraps around and loses the previously stored information. A subroutine call occupies two locations on the stack; an interrupt uses five locations.

12					7		(	O
0	0	0	0	0	1	1	SP	

#### CONDITION CODE REGISTER (CCR)

The CCR is a 5-bit register in which four bits are used to indicate the results of the instruction just executed. These bits can be individually tested by a program, and specific actions can be taken as a result of their state. Each bit is explained in the following paragraphs.

CCR							
Н	ı	N	Z	С			

#### Half Carry (H)

This bit is set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.




Figure 4. Memory Map

#### Interrupt (I)

When this bit is set, the timer and external interrupt is masked (disabled). If an interrupt occurs while this bit is set, the interrupt is latched and processed as soon as the interrupt bit is cleared.

#### Negative (N)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logic one).

#### Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

#### Carry/Borrow (C)

When set, this bit indicates that a carry or borrow out of the arithmetic logical unit (ALU) occurred during the

last arithmetic operation. This bit is also affected during bit test and branch instructions and during shifts and rotates.

#### **SELF-CHECK**

The self-check capability provides the ability to determine if the device is functional. Self-check is performed using the circuit shown in Figure 5. Port C pins PC0-PC3 are monitored for the self-check results. After reset, the following seven tests are performed automatically:


I/O — Exercise of ports A, B, and C

RAM — Counter test for each RAM byte

ROM — Exclusive OR with odd ones parity result

Timer — Tracks counter register and checks OCF flag Interrupts — Tests external, and timer interrupts

Self-check results (using the LEDs as monitors) are shown in Table 2. The following subroutines are available to the user and do not require any external hardware.



NOTE: The RC Oscillator Option may also be used in this circuit.

Figure 5. Self-Check Circuit Schematic Diagram

Table 2. Self-Check Results

РС3	PC2	PC1	PC0	Remarks
1	0	0	1	Bad I/O
1	0	1	0	Bad RAM
1	0	1	1	Bad Timer
1	1	0	1	Bad ROM
1	1	1	1	Bad Interrupts or IRQ Request
	Flashing			Good Device
	All O	thers		Bad Device, Bad Port C, etc.

0 indicates LED is on; 1 indicates LED is off.

#### **TIMER TEST SUBROUTINE**

This subroutine returns with the Z bit cleared if any error is detected; otherwise, the Z bit is set. The timer test subroutine is called at location \$1FOE. The output compare register is first set to the current timer state. Because the timer is free running and has only a divide-by-four prescaler, each timer count cannot be tested. The test reads the timer once every 10 counts (40 cycles) and

checks for correct counting. The test tracks the counter until the timer wraps around, triggering the output compare flag in the timer status register. RAM locations \$0050 and \$0051 are overwritten. Upon return to the user's program, X = 40. If the test passed, A = 0.

#### **ROM CHECKSUM SUBROUTINE**

This subroutine returns with the Z bit cleared if any error is detected; otherwise, the Z bit is set. The ROM checksum subroutine is called at location \$1F93 with RAM location \$0053 equal to \$01 and A=0. A short routine is set up and executed in RAM to compute a checksum of the entire ROM pattern. RAM locations \$0050 through \$0053 are overwritten. Upon return to the user's program, X=0. If the test passed, A=0.

#### RESETS

The MCU can be reset two ways: by initial power-up and by the external reset input (RESET). The RESET input consists mainly of a Schmitt trigger that senses the RESET line logic level.

#### **POWER-ON RESET (POR)**

An internal reset is generated on power-up to allow the internal clock generator to stabilize. The power-on reset is strictly for power turn-on conditions and should not be used to detect a drop in the power supply voltage. There is a 4064 internal processor clock cycle (t<sub>CyC</sub>) delay after the oscillator becomes active. If the RESET pin is low at the end of 4046 t<sub>CyC</sub>, the MCU will remain in the reset condition until RESET goes high.

#### **EXTERNAL RESET INPUT**

The MCU is reset when a logic zero is applied to the  $\overline{\text{RESET}}$  input for a period of one and one-half machine cycles ( $t_{\text{CVC}}$ ).

#### **INTERRUPTS**

The MCU can be interrupted three different ways: the two maskable hardware interrupts ( $\overline{IRQ}$  and timer) and the nonmaskable software interrupt instruction (SWI).

Interrupts cause the processor to save register contents on the stack and to set the interrupt mask (I bit) to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack and normal processing to resume. The stacking order is shown in Figure 6.

Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted but are considered pending until the current instruction is complete.

#### NOTE

The current instruction is the one already fetched and being operated on.

When the current instruction is complete, the processor checks all pending hardware interrupts. If unmasked (I bit clear) and if the corresponding interrupt enable bit is set, the processor proceeds with interrupt processing; otherwise, the next instruction is fetched and executed.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed the same as any other instruction, regardless of the I-bit state. Refer to Figure 7 for the reset and interrupt instruction processing sequence.

#### TIMER INTERRUPT

There are three different timer interrupt flags that cause a timer interrupt whenever they are set and enabled. The interrupt flags are in the timer status register (TSR), and the enable bits are in the timer control register (TCR). Refer to **TIMER** for more information.

#### **EXTERNAL INTERRUPT**

If the interrupt mask bit (I bit) of the CCR is set, all interrupts are disabled. Clearing the I bit enables the external interrupt. The external interrupt is internally synchronized and then latched on the falling edge of  $\overline{\mbox{IRO}}$ . The action of the external interrupt is identical to the timer interrupt with the exception that the interrupt request input at  $\overline{\mbox{IRO}}$  is latched internally and the service routine address is specified by the contents of \$1FFA and \$1FFB.


Either a level-sensitive and edge-sensitive trigger, or an edge-sensitive-only trigger are available as a mask option. Figure 8 shows both a functional internal diagram and a mode timing diagram for the interrupt line. The timing diagram shows two treatments of the interrupt line to the processor. The first method shows a single pulse on the interrupt line spaced far enough apart to be serviced. The minimum time between pulses is a function of the length of the interrupt service. Once a pulse occurs, the next pulse should not occur until an RTI occurs. This time (til ii ) is obtained by adding 21 instruction cycles to the total number of cycles it takes to complete the service routine (not including the RTI instruction). The second method shows many interrupt lines "wire-ORed" to form the interrupts at the processor. If the interrupt line remains low after servicing an interrupt, then the next interrupt is recognized.

#### NOTE

The internal interrupt latch is cleared in the first part of the interrupt service routine; therefore, one external interrupt pulse could be latched and serviced as soon as the I bit is cleared.

#### **SOFTWARE INTERRUPT (SWI)**

The SWI is an executable instruction that is executed regardless of the state of the I bit in the CCR. If the I bit is zero, SWI executes after the other interrupts. The SWI operation is similar to the hardware interrupts. The interrupt service routine address is specified by the contents of memory locations \$1FFC and \$1FFD.



NOTE: Since the Stack Pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.

Figure 6. Interrupt Stacking Order





Figure 7. Reset and Interrupt Processing Flowchart



(a) Interrupt Internal Function Diagram




Figure 8. External Interrupt

#### **LOW-POWER MODES**

#### **STOP**

The STOP instruction places the MCU in its lowest power consumption mode. In the STOP mode, the internal oscillator is turned off, halting all internal processing including timer operation (refer to Figure 9).

During the STOP mode, the TCR bits are altered to remove any pending timer interrupt request and to disable any further timer interrupts. The timer prescaler is cleared. The I bit in the CCR is cleared to enable external interrupts. All other registers and memory remain unaltered. All input/output lines remain unchanged. The processor can be brought out of the STOP mode only by an external interrupt or reset.

#### WAIT

The WAIT instruction places the MCU in a low-power consumption mode, but the WAIT mode consumes more power than the STOP mode. All CPU action is suspended, but the timer remains active (refer to Figure 10). An interrupt from the timer can cause the MCU to exit the WAIT mode.

During the WAIT mode, the I bit in the CCR is cleared to enable interrupts. All other registers, memory, and input/output lines remain in their previous state. The timer may be enabled to allow a periodic exit from the WAIT mode.

#### **DATA RETENTION MODE**

The contents of RAM and CPU registers are retained at supply voltages as low as 2.0 Vdc. This is called the




Figure 9. STOP Function Flowchart

data retention mode where the data is held, but the device is not guaranteed to operate. The MCU should be in  $\overline{\text{RESET}}$  during data retention mode.

#### **TIMER**

The timer consists of a 16-bit, software-programmable counter driven by a fixed divide-by-four prescaler. This timer can be used for many purposes, including input waveform measurements while simultaneously generating an output waveform. Pulse widths can vary from several microseconds to many seconds. Refer to Figure 11 for a timer block diagram.

Because the timer has a 16-bit architecture, each specific functional segment (capability) is represented by two registers. These registers contain the high and low byte of that functional segment. Generally, accessing the low byte of a specific timer function allows full control of that function; however, an access of the high byte inhibits that specific timer function until the low byte is also accessed.

#### NOTE

The I bit in the CCR should be set while manipulating both the high and low byte register of a specific timer function to ensure that an interrupt does not occur.

#### COUNTER

The key element in the programmable timer is a 16-bit, free-running counter or counter register, preceded by a prescaler that divides the internal processor clock by four. The prescaler gives the timer a resolution of 2.0 microseconds if the internal bus clock is 2.0 MHz. The counter is incremented during the low portion of the internal bus clock. Software can read the counter at any time without affecting its value.

The double-byte, free-running counter can be read from either of two locations, \$18-\$19 (counter register) or \$1A-\$1B (counter alternate register). A read from only the least significant byte (LSB) of the free-running counter (\$19, \$1B) receives the count value at the time of the read. If a read of the free-running counter or counter alternate register first addresses the most significant byte (MSB) (\$18, \$1A), the LSB (\$19, \$1B) is transferred to a buffer. This buffer value remains fixed after the first MSB read, even if the user reads the MSB several times. This buffer is accessed when reading the free-running counter or counter alternate register LSB (\$19 or \$1B) and, thus, completes a read sequence of the total counter value. In reading either the free-running counter or counter alternate register, if the MSB is read, the LSB must also be read to complete the sequence.

The counter alternate register differs from the counter register in one respect: a read of the counter register MSB can clear the timer overflow flag (TOF). Therefore, the counter alternate register can be read at any time without the possibility of missing timer overflow interrupts due to clearing of the TOF.

The free-running counter is configured to \$FFFC during reset and is always a read-only register. During a power-on reset, the counter is also preset to \$FFFC and begins running after the oscillator start-up delay. Because the free-running counter is 16 bits preceded by a fixed divide-by-four prescaler, the value in the free-running counter repeats every 262,144 internal bus clock cycles. When the counter rolls over from \$FFFF to \$0000, the TOF bit is set. An interrupt can also be enabled when counter rollover occurs by setting its interrupt enable bit (TOIE).

#### **OUTPUT COMPARE REGISTER**

The 16-bit output compare register is made up of two 8-bit registers at locations \$16 (MSB) and \$17 (LSB). The output compare register is used for several purposes, such as indicating when a period of time has elapsed. All bits are readable and writable and are not altered by the timer hardware or reset. If the compare function is not needed, the two bytes of the output compare register can be used as storage locations.

The output compare register contents are compared with the contents of the free-running counter continually, and if a match is found, the corresponding output compare flag (OCF) bit is set and the corresponding output




Figure 10. WAIT Function Flowchart

level (OLCL) bit is clocked to an output level register. The output compare register values and the output level bit should be changed after each successful comparison to establish a new elapsed timeout. An interrupt can also accompany a successful output compare provided the corresponding interrupt enable bit (OCIE) is set.

After a processor write cycle to the output compare register containing the MSB (\$16), the output compare function is inhibited until the LSB (\$17) is also written. The user must write both bytes (locations) if the MSB is written first. A write made only to the LSB (\$17) will not inhibit the compare function. The free-running counter is updated every four internal bus clock cycles. The minimum time required to update the output compare register is a function of the program rather than the internal hardware.

The processor can write to either byte of the output compare register without affecting the other byte. The output level (OLVL) bit is clocked to the output level register regardless of whether the output compare flag (OCF) is set or clear.

#### INPUT CAPTURE REGISTER

Two 8-bit registers, which make up the 16-bit input capture register, are read-only and are used to latch the value of the free-running counter after the corresponding input capture edge detector senses a defined transition. The level transition which triggers the counter transfer is defined by the corresponding input edge bit (IEDG). Reset does not affect the contents of the input capture register.

The result obtained by an input capture will be one more than the value of the free-running counter on the rising edge of the internal bus clock preceding the external transition. This delay is required for internal synchronization. Resolution is one count of the free-running counter, which is four internal bus clock cycles.

The free-running counter contents are transferred to the input capture register on each proper signal transition regardless of whether the input capture flag (ICF) is set or clear. The input capture register always contains the free-running counter value that corresponds to the most recent input capture.




Figure 11. Timer Block Diagram

After a read of the input capture register (\$14) MSB, the counter transfer is inhibited until the LSB (\$15) is also read. This characteristic causes the time used in the input capture software routine and its interaction with the main program to determine the minimum pulse period.

A read of the input capture register LSB (\$15) does not inhibit the free-running counter transfer since they occur on opposite edges of the internal bus clock.

#### **TIMER CONTROL REGISTER (TCR) \$12**

The TCR is a read/write register containing five control bits. Three bits control interrupts associated with the timer status register flags ICF, OCF, and TOF.

7	6	5	4	3	2	1	0
ICIE	OCIE	TOIE	0	0	0	IEDG	0LVL
RESET:							
0	0	0	0	0	0	U	0

ICIE — Input Capture Interrupt Enable

- 1 = Interrupt enabled
- 0 = Interrupt disabled

OCIE — Output Compare Interrupt Enable

- 1 = Interrupt enabled
- 0 = Interrupt disabled

TOIE — Timer Overflow Interrupt Enable

- 1 = Interrupt enabled
- 0 = Interrupt disabled
- IEDG Input Edge

Value of input edge determines which level transition on TCAP pin will trigger free-running counter transfer to the input capture register

- 1 = Positive edge
- 0 = Negative edge

Reset does not affect the IEDG bit (U = unaffected).

OLVL - Output Level

Value of output level is clocked into output level register by the next successful output compare and will appear on the TCMP pin

1 = High output

0=Low output

Bits 2, 3, and 4 — Not used

Always read zero

#### **TIMER STATUS REGISTER (TSR) \$13**

The TSR is a read-only register containing three status flag bits.

7	6	5	4	3	2	1	. 0
ICF	OCF	TOF	0	0	0	0	0
RESET:							
U	U	U	0	0	0	0	0

ICF - Input Capture Flag

- 1 = Flag set when selected polarity edge is sensed by input capture edge detector
- 0 = Flag cleared when TSR and input capture low register (\$15) are accessed

OCF — Output Compare Flag

- 1 = Flag set when output compare register contents match the free-running counter contents
- 0 = Flag cleared when TSR and output compare low register (\$17) are accessed

TOF — Timer Overflow Flag

- 1 = Flag set when free-running counter transition from \$FFFF to \$0000 occurs
- 0 = Flag cleared when TSR and counter low register (\$19) are accessed

Bits 0-4 - Not used

Always read zero

Accessing the timer status register satisfies the first condition required to clear status bits. The remaining step is to access the register corresponding to the status bit.

- A problem can occur when using the timer overflow function and reading the free-running counter at random times to measure an elapsed time. Without incorporating the proper precautions into software, the timer overflow flag could unintentionally be cleared if:
  - The timer status register is read or written when TOF is set, and
  - 2) The LSB of the free-running counter is read but not for the purpose of servicing the flag.

The counter alternate register at address \$1A and \$1B contains the same value as the free-running counter (at address \$18 and \$19); therefore, this alternate register can be read at any time without affecting the timer overflow flag in the timer status register.

#### TIMER DURING WAIT MODE

The CPU clock halts during the WAIT mode, but the timer remains active. An interrupt from the timer causes the processor to exit the WAIT mode.

#### TIMER DURING STOP MODE

In the STOP mode, the timer stops counting and holds the last count value if STOP is exited by an interrupt. If

RESET is used, the counter is forced to \$FFFC. During STOP, if at least one valid input capture edge occurs at the TCAP pin, the input capture detect circuit is armed. This does not set any timer flags nor wake up the MCU, but when the MCU does wake up, there is an active input capture flag and data from the first valid edge that occurred during the STOP mode. If RESET is used to exit STOP mode, then no input capture flag or data remains, even if a valid input capture edge occurred.

#### INSTRUCTION SET

The MCU has a set of 62 basic instructions. They can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type.

This MCU uses all the instructions available in the M146805 CMOS Family plus one more: the unsigned multiply (MUL) instruction. This instruction allows unsigned multiplication of the contents of the accumulator (A) and the index register (X). The high-order product is then stored in the index register, and the low-order product is stored in the accumulator. A detailed definition of the MUL instruction is shown below.

Operation	X:A X*A							
Description	Multiplies the eight bits in the index register by the eight bits in the accumulator to obtain a 16-bit unsigned number in the concatenated accumulator and index register							
Condition Codes	N: Not affect	I: Not affected N: Not affected Z: Not affected						
Source	MUL							
Form(s)	Addressing Mode Inherent	Cycles 11	Bytes 1	Opcode \$42				

#### REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to the following instruction list.

Function	Mnemonic
Load A from Memory	LDA
Load X from Memory	LDX
Store A in Memory	STA
Store X in Memory	STX
Add Memory to A	ADD
Add Memory and Carry to A	ADC

- Continued

Function	Mnemonic
Subtract Memory	SUB
Subtract Memory from A with Borrow	SBC
AND Memory to A	AND
OR Memory with A	ORA
Exclusive OR Memory with A	EOR
Arithmetic Compare A with Memory	СМР
Arithmetic Compare X with Memory	CPX
Bit Test Memory with A (Logical Compare)	BIT
Jump Unconditional	JMP
Jump to Subroutine	JSR

#### **READ-MODIFY-WRITE INSTRUCTIONS**

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read-modify-write sequence since it does not modify the value. Refer to the following list of instructions.

Function	Mnemonic
Increment	INC
Decrement	DEC
Clear	CLR
Complement	сом
Negate (Twos Complement)	NEG
Rotate Left Thru Carry	ROL
Rotate Right Thru Carry	ROR
Logical Shift Left	LSL
Logical Shift Right	LSR
Arithmetic Shift Right	ASR
Test for Negative or Zero	TST
Multiply	MUL

#### **BIT MANIPULATION INSTRUCTIONS**

The MCU is capable of setting or clearing any writable bit which resides in the first 256 bytes of the memory space where all port registers, port DDRs, timer, timer control, ROM, and on-chip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear and bit test, and branch functions are all implemented with a single instruction. For test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition code register. Refer to the following list for bit manipulation instructions.

Function	Mnemonic
Branch if Bit n is Set	BRSET n (n = 0 7)
Branch if Bit n is Clear	BRCLR n (n = 0 7)
Set Bit n	BSET n (n = 0 7)
Clear Bit n	BCLR n (n = 0 7)

#### **BRANCH INSTRUCTIONS**

This set of instructions branches if a particular condition is met; otherwise, no operation is performed. Branch instructions are two-byte instructions. Refer to the following list for branch instructions.

Function	Mnemonic
Branch Always	BRA
Branch Never	BRN
Branch if Higher	вні
Branch if Lower or Same	BLS
Branch if Carry Clear	BCC
Branch if Higher or Same	BHS
Branch if Carry Set	BCS
Branch if Lower	BLO
Branch if Not Equal	BNE
Branch if Equal	BEQ
Branch if Half Carry Clear	внсс
Branch if Half Carry Set	BHCS
Branch if Plus	BPL
Branch if Minus	ВМІ
Branch if Interrupt Mask Bit is Clear	ВМС
Branch if Interrupt Mask Bit is Set	BMS
Branch if Interrupt Line is Low	BIL
Branch if Interrupt Line is High	BIH
Branch to Subroutine	BSR

#### **CONTROL INSTRUCTIONS**

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to the following list for control instructions.

Function	Mnemonic
Transfer A to X	TAX
Transfer X to A	TXA
Set Carry Bit	SEC
Clear Carry Bit	CLC
Set Interrupt Mask Bit	SEI
Clear Interrupt Mask Bit	CLI
Software Interrupt	SWI
Return from Subroutine	RTS
Return from Interrupt	RTI
Reset Stack Pointer	RSP
No-Operation	NOP
Stop	STOP
Wait	WAIT

#### **OPCODE MAP SUMMARY**

Table 3 is an opcode map for the instructions used on the MCU.




Table 3. Opcode Map

	BTB	nipulation BSC	Branch REL	DIR	INH	ed/Modify/	Write IX1	IX.	INH	ntrol INH	IMM	DIR	EXT	er/Memory	IX1	IX	1. 1
Low Hi	0000	0001	0010	DIR 3 0011	0100	5 0101	0110	0111	8 1000	9	A 1010	B 1011	1100	D 1101	1110	1111	Hi Low
0000	BRSETO BTB	BSETO 5 2 BSC	BRA REL	NEG DIR	NEGA 1 INH	NEGX 1 INH	NEG EXT	NEG 1	RTI 1 INH		SUB 2 2 IMM	SUB 3 2 DIR	SUB 3 EXT	SUB 3 IX2	SUB IX1	SUB 3	0000
1 0001	BRCLRO 3 BTB	BCLRO 5 2 BSC	BRN 3					,	RTS 1 INH		CMP 2 IMM	CMP 2 DIR	CMP 3 EXT	CMP 3 IX2	CMP 2 1X1	CMP IX	1 0001
2 0010	BRSET1 5	BSET1 5 2 BSC	BHI 2 REL		MUL INH						SBC 2	SBC 3	SBC EXT	SBC 5	SBC IX1	SBC 3	2 0010
3 0011	BRCLR1 <sup>5</sup> 3 BTB	BCLR1 5 2 BSC	BLS 3	COM 5	COMA 1 INH	COMX 1 INH	COM 1X1	COM 1X	SWI 1 INH		CPX 2	CPX DIR	CPX 3 EXT	CPX 5	CPX 2 IX1	CPX 3	3 0011
4 0100	BRSET2 3 BTB	BSET2 5	BCC REL	LSR 5 2 DTR	LSRA 1 INH	LSRX 1 INH	LSR . 2 IX1	LSR 1			AND 2	AND 2 DIR	AND EXT	AND 1X2	AND X	AND IX	0100
5 0101	BRCLR2 5	BCLR2 5	BCS 3		_						BIT 2	BIT 3	BIT 3 EXT	3 BIT 3	BIT 4	BIT IX	5 0101
6 0110	BRSET3	BSET3 5	BNE 3	ROR 5	RORA 3	RORX 3	ROR 2 IX1	ROR 5			LDA 2 IMM	LDA 2 DIR	LDA 3 EXT	LDA 1X2	LDA X1	LDA IX	6 0110
7 0111	BRCLR3	BCLR3 <sup>5</sup> 2 BSC	BEQ 3	ASR DIR	ASRA 1 INH	ASRX 1 INH	ASR 2 IX1	ASR IX		TAX 1 INH		STA DIR	STA 5	STA IX2	STA X1	STA IX	7 0111
8	BRSET4	BSET4 5	BHCC 3	LSL DIR	LSLA 3	LSLX 1 INH	LSL 6	LSL 5		CLC INH	EOR 2	EOR 3	EOR 4	EOR 5	EOR 2 IX1	EOR 3	8 1000
9 1001	BRCLR4 3 BTB	BCLR4 5	BHCS 3	ROL DIR	ROLA 3	ROLX 1 INH	ROL 2 IX1	ROL 5		SEC 1 INH	ADC 2 IMM	ADC 2 DIR	ADC 3 EXT	ADC 3 IX2	ADC 1X1	ADC 1X	9 1001
A 1010	BRSET5	BSET5 5	BPL 3	DEC DIR	DECA INH	DECX 1 INH	DEC 1X1	DEC 1		CLI 1 INH	ORA 2 IMM	ORA 2 DIR	ORA 3 EXT	ORA 1X2	ORA 2 IX1	ORA 1	A 1010
B 1011	BRCLR5	BCLR5 2 BSC	BMI 3 2 REL						ŧ	SEI 1 INH	ADD 2	ADD 3	ADD 4	ADD 5	ADD X1	ADD 3	. <b>B</b> 1011
C 1100	BRSET6	BSET6 5	BMC REL	INC 5	INCA 3	INCX 1 INH	INC 6	INC 5		RSP 1 INH		JMP 2 2 DIR	JMP 3	JMP 3 1X2	JMP 2 1X1	JMP 2	C 1100
D 1101	BRCLR6	BCLR6 5 2 BSC	BMS 3	TST 2 DIR	TSTA 3	TSTX 3	TST 2 IX1	TST 4	,	NOP 1 INH	BSR 6 2 REL	JSR 5	JSR 3 EXT	JSR 7	JSR 6	JSR 5	D 1101
E 1110.	BRSET7	BSET7 5	BIL 3						STOP 1 INH		LDX 2	LDX 2 DIR	LDX 3 EXT	LDX 5	LDX 2 IX1	LDX 3	E 1110
F 1111	BRCLR7	BCLR7 BSC	BIH 2 REL	CLR 2 DIR	CLRA 1 INH	CLRX 1 INH	CLR 2 IX1	CLR 5	WAIT	TXA 1 INH		STX DIR	STX 3 EXT	STX STX	STX 1X1	STX 1	F 1111

#### **Abbreviations for Address Modes**

INH	Inherent
Α	Accumulator
X	Index Register
IMM	Immediate
DIR	Direct
EXT	Extended
REL	Relative
BSC	Bit Set/Clear
BTB	Bit Test and Branch
IX	Indexed (No Offset)
IX1	Indexed, 1 Byte (8-Bit) Offset
IX2	Indexed, 2 Byte (16-Bit) Offset



MC68HC05C2

#### ADDRESSING MODES

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code for all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single byte instructions; the longest instructions (three bytes) permit accessing tables throughout memory. Short and long absolute addressing is also included. One- or two-byte direct addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory.

The term "effective address" (EA) is used in describing the various addressing modes. Effective address is defined as the address from which the argument for an instruction is fetched or stored.

#### **IMMEDIATE**

In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants that do not change during program execution (e.g., a constant used to initialize a loop counter).

#### DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two-byte instruction.

#### **EXTENDED**

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode byte. Instructions with extended addressing mode are capable of referencing arguments anywhere in memory with a single three-byte instruction. When using the Motorola assembler, the user need not specify whether an instruction uses direct or extended addressing. The assembler automatically selects the shortest form of the instruction.

#### RELATIVE

The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte (the offset) following the opcode is added to the PC if, and only if, the branch conditions are true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from  $-126\ \text{to}\ +129\ \text{from}$  the opcode address. The programmer need not calculate the offset when using the Motorola assembler, since it calculates the proper offset and checks to see that it is within the span of the branch.

#### INDEXED, NO OFFSET

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. This addressing mode can access the first 256

memory locations. These instructions are only one byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location.

#### INDEXED, 8-BIT OFFSET

In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the opcode. The addressing mode is useful for selecting the Kth element in an n element table. With this two-byte instruction, K would typically be in X with the address of the beginning of the table in the instruction. As such, tables may begin anywhere within the first 256 addressable locations and could extend as far as location 510 (\$1FE is the last location at which the instruction may begin).

#### INDEXED, 16-BIT OFFSET

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This address mode can be used in a manner similar to indexed, 8-bit offset except that this three-byte instruction allows tables to be anywhere in memory. As with direct and extended addressing, the Motorola assembler determines the shortest form of indexed addressing.

#### BIT SET/CLEAR

In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode, and the byte following the opcode specifies the direct addressing of the byte in which the specified bit is to be set or cleared. Any read/write bit in the first 256 locations of memory, including I/O, can be selectively set or cleared with a single two-byte instruction.

#### **BIT TEST AND BRANCH**

The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit that is to be tested and its condition (set or clear), is included in the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte. The signed relative 8-bit offset in the third byte is added to the PC if the specified bit is set or cleared in the specified memory location. This single three-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branching is from -125 to +130 from the opcode address. The state of the tested bit is also transferred to the carry bit of the condition code register.

#### INHERENT

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator as well as the control instruction with no other arguments are included in this mode. These instructions are one byte long.

#### **ELECTRICAL SPECIFICATIONS**

#### MAXIMUM RATINGS (Voltages referenced to VSS)

Rating	Symbol	Value	Unit
Supply Voltage	V <sub>DD</sub>	-0.3 to +7.0	٧
Input Voltage	V <sub>in</sub>	$V_{SS} = 0.3 \text{ to}$ $V_{DD} + 0.3$	V
Self-Check Mode (IRQ Pin Only)	V <sub>in</sub>	$V_{SS} = 0.3 \text{ to}$ $2 \times V_{DD} + 0.3$	٧
Current Drain Per Pin Excluding VDD and VSS	ı	25	mA
Operating Temperature Range MC68HC05C2P, FN MC68HC05C2CP, CFN MC68HC05C2VP, VFN MC68HC05C2MP, MFN	TA	T <sub>L</sub> to T <sub>H</sub> 0 to +70 -40 to +85 -40 to +105 -40 to +125	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. For proper operation, it is recommended that Vin and Vout be constrained to the range  $V_{SS} \le (V_{in} \text{ or } V_{out}) \le$ VDD. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (e.g., either VSS or VDD).

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance	θJΑ		°C/W
Plastic		60	l
Plastic Leaded Chip Carrier (PLCC)		70	

#### **POWER CONSIDERATIONS**

The average chip-junction temperature, T<sub>J</sub>, in °C can be obtained from:

$$T_{.1} = T_{\Delta} + (P_{D} \cdot \theta_{.1\Delta}) \tag{1}$$

where:

 $T_A$ 

 $\theta_{JA}$ 

= Package Thermal Resistance, Junction-to-Ambient, °C/W

= Ambient Temperature, °C

 $P_{D}$ PINT

 $= P_{INT} + P_{I/O} \\ = I_{CC} \times V_{CC}, \mbox{ Watts } -- \mbox{ Chip Internal Power} \\ = \mbox{Power Dissipation on Input and Output}$ Pins — User Determined

#### V<sub>DD</sub> = 4.5 V

Pins	R1	R2	С
PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD4	3.26 kΩ	2.38 kΩ	50 pF
PD0, PD5, PD7	1.9 kΩ	2.26 kΩ	200 pF

#### $V_{DD} = 3.0 \text{ V}$

Pins	R1	R2	С
PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD4	10.91 kΩ	6.32 kΩ	50 pF
PD0, PD5, PD7	6 kΩ	6 kΩ	200 pF

For most applications  $P_{I/O} < P_{INT}$  and can be neglected. The following is an approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected):

 $P_D = K \div (T_J + 273^{\circ}C)$ (2) Solving equations (1) and (2) for K gives:

 $K = P_D \cdot (T_A + 273^{\circ}C) + \theta_{JA} \cdot P_D^2$ (3)where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring PD (at equilibrium) for a known  $T_{\mbox{\scriptsize A}}$ . Using this value of  $\bar{\mbox{\scriptsize K}}$ , the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.




Figure 12. Equivalent Test Load

#### DC ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H, \text{ unless otherwise noted})$ 

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage, I <sub>Load</sub> ≤10.0 μA	V <sub>OL</sub> V <sub>OH</sub>	_ V <sub>DD</sub> -0.1	_	0.1 —	٧
Output High Voltage (I <sub>Load</sub> = 0.8 mA) PA0-PA7, PB0-PB7, PC0-PC7, TCMP (see Figure 13) (I <sub>Load</sub> = 1.6 mA) PD1-PD4 (see Figure 14)	V <sub>OH</sub>	V <sub>DD</sub> - 0.8 V <sub>DD</sub> - 0.8	_	_	V
Output Low Voltage (see Figure 15) (I <sub>Load</sub> = 1.6 mA) PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD4, TCMP	VOL	_	_	0.4	٧
Input High Voltage <u>PA0-PA7</u> , PB0-PB7, PC0-PC7, PD0-PD5, PD7, TCAP, IRQ, RESET, OSC1	VIH	0.7×V <sub>DD</sub>		V <sub>DD</sub>	V
Input Low Voltage PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD5, PD7, TCAP, IRQ, RESET, OSC1	VIL	V <sub>SS</sub>	_	0.2×V <sub>DD</sub>	V
Data Retention Mode (0° to 70°C)	V <sub>RM</sub>	2.0	_	_	٧
Supply Current (see Notes) Run (see Figures 16 and 17) Wait (see Figures 16 and 17) Stop (see Figure 17)	IDD	_	3.5 1.6	7.0 4.0	mA mA
25°C 0° to 70°C (Standard) - 40° to +85°C - 40° to +125°C		_ _ _ _	2.0 — — —	50 140 180 250	μΑ μΑ μΑ μΑ
I/O Ports Hi-Z Leakage Current PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD4	IJL	_	_	± 10	μА
In <u>put Current</u> RESET, IRQ, TCAP, OSC1, PD0, PD5, PD7	lin	_	_	±1	μА
Capacitance Ports (as Input or Output) RESET, IRQ, TCAP, PD0-PD5, PD7	C <sub>out</sub> C <sub>in</sub>	_		12 8	pF

- 1. All values shown reflect average measurements.
- 2. Typical values at midpoint of voltage range, 25°C only.
- 3. Wait IDD: Only timer system active (SPE=TE=RE=0). If SPI, SCI active (SPE=TE=RE=1) add 10% current draw.
- 4. Run (Operating) IDD, Wait IDD: Measured using external square wave clock source (fosc = 4.2 MHz), all inputs 0.2 V from rail; no dc loads, less than 50 pF on all outputs, C<sub>L</sub> = 20 pF on OSC2.

  5. Wait, Stop I<sub>DD</sub>: All ports configured as inputs, V<sub>IL</sub> = 0.2 V, V<sub>IH</sub> = V<sub>DD</sub> - 0.2 V.
- 6. Stop IDD measured with OSC1 = VSS.
- 7. Standard temperature range is 0° to 70°C. Extended temperature versions and a 25°C only version are available.
- 8. Wait IDD is affected linearly by the OSC2 capacitance.

#### DC ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 3.3 \text{ Vdc} \pm 0.3 \text{ Vdc}, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H, \text{ unless otherwise noted})$ 

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage, I <sub>Load</sub> ≤10.0 μA	V <sub>OL</sub> V <sub>OH</sub>	_ V <sub>DD</sub> −0.1	-	0.1 —	٧
Output High Voltage (I <sub>Load</sub> = 0.2 mA) PA0-PA7, PB0-PB7, PC0-PC7, TCMP (see Figure 13) (I <sub>Load</sub> = 1.6 mA) PD1-PD4 (see Figure 14)	VOH	V <sub>DD</sub> - 0.3 V <sub>DD</sub> - 0.3	_		V
Output Low Voltage (see Figure 15) (I <sub>Load</sub> =0.4 mA) PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD4, TCMP	VOL	_		0.3	V
Input High Voltage PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD5, PD7, TCAP, IRQ, RESET, OSC1	VIH	0.7×V <sub>DD</sub>		V <sub>DD</sub>	V
Input Low Voltage PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD5, PD7, TCAP, IRQ, RESET, OSC1	V <sub>IL</sub>	V <sub>SS</sub>		0.2×V <sub>DD</sub>	V
Data Retention Mode (0° to 70°C)	V <sub>RM</sub>	2.0			V
Supply Current (see Notes) Run (see Figures 16 and 18) Wait (see Figures 16 and 18) Stop (see Figure 18)	lDD	_ _	1.0 0.5	2.5 1.4	mA mA
25°C		_	1.0	30	μΑ
0° to 70°C (Standard) -40° to +85°C -40° to +125°C		_ _ _		80 120 175	μΑ μΑ μΑ
I/O Ports Hi-Z Leakage Current PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD4	IιL	_	_	± 10	μΑ
In <u>put Current</u> RESET, IRO, TCAP, OSC1, PD0, PD5, PD7	lin	_	_	±1	μΑ
Capacitance  Ports (as Input or Output)  RESET, IRQ, TCAP, PD0-PD5, PD7	C <sub>out</sub> C <sub>in</sub>	_	_	12 8	pF

- 1. All values shown reflect average measurements.
- 2. Typical values at midpoint of voltage range, 25°C only.
- 3. Wait IDD: Only timer system active (SPE=TE=RE=0). If SPI, SCI active (SPE=TE=RE=1) add 10% current draw.
- 4. Run (Operating) Ipp, Wait Ipp: Measured using external square wave clock source (fosc = 4.2 MHz), all inputs 0.2 V from rail; no dc loads, less than 50 pF on all outputs,  $C_L = 20$  pF on OSC2.
- 5. Wait, Stop IDD: All ports configured as inputs,  $V_{IL} = 0.2 \text{ V}$ ,  $V_{IH} = V_{DD} 0.2 \text{ V}$ .
- Stop I<sub>DD</sub> measured with OSC1=V<sub>SS</sub>.
   Standard temperature range is 0° to 70°C. Extended temperature versions and a 25°C only version are available.
- 8. Wait IDD is affected linearly by the OSC2 capacitance.




Figure 13. Typical VOH vs IOH for Ports A, B, C, and TCMP




Figure 14. Typical VOH vs IOH for PD1-PD4




Figure 15. Typical VOL vs IOL for All Ports




Figure 16. Typical Current vs Internal Frequency for Run and Wait Modes




Figure 17. Maximum IDD vs Frequency for VDD = 5.0 Vdc




Figure 18. Maximum IDD vs Frequency for VDD = 3.3 Vdc

# **CONTROL TIMING**

 $(V_{DD} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)$ 

Characteristic	Symbol	Min	Max	Unit
Frequency of Operation	fosc			MHz
Crystal Option			4.2	1
External Clock Option		dc	4.2	
Internal Operating Frequency	fop			MHz
Crystal (f <sub>osc</sub> ÷ 2)		_	2.1	
External Clock (f <sub>osc</sub> ÷2)		dc	2.1	
Cycle Time (see Figure 21)	t <sub>cyc</sub>	480	_	ns
Crystal Oscillator Startup Time (see Figure 21)	toxov		100	ms
Stop Recovery Startup Time (Crystal Oscillator) (see Figure 19)	tILCH	_	100	ms
RESET Pulse Width (see Figure 21)	t <sub>RL</sub>	1.5	_	t <sub>cyc</sub>
Timer				
Resolution**	tRESL	4.0	-	tcyc
Input Capture Pulse Width (see Figure 20)	tTH, tTL	125	_	ns
Input Capture Pulse Period (see Figure 20)	tTLTL	***		t <sub>cyc</sub>
Interrupt Pulse Width Low (Edge-Triggered) (see Figure 8)	ЧLІН	125		ns
Interrupt Pulse Period (see Figure 8)	t <sub>ILIL</sub>	*	_	t <sub>cyc</sub>
OSC1 Pulse Width	tOH, tOL	90		ns

<sup>\*</sup>The minimum period t<sub>ILIL</sub> should not be less than the number of cycle times it takes to execute the interrupt service routine plus 21 t<sub>CVC</sub>.

<sup>\*\*\*</sup>The minimum period t<sub>TLTL</sub> should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus 24 t<sub>cyc</sub>.




Figure 19. Stop Recovery Timing Diagram

<sup>\*\*</sup>Since a 2-bit prescaler in the timer must count four internal cycles (t<sub>cyc</sub>), this is the limiting minimum factor in determining the timer resolution.

# MC68HC05C2

# **CONTROL TIMING**

(VDD = 3.3 Vdc  $\pm$  0.3 Vdc, VSS = 0 Vdc, TA = TL to TH)

Characteristic	Symbol	Min	Max	Unit
Frequency of Operation Crystal Option External Clock Option	f <sub>osc</sub>	 dc	2.0 2.0	MHz
Internal Operating Frequency Crystal (f <sub>OSC</sub> ÷ 2) External Clock (f <sub>OSC</sub> ÷ 2)	f <sub>op</sub>	— dc	1.0 1.0	MHz
Cycle Time (see Figure 21)	tcyc	1000	_	ns
Crystal Oscillator Startup Time (see Figure 21)	toxov		100	ms
Stop Recovery Startup Time (Crystal Oscillator) (see Figure 19)	tILCH	_	100	ms
RESET Pulse Width — Excluding Power-Up (see Figure 21)	t <sub>RL</sub>	1.5	_	tcyc
Timer Resolution** Input Capture Pulse Width (see Figure 20) Input Capture Pulse Period (see Figure 20)	tresl tth, ttl ttltl	4.0 250 ***		t <sub>cyc</sub> ns t <sub>cyc</sub>
Interrupt Pulse Width Low (Edge-Triggered) (see Figure 8)	<sup>‡</sup> ILIH	250	_	ns
Interrupt Pulse Period (see Figure 8)	ţILIL	*		t <sub>cyc</sub>
OSC1 Pulse Width	tOH, tOL	200	_	ns

<sup>\*</sup>The minimum period tILIL should not be less than the number of cycle times it takes to execute the interrupt service routine plus




Figure 20. Timer Relationships

<sup>21</sup> t<sub>cyc</sub>.

\*\*Since a 2-bit prescaler in the timer must count four internal cycles (t<sub>cyc</sub>), this is the limiting minimum factor in determining the timer resolution.

<sup>\*\*\*</sup>The minimum period t<sub>TLTL</sub> should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus 24 t<sub>CVC</sub>.

3-816




Figure 21. Power-On Reset and RESET

<sup>\*</sup>Internal timing signal and bus information not available externally.

\*\*OSC1 line is not meant to represent frequency. It is only used to represent time.

\*\*The next rising edge of the internal processor clock following the rising edge of RESET initiates the reset sequence.

# ORDERING INFORMATION

The following information is required when ordering a custom MCU. The information may be transmitted to Motorola in the following media:

MDOS®, disk file

MS®-DOS/PC-DOS disk file (360K)

EPROM(s) 2764, MCM68764, MCM68766, or EEPROM MC68HC805C4

To initiate a ROM pattern for the MCU, it is necessary to first contact the local field service office, a sales person, or a Motorola representative.

### FLEXIBLE DISKS

A flexible disk (MS-DOS/PC-DOS disk file), programmed with the customer's program (positive logic sense for address and data), may be submitted for pattern generation. The diskette should be clearly labeled with the customer's name, data, project or product name, and the name of the file containing the pattern.

In addition to the program pattern, a file containing the program source code listing can be included. This data will be kept confidential and used to expedite the process in case of any difficulty with the pattern file.

### MS-DOS/PC-DOS Disk File

MS-DOS is Microsoft's Disk Operating System. PC-DOS is the IBM® Personal Computer (PC) Disk Operating System. Disk media submitted must be a standard density (360K) double-sided 5 1/4 inch compatible floppy diskette. The diskette must contain object file code in Motorola's S-record format. The S-record format is a character-based object file format generated by M6805 cross assemblers and linkers on IBM PC style machines.

### **EPROMs**

A 2764, 68764, or 68766 type EPROM, programmed with the customer's program (positive logic sense for address and data), may be submitted for pattern generation. Since all program and data space information will from one 2764, 68764, or 68766 EPROM device, the EPROM must be programmed as described in the following paragraphs.

For an MC68HC805C4 MCU start the page zero, user ROM at EEPROM address \$0020 through \$004F. Start the user ROM at EEPROM address \$0100 through \$08FF with vectors from \$1FF4 to \$1FFF. All unused bytes, including the user's space, must be set to zero. For shipment to Motorola, EPROMs should be placed in a conductive IC carrier and packed securely. Styrofoam is not acceptable for shipment.



xxx = Customer ID

# Verification Media

All original pattern media (EPROMs or floppy disks) are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked, and the verification form should be completed, signed, and returned to Motorola. The signed verification form constitutes the contractual agreement for the creation of the customer mask. To aid in the verification process, Motorola will program customer supplied blank EPROM(s) or DOS disks from the data file used to create the custom mask.

## **ROM VERIFICATION UNITS (RVUs)**

Ten MCUs containing the customer's ROM pattern will be sent for program verification. These units will have been made using the custom mask, but are for the purpose of ROM verification only. For expediency, the MCUs are unmarked, packaged in ceramic, and tested with five volts at room temperature. These RVUs are free with the minimum order quantity, but are not production parts. RVUs are not backed or guaranteed by Motorola Quality Assurance.

# ORDERING INFORMATION

The following table provides ordering information pertaining to the package type, temperature, and MC order numbers for the MC68HC05C2 device.


Package Type	Temperature	MC Order Number
Plastic (P Suffix)	0°C to +70°C -40°C to +85°C -40° to +105°C -40°C to +125°C	MC68HC05C2P MC68HC05C2CP MC68HC05C2VP MC68HC05C2MP
PLCC (FN Suffix)	0°C to +70°C -40°C to +85°C -40°C to +105°C -40°C to +125°C	MC68HC05C2FN MC68HC05C2CFN MC68HC05C2VFN MC68HC05C2MFN

MDOS is a trademark of Motorola Inc. MS is a trademark of Microsoft, Inc.


IBM is a registered trademark of International Business Machines Corporation.

# **PIN ASSIGNMENTS**

# **40-PIN DUAL-IN-LINE PACKAGE**



# **44-LEAD PLCC PACKAGE**



NOTE: Bulk substrate tied to VSS.

# MC68HC05C3


# Technical Summary 8-Bit Microcontroller Unit

The MC68HC05C3 (HCMOS) microcontroller unit (MCU) is a member of the M68HC05 Family of microcontrollers. This high-performance, low-power MCU has parallel I/O capability with pins programmable as input or output. This publication contains condensed information on the MCU; for more detailed information, contact your local Motorola sales office.

The following block diagram depicts the hardware features; additional features available on the MCU are as follows:

- On-Chip Oscillator with RC or Crystal/Ceramic Resonator Mask Options
- Memory-Mapped I/O
- 176 Bytes of On-Chip RAM
- 2096 Bytes of User ROM
- 24 Bidirectional I/O Lines and 7 Input-Only Lines
- Serial Communications Interface (SCI) System
- · Serial Peripheral Interface (SPI) System
- Self-Check Mode
- Power-Saving STOP, WAIT, and Data Retention Modes
- Single 3.0- to 5.5-Volt Supply (2-Volt Data Retention Mode)
- Fully Static Operation
- 8×8 Unsigned Multiply Instruction

# **BLOCK DIAGRAM**



This document contains information on a new product. Specifications and information herein are subject to change without notice.

3

# SIGNAL DESCRIPTION

The signal descriptions of the MCU are discussed in the following paragraphs.

# VDD AND VSS

Power is supplied to the microcontroller using these two pins. Vpp is the positive supply, and Vss is ground.

# IRO

This pin is a programmable option that provides two different choices of interrupt triggering sensitivity. Refer to **INTERRUPTS** for more detail.

# OSC1, OSC2

These pins provide control input for an on-chip clock oscillator circuit. A crystal, a ceramic resonator, a resistor/ capacitor combination, or an external signal connects to these pins providing a system clock. A mask option selects either a crystal/ceramic resonator or a resistor/capacitor as the frequency determining element. The oscillator frequency is two times the internal bus rate.

Crystal

	2 MHz	4 MHz	Units
RSMAX	400	75	Ω
G	5	7	рF
C <sub>1</sub>	0.008	0.012	μF
C <sub>OSC1</sub>	15-40	15-30	pF
C <sub>OSC2</sub>	15-30	15-25	pF
Rp	10	10	MΩ
Q	30	40	K

### **RC** Oscillator

With this option, a resistor is connected to the oscillator pins as shown in Figure 1(d). The relationship between R and  $f_{\rm OSC}$  is shown in Figure 2.

# Crystal

The circuit shown in Figure 1(b) is recommended when using a crystal. Using an external CMOS oscillator is recommended when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and start-up stabilization time. Refer to **ELECTRICAL SPECIFICATIONS** for VDD specifications.


### Ceramic Resonator

A ceramic resonator may be used in place of the crystal in cost-sensitive applications. The circuit in Figure 1(b) is recommended when using a ceramic resonator. Figure 1(a) lists the recommended capacitance and resistance values. The manufacturer of the resonator considered


Ceramic Resonator

	2-4 MHz	Units
Rs (typical)	10	Ω
CO	40	pF
C <sub>1</sub>	4.3	pF
Cosc1	30	pF
C <sub>OSC2</sub>	30	pF
Rp	1-10	МΩ
Q	1250	


(a) Crystal/Ceramic Resonator Parameters




(b) Crystal/Ceramic Resonator Oscillator Connections



(d) RC Oscillator Connections



(c) Equivalent Crystal Circuit



(e) External Clock Source Connections (For Crystal Mask Option Only)

**Figure 1. Oscillator Connections** 




Figure 2. Typical Frequency vs Resistance for RC Oscillator Option Only

should be consulted for specific information on resonator operation.

# **External Clock**

An external clock should be applied to the OSC1 input with the OSC2 input not connected, as shown in Figure 1(e). This option may only be used with the crystal oscillator mask option.

# INPUT CAPTURE (TCAP)

This pin controls the input capture feature for the onchip programmable timer.

# **OUTPUT COMPARE (TCMP)**

This pin provides an output for the output compare feature of the on-chip timer.

# RESET

This pin is used to reset the MCU and provide an orderly start-up procedure by pulling RESET low.

# INPUT/OUTPUT PORTS (PA0-PA7, PB0-PB7, PC0-PC7)

These 24 lines are arranged into three 8-bit ports (A, B, and C). These ports are programmable as either inputs or outputs under software control of the data direction registers. Refer to **PROGRAMMING** for additional information.

# FIXED INPUT PORT (PD0-PD5, PD7)

These seven lines comprise port D, a fixed input port. All special functions that are enabled (SPI, SCI) affect this port. Refer to **PROGRAMMING** for additional information.

# **PROGRAMMING**

Input/output port programming, fixed input port programming, and serial port programming are discussed in the following paragraphs.

### INPUT/OUTPUT PORT PROGRAMMING

Any port pin is programmable as either an input or an output under software control of the corresponding data direction register (DDR). Each port bit can be selected as output or input by writing the corresponding bit in the port DDR to a logic one for output and logic zero for input. On reset, all DDRs are initialized to logic zero to put the ports in the input mode. The port output registers are not initialized on reset but may be written to before setting the DDR bits to avoid undefined levels.

When programmed as outputs, the latched output data is readable as input data regardless of the logic levels at the output pin due to output loading. The latched output data bit may always be written. Therefore, any write to a port writes all of its data bits, even though the port DDR is set to input. This port write may be used to initialize the data registers and avoid undefined outputs. Refer to Figure 3 for typical port circuitry and to Table 1 for a list of the I/O pin functions.

Table 1. I/O Pin Functions

R/W*	W* DDR I/O Pin Functions						
0	0	The I/O pin is in input mode. Data written into the output data latch.					
0	1	Data is written into the output data latch and output to the I/O pin.					
1	0	The state of the I/O pin is read.					
1	1	The I/O pin is in an output mode. The output data latch is read.					

<sup>\*</sup>R/W is an internal signal.

# FIXED INPUT PORT PROGRAMMING

Port D is a fixed input port (PD0-PD5, PD7) that monitors the external pins whenever the SCI or SPI is disabled. After reset, all seven bits become valid inputs because all special function drivers are disabled. For example, with the SCI enabled, PD0 and PD1 inputs will read zero.




Figure 3. Typical Port I/O Circuit

With the SPI disabled, PD2 through PD5 will read the state of the pin at the time of the read operation.

# NOTE

Any unused inputs and I/O ports should be tied to an appropriate logic level (e.g., either VDD or VSS).

# SERIAL PORT (SCI AND SPI) PROGRAMMING

The SCI and SPI use the port D pins for their functions. The SCI requires two pins (PD0-PD1) for its receive data input (RDI) and transmit data output (TD0), respectively. The SPI function requires four of the pins (PD2-PD5) for its serial data input/output (MISO), serial data output/input (MOSI), serial clock (SCK), and slave select (SS), respectively.

# **MEMORY**

The MCU is capable of addressing 8192 bytes of memory and I/O registers, as shown in Figure 4. The locations consist of user ROM, user RAM, self-check ROM, control registers, and I/O. The user-defined reset and interrupt vectors are located from \$1FF4 to \$1FFF.

The shared stack area is used during processing of an interrupt or subroutine call to save the CPU state. The stack pointer decrements during pushes and increments during pulls. Refer to **INTERRUPTS** for additional information.

# NOTE


Using the stack area for data storage or temporary work locations requires care to prevent it from being overwritten due to stacking from an interrupt or subroutine call.

# REGISTERS

The MCU contains the registers described in the following paragraphs.


# ACCUMULATOR (A)

The accumulator is a general-purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.




# **INDEX REGISTER (X)**

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit value that may be added to an 8- or 16-bit immediate value to create an effective address. The index register may also be used as a temporary storage area.



# PROGRAM COUNTER (PC)

The program counter is a 13-bit register that contains the address of the next byte to be fetched.



# STACK POINTER (SP)

The stack pointer is a 13-bit register that contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$00FF. The stack pointer is then decremented as data is pushed onto the stack and incremented as data is pulled from the stack.

When accessing memory, the seven most significant bits are permanently set to 0000011. These seven bits are appended to the six least significant register bits to produce an address within the range of \$00FF to \$00CO. Subroutines and interrupts may use up to 64 (decimal) locations. If 64 locations are exceeded, the stack pointer




Figure 4. Memory Map

wraps around and loses the previously stored information. A subroutine call occupies two locations on the stack; an interrupt uses five locations.

12					7		0
0	0	0	0	0	1	1	SP

# CONDITION CODE REGISTER (CCR)

The CCR is a 5-bit register in which four bits are used to indicate the results of the instruction just executed. These bits can be individually tested by a program, and specific actions can be taken as a result of their state. Each bit is explained in the following paragraphs.



# Half Carry (H)

This bit is set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

### Interrupt (I

When this bit is set, the timer and external interrupt is masked (disabled). If an interrupt occurs while this bit is set, the interrupt is latched and processed as soon as the interrupt bit is cleared.

# Negative (N)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logic one).

### Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

# Carry/Borrow (C)

When set, this bit indicates that a carry or borrow out of the arithmetic logical unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions and during shifts and rotates.

# **SELF-CHECK**

The self-check capability provides the ability to determine if the device is functional. Self-check is performed using the circuit shown in Figure 5. Port C pins PC0-PC3 are monitored for the self-check results. After reset, the following seven tests are performed automatically:

I/O — Exercise of ports A, B, and C

RAM — Counter test for each RAM byte

ROM — Exclusive OR with odd ones parity result

Timer — Tracks counter register and checks OCF flag Interrupts — Tests external, timer, SCI and SPI interrupts

SCI — Transmission test; checks RDRF, TDRE, TC, and FE flags

SPI — Transmission test; checks SPIF, WCOL, and MODF flags

Self-check results (using the LEDs as monitors) are shown in Table 2. The following subroutines are available to the user and do not require any external hardware.

# TIMER TEST SUBROUTINE

This subroutine returns with the Z bit cleared if any error is detected; otherwise, the Z bit is set. The timer test subroutine is called at location \$1FOE. The output


compare register is first set to the current timer state. Because the timer is free running and has only a divide-by-four prescaler, each timer count cannot be tested. The test reads the timer once every 10 counts (40 cycles) and checks for correct counting. The test tracks the counter until the timer wraps around, triggering the output compare flag in the timer status register. RAM locations \$0050 and \$0051 are overwritten. Upon return to the user's program, X = 40. If the test passed, A = 0.

### ROM CHECKSUM SUBROUTINE

This subroutine returns with the Z bit cleared if any error is detected; otherwise, the Z bit is set. The ROM checksum subroutine is called at location \$1F93 with RAM location \$0053 equal to \$01 and A=0. A short routine is set up and executed in RAM to compute a checksum of the entire ROM pattern. RAM locations \$0050 through \$0053 are overwritten. Upon return to the user's program, X=0. If the test passed, A=0.

### RESETS

The MCU can be reset two ways: by initial power-up and by the external reset input (RESET). The RESET input



NOTE: The RC Oscillator Option may also be used in this circuit.

Figure 5. Self-Check Circuit Schematic Diagram

Table 2. Self-Check Results

PC3	PC3 PC2 PC1 PC0		PC0	Remarks		
1	0	0	1	Bad I/O		
1	0	1	0	Bad RAM		
1	1 0 1 1 1 1 0 0		1	Bad Timer		
1			0	Bad SCI		
1	1	0	1	Bad ROM		
1	1	1	0	Bad SPI		
1	1 1 1 1		1	Bad Interrupts or IRQ Request		
Flashing				Good Device		
All Others				Bad Device, Bad Port C, etc.		

0 indicates LED is on; 1 indicates LED is off.  $\frac{\text{consists mainly of a Schmitt trigger that senses the }}{\text{SET}}$  line logic level.

# POWER-ON RESET (POR)

An internal reset is generated on power-up to allow the internal clock generator to stabilize. The power-on reset is strictly for power turn-on conditions and should not be used to detect a drop in the power supply voltage. There is a 4064 internal processor clock cycle  $(t_{CyC})$  delay after the oscillator becomes active. If the RESET pin is low at the end of 4046  $t_{CyC}$ , the MCU will remain in the reset condition until  $\overline{\text{RESET}}$  goes high.

### **EXTERNAL RESET INPUT**

The MCU is reset when a logic zero is applied to the  $\overline{\text{RESET}}$  input for a period of one and one-half machine cycles  $(t_{CVC})$ .

# **INTERRUPTS**

The MCU can be interrupted five different ways: the four maskable hardware interrupts (IRQ, SPI, SCI, and timer) and the nonmaskable software interrupt instruction (SWI).

Interrupts cause the processor to save register contents on the stack and to set the interrupt mask (I bit) to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack and normal

processing to resume. The stacking order is shown in Figure 6.

Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted but are considered pending until the current instruction is complete.

### NOTE

The current instruction is the one already fetched and being operated on.

When the current instruction is complete, the processor checks all pending hardware interrupts. If unmasked (I bit clear) and if the corresponding interrupt enable bit is set, the processor proceeds with interrupt processing; otherwise, the next instruction is fetched and executed.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed the same as any other instruction, regardless of the I-bit state. Refer to Figure 7 for the reset and interrupt instruction processing sequence.


# TIMER INTERRUPT

There are three different timer interrupt flags that cause a timer interrupt whenever they are set and enabled. The interrupt flags are in the timer status register (TSR), and the enable bits are in the timer control register (TCR). Refer to TIMER for more information.

# **EXTERNAL INTERRUPT**

If the interrupt mask bit (I bit) of the CCR is set, all interrupts are disabled. Clearing the I bit enables the external interrupt. The external interrupt is internally synchronized and then latched on the falling edge of  $\overline{IRO}$ . The action of the external interrupt is identical to the timer interrupt with the exception that the interrupt request input at  $\overline{IRO}$  is latched internally and the service routine address is specified by the contents of \$1FFA and \$1FFB.

Either a level-sensitive and edge-sensitive trigger, or an edge-sensitive-only trigger are available as a mask option. Figure 8 shows both a functional internal diagram and a mode timing diagram for the interrupt line. The timing diagram shows two treatments of the interrupt line to the processor. The first method shows a single pulse on the interrupt line spaced far enough apart to be



NOTE: Since the Stack Pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.

Figure 6. Interrupt Stacking Order

serviced. The minimum time between pulses is a function of the length of the interrupt service. Once a pulse occurs, the next pulse should not occur until an RTI occurs. This time (t<sub>I</sub>LIL) is obtained by adding 21 instruction cycles to the total number of cycles it takes to complete the service routine (not including the RTI instruction). The second method shows many interrupt lines "wire-ORed" to form the interrupts at the processor. If the interrupt line remains low after servicing an interrupt, then the next interrupt is recognized.

### NOTE

The internal interrupt latch is cleared in the first part of the interrupt service routine; therefore, one external interrupt pulse could be latched and serviced as soon as the l bit is cleared.

### SOFTWARE INTERRUPT (SWI)

The SWI is an executable instruction that is executed regardless of the state of the I bit in the CCR. If the I bit


is zero, SWI executes after the other interrupts. The SWI operation is similar to the hardware interrupts. The interrupt service routine address is specified by the contents of memory locations \$1FFC and \$1FFD.

# **SCI INTERRUPTS**

An interrupt in the SCI occurs when one of the interrupt flag bits in the serial communications status register is set, provided the I bit in the CCR is clear and the enable bit in the serial communications control register 2 is set. Software in the serial interrupt service routine must determine the cause and priority of the SCI interrupt by examining the interrupt flags and status bits in the SCI status register.

# SPI INTERRUPTS

An interrupt in the SPI occurs when one of the interrupt flag bits in the serial peripheral status register is set, provided the I bit in the CCR is clear and the enable bit



(a) Interrupt Internal Function Diagram




Figure 8. External Interrupt




Figure 7. Reset and Interrupt Processing Flowchart

in the serial peripheral control register is set. Software in the serial peripheral interrupt service routine must determine the cause and priority of the SPI interrupt by examining the interrupt flag bits in the SPI status register.

# **LOW-POWER MODES**

### STOP

The STOP instruction places the MCU in its lowest power consumption mode. In the STOP mode, the internal oscillator is turned off, halting all internal processing including timer, SCI, and SPI operation (refer to Figure 9).

During the STOP mode, the TCR bits are altered to remove any pending timer interrupt request and to disable any further timer interrupts. The timer prescaler is cleared. The I bit in the CCR is cleared to enable external interrupts. All other registers and memory remain unaltered. All input/output lines remain unchanged. The processor can be brought out of the STOP mode only by an external interrupt or reset.

# SCI during STOP Mode

When the MCU enters the STOP mode, the baud rate generator stops, halting all SCI activity. If the STOP instruction is executed during a transmitter transfer, that transfer is halted. If a low input to the  $\overline{\mbox{IRQ}}$  pin is used to exit STOP mode, the transfer resumes. If the SCI receiver is receiving data and the STOP mode is entered, received data sampling stops because the baud rate generator stops, and all subsequent data is lost. For these reasons, all SCI transfers should be in the idle state when the STOP instruction is executed.

# SPI during Stop Mode

When the MCU enters the STOP mode, the baud rate generator stops, terminating all master mode SPI operations. If the STOP instruction is executed during an SPI transfer, that transfer halts until the MCU exits the STOP mode by a low signal on the  $\overline{\text{IRO}}$  pin. If reset is used to exit the STOP mode, then the SPI control and status bits are cleared, and the SPI is disabled. If the MCU is in the slave mode when the STOP instruction is executed, the slave SPI continues to operate and can still accept data and clock information in addition to transmitting its own data back to a master device.

At the end of a possible transmission with a slave  $\frac{SPI}{IRO}$  in the STOP mode, no flags are set until a low on the  $\overline{IRO}$  pin wakes up the MCU. Caution should be observed when operating the SPI as a slave during the STOP mode because the protective circuitry (WCOL, MODF, etc.) is inactive.

# WAIT

The WAIT instruction places the MCU in a low-power consumption mode, but the WAIT mode consumes more power than the STOP mode. All CPU action is suspended, but the timer, SCI, and SPI remain active (refer to Figure 10). An interrupt from the timer, SCI, or SPI can cause the MCU to exit the WAIT mode.




Figure 9. STOP Function Flowchart

During the WAIT mode, the I bit in the CCR is cleared to enable interrupts. All other registers, memory, and input/output lines remain in their previous state. The timer may be enabled to allow a periodic exit from the WAIT mode.

# DATA RETENTION MODE

The contents of RAM and CPU registers are retained at supply voltages as low as 2.0 Vdc. This is called the data retention mode where the data is held, but the device is not guaranteed to operate. The MCU should be in RESET during data retention mode.

# TIMER

The timer consists of a 16-bit, software-programmable counter driven by a fixed divide-by-four prescaler. This timer can be used for many purposes, including input waveform measurements while simultaneously generating an output waveform. Pulse widths can vary from




Figure 10. WAIT Function Flowchart

several microseconds to many seconds. Refer to Figure 11 for a timer block diagram.

Because the timer has a 16-bit architecture, each specific functional segment (capability) is represented by two registers. These registers contain the high and low byte of that functional segment. Generally, accessing the low byte of a specific timer function allows full control of that function; however, an access of the high byte inhibits that specific timer function until the low byte is also accessed.

# NOTE

The I bit in the CCR should be set while manipulating both the high and low byte register of a specific timer function to ensure that an interrupt does not occur.

# COUNTER

The key element in the programmable timer is a 16-bit, free-running counter or counter register, preceded by a prescaler that divides the internal processor clock by four. The prescaler gives the timer a resolution of 2.0 microseconds if the internal bus clock is 2.0 MHz. The counter is incremented during the low portion of the internal bus clock. Software can read the counter at any time without affecting its value.

The double-byte, free-running counter can be read from either of two locations, \$18–\$19 (counter register) or \$1A-\$1B (counter alternate register). A read from only the least significant byte (LSB) of the free-running counter (\$19,\$1B) receives the count value at the time of the read. If a read of the free-running counter or counter alternate register first addresses the most significant byte (MSB)




Figure 11. Timer Block Diagram

(\$18, \$1A), the LSB (\$19, \$1B) is transferred to a buffer. This buffer value remains fixed after the first MSB read, even if the user reads the MSB several times. This buffer is accessed when reading the free-running counter or counter alternate register LSB (\$19 or \$1B) and, thus, completes a read sequence of the total counter value. In reading either the free-running counter or counter alternate register, if the MSB is read, the LSB must also be read to complete the sequence.

The counter alternate register differs from the counter register in one respect: a read of the counter register MSB can clear the timer overflow flag (TOF). Therefore, the counter alternate register can be read at any time without the possibility of missing timer overflow interrupts due to clearing of the TOF.

The free-running counter is configured to \$FFFC during reset and is always a read-only register. During a power-on reset, the counter is also preset to \$FFFC and begins running after the oscillator start-up delay. Because the free-running counter is 16 bits preceded by a fixed divide-by-four prescaler, the value in the free-running counter repeats every 262,144 internal bus clock cycles. When the counter rolls over from \$FFFF to \$0000, the TOF bit is set. An interrupt can also be enabled when counter rollover occurs by setting its interrupt enable bit (TOIE).

# **OUTPUT COMPARE REGISTER**

The 16-bit output compare register is made up of two 8-bit registers at locations \$16 (MSB) and \$17 (LSB). The

output compare register is used for several purposes, such as indicating when a period of time has elapsed. All bits are readable and writable and are not altered by the timer hardware or reset. If the compare function is not needed, the two bytes of the output compare register can be used as storage locations.

The output compare register contents are compared with the contents of the free-running counter continually, and if a match is found, the corresponding output compare flag (OCF) bit is set and the corresponding output level (OLCL) bit is clocked to an output level register. The output compare register values and the output level bit should be changed after each successful comparison to establish a new elapsed timeout. An interrupt can also accompany a successful output compare provided the corresponding interrupt enable bit (OCIE) is set.

After a processor write cycle to the output compare register containing the MSB (\$16), the output compare function is inhibited until the LSB (\$17) is also written. The user must write both bytes (locations) if the MSB is written first. A write made only to the LSB (\$17) will not inhibit the compare function. The free-running counter is updated every four internal bus clock cycles. The minimum time required to update the output compare register is a function of the program rather than the internal hardware.

The processor can write to either byte of the output compare register without affecting the other byte. The output level (OLVL) bit is clocked to the output level register regardless of whether the output compare flag (OCF) is set or clear.

# **INPUT CAPTURE REGISTER**

Two 8-bit registers, which make up the 16-bit input capture register, are read-only and are used to latch the value of the free-running counter after the corresponding input capture edge detector senses a defined transition. The level transition which triggers the counter transfer is defined by the corresponding input edge bit (IEDG). Reset does not affect the contents of the input capture register.

The result obtained by an input capture will be one more than the value of the free-running counter on the rising edge of the internal bus clock preceding the external transition. This delay is required for internal synchronization. Resolution is one count of the free-running counter, which is four internal bus clock cycles.

The free-running counter contents are transferred to the input capture register on each proper signal transition regardless of whether the input capture flag (ICF) is set or clear. The input capture register always contains the free-running counter value that corresponds to the most recent input capture.

After a read of the input capture register (\$14) MSB, the counter transfer is inhibited until the LSB (\$15) is also read. This characteristic causes the time used in the input capture software routine and its interaction with the main program to determine the minimum pulse period.

A read of the input capture register LSB (\$15) does not inhibit the free-running counter transfer since they occur on opposite edges of the internal bus clock.

### TIMER CONTROL REGISTER (TCR) \$12

The TCR is a read/write register containing five control bits. Three bits control interrupts associated with the timer status register flags ICF, OCF, and TOF.

	7	6	5	4	3	2	1	0
	ICIE	OCIE	TOIE	0	0	0	IEDG	OLVL
i	RESET:							
	0	0	0	0	0	0	U	0

ICIE - Input Capture Interrupt Enable

1 = Interrupt enabled

0 = Interrupt disabled

OCIE — Output Compare Interrupt Enable

1 = Interrupt enabled 0 = Interrupt disabled

TOIE — Timer Overflow Interrupt Enable

1 = Interrupt enabled

0 = Interrupt disabled

IEDG — Input Edge

Value of input edge determines which level transition on TCAP pin will trigger free-running counter transfer to the input capture register

1 = Positive edge

0 = Negative edge

Reset does not affect to IEDG bit (U = unaffected).

OLVL - Output Level

Value of output level is clocked into output level register by the next successful output compare and will appear on the TCMP pin

1 = High output

0 = Low output

Bits 2, 3, and 4 — Not used

Always read zero

# **TIMER STATUS REGISTER (TSR) \$13**

The TSR is a read-only register containing three status flag bits.

_	7	6	5	4	3	2	1	0
	ICF	OCF	TOF	0	0	0	0	0
Ì	RESET:	11		0	0	0	0	0

ICF — Input Capture Flag

- 1 = Flag set when selected polarity edge is sensed by input capture edge detector
- 0 = Flag cleared when TSR and input capture low register (\$15) are accessed

OCF — Output Compare Flag

- 1 = Flag set when output compare register contents match the free-running counter contents
- 0=Flag cleared when TSR and output compare low register (\$17) are accessed

TOF — Timer Overflow Flag

- 1 = Flag set when free-running counter transition from \$FFFF to \$0000 occurs
- 0 = Flag cleared when TSR and counter low register (\$19) are accessed

Bits 0-4 - Not used

Always read zero

Accessing the timer status register satisfies the first condition required to clear status bits. The remaining step is to access the register corresponding to the status bit.

A problem can occur when using the timer overflow function and reading the free-running counter at random times to measure an elapsed time. Without incorporating the proper precautions into software, the timer overflow flag could unintentionally be cleared if:

- 1) The timer status register is read or written when TOF is set, and
- 2) The LSB of the free-running counter is read but not for the purpose of servicing the flag.

The counter alternate register at address \$1A and \$1B contains the same value as the free-running counter (at address \$18 and \$19); therefore, this alternate register can be read at any time without affecting the timer overflow flag in the timer status register.

# TIMER DURING WAIT MODE

The CPU clock halts during the WAIT mode, but the timer remains active. An interrupt from the timer causes the processor to exit the WAIT mode.

# TIMER DURING STOP MODE

In the STOP mode, the timer stops counting and holds the last count value if STOP is exited by an interrupt. If RESET is used, the counter is forced to \$FFFC. During STOP, if at least one valid input capture edge occurs at the TCAP pin, the input capture detect circuit is armed. This does not set any timer flags nor wake up the MCU, but when the MCU does wake up, there is an active input capture flag and data from the first valid edge that occurred during the STOP mode. If RESET is used to exit STOP mode, then no input capture flag or data remains, even if a valid input capture edge occurred.

# SERIAL COMMUNICATIONS INTERFACE

A full-duplex asynchronous SCI is provided with a standard NRZ format and a variety of baud rates. The SCI transmitter and receiver are functionally independent but use the same data format and baud rate. The terms baud and bit rate are used synonymously in the following description.

### SCI TWO-WIRE SYSTEM FEATURES

- Standard NRZ (mark/space) format
- Advanced error detection method includes noise detection for noise duration of up to one-sixteenth bit time
- Full-duplex operation (simultaneous transmit and receive)
- Software programmable for one of 32 different baud rates
- Software-selectable word length (eight- or nine-bit words)
- Separate transmitter and receiver enable bits
- SCI may be interrupt driven
- Four separate interrupt conditions

# **SCI RECEIVER FEATURES**

- Receiver wake-up function (idle or address bit)
- Idle line detect
- · Framing error detect
- Noise detect
- Overrun detect
- · Receiver data register full flag

### SCI TRANSMITTER FEATURES

- Transmit data register empty flag
- Transmit complete flag
- Break send

Any SCI two-wire system requires receive data in (RDI) and transmit data out (TDO).

# DATA FORMAT

Receive data in (RDI) or transmit data out (TDO) is the serial data presented between the internal data bus and the output pin (TDO) and between the input pin (RDI) and the internal data bus. Data format is as shown for the NRZ in Figure 12.

# **WAKE-UP FEATURE**

In a typical multiprocessor configuration, the software protocol will usually identify the addressee(s) at the beginning of the message. To permit uninterested MPUs to ignore the remainder of the message, a wake-up feature is included, whereby all further SCI receiver flag (and interrupt) processing can be inhibited until its data line returns to the idle state. An SCI receiver is re-enabled by




Figure 12. Data Format

an idle string of at least ten (or eleven) consecutive ones. Software for the transmitter must provide for the required idle string between consecutive messages and prevent it from occurring within messages.

A second wake-up method is available in which sleeping SCI receivers can be awakened by a logic one in the high-order bit of a received character.

# RECEIVE DATA IN

Receive data in (RDI) is the serial data which is presented from the input pin via the SCI to the receive data register (RDR). While waiting for a start bit, the receiver samples the input at a rate 16 times higher than the set baud rate. This increased rate is referred to as the RT rate. When the input (idle) line is detected low, it is tested for three more sample times. If at least two of these three samples detect a logic low, a valid start bit is assumed to be detected. If in two or more samples, a logic high is detected, the line is assumed to be idle. The receive clock generator is controlled by the baud rate register (see Figure 13); however, the SCI is synchronized by the start bit independent of the transmitter. Once a valid start bit is detected, the start bit, each data bit, and the stop bit are each sampled three times. The value of the bit is determined by voting logic, which takes the value of a majority of samples. A noise flag is set when all three samples on a valid start bit, data bit, or stop bit do not agree. A noise flag is also set when the start verification samples do not agree.

# START BIT DETECTION FOLLOWING A FRAMING ERROR

If there has been a framing error (FE) without detection of a break (10 zeros for 8-bit format or 11 zeros for a 9-bit format), the circuit continues to operate as if there actually were a stop bit, and the start edge will be placed artificially. The last bit received in the data shift register is inverted to a logic one, and the three logic-one start qualifiers are forced into the sample shift register during the interval when detection of a start bit is anticipated; therefore, the start bit will be accepted no sooner than it is anticipated.

If the receiver detects that a break (RDRF=1, FE=1, receiver data register=\$00) produced the framing error, the start bit will not be artificially induced, and the receiver must actually receive a logic one before start.

# TRANSMIT DATA OUT

Transmit data out (TDO) is the serial data presented from the transmit data register (TDR) via the SCI to the output pin. The transmitter generates a bit time by using a derivative of the RT clock, producing a transmission rate equal to one-sixteenth that of the receiver sample clock.

# **FUNCTIONAL DESCRIPTION**

A block diagram of the SCI is shown in Figure 13. The user has option bits in the serial communications control register 1 (SCCR1) to determine the SCI wake-up method and data word length. Serial communications control register 2 (SCCR2) provides control bits that individually enable/disable the transmitter or receiver, enable system

interrupts, and provide wake-up enable, and send break code bits. The baud rate register bits allow the user to select different baud rates, which are used as the rate control for the transmitter and receiver.

Data transmission is initiated by a write to the serial communications data register (SCDAT). Provided the transmitter is enabled, data stored in the SCDAT is transferred to the transmit data shift register. This data transfer sets the SCI status register (SCSR) transmit data register empty (TDRE) bit and generates an interrupt if the transmit interrupt is enabled. Data transfer to the transmit data shift register is synchronized with the bit rate clock. All data is transmitted LSB first. Upon completion of data transmission, the transmission complete (TC) bit is set (provided no pending data, preamble, or break code is sent), and an interrupt is generated if the transmit complete interrupt is enabled. If the transmitter is disabled. and the data, preamble, or break code has been sent, the TC bit will also be set, which will also generate an interrupt if the TCIE bit is set. If the transmitter is disabled in the middle of a transmission, that character will be completed before the transmitter gives up control of the TDO pin.

When the SCDAT is read, it contains the last data byte received, provided that the receiver is enabled. The SCSR receive data register full (RDRF) bit is set to indicate that a data byte is transferred from the input serial shift register to the SCDAT, which can cause an interrupt if the receiver interrupt is enabled. Data transfer from the input serial shift register to the SCDAT is synchronized by the receiver bit rate clock. The SCSR overrun (OR), noise flag (NF), or FE bits are set if data reception errors occur.

An idle line interrupt is generated if the idle line interrupt is enabled and the SCSR IDLE bit (which detects idle line transmission) is set. This allows a receiver that is not in the wake-up mode to detect the end of a message, the preamble of a new message, or to resynchronize with the transmitter. A valid character must be received before the idle line condition for the IDLE bit to be set and for an idle line interrupt to be generated.

### REGISTERS


There are five registers used in the SCI; the internal configuration of these registers is discussed in the following paragraphs.

# Serial Communications Data Register (SCDAT) \$11

The SCDAT is a read/write register used to receive and transmit SCI data.

7	6	5	4	3	2	1	0	
SCD7	SCD6	SCD5	SCD4	SCD3	SCD2	SCD1	SCD0	
RESET:	U	U	U	U	U	U	IJ	
•		•		•	•	•	•	

As shown in Figure 13, SCDAT functions as two separate registers. The transmit data register (TDR) provides the parallel interface from the internal data bus to the transmit shift register. The receive data register (RDR) provides the interface from the receive shift register to the internal data bus.



NOTE: The Serial Communications Data Register (SCDAT) is controlled by the internal R/W signal. It is the transmit data register when written and receive data register when read.

Figure 13. SCI Block Diagram

# Serial Communications Control Register 1 (SCCR1) \$OE

The SCCR1 provides control bits that determine word length and select the wake-up method.

7	6	5	4	3	2	1	0
R8	T8	_	М	WAKE	_		_
RESET:							

R8 - Receive Data Bit 8

U

R8 bit provides storage location for the ninth bit in the receive data byte (if M = 1).

T8 - Transmit Data Bit 8

T8 bit provides storage location for the ninth bit in the transmit data byte (if M = 1).

M — SCI Character Word Length

1 = one start bit, nine data bits, one stop bit

0 = one start bit, eight data bits, one stop bit

WAKE — Wake-Up Select

Wake bit selects the receiver wake-up method.

1 = Address bit (most significant bit)

0 = Idle line condition

Bits 0-2, and 5 - Not used

Can read either one or zero

The address bit is dependent on both the wake-bit and the M-bit level. Additionally, the receiver does not use the wake-up feature unless the RWU control bit in SCCR2 is set.

Wake	М	Receiver Wake-Up
0	Х	Detection of an idle line allows the next data byte received to cause the receive data register to fill and produce an RDRF flag.
1	0	Detection of a received one in the eighth data bit allows an RDRF flag and associated error flags.
1	1	Detection of a received one in the ninth data bit allows an RDRF flag and associated error flags.

# Serial Communications Control Register 2 (SCCR2) \$OF

The SCCR2 provides control of individual SCI functions such as interrupts, transmit/receive enabling, receiver wake-up, and break code.

7	6	5	4	3	2	1	0
TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK
RESET:	0	0	0	0	n	0	0

TIE — Transmit Interrupt Enable

1 = SCI interrupt enabled

0 = TDRE interrupt disabled

TCIE — Transmit Complete Interrupt Enable

1 = SCI interrupt enabled

0 = TC interrupt disabled

RIE — Receive Interrupt Enable

1 = SCI interrupt enabled

0 = RDRF and OR interrupts disabled

ILIE — Idle Line Interrupt Enable

1 = SCI interrupt enabled

0 = Idle interrupt disabled

TE - Transmit Enable

- 1 = Transmit shift register output is applied to the TD0 line. Depending upon the SCCR1 M bit, a preamble of 10 (M = 0) or 11 (M = 1) consecutive ones is transmitted.
- 0 = Transmitter disabled after last byte is loaded in the SCDAT and TDRE is set. After last byte is transmitted, TD0 line becomes a high-impedance line.

RE - Receive Enable

- 1 = Receiver shift register input is applied to the RDI line.
- 0 = Receiver disabled and RDRF, IDLE, OR, NF, and FE status bits are inhibited.

RWU — Receiver Wake-Up

- 1 = Places receiver in sleep mode and enables wakeup function
- 0=Wake-up function disabled after receiving data word with MSB set (if WAKE = 1) Wake-up function also disabled after receiving 10

(M = 0) or 11 (M = 1) consecutive ones (if WAKE = 0)

SBK - Send Break

- 1 = Transmitter continually sends blocks of zeros (sets of 10 or 11) until cleared. Upon completion of break code, transmitter sends one high bit for recognition of valid start bit.
- 0 = Transmitter sends 10 (M=0) or 11 (M=1) zeros then reverts to an idle state or continues sending data. If transmitter is empty and idle, setting and clearing the SBK bit may queue up to two character times of break because the first break transfers immediately to the shift register, and the second is queued into the parallel transmit buffer.

# Serial Communications Status Register (SCSR) \$10

The SCSR provides inputs to the SCI interrupt logic circuits. Noise flag and framing error bits are also contained in the SCSR.

7	6	5	4	3	2	1	0
TDRE	TC	RDRF	IDLE	OR	NF	FE	
RESET:	1	n	0	n	n	n	_

TDRE — Transmit Data Register (TDR) Empty

- $1 = TDR \ contents \ transferred \ to \ the \ transmit \ data \ shift \\ register$
- 0 = TDR still contains data. TDRE is cleared by reading the SCSR (with TDRE = 1), followed by a write to the TDR.

TC — Transmit Complete

- 1 = Indicates end of data frame, preamble, or break condition has occurred
- 0 = TC bit cleared by reading the SCSR (with TC = 1), followed by a write to the TDR

RDRF — Receive Data Register (RDR) Full

- 1 = Receive data shift register contents transferred to the RDR
- 0 = Receive data shift register transfer did not occur.
  RDRF is cleared by reading the SCSR (with
  RDRF = 1) followed by a read of the RDR

IDLE - Idle Line Detect

- 1 = Indicates receiver has detected an idle line
- 0 = IDLE is cleared by reading the SCSR (with IDLE = 1), followed by a read of the RDR. Once IDLE is cleared, IDLE cannot be set until RDI line becomes active and idle again.

OR — Overrun Error

- 1 = Indicates receive data shift register data is sent to a full RDR (RDRF=1). Data causing the overrun is lost, and RDR data is not disturbed.
- 0 = OR is cleared by reading the SCSR (with OR = 1), followed by a read of the RDR.

NF - Noise Flag

- 1 = Indicates noise is present on the receive bits, including the start and stop bits. NF is not set until RDRF = 1.
- 0=NF is cleared by reading the SCSR (with NF=1), followed by a read of the RDR.

FE — Framing Error

- 1 = Indicates stop bit not detected in received data character. FE is set the same time RDRF is set. If received byte causes both framing and overrun errors, processor will only recognize the overrun error. Further data transfer into the RDR is inhibited until FE is cleared.
- 0=NF is cleared by reading the SCSR (with FE = 1), followed by a read of the RDR.

Bit 0 - Not used

Can read either one or zero

# **Baud Rate Register \$0D**

The baud rate register is used to select the SCI transmitter and receiver baud rate. SCP0 and SCP1 prescaler bits are used in conjunction with the SCR0 through SCR2 baud rate bits to provide multiple baud rate combinations for a given crystal frequency. Bits 3, 6, and 7 always read zero.

	7	6	5	4	3	2	1	0
	_		SCP1	SCP0		SCR2	SCR1	SCR0
RI	ESET:							
			Ω	Ω		- 11	- 11	(I

SCP0 — SCI Prescaler Bit 0

SCP1 — SCI Prescaler Bit 1

Two prescaler bits are used to increase the range of standard baud rates controlled by the SCR0–SCR2 bits. Prescaler internal processor clock division versus bit levels are listed in Table 2.

SCR0 — SCI Baud Rate Bit 0

SCR1 — SCI Baud Rate Bit 1

SCR2 — SCI Baud Rate Bit 2

Three baud rate bits are used to select the baud rates of the SCI transmitter and SCI receiver. Baud rates versus bit levels are listed in Table 3.

Tables 3 and 4 tabulate the divide chain used to obtain the baud rate clock (transmit clock). The actual divider chain is controlled by the combined SCP0-SCP1 and SCR0-SCR2 bits in the baud rate register. All divided frequencies shown in Table 3 represent the final baud rate resulting from the internal processor clock division shown in the divided-by column only (prescaler division only). Table 4 lists the prescaler output divided by the action of the SCI select bits (SCR0-SCR2). For example, assume that a 9600-Hz baud rate is required with a 2.4576-MHz

Table 3. Prescaler Highest Baud Rate Frequency Output

SCP	Bit	Clock*	Crystal Frequency MHz							Crystal Frequency M		
1	0	Divided By	4.194304	4.0	2.4576	2.0	1.8432					
0	0	1	131.072 kHz	125.000 kHz	76.80 kHz	62.50 kHz	57.60 kHz					
0	1	3	43.691 kHz	41.666 kHz	25.60 kHz	20.833 kHz	19.20 kHz					
1	0	4	32.768 kHz	31.250 kHz	19.20 kHz	15.625 kHz	14.40 kHz					
1	1	13	10.082 kHz	9600 Hz	5.907 kHz	4800 Hz	4430 Hz					

<sup>\*</sup>Refers to the internal processor clock.

NOTE: The divided frequencies shown in Table 3 represent baud rates which are the highest transmit baud rate (Tx) that can be obtained by a specific crystal frequency and only using the prescaler division. Lower baud rates may be obtained by providing a further division using the SCI rate select bits as shown below for some representative prescaler outputs.

Table 4. Transmit Baud Rate Output for a Given Prescaler Output

	SCR Bits	•	Divided		Representative H	lighest Prescaler B	aud Rate Output	
2	1	0	Ву	131.072 kHz	32.768 kHz	76.80 kHz	19.20 kHz	9600 Hz
0	0	0	1	131.072 kHz	32.768 kHz	76.80 kHz	19.20 kHz	9600 Hz
0	0	1	2	65.536 kHz	16.384 kHz	38.40 kHz	9600 Hz	4800 Hz
0	1	0	4	32.768 kHz	8.192 kHz	19.20 kHz	4800 Hz	2400 Hz
0	1	1	8	16.384 kHz	4.096 kHz	9600 Hz	2400 Hz	1200 Hz
1	0	l 0	16	8.192 kHz	2.048 kHz	4800 Hz	1200 Hz	600 Hz
1	0	1	32	4.096 kHz	1.024 kHz	2400 Hz	600 Hz	300 Hz
1	1	Ó	64	2.048 kHz	512 Hz	1200 Hz	300 Hz	150 Hz
1	1	1	128	1.024 kHz	256 Hz	600 Hz	150 Hz	75 Hz

NOTE: Table 4 illustrates how the SCI select bits can be used to provide lower transmitter baud rates by further dividing the prescaler output frequency. The five examples are only representative samples. In all cases, the baud rates shown are transmit baud rates (transmit clock), and the receive clock is 16 times higher in frequency than the actual baud rate.

external crystal. In this case, the prescaler bits (SCP0-SCP1) could be configured as a divide-by-one or a divide-by-four. If a divide-by-four prescaler is used, then the SCR0-SCR2 bits must be configured as a divide-by-two. Using the same crystal, the 9600 baud rate can be obtained with a prescaler divide-by-one and the SCR0-SCR2 bits configured for a divide-by-eight.

# SERIAL PERIPHERAL INTERFACE

The serial peripheral interface (SPI) is an interface built into the MCU which allows several MCUs or MCUs plus peripherals to be interconnected within the same black box. In the SPI format, the clock is not included in the data stream and must be furnished as a separate signal. An SPI system may consist of one master MCU and several slaves (Figure 14) or MCUs that can be either masters or slaves.

### Features:

- Full-duplex, three-wire synchronous transfers
- Master or slave operation
- 1.05 MHz (maximum) master bit frequency
- 2.1 MHz (maximum) slave bit frequency
- Four programmable master bit rates
- Programmable clock polarity and phase
- End-of-transmission interrupt flag
- Write collision flag protection
- Master-master mode fault protection capability

# SIGNAL DESCRIPTION

The four basic signals (MOSI, MISO, SCK, and  $\overline{SS}$ ) are described in the following paragraphs. Each signal function is described for both master and slave mode.

# Master Out, Slave In

The master out, slave in (MOSI) line is configured as an output in a master device and as an input in a slave

device. The MOSI line is one of two lines that transfer serial data in one direction with the most significant bit sent first.

# Master In, Slave Out

The master in, slave out (MISO) line is configured as an input in a master device and as an output in a slave device. The MISO is one of two lines that transfer serial data in one direction with the most significant bit sent first. The MISO line of a slave device is placed in a high-impedance state if slave is not selected ( $\overline{SS} = 1$ ).

### Serial Clock

The serial clock (SCK) is used to synchronize both data in and out of a device via the MOSI and MISO lines. The master and slave devices can exchange a byte of information during a sequence of eight clock cycles. Since SCK is generated by the master device, this line becomes an input on a slave device.

As shown in Figure 15, four possible timing relationships may be chosen by using control bits CPOL and CPHA in the serial peripheral control register (SPCR). Both master and slave devices must operate with the same timing.

Two bits (SPR0 and SPR1) in the SPCR of the master device select the clock rate. In a slave device, SPR0 and SPR1 have no effect on SPI operation.

# Slave Select

The slave select  $(\overline{SS})$  input line selects a slave device. The  $\overline{SS}$  line must be low prior to data transactions and must stay low for the duration of the transaction. The  $\overline{SS}$  line on the master must be tied high; if the  $\overline{SS}$  line goes low, a mode fault error flag (MODF) is set in the serial peripheral status register (SPSR).

When CPHA=0, the shift clock is the OR of SS with SCK. In this clock phase mode, SS must go high between successive characters in an SPI message. When CPHA=1, SS must go high between successive characters in an




Figure 14. Master-Slave System Configuration




Figure 15. Data Clock Timing Diagram

SPI message. When CPHA=1,  $\overline{SS}$  may be left low for several SPI characters. In cases where there is only one SPI slave MCU, the slave MCU  $\overline{SS}$  line could be tied to VSS as long as CPHA=1 clock modes are used.

# **FUNCTIONAL DESCRIPTION**

A block diagram of the SPI is shown in Figure 16. In a master configuration, the CPU sends a signal to the master start logic, which originates an SPI clock (SCK) based on the internal processor clock. As a master device, data is parallel loaded into the 8-bit shift register from the internal bus during a write cycle and then serially shifted via the MOSI pin to the slave devices. During a read cycle, data is applied serially from a slave device via the MISO pin to the 8-bit shift register. Data is then parallel transferred to the read buffer and made available to the internal data bus during a CPU read cycle.

In a slave configuration, the slave start logic receives a logic low at the  $\overline{SS}$  pin and a clock input at the SCK pin. This synchronizes the slave with the master. Data from the master is received serially at the slave MOSI pin and shifted into the 8-bit shift register for a parallel transfer to the read buffer. During a write cycle, data is parallel loaded into the 8-bit shift register from the internal data bus, awaiting the clocks from the master to shift out serially to the MISO pin and then to the master device.

Figure 17 illustrates the MOSI, MISO, SCK, and SS master-slave interconnections.

# REGISTERS

There are three registers in the SPI that provide control, status, and data storage functions. These registers, the serial peripheral control register (SPCR), serial peripheral status register (SPSR), and serial peripheral data I/O register (SPDR), are described in the following paragraphs.




Figure 16. SPI Block Diagram




Figure 17. SPI Master-Slave Interconnections

# Serial Peripheral Control Register \$0A

The SPCR provides control of individual SPI functions such as interrupt and system enabling/disabling, master/slave mode select, and clock polarity/phase/rate select.

7	6	5	4	3	2	1	0
SPIE	SPE	_	MSTR	CPOL	СРНА	SPR1	SPR0
RESET:							
0	0	_	0	U	U	U	U

SPIE — Serial Peripheral Interrupt Enable

- 1 = SPI interrupt enabled
- 0 = SPI interrupt disabled

SPE — Serial Peripheral System Enable

- 1 = SPI system on
- 0 = SPI system off

MSTR — Master Mode Select

- 1 = Master mode
- 0 = Slave mode
- CPOL Clock Polarity

Clock polarity bit controls the clock value and is used in conjunction with the clock phase (CPHA) bit.

- 1 = SCK line idles high
- 0 = SCK line idles in low state

# CPHA — Clock Phase

Clock phase bit along with CPOL controls the clockdata relationship between the master and slave devices. CPOL selects one of two clocking protocols.

- 1 = SS is an output enable control.
- 0 = Shift clock is the OR of SCK with SS.
  - When SS is low, first edge of SCK invokes first data sample.

# SPR0, SPR1 — SPI Clock Rate Bits

Two clock rate bits are used to select one of four clock rates to be used as SCK in the master mode. In the slave mode, the two clock rate bits have no effect. Clock rate selection is shown in the following table.

# Bit 5 - Not used

Can read either one or zero

### SPI Clock Rate Selection

SPR1	SPR0	Internal Processor Clock Divided By
0	0	2
0	1	4
1	0	16
1	1	32

# Serial Peripheral Status Register \$0B

The SPSR contains three status bits.

7	6	5	4	3	2	1	0
SPIF	WCOL	_	MODF	_		_	
RESET:							
0	0	_	0	_	_	_	

SPIF — Serial Peripheral Data Transfer Flag

- 1 = Indicates data transfer completed between processor and external device.
  - (If SPIF = 1 and SPIE = 1, SPI interrupt is enabled.)
- 0 = Clearing is accomplished by reading SPSR (with SPIF = 1) followed by SPDR access.

# WCOL - Write Collision

- 1 = Indicates an attempt is made to write to SPDR while data transfer is in process.
- 0 =Clearing is accomplished by reading SPSR (with WCOL = 1), followed by SPDR access.

# MODF — Mode Fault Flag

- 1 = Indicates multi-master system control conflict.
- 0 = Clearing is accomplished by reading SPSR (with MODF = 1), followed by a write to the SPCR.
- Bits 0-3, and 5 Not used

Can read either zero or one

# Serial Peripheral Data I/O Register \$0C

The SPDR is a read/write register used to receive and transmit SPI data.

7	6	5	4	3	2	1	0
SPD7	SPD6	SPD5	SPD4	SPD3	SPD2	SPD1	SPD0
RESET:							

A write to the SPDR places data directly into the shift register for transmission. Only a write to this register will initiate transmission/reception of another byte and will only occur in the master device. On completion of byte transmission, the SPIF status bit is set in both master and slave devices.

A read to the SPDR causes the buffer to be read. The first SPIF status bit must be cleared by the time a second data transfer from the shift register to the read buffer begins, or an overrun condition will exist. In overrun cases, the byte causing the overrun is lost.

# **INSTRUCTION SET**

The MCU has a set of 62 basic instructions. They can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type.

This MCU uses all the instructions available in the M146805 CMOS Family plus one more: the unsigned multiply (MUL) instruction. This instruction allows unsigned multiplication of the contents of the accumulator (A) and the index register (X). The high-order product is then stored in the index register, and the low-order product is stored in the accumulator. A detailed definition of the MUL instruction is shown below.

Operation	X:A X*A					
Description	Multiplies the eight bits in the index register by the eight bits in the accumulator to obtain a 16-bit unsigned number in the concatenated accumulator and index register					
Condition Codes	H: Cleared I: Not affecte N: Not affect Z: Not affect C: Cleared	ed				
Source	MUL					
Form(s)	Addressing Mode Inherent	Cycles 11	Bytes 1	Opcode \$42		

# REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to the following instruction list.

Function	Mnemonic
Load A from Memory	LDA
Load X from Memory	LDX
Store A in Memory	STA
Store X in Memory	STX
Add Memory to A	ADD
Add Memory and Carry to A	ADC
Subtract Memory	SUB
Subtract Memory from A with Borrow	SBC
AND Memory to A	AND
OR Memory with A	ORA
Exclusive OR Memory with A	EOR
Arithmetic Compare A with Memory	CMP
Arithmetic Compare X with Memory	CPX
Bit Test Memory with A (Logical Compare)	BIT
Jump Unconditional	JMP
Jump to Subroutine	JSR

# READ-MODIFY-WRITE INSTRUCTIONS

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read-modify-write sequence since it does not modify the value. Refer to the following list of instructions.

Function	Mnemonic
Increment	INC
Decrement	DEC
Clear	CLR
Complement	сом
Negate (Twos Complement)	NEG
Rotate Left Thru Carry	ROL
Rotate Right Thru Carry	ROR
Logical Shift Left	LSL
Logical Shift Right	LSR
Arithmetic Shift Right	ASR
Test for Negative or Zero	TST
Multiply	MUL

# **BRANCH INSTRUCTIONS**

This set of instructions branches if a particular condition is met; otherwise, no operation is performed. Branch instructions are two-byte instructions. Refer to the following list for branch instructions.

Function	Mnemonic
Branch Always	BRA
Branch Never	BRN
Branch if Higher	вні
Branch if Lower or Same	BLS
Branch if Carry Clear	всс
Branch if Higher or Same	BHS
Branch if Carry Set	BCS
Branch if Lower	BLO
Branch if Not Equal	BNE
Branch if Equal	BEQ
Branch if Half Carry Clear	внсс
Branch if Half Carry Set	BHCS
Branch if Plus	BPL
Branch if Minus	ВМІ
Branch if Interrupt Mask Bit is Clear	вмс
Branch if Interrupt Mask Bit is Set	BMS
Branch if Interrupt Line is Low	BIL
Branch if Interrupt Line is High	BIH
Branch to Subroutine	BSR

# **BRANCH INSTRUCTIONS**

This set of instructions branches if a particular condition is met; otherwise, no operation is performed. Branch instructions are two-byte instructions. Refer to the following list for branch instructions.

Function	Mnemonic
Branch Always	BRA
Branch Never	BRN
Branch if Higher	вні
Branch if Lower or Same	BLS
Branch if Carry Clear	BCC
Branch if Higher or Same	BHS
Branch if Carry Set	BCS
Branch if Lower	BLO
Branch if Not Equal	BNE
Branch if Equal	BEQ
Branch if Half Carry Clear	внсс
Branch if Half Carry Set	BHCS
Branch if Plus	BPL
Branch if Minus	ВМІ
Branch if Interrupt Mask Bit is Clear	BMC
Branch if Interrupt Mask Bit is Set	BMS
Branch if Interrupt Line is Low	BIL
Branch if Interrupt Line is High	BIH
Branch to Subroutine	BSR

### CONTROL INSTRUCTIONS

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to the following list for control instructions.

Function	Mnemonic
Transfer A to X	TAX
Transfer X to A	TXA
Set Carry Bit	SEC
Clear Carry Bit	CLC
Set Interrupt Mask Bit	SEI
Clear Interrupt Mask Bit	CLI
Software Interrupt	SWI
Return from Subroutine	RTS
Return from Interrupt	RTI
Reset Stack Pointer	RSP
No-Operation	NOP
Stop	STOP
Wait	WAIT

# **BIT MANIPULATION INSTRUCTIONS**

The MCU is capable of setting or clearing any writable bit which resides in the first 256 bytes of the memory space where all port registers, port DDRs, timer, timer control, ROM, and on-chip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear and bit test, and branch functions are all implemented with a single instruction. For test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition code register. Refer to the following list for bit manipulation instructions.

Function	Mnemonic
Branch if Bit n is Set	BRSET n (n = 0 7)
Branch if Bit n is Clear	BRCLR n (n = 0 7)
Set Bit n	BSET n (n = 0 7)
Clear Bit n	BCLR n (n = 0 7)

# OPCODE MAP SUMMARY

Table 5 is an opcode map for the instructions used on the MCU.  $\label{eq:mcu} % \begin{center} \begin{center$ 

# ADDRESSING MODES

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code for all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single byte instructions; the longest instructions (three bytes) permit accessing tables throughout memory. Short and long absolute addressing is also included. One- or two-byte direct addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory.

The term "effective address" (EA) is used in describing the various addressing modes. Effective address is defined as the address from which the argument for an instruction is fetched or stored.

# **IMMEDIATE**

In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants that do not change during program execution (e.g., a constant used to initialize a loop counter).

### DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two-byte instruction.




Table 5. Opcode Map

									Cor				D1-4	- / • • • • • • • • • • • • • • • • • •			,
	Bit Ma	nipulation BSC	Branch REL	DIR	INH	ed/Modify/	Write IX1	IX	INH	INH	IMM	DIR	EXT	er/Memory IX2	IV1	IX	1 1
Low Hi	0000	0001	0010	3 0011	4 0100	5 0101	6 0110	7 0111	8 1000	9	A 1010	B 1011	1100	D 1101	IX1 E 1110	F 1111	Hi Low
0000	BRSETO 3 BTB	BSETO 5 2 BSC	BRA REL	NEG 5 2 DIR	NEGA 1 INH	NEGX 1 INH	NEG EXT	NEG 1	RTI 1 INH		SUB 2 2 IMM	SUB 2 DIR	SUB 3 EXT	SUB	SUB 2	SUB IX	0 0000
1 0001	BRCLRO 3 BTB	BCLRO 5 2 BSC	BRN 3 2 REL						RTS 1 INH		CMP 2 IMM	CMP 2 DIR	CMP 3 EXT		CMP 1X1	CMP	0001
2 0010	BRSET1 3 BTB	BSET1 5 2 BSC	BHI 2 REL		MUL 11				10		SBC 2	SBC 3	SBC SBC	SBC 5	SBC 1x1	SBC	2 0010
3 0011	BRCLR1 3 BTB	BCLR1 5 2 BSÇ	BLS 3	COM 5 2 DIR 5	COMA 1 INH 3	COMX	COM 6 2 1X1 6	COM 5	SWI 1 INH		CPX 2 IMM	CPX DIR	CPX EXT	CPX 3 1X2 5	CPX 2 1X1	CPX 1	3 0011
0100	BRSET2	BSET2	BCC REL	LSR 2 DTR	LSRA 1 INH	LSRX	LSR 2 IX1	LSR			AND 2 IMM	AND DIR	AND 3 EXT	AND	AND 1X1	AND IX	4 0100
5 0101	BRCLR2 3 BTB	BCLR2 2 BSC	BCS REL	5	3	3	6	. 5			BIT 2 IMM	BIT DIR	BIT 3 EXT	BIT 3 1X2	BIT X1	BIT	5 0101
6 0110	BRSET3 3 BTB	BSET3	BNE REL	ROR DIR	RORA 1 INH	RORX	ROR 2 IX1	ROR 1 1X			LDA 2 2 IMM	LDA 2 DIR	LDA 3 EXT	LDA	LDA	1 LDA	6 0110
7 0111	BRCLR3	BCLR3	BEQ REL	ASR 2 DIR 5	ASRA INH	ASRX INH	ASR 2 1X1	ASR 1 IX		TAX 1		STA 2 DIR	STA 3 EXT	STA 3 IX2	. STA 2  X1	STA IX	7 0111
1000	BRSET4	BSET4	BHCC REL	LSL 2 DIR	LSLA 1 INH 3	LSLX 1 INH	LSL 2 1X1	LSL IX		CLC	EOR 2 IMM	EOR DIR	EOR 3 EXT	EOR 3 IX2	EOR 2 1X1	EOR IX	1000
9 1001	BRCLR4 3 BTB	BCLR4 2 BSC	BHCS REL	ROL 2 DIR	ROLA 1	ROLX 3	ROL 2 IX1	ROL 1 IX		SEC 1	ADC 2 IMM	ADC 2 DIR	ADC 3 EXT	3 ADC 3	ADC	ADC	9 1001
A 1010	BRSET5	BSET5	BPL REL	DEC DIR	DECA	DECX 1	DEC 2 1X1	DEC		CLI	ORA 2	ORA	ORA EXT	ORA X2	ORA X1	ORA	A 1010
B 1011	BRCLR5	BCLR5° 2 BSÇ	BMI 2 REL	- 5	3	j j	6	5		SEI 1	ADD 2	ADD 2 DIR	ADD TEXT	ADD 3	ADD 1X1	ADD	B 1011
C 1100	BRSET6	BSET6	BMC 3	INC DIR	INCA 1	INCX INH	INC b	INC 1 IX		RSP 1		JMP 2 2 DIR	JMP 3	JMP 3 1X2	JMP	JMP 1	C 1100
D 1101	BRCLR6	BCLR6 5	BMS REL	TST 2 DIR	TSTA 1	TSTX 3	TST 5	TST 1 IX		NOP 2	BSR 2 REL	JSR DIR	JSR 3 EXT	JSR /	JSR 2 IX1	JSR 5	D 1101
E 1110	BRSET7	BSET7 5 2 BSC	BIL REL	5	3		6	5	STOP 2		LDX 2	LDX 2 DIR	LDX 3 EXT	3 LDX 5	LDX 2 1X1	LDX 3	E 1110
F 1111	BRCLR7 3 BTB	BCLR7 BSC	BIH 2 REL	CLR DIR	CLRA 1	CLRX INH	CLR 1X1	CLR	WAIT	TXA INH		STX DIR	STX 5	STX 3 IX2	STX 5	STX 1	F 1111

### Abbreviations for Address Modes

INH	Inherent
Α	Accumulator
X	Index Register
IMM	Immediate
DIR	Direct
EXT	Extended
REL	Relative
BSC	Bit Set/Clear
BTB	Bit Test and Branch
IX	Indexed (No Offset)
IX1	Indexed, 1 Byte (8-Bit) Offset
IY2	Indexed 2 Byte (16-Bit) Offse



MC68HC05C3

### **EXTENDED**

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode byte. Instructions with extended addressing mode are capable of referencing arguments anywhere in memory with a single three-byte instruction. When using the Motorola assembler, the user need not specify whether an instruction uses direct or extended addressing. The assembler automatically selects the shortest form of the instruction.

# RELATIVE

The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte (the offset) following the opcode is added to the PC if, and only if, the branch conditions are true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from -126 to +129 from the opcode address. The programmer need not calculate the offset when using the Motorola assembler, since it calculates the proper offset and checks to see that it is within the span of the branch.

# INDEXED, NO OFFSET

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. This addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location.

# INDEXED, 8-BIT OFFSET

In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the opcode. The addressing mode is useful for selecting the Kth element in an n element table. With this two-byte instruction, K would typically be in X with the address of the beginning of the table in the instruction. As such, tables may begin anywhere within the first 256 addressable locations and could extend as far as location 510 (\$1FE is the last location at which the instruction may begin).

### INDEXED, 16-BIT OFFSET

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This address mode can be used in a manner similar to indexed, 8-bit offset except that this three-byte instruction allows tables to be anywhere in memory. As with direct and extended addressing, the Motorola assembler determines the shortest form of indexed addressing.

# BIT SET/CLEAR

In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode, and the byte following the opcode specifies the direct addressing of the byte in which the specified bit is to be set or cleared. Any read/write bit in the first 256 locations of memory, including I/O, can be selectively set or cleared with a single two-byte instruction.

# BIT TEST AND BRANCH

The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit that is to be tested and its condition (set or clear), is included in the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte. The signed relative 8-bit offset in the third byte is added to the PC if the specified bit is set or cleared in the specified memory location. This single three-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branching is from  $-125\ to +130\ from$  the opcode address. The state of the tested bit is also transferred to the carry bit of the condition code register.

# INHERENT

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator as well as the control instruction with no other arguments are included in this mode. These instructions are one byte long.

# 3

# **ELECTRICAL SPECIFICATIONS**

MAXIMUM RATINGS (Voltages referenced to VSS)

Rating	Symbol	Value	Unit
Supply Voltage	V <sub>DD</sub>	-0.3  to  +7.0	V
Input Voltage	V <sub>in</sub>	$V_{SS} = 0.3 \text{ to}$ $V_{DD} + 0.3$	V
Self-Check Mode (IRQ Pin Only)	V <sub>in</sub>	$V_{SS} - 0.3 \text{ to} \\ 2 \times V_{DD} + 0.3$	V
Current Drain Per Pin Excluding VDD and VSS		25	mA
Operating Temperature Range MC68HC05C3P, FN MC68HC05C3P, CFN MC68HC05C3VP, VFN MC68HC05C3WP, WFN	Тд	T <sub>L</sub> to T <sub>H</sub> 0 to +70 -40 to +85 -40 to +105 -40 to +125	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. For proper operation, it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \approx (V_{in} \text{ or } V_{out}) \leq V_{DD}$ . Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ).

# THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance	ΑLθ		°C W
Plastic		60	
Plastic Leaded Chip Carrier (PLCC)		70	

# **POWER CONSIDERATIONS**

The average chip-junction temperature,  $T_{J}, \ \mbox{in } {^{\circ}C}$  can be obtained from:

 $T_{J} = T_{A} + (P_{D} \cdot \theta_{JA}) \tag{1}$ 

where:

 $\mathsf{T}_\mathsf{A}$ 

Ambient Temperature, °CPackage Thermal Resistance,

Junction-to-Ambient, °C/W

P<sub>D</sub> P<sub>INT</sub> P<sub>I/O</sub>  $= P_{INT} + P_{I/O}$ 

= I<sub>CC</sub> × V<sub>CC</sub>, Watts — Chip Internal Power = Power Dissipation on Input and Output

Pins — User Determined

Vnn = 4.5 V

*UU = 4.0 *			
Pins	R1	R2	С
PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD4	3.26 kΩ	2.38 kΩ	50 pF
PD0, PD5, PD7	1.9 kΩ	2.26 kΩ	200 pF

 $V_{DD} = 3.0 \text{ V}$ 

Pins	R1	R2	С
PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD4	10.91 kΩ 6.32 kΩ	50 pF	
PD0, PD5, PD7	6 kΩ	6 kΩ	200 pF

For most applications  $P_{I/O} < P_{INT}$  and can be neglected. The following is an approximate relationship between

 $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected):

 $P_D = K \div (T_J + 273^{\circ}C)$  (2)

(3)

Solving equations (1) and (2) for K gives:  $K = P_D \cdot (T_A + 273^{\circ}C) + \theta_J A \cdot P_D^2$ 

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving equations (1) and (2) iteratively for any value of  $T_A$ .




Figure 18. Equivalent Test Load

# DC ELECTRICAL CHARACTERISTICS

 $(V_{DD} - 5.0 \text{ Vdc} + 10\%, V_{SS} - 0 \text{ Vdc}, T_A T_L \text{ to } T_H, \text{ unless otherwise noted})$ 

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage, I <sub>Load</sub> · 10.0 μA	V <sub>OL</sub> V <sub>OH</sub>	 V <sub>DD</sub> 0.1	_	0.1	٧
Output High Voltage (I <sub>Load</sub> 0.8 mA) PA0-PA7, PB0-PB7, PC0-PC7, TCMP (see Figure 19) (I <sub>Load</sub> 1.6 mA) PD1-PD4 (see Figure 20)	VOH	V <sub>DD</sub> 0.8 V <sub>DD</sub> 0.8	_		V
Output Low Voltage (see Figure 21) (I <sub>Load</sub> 1.6 mA) PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD4, TCMP	VOL	-	_	0.4	٧
Input High Voltage PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD5, PD7, TCAP, IRQ, RESET, OSC1	ViH	0.7 × V <sub>DD</sub>	_	V <sub>DD</sub>	V
Input Low Voltage PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD5, PD7, TCAP, IRQ, RESET, OSC1	VIL	V <sub>SS</sub>	_	0.2 × V <sub>DD</sub>	V
Data Retention Mode (0" to 70"C)	V <sub>RM</sub>	2.0			V
Supply Current (see Notes) Run (see Figures 22 and 23) Wait (see Figures 22 and 23) Stop (see Figure 23)	IDD		3.5 1.6	7.0 4.0	mA mA
25 C 0 to 70 C (Standard) 40 to +85°C 40 to +125°C			2.0	50 140 180 250	μΑ μΑ μΑ μΑ
I O Ports Hi-Z Leakage Current PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD4	IIL	_		± 10	μΑ
In <u>put Current</u> RESET, IRQ, TCAP, OSC1, PD0, PD5, PD7	lin	_	_	± 1	μΑ
Capacitance Ports (as Input or Output) RESET, IRQ, TCAP, PD0-PD5, PD7	C <sub>out</sub> C <sub>in</sub>		_	12 8	pF

- 1. All values shown reflect average measurements.
- 2. Typical values at midpoint of voltage range, 25°C only.
- 3. Wait IDD: Only timer system active (SPE = TE = RE = 0). If SPI, SCI active (SPE = TE = RE = 1) add 10% current draw.
- 4. Run ( $\overline{\text{Operating}}$ ) IDD, Wait IDD: Measured using external square wave clock source ( $f_{\text{OSC}} = 4.2 \text{ MHz}$ ), all inputs 0.2 V from rail; no dc loads, less than 50 pF on all outputs,  $C_L = 20$  pF on OSC2.
- 5. Wait, Stop IDD: All ports configured as inputs,  $V_{IL} = 0.2 \text{ V}$ ,  $V_{IH} = V_{DD} 0.2 \text{ V}$ .
- 6. Stop I<sub>DD</sub> measured with OSC1 = V<sub>SS</sub>.
  7. Standard temperature range is 0° to 70°C. Extended temperature versions and a 25°C only version are available.
- 8. Wait IDD is affected linearly by the OSC2 capacitance.

# DC ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 3.3 \text{ Vdc} \pm 0.3 \text{ Vdc}, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H, \text{ unless otherwise noted})$ 

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage, I <sub>Load</sub> ≤10.0 μA	V <sub>OL</sub> VOH	- V <sub>DD</sub> - 0.1	_	0.1 —	V
Output High Voltage (I <sub>Load</sub> = 0.2 mA) PA0-PA7, PB0-PB7, PC0-PC7, TCMP (see Figure 19) (I <sub>Load</sub> = 0.4 mA) PD1-PD4 (see Figure 20)	VOH	V <sub>DD</sub> - 0.3 V <sub>DD</sub> - 0.3	_		V
Output Low Voltage (see Figure 21) (ILoad=0.4 mA) PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD4, TCMP	VOL	_		0.3	V
Input High Voltage PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD5, PD7, TCAP, IRQ, RESET, OSC1	VIH	0.7 × V <sub>DD</sub>	_	V <sub>DD</sub>	V
Input Low Voltage PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD5, PD7, TCAP, IRQ, RESET, OSC1	V <sub>IL</sub>	V <sub>SS</sub>	_	0.2 × V <sub>DD</sub>	V
Data Retention Mode (0° to 70°C)	V <sub>RM</sub>	2.0	_	_	٧
Supply Current (see Notes) Run (see Figures 22 and 24) Wait (see Figures 22 and 24) Stop (see Figure 24) 25°C 0° to 70°C (Standard) - 40° to +85°C - 40° to + 125°C	IDD		1.0 0.5 1.0 — —	2.5 1.4 30 80 120 175	MA MA μΑ μΑ μΑ
I/O Ports Hi-Z Leakage Current PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD4	IιL	_		± 10	μΑ
Input <u>Current</u> RESET, IRQ, TCAP, OSC1, PD0, PD5, PD7	lin	_	_	± 1	μА
Capacitance Ports (as Input or Output) RESET, IRQ, TCAP, PD0-PD5, PD7	C <sub>out</sub> C <sub>in</sub>	_	_	12 8	pF

# NOTES:

- 1. All values shown reflect average measurements.
- 2. Typical values at midpoint of voltage range, 25°C only.
- 3. Wait IDD: Only timer system active (SPE = TE = RE = 0). If SPI, SCI active (SPE = TE = RE = 1) add 10% current draw.
- Run (Operating) I<sub>DD</sub>. Wait I<sub>DD</sub>: Measured using external square wave clock source (f<sub>osc</sub> = 4.2 MHz), all inputs 0.2 V from rail; no dc loads, less than 50 pF on all outputs, C<sub>L</sub> = 20 pF on OSC2.
- 5. Wait, Stop IDD: All ports configured as inputs,  $V_{IL} = 0.2 \text{ V}$ ,  $V_{IH} = V_{DD} 0.2 \text{ V}$ .
- 6. Stop IDD measured with OSC1 = VSS.
- 7. Standard temperature range is 0° to 70°C. Extended temperature versions and a 25°C only version are available.
- 8. Wait IDD is affected linearly by the OSC2 capacitance.




Figure 19. Typical VOH vs IOH for Ports A, B, C, and TCMP




Figure 20. Typical VOH vs IOH for PD1-PD4




Figure 21. Typical VOL vs IOL for All Ports




Figure 22. Typical Current vs Internal Frequency for Run and Wait Modes




Figure 23. Maximum IDD vs Frequency for VDD = 5.0 Vdc




Figure 24. Maximum IDD vs Frequency for  $V_{DD} = 3.3 \text{ Vdc}$ 

# **CONTROL TIMING**

(VDD = 5.0 Vdc  $\pm$  10%, VSS = 0 Vdc, TA = TL to TH)

Characteristic	Symbol	Min	Max	Unit
Frequency of Operation Crystal Option External Clock Option	f <sub>osc</sub>	_ dc	4.2 4.2	MHz
Internal Operating Frequency Crystal (f <sub>osc</sub> ÷ 2) External Clock (f <sub>osc</sub> ÷ 2)	fop	— dc	2.1 2.1	MHz
Cycle Time (see Figure 28)	tcyc	480	_	ns
Crystal Oscillator Startup Time (see Figure 28)	toxov	_	100	ms
Stop Recovery Startup Time (Crystal Oscillator) (see Figure 25)	tILCH	_	100	ms
RESET Pulse Width (see Figure 28)	t <sub>RL</sub>	1.5	_	t <sub>cyc</sub>
Timer Resolution** Input Capture Pulse Width (see Figure 26) Input Capture Pulse Period (see Figure 26)	tresl tth, ttl ttltl	4.0 125 ***		t <sub>cyc</sub> ns t <sub>cyc</sub>
Interrupt Pulse Width Low (Edge-Triggered) (see Figure 8)	tilih	125	_	ns
Interrupt Pulse Period (see Figure 8)	tilil	*		t <sub>cyc</sub>
OSC1 Pulse Width	tOH, tOL	90	_	ns

- \*The minimum period t<sub>|L|L</sub> should not be less than the number of cycle times it takes to execute the interrupt service routine plus 21 t<sub>cvc</sub>.
- \*\*Since a 2-bit prescaler in the timer must count four internal cycles (t<sub>cyc</sub>), this is the limiting minimum factor in determining the timer resolution.
- \*\*\*The minimum period t<sub>TLTL</sub> should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus 24 t<sub>CVC</sub>.




Figure 25. Stop Recovery Timing Diagram

# MC68HC05C3

## CONTROL TIMING

 $(V_{DD} = 3.3 \text{ Vdc} \pm 0.3 \text{ Vdc}, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)$ 

Characteristic	Symbol	Min	Max	Unit
Frequency of Operation Crystal Option External Clock Option	fosc	— dc	2.0 2.0	MHz
$\begin{array}{l} \text{Internal Operating Frequency} \\ \text{Crystal } (f_{\text{OSC}} \div 2) \\ \text{External Clock } (f_{\text{OSC}} \div 2) \end{array}$	f <sub>op</sub>	 dc	1.0 1.0	MHz
Cycle Time (see Figure 28)	t <sub>cyc</sub>	1000	_	ns
Crystal Oscillator Startup Time (see Figure 28)	toxov	_	100	ms
Stop Recovery Startup Time (Crystal Oscillator) (see Figure 25)	<sup>t</sup> ILCH		100	ms
RESET Pulse Width — Excluding Power-Up (see Figure 28)	t <sub>RL</sub>	1.5		t <sub>cyc</sub>
Timer Resolution** Input Capture Pulse Width (see Figure 26) Input Capture Pulse Period (see Figure 26)	tRESL tTH, tTL tTLTL	4.0 250 ***	_ _ _	t <sub>cyc</sub> ns t <sub>cyc</sub>
Interrupt Pulse Width Low (Edge-Triggered) (see Figure 8)	İLIH	250		ns
Interrupt Pulse Period (see Figure 8)	tILIL	*	-	t <sub>cyc</sub>
OSC1 Pulse Width	tOH, tOL	200	_	ns

<sup>\*</sup>The minimum period tILIL should not be less than the number of cycle times it takes to execute the interrupt service routine plus




Figure 26. Timer Relationships

<sup>21</sup> t<sub>Cyc</sub>.

\*\*Since a 2-bit prescaler in the timer must count four internal cycles (t<sub>Cyc</sub>), this is the limiting minimum factor in determining the timer resolution.

<sup>\*\*\*</sup>The minimum period tTLTL should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus 24 t<sub>cyc</sub>.

# SERIAL PERIPHERAL INTERFACE (SPI) TIMING

 $(V_{DD} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H) \text{ (see Figure 27)}$ 

Num.	Characteristic	Symbol	Min	Max	Unit
	Operating Frequency Master Slave	f <sub>op(m)</sub>	dc dc	0.5 2.1	f <sub>op</sub> MHz
1	Cycle Time Master Slave	t <sub>cyc(m)</sub>	2.0 480	_	t <sub>cyc</sub>
2	Enable Lead Time Master Slave	<sup>t</sup> lead(m) <sup>t</sup> lead(s)	* 240		ns ns
3	Enable Lag Time Master Slave	<sup>t</sup> lag(m) <sup>t</sup> lag(s)	* 240	-	ns ns
4	Clock (SCK) High Time Master Slave	tw(SCKH)m	340 190		ns ns
5	Clock (SCK) Low Time Master Slave	tw(SCKL)m	340 190		ns ns
6	Data Setup Time (Inputs) Master Slave	<sup>t</sup> su(m) <sup>t</sup> su(s)	100 100	_	ns ns
7	Data Hold Time (Inputs) Master Slave	t <sub>h(m)</sub>	100 100	_	ns ns
8	Access Time (Time to Data Active from High-Impedance State) Slave	t <sub>a</sub>	0	120	ns
9	Disable Time (Hold Time to High-Impedance State) Slave	<sup>t</sup> dis		240	ns
10	Data Valid Master (Before Capture Edge) Slave (After Enable Edge)**	tv(m) tv(s)	0.25 —	240	t <sub>cyc(m)</sub>
11	Data Hold Time (Outputs)  Master (After Capture Edge)  Slave (After Enable Edge)	tho(m)	0.25 0		t <sub>cyc(m)</sub>
12	Rise Time (20% V <sub>DD</sub> to 70% V <sub>DD</sub> , C <sub>L</sub> = 200 pF) SPI Outputs (SCK, MOSI, and MISO) SPI Inputs (SCK, MOSI, MISO, and SS)	t <sub>rm</sub>	_	100	ns μs
13	Fall Time (70% V <sub>DD</sub> to 20% V <sub>DD</sub> , C <sub>L</sub> = 200 pF) SPI Outputs (SCK, MOSI, and MISO) SPI Inputs (SCK, MOSI, MISO, and SS)	<sup>t</sup> fm <sup>t</sup> fs	_	100 2.0	ns µs

<sup>\*</sup>Signal production depends on software.
\*\*Assumes 200 pF load on all SPI pins.


# MC68HC05C3

# SERIAL PERIPHERAL INTERFACE (SPI) TIMING

 $(V_{DD} = 3.3 \text{ Vdc} \pm 0.3 \text{ Vdc}, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)$  (see Figure 27)


Num.	Characteristic	Symbol	Min	Max	Unit
	Operating Frequency Master Slave	f <sub>op(m)</sub> f <sub>op(s)</sub>	dc dc	0.5 1.0	f <sub>op</sub> MHz
1	Cycle Time Master Slave	t <sub>cyc(m)</sub>	2.0 1.0		t <sub>cyc</sub> μs
2	Enable Lead Time Master Slave	<sup>t</sup> lead(m) <sup>t</sup> lead(s)	* 500		ns ns
3	Enable Lag Time Master Slave	t <sub>lag(m)</sub> t <sub>lag(s)</sub>	* 500		ns ns
4	Clock (SCK) High Time Master Slave	tw(SCKH)m	720 400	_	μs ns
5	Clock (SCK) Low Time Master Slave	tw(SCKL)m	720 400		μs ns
6	Data Setup Time (Inputs) Master Slave	t <sub>su(m)</sub>	200 200		ns ns
7	Data Hold Time (Inputs) Master Slave	t <sub>h(m)</sub>	200 200	_	ns ns
8	Access Time (Time to Data Active from High-Impedance State) Slave	ta	0	250	ns
9	Disable Time (Hold Time to High-Impedance State) Slave	<sup>t</sup> dis		500	ns
10	Data Valid Master (Before Capture Edge) Slave (After Enable Edge)**	t <sub>v(m)</sub>	0.25 —	 500	t <sub>cyc(m)</sub>
11	Data Hold Time (Outputs)  Master (After Capture Edge) Slave (After Enable Edge)	tho(m)	0.25 0		t <sub>cyc(m)</sub>
12	Rise Time (20% V <sub>DD</sub> to 70% V <sub>DD</sub> , C <sub>L</sub> = 200 pF) SPI Outputs (SCK, MOSI, and MISO) SPI Inputs (SCK, MOSI, MISO, and SS)	t <sub>rm</sub>	_	200 2.0	ns μs
13	Fall Time (70% V <sub>DD</sub> to 20% V <sub>DD</sub> , C <sub>L</sub> = 200 pF) SPI Outputs (SCK, MOSI, and MISO) SPI Inputs (SCK, MOSI, MISO, and SS)	t <sub>fm</sub>		200 2.0	ns µs

<sup>\*</sup>Signal production depends on software. \*\*Assumes 200 pF load on all SPI pins.



NOTE: This first clock edge is generated internally but is not seen at the SCK pin.


## a) SPI MASTER TIMING (CPHA = 0)



NOTE: This last clock edge is generated internally but is not seen at the SCK pin.


# b) SPI MASTER TIMING (CPHA = 1)

Figure 27. SPI Timing Diagrams (Sheet 1 of 2)



NOTE: Not defined but normally MSB of character just received.

# c) SPI SLAVE TIMING (CPHA = 0)




NOTE: Not defined but normally LSB of character previously transmitted.

d) SPI SLAVE TIMING (CPHA = 1)

Figure 27. SPI Timing Diagrams (Sheet 2 of 2)



MC68HC05C3



\*Internal timing signal and bus information not available externally.

\*\*OSC1 line is not meant to represent frequency. It is only used to represent time.

\*\*\*The next rising edge of the internal processor clock following the rising edge of RESET initiates the reset sequence.

Figure 28. Power-On Reset and RESET

## ORDERING INFORMATION

The following information is required when ordering a custom MCU. The information may be transmitted to Motorola in the following media:

MDOS<sup>®</sup>, disk file MS<sup>™</sup>-DOS/PC-DOS disk file (360K) EPROM(s) 2764, MCM68764, MCM68766, or EEPROM

MC68HC805C4

To initiate a ROM pattern for the MCU, it is necessary to first contact the local field service office, a sales person, or a Motorola representative.

## FLEXIBLE DISKS

A flexible disk (MS-DOS/PC-DOS disk file), programmed with the customer's program (positive logic sense for address and data), may be submitted for pattern generation. The diskette should be clearly labeled with the customer's name, data, project or product name, and the name of the file containing the pattern.

In addition to the program pattern, a file containing the program source code listing can be included. This data will be kept confidential and used to expedite the process in case of any difficulty with the pattern file.


## MS-DOS/PC-DOS Disk File

MS-DOS is Microsoft's Disk Operating System. PC-DOS is the IBM™ Personal Computer (PC) Disk Operating System. Disk media submitted must be a standard density (360K) double-sided 5 1/4 inch compatible floppy diskette. The diskette must contain object file code in Motorola's S-record format. The S-record format is a character-based object file format generated by M6805 cross assemblers and linkers on IBM PC style machines.

## **EPROMs**

A 2764, 68764, or 68766 type EPROM, programmed with the customer's program (positive logic sense for address and data), may be submitted for pattern generation. Since all program and data space information will fit on one 2764, 68764, or 68766 EPROM device, the EPROM must be programmed as described in the following paragraphs.

For an MC68HC805C4 MCU start the page zero, user ROM at EEPROM address \$0020 through \$004F. Start the user ROM at EEPROM address \$0100 through \$0BFF with vectors from \$1FF4 to \$1FFF. All unused bytes, including the user's space, must be set to zero. For shipment to Motorola, EPROMs should be placed in a conductive IC carrier and packed securely. Styrofoam is not acceptable for shipment.



xxx = Customer ID

#### Verification Media

All original pattern media (EPROMs or floppy disks) are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked, and the verification form should be completed, signed, and returned to Motorola. The signed verification form constitutes the contractual agreement for the creation of the customer mask. To aid in the verification process, Motorola will program customer supplied blank EPROM(s) or DOS disks from the data file used to create the custom mask.

#### ROM VERIFICATION UNITS (RVUs)

Ten MCUs containing the customer's ROM pattern will be sent for program verification. These units will have been made using the custom mask, but are for the purpose of ROM verification only. For expediency, the MCUs are unmarked, packaged in ceramic, and tested with five volts at room temperature. These RVUs are free with the minimum order quantity, but are not production parts. RVUs are not backed or guaranteed by Motorola Quality Assurance.

## ORDERING INFORMATION

The following table provides ordering information pertaining to the package type, temperature, and MC order numbers for the MC68HC05C3 device.


Package Type	Temperature	MC Order Number
Plastic (P Suffix)	0°C to +70°C -40°C to +85°C -40°C to +105°C -40°C to +125°C	MC68HC05C3P MC68HC05C3CP MC68HC05C3VP MC68HC05C3MP
PLCC (FN Suffix)	0°C to +70°C -40°C to +85°C -40°C to +105°C -40°C to +125°C	MC68HC05C3FN MC68HC05C3CFN MC68HC05C3VFN MC68HC05C3MFN

MDOS is a trademark of Motorola Inc. MS is a trademark of Microsoft, Inc.


IBM is a registered trademark of International Business Machines Corporation.

## PIN ASSIGNMENTS

# 40-PIN DUAL-IN-LINE PACKAGE



# 44-LEAD PLCC PACKAGE



NOTE: Bulk substrate tied to VSS.

# MC68HC05C4

# Technical Summary


# 8-Bit Microcontroller Unit

The MC68HC05C4 (HCMOS) microcontroller unit (MCU) is a member of the M68HC05 Family of microcontrollers. This high-performance, low-power MCU has parallel I/O capability with pins programmable as input or output. This publication contains condensed information on the MCU; for more detailed information, contact your local Motorola sales office.

The following block diagram depicts the hardware features; additional features available on the MCU are as follows:

- On-Chip Oscillator with RC or Crystal/Ceramic Resonator Mask Options
- Memory-Mapped I/O
- 176 Bytes of On-Chip RAM
- 4156 Bytes of User ROM
- 24 Bidirectional I/O Lines and 7 Input-Only Lines
- Serial Communications Interface (SCI) System
- Serial Peripheral Interface (SPI) System.
- Self-Check Mode
- Power-Saving STOP, WAIT, and Data Retention Modes
- Single 3.0- to 5.5-Volt Supply (2-Volt Data Retention Mode)
- Fully Static Operation
- 8×8 Unsigned Multiply Instruction

## **BLOCK DIAGRAM**



This document contains information on a new product. Specifications and information herein are subject to change without notice.

## SIGNAL DESCRIPTION

The signal descriptions of the MCU are discussed in the following paragraphs.

## V<sub>DD</sub> AND V<sub>SS</sub>

Power is supplied to the microcontroller using these two pins. VDD is the positive supply, and VSS is ground.

#### IRQ

This pin is a programmable option that provides two different choices of interrupt triggering sensitivity. Refer to **INTERRUPTS** for more detail.

## OSC1, OSC2

These pins provide control input for an on-chip clock oscillator circuit. A crystal, a ceramic resonator, a resistor/capacitor combination, or an external signal connects to

these pins providing a system clock. A mask option selects either a crystal/ceramic resonator or a resistor/capacitor as the frequency determining element. The oscillator frequency is two times the internal bus rate.

#### **RC** Oscillator

With this option, a resistor is connected to the oscillator pins as shown in Figure 1(d). The relationship between R and  $f_{\rm OSC}$  is shown in Figure 2.

## Crystal

The circuit shown in Figure 1(b) is recommended when using a crystal. Using an external CMOS oscillator is recommended when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and start-up stabilization time. Refer to **ELECTRICAL SPECIFICATIONS** for VDD specifications.


Crystal

	2 MHz	4 MHz	Units
RSMAX	400	75	Ω
C <sub>0</sub>	5	7	рF
C <sub>1</sub>	0.008	0.012	μF
COSC1	15-40	15-30	pF
COSC2	15-30	15-25	pF
Rp	10	10	MΩ
Q	30	40	K


Ceramic Resonator

	2-4 MHz	Units
R <sub>S</sub> (typical)	10	Ω
CO	40	рF
C <sub>1</sub>	4.3	рF
Cosc1	30	pF
Cosc2	30	pF
Rp	1-10	MΩ
Q	1250	_


(a) Crystal/Ceramic Resonator Parameters




(b) Crystal/Ceramic Resonator Oscillator Connections



(d) RC Oscillator Connections



(c) Equivalent Crystal Circuit



(e) External Clock Source Connections (For Crystal Mask Option Only)

Figure 1. Oscillator Connections




Figure 2. Typical Frequency vs Resistance for RC Oscillator Option Only

#### Ceramic Resonator

A ceramic resonator may be used in place of the crystal in cost-sensitive applications. The circuit in Figure 1(b) is recommended when using a ceramic resonator. Figure 1(a) lists the recommended capacitance and resistance values. The manufacturer of the resonator considered should be consulted for specific information on resonator operation.

## **External Clock**

An external clock should be applied to the OSC1 input with the OSC2 input not connected, as shown in Figure 1(e). This option may only be used with the crystal oscillator mask option.

## **INPUT CAPTURE (TCAP)**

This pin controls the input capture feature for the onchip programmable timer.

# **OUTPUT COMPARE (TCMP)**

This pin provides an output for the output compare feature of the on-chip timer.

## RESET

This pin is used to reset the MCU and provide an orderly start-up procedure by pulling RESET low.

## INPUT/OUTPUT PORTS (PA0-PA7, PB0-PB7, PC0-PC7)

These 24 lines are arranged into three 8-bit ports (A, B, and C). These ports are programmable as either inputs or outputs under software control of the data direction registers. Refer to **PROGRAMMING** for additional information.

# FIXED INPUT PORT (PD0-PD5, PD7)

These seven lines comprise port D, a fixed input port. All special functions that are enabled (SPI, SCI) affect this port. Refer to **PROGRAMMING** for additional information.

# **PROGRAMMING**

Input/output port programming, fixed input port programming, and serial port programming are discussed in the following paragraphs.

## INPUT/OUTPUT PORT PROGRAMMING

Any port pin is programmable as either an input or an output under software control of the corresponding data direction register (DDR). Each port bit can be selected as output or input by writing the corresponding bit in the port DDR to a logic one for output and logic zero for input. On reset, all DDRs are initialized to logic zero to put the ports in the input mode. The port output registers are not initialized on reset but may be written to before setting the DDR bits to avoid undefined levels.

When programmed as outputs, the latched output data is readable as input data regardless of the logic levels at the output pin due to output loading. The latched output data bit may always be written. Therefore, any write to a port writes all of its data bits, even though the port DDR is set to input. This port write may be used to initialize the data registers and avoid undefined outputs. Refer to Figure 3 for typical port circuitry and to Table 1 for a list of the I/O pin functions.

Table 1. I/O Pin Functions

R/W*	DDR	I/O Pin Functions
0	0	The I/O pin is in input mode. Data is written into the output data latch.
0	1	Data is written into the output data latch and output to the I/O pin.
1	0	The state of the I/O pin is read.
1	1	The I/O pin is in an output mode. The output data latch is read.

<sup>\*</sup>R/W is an internal signal.




Figure 3. Typical Port I/O Circuit

#### FIXED INPUT PORT PROGRAMMING

Port D is a fixed input port (PD0-PD5, PD7) that monitors the external pins whenever the SCI or SPI is disabled. After reset, all seven bits become valid inputs because all special function drivers are disabled. For example, with the SCI enabled, PD0 and PD1 inputs will read zero. With the SPI disabled, PD2 through PD5 will read the state of the pin at the time of the read operation.

#### NOTE

Any unused inputs and I/O ports should be tied to an appropriate logic level (e.g., either VDD or VSS).

## SERIAL PORT (SCI AND SPI) PROGRAMMING

The SCI and SPI use the port D pins for their functions. The SCI requires two pins (PD0-PD1) for its receive data input (RDI) and transmit data output (TD0), respectively. The SPI function requires four of the pins (PD2-PD5) for its serial data input/output (MISO), serial data output/input (MOSI), serial clock (SCK), and slave select (SS), respectively.

## **MEMORY**

The MCU is capable of addressing 8192 bytes of memory and I/O registers, as shown in Figure 4. The locations consist of user ROM, user RAM, self-check ROM, control registers, and I/O. The user-defined reset and interrupt vectors are located from \$1FF4 to \$1FFF.

The shared stack area is used during processing of an interrupt or subroutine call to save the CPU state. The stack pointer decrements during pushes and increments during pulls. Refer to **INTERRUPTS** for additional information.

## NOTE

Using the stack area for data storage or temporary work locations requires care to prevent it from being overwritten due to stacking from an interrupt or subroutine call.

#### REGISTERS

The MCU contains the registers described in the following paragraphs.


## ACCUMULATOR (A)

The accumulator is a general-purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.




# INDEX REGISTER (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit value that may be added to an 8- or 16-bit immediate value to create an effective address. The index register may also be used as a temporary storage area.



## PROGRAM COUNTER (PC)

The program counter is a 13-bit register that contains the address of the next byte to be fetched.



## STACK POINTER (SP)

The stack pointer is a 13-bit register that contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$00FF. The stack pointer is then decremented as data is pushed onto the stack and incremented as data is pulled from the stack.

When accessing memory, the seven most significant bits are permanently set to 0000011. These seven bits are appended to the six least significant register bits to produce an address within the range of \$00FF to \$00CO.




Figure 4. Memory Map

Subroutines and interrupts may use up to 64 (decimal) locations. If 64 locations are exceeded, the stack pointer wraps around and loses the previously stored information. A subroutine call occupies two locations on the stack; an interrupt uses five locations.

12					7		0
0	0	0	0	0	1	1	SP

## CONDITION CODE REGISTER (CCR)

The CCR is a 5-bit register in which four bits are used to indicate the results of the instruction just executed. These bits can be individually tested by a program, and specific actions can be taken as a result of their state. Each bit is explained in the following paragraphs.

CCR							
Н	1	N	Z	С			

## Half Carry (H)

This bit is set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

## Interrupt (I)

When this bit is set, the timer and external interrupt is masked (disabled). If an interrupt occurs while this bit is set, the interrupt is latched and processed as soon as the interrupt bit is cleared.

# Negative (N)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logic one).

## Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

## Carry/Borrow (C)

When set, this bit indicates that a carry or borrow out of the arithmetic logical unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions and during shifts and rotates.

## **SELF-CHECK**

The self-check capability provides the ability to determine if the device is functional. Self-check is performed using the circuit shown in Figure 5. Port C pins PC0-PC3 are monitored for the self-check results. After reset, the following seven tests are performed automatically:

I/O — Exercise of ports A, B, and C
RAM — Counter test for each RAM byte
ROM — Exclusive OR with odd ones parity result
Timer — Tracks counter register and checks OCF flag
Interrupts — Tests external, timer, SCI and SPI interrupts


SCI — Transmission test; checks RDRF, TDRE, TC, and FE flags

SPI — Transmission test; checks SPIF, WCOL, and MODF flags

Self-check results (using the LEDs as monitors) are shown in Table 2. The following subroutines are available to the user and do not require any external hardware.

## TIMER TEST SUBROUTINE

This subroutine returns with the Z bit cleared if any error is detected; otherwise, the Z bit is set. The timer test subroutine is called at location \$1FOE. The output compare register is first set to the current timer state. Because the timer is free running and has only a divide-by-four prescaler, each timer count cannot be tested. The test reads the timer once every 10 counts (40 cycles) and checks for correct counting. The test tracks the counter until the timer wraps around, triggering the output compare flag in the timer status register. RAM locations \$0050 and \$0051 are overwritten. Upon return to the user's program, X = 40. If the test passed, A = 0.



NOTE: The RC Oscillator Option may also be used in this circuit.

Figure 5. Self-Check Circuit Schematic Diagram

Table 2. Self-Check Results

PC3	PC2	PC1	PC0	Remarks		
1	0	0	1	Bad I/O		
1	0	1	0	Bad RAM		
1	0	1	1	Bad Timer		
1	1 1 0 0		0	Bad SCI		
1	1	0	1	Bad ROM		
1	1	1	0	Bad SPI		
1	1 1 1 1		1	Bad Interrupts or IRO Request		
	Flashing			Good Device		
	All Others			Bad Device, Bad Port C, etc.		

0 indicates LED is on; 1 indicates LED is off.

#### ROM CHECKSUM SUBROUTINE

This subroutine returns with the Z bit cleared if any error is detected; otherwise, the Z bit is set. The ROM checksum subroutine is called at location \$1F93 with RAM location \$0053 equal to \$01 and A=0. A short routine is set up and executed in RAM to compute a checksum of the entire ROM pattern. RAM locations \$0050 through \$0053 are overwritten. Upon return to the user's program, X=0. If the test passed, A=0.

## RESETS

The MCU can be reset two ways: by initial power-up and by the external reset input (RESET). The RESET input consists mainly of a Schmitt trigger that senses the RESET line logic level.

# POWER-ON RESET (POR)

An internal reset is generated on power-up to allow the internal clock generator to stabilize. The power-on reset is strictly for power turn-on conditions and should not be used to detect a drop in the power supply voltage. There is a 4064 internal processor clock cycle ( $t_{CYC}$ ) delay after the oscillator becomes active. If the RESET pin is low at the end of 4046  $t_{CYC}$ , the MCU will remain in the reset condition until RESET goes high.

## EXTERNAL RESET INPUT

The MCU is reset when a logic zero is applied to the  $\overline{\text{RESET}}$  input for a period of one and one-half machine cycles ( $t_{\text{CVC}}$ ).

## **INTERRUPTS**

The MCU can be interrupted five different ways: the four maskable hardware interrupts (IRQ, SPI, SCI, and timer) and the nonmaskable software interrupt instruction (SWI).

Interrupts cause the processor to save register contents on the stack and to set the interrupt mask (I bit) to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack and normal processing to resume. The stacking order is shown in Figure 6.

Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted but are considered pending until the current instruction is complete.

## NOTE


The current instruction is the one already fetched and being operated on.

When the current instruction is complete, the processor checks all pending hardware interrupts. If unmasked (I bit clear) and if the corresponding interrupt enable bit is set, the processor proceeds with interrupt processing; otherwise, the next instruction is fetched and executed.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed the same as any other instruction, regardless of the I-bit state. Refer to Figure 7 for the reset and interrupt instruction processing sequence.

## TIMER INTERRUPT

There are three different timer interrupt flags that cause a timer interrupt whenever they are set and enabled. The interrupt flags are in the timer status register (TSR), and the enable bits are in the timer control register (TCR). Refer to **TIMER** for more information.



NOTE: Since the Stack Pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.

Figure 6. Interrupt Stacking Order




Figure 7. Reset and Interrupt Processing Flowchart


#### **EXTERNAL INTERRUPT**

If the interrupt mask bit (I bit) of the CCR is set, all interrupts are disabled. Clearing the I bit enables the external interrupt. The external interrupt is internally synchronized and then latched on the falling edge of IRO. The action of the external interrupt is identical to the timer interrupt with the exception that the interrupt request input at IRO is latched internally and the service routine address is specified by the contents of \$1FFA and \$1FFB.

Either a level-sensitive and edge-sensitive trigger, or an edge-sensitive-only trigger are available as a mask option. Figure 8 shows both a functional internal diagram and a mode timing diagram for the interrupt line. The timing diagram shows two treatments of the interrupt line to the processor. The first method shows a single pulse on the interrupt line spaced far enough apart to be serviced. The minimum time between pulses is a function of the length of the interrupt service. Once a pulse occurs, the next pulse should not occur until an RTI occurs. This time (t<sub>ILIL</sub>) is obtained by adding 21 instruction cycles to the total number of cycles it takes to complete the service routine (not including the RTI instruction). The second method shows many interrupt lines "wire-ORed" to form the interrupts at the processor. If the interrupt line remains low after servicing an interrupt, then the next interrupt is recognized.

## NOTE

The internal interrupt latch is cleared in the first part of the interrupt service routine; therefore, one external interrupt pulse could be latched and serviced as soon as the libit is cleared.



(a) Interrupt Internal Function Diagram




Figure 8. External Interrupt

## SOFTWARE INTERRUPT (SWI)

The SWI is an executable instruction that is executed regardless of the state of the I bit in the CCR. If the I bit is zero, SWI executes after the other interrupts. The SWI operation is similar to the hardware interrupts. The interrupt service routine address is specified by the contents of memory locations \$1FFC and \$1FFD.

#### **SCI INTERRUPTS**

An interrupt in the SCI occurs when one of the interrupt flag bits in the serial communications status register is set, provided the I bit in the CCR is clear and the enable bit in the serial communications control register 2 is set. Software in the serial interrupt service routine must determine the cause and priority of the SCI interrupt by examining the interrupt flags and status bits in the SCI status register.

## **SPI INTERRUPTS**

An interrupt in the SPI occurs when one of the interrupt flag bits in the serial peripheral status register is set, provided the I bit in the CCR is clear and the enable bit in the serial peripheral control register is set. Software in the serial peripheral interrupt service routine must determine the cause and priority of the SPI interrupt by examining the interrupt flag bits in the SPI status register.

## **LOW-POWER MODES**

## STOP

The STOP instruction places the MCU in its lowest power consumption mode. In the STOP mode, the internal oscillator is turned off, halting all internal processing including timer, SCI, and SPI operation (refer to Figure 9).

During the STOP mode, the TCR bits are altered to remove any pending timer interrupt request and to disable any further timer interrupts. The timer prescaler is cleared. The I bit in the CCR is cleared to enable external interrupts. All other registers and memory remain unal-tered. All input/output lines remain unchanged. The processor can be brought out of the STOP mode only by an external interrupt or reset.

## **SCI during STOP Mode**

When the MCU enters the STOP mode, the baud rate generator stops, halting all SCI activity. If the STOP instruction is executed during a transmitter transfer, that transfer is halted. If a low input to the  $\overline{\rm IRO}$  pin is used to exit STOP mode, the transfer resumes. If the SCI receiver is receiving data and the STOP mode is entered, received data sampling stops because the baud rate generator stops, and all subsequent data is lost. For these reasons, all SCI transfers should be in the idle state when the STOP instruction is executed.

## SPI during Stop Mode

When the MCU enters the STOP mode, the baud rate generator stops, terminating all master mode SPI operations. If the STOP instruction is executed during an SPI

transfer, that transfer halts until the MCU exits the STOP mode by a low signal on the  $\overline{IRO}$  pin. If reset is used to exit the STOP mode, then the SPI control and status bits are cleared, and the SPI is disabled. If the MCU is in the slave mode when the STOP instruction is executed, the slave SPI continues to operate and can still accept data and clock information in addition to transmitting its own data back to a master device.

At the end of a possible transmission with a slave  $\underline{SPI}$  in the STOP mode, no flags are set until a low on the  $\overline{IRO}$  pin wakes up the MCU. Caution should be observed when operating the SPI as a slave during the STOP mode because the protective circuitry (WCOL, MODF, etc.) is inactive.

## WAIT

The WAIT instruction places the MCU in a low-power consumption mode, but the WAIT mode consumes more




Figure 9. STOP Function Flowchart

power than the STOP mode. All CPU action is suspended, but the timer, SCI, and SPI remain active (refer to Figure 10). An interrupt from the timer, SCI, or SPI can cause the MCU to exit the WAIT mode.

During the WAIT mode, the I bit in the CCR is cleared to enable interrupts. All other registers, memory, and input/output lines remain in their previous state. The timer may be enabled to allow a periodic exit from the WAIT mode.

## **DATA RETENTION MODE**

The contents of RAM and CPU registers are retained at supply voltages as low as 2.0 Vdc. This is called the data retention mode where the data is held, but the device is not guaranteed to operate. The MCU should be in  $\overline{\text{RESET}}$  during data retention mode.

# **TIMER**

The timer consists of a 16-bit, software-programmable counter driven by a fixed divide-by-four prescaler. This timer can be used for many purposes, including input waveform measurements while simultaneously generating an output waveform. Pulse widths can vary from several microseconds to many seconds. Refer to Figure 11 for a timer block diagram.

Because the timer has a 16-bit architecture, each specific functional segment (capability) is represented by two registers. These registers contain the high and low byte of that functional segment. Generally, accessing the low byte of a specific timer function allows full control of that function; however, an access of the high byte inhibits that specific timer function until the low byte is also accessed.




Figure 10. WAIT Function Flowchart

#### NOTE

The I bit in the CCR should be set while manipulating both the high and low byte register of a specific timer function to ensure that an interrupt does not occur.

#### COUNTER

The key element in the programmable timer is a 16-bit, free-running counter or counter register, preceded by a prescaler that divides the internal processor clock by four. The prescaler gives the timer a resolution of 2.0 microseconds if the internal bus clock is 2.0 MHz. The counter is incremented during the low portion of the internal bus clock. Software can read the counter at any time without affecting its value.

The double-byte, free-running counter can be read from either of two locations, \$18-\$19 (counter register) or \$1A-\$1B (counter alternate register). A read from only the least significant byte (LSB) of the free-running counter (\$19, \$1B) receives the count value at the time of the read.

If a read of the free-running counter or counter alternate register first addresses the most significant byte (MSB) (\$18, \$1A), the LSB (\$19, \$1B) is transferred to a buffer. This buffer value remains fixed after the first MSB read, even if the user reads the MSB several times. This buffer is accessed when reading the free-running counter or counter alternate register LSB (\$19 or \$1B) and, thus, completes a read sequence of the total counter value. In reading either the free-running counter or counter alternate register, if the MSB is read, the LSB must also be read to complete the sequence.

The counter alternate register differs from the counter register in one respect: a read of the counter register MSB can clear the timer overflow flag (TOF). Therefore, the counter alternate register can be read at any time without the possibility of missing timer overflow interrupts due to clearing of the TOF.

The free-running counter is configured to \$FFFC during reset and is always a read-only register. During a power-on reset, the counter is also preset to \$FFFC and begins




Figure 11. Timer Block Diagram

running after the oscillator start-up delay. Because the free-running counter is 16 bits preceded by a fixed divide-by-four prescaler, the value in the free-running counter repeats every 262,144 internal bus clock cycles. When the counter rolls over from \$FFFF to \$0000, the TOF bit is set. An interrupt can also be enabled when counter rollover occurs by setting its interrupt enable bit (TOIE).

## **OUTPUT COMPARE REGISTER**

The 16-bit output compare register is made up of two 8-bit registers at locations \$16 (MSB) and \$17 (LSB). The output compare register is used for several purposes, such as indicating when a period of time has elapsed. All bits are readable and writable and are not altered by the timer hardware or reset. If the compare function is not needed, the two bytes of the output compare register can be used as storage locations.

The output compare register contents are compared with the contents of the free-running counter continually, and if a match is found, the corresponding output compare flag (OCF) bit is set and the corresponding output level (OLCL) bit is clocked to an output level register. The output compare register values and the output level bit should be changed after each successful comparison to establish a new elapsed timeout. An interrupt can also accompany a successful output compare provided the corresponding interrupt enable bit (OCIE) is set.

After a processor write cycle to the output compare register containing the MSB (\$16), the output compare function is inhibited until the LSB (\$17) is also written. The user must write both bytes (locations) if the MSB is written first. A write made only to the LSB (\$17) will not inhibit the compare function. The free-running counter is updated every four internal bus clock cycles. The minimum time required to update the output compare register is a function of the program rather than the internal hardware.

The processor can write to either byte of the output compare register without affecting the other byte. The output level (OLVL) bit is clocked to the output level register regardless of whether the output compare flag (OCF) is set or clear.

## **INPUT CAPTURE REGISTER**

Two 8-bit registers, which make up the 16-bit input capture register, are read-only and are used to latch the value of the free-running counter after the corresponding input capture edge detector senses a defined transition. The level transition which triggers the counter transfer is defined by the corresponding input edge bit (IEDG). Reset does not affect the contents of the input capture register.

The result obtained by an input capture will be one more than the value of the free-running counter on the rising edge of the internal bus clock preceding the external transition. This delay is required for internal synchronization. Resolution is one count of the free-running counter, which is four internal bus clock cycles.

The free-running counter contents are transferred to the input capture register on each proper signal transition regardless of whether the input capture flag (ICF) is set or clear. The input capture register always contains the

free-running counter value that corresponds to the most recent input capture.

After a read of the input capture register (\$14) MSB, the counter transfer is inhibited until the LSB (\$15) is also read. This characteristic causes the time used in the input capture software routine and its interaction with the main program to determine the minimum pulse period.

A read of the input capture register LSB (\$15) does not inhibit the free-running counter transfer since they occur on opposite edges of the internal bus clock.

## **TIMER CONTROL REGISTER (TCR) \$12**

The TCR is a read/write register containing five control bits. Three bits control interrupts associated with the timer status register flags ICF, OCF, and TOF.

7	6	- 5	4	3	2	1	0
ICIE	OCIE	TOIE	0	0	0	IEDG	OLVL
RESET:			•		•		•

ICIE — Input Capture Interrupt Enable

1 = Interrupt enabled

0 = Interrupt disabled

OCIE — Output Compare Interrupt Enable

1 = Interrupt enabled

0 = Interrupt disabled

TOIE — Timer Overflow Interrupt Enable

1 = Interrupt enabled

0 = Interrupt disabled

IEDG — Input Edge

Value of input edge determines which level transition on TCAP pin will trigger free-running counter transfer to the input capture register

1 = Positive edge

0 = Negative edge

Reset does not affect to IEDG bit (U = unaffected).

OLVL — Output Level

Value of output level is clocked into output level register by the next successful output compare and will appear on the TCMP pin

1 = High output

0 = Low output

Bits 2, 3, and 4 - Not used

Always read zero

## **TIMER STATUS REGISTER (TSR) \$13**

The TSR is a read-only register containing three status flag bits.

7	6	5	4	3	2	1	0
ICF	OCF	TOF	0	0	0	0	0
RESET:	н	11	n	n	n	0	0

ICF - Input Capture Flag

- 1 = Flag set when selected polarity edge is sensed by input capture edge detector
- 0 = Flag cleared when TSR and input capture low register (\$15) are accessed

OCF — Output Compare Flag

- 1=Flag set when output compare register contents match the free-running counter contents
- 0 = Flag cleared when TSR and output compare low register (\$17) are accessed

TOF — Timer Overflow Flag

- 1 = Flag set when free-running counter transition from \$FFFF to \$0000 occurs
- 0=Flag cleared when TSR and counter low register (\$19) are accessed

Bits 0-4 - Not used

Always read zero

Accessing the timer status register satisfies the first condition required to clear status bits. The remaining step is to access the register corresponding to the status bit.

A problem can occur when using the timer overflow function and reading the free-running counter at random times to measure an elapsed time. Without incorporating the proper precautions into software, the timer overflow flag could unintentionally be cleared if:

- 1) The timer status register is read or written when TOF is set, and
- 2) The LSB of the free-running counter is read but not for the purpose of servicing the flag.

The counter alternate register at address \$1A and \$1B contains the same value as the free-running counter (at address \$18 and \$19); therefore, this alternate register can be read at any time without affecting the timer overflow flag in the timer status register.

## **TIMER DURING WAIT MODE**

The CPU clock halts during the WAIT mode, but the timer remains active. An interrupt from the timer causes the processor to exit the WAIT mode.

#### **TIMER DURING STOP MODE**

In the STOP mode, the timer stops counting and holds the last count value if STOP is exited by an interrupt. If RESET is used, the counter is forced to \$FFFC. During STOP, if at least one valid input capture edge occurs at the TCAP pin, the input capture detect circuit is armed. This does not set any timer flags nor wake up the MCU, but when the MCU does wake up, there is an active input capture flag and data from the first valid edge that occurred during the STOP mode. If RESET is used to exit STOP mode, then no input capture flag or data remains, even if a valid input capture edge occurred.

## SERIAL COMMUNICATIONS INTERFACE

A full-duplex asynchronous SCI is provided with a standard NRZ format and a variety of baud rates. The SCI transmitter and receiver are functionally independent but use the same data format and baud rate. The terms baud and bit rate are used synonymously in the following description.

#### SCI TWO-WIRE SYSTEM FEATURES

- Standard NRZ (mark/space) format
- Advanced error detection method includes noise detection for noise duration of up to one-sixteenth bit time
- Full-duplex operation (simultaneous transmit and receive)
- Software programmable for one of 32 different baud rates
- Software-selectable word length (eight- or nine-bit words)
- Separate transmitter and receiver enable bits
- SCI may be interrupt driven
- Four separate interrupt conditions

## **SCI RECEIVER FEATURES**

- Receiver wake-up function (idle or address bit)
- · Idle line detect
- · Framing error detect
- Noise detect
- Overrun detect
- Receiver data register full flag

## **SCI TRANSMITTER FEATURES**

- Transmit data register empty flag
- Transmit complete flag
- Break send

Any SCI two-wire system requires receive data in (RDI) and transmit data out (TDO).

#### **DATA FORMAT**

Receive data in (RDI) or transmit data out (TDO) is the serial data presented between the internal data bus and the output pin (TDO) and between the input pin (RDI) and the internal data bus. Data format is as shown for the NRZ in Figure 12.




Figure 12. Data Format

## **WAKE-UP FEATURE**

In a typical multiprocessor configuration, the software protocol will usually identify the addressee(s) at the beginning of the message. To permit uninterested MPUs to ignore the remainder of the message, a wake-up feature is included, whereby all further SCI receiver flag (and interrupt) processing can be inhibited until its data line returns to the idle state. An SCI receiver is re-enabled by an idle string of at least ten (or eleven) consecutive ones. Software for the transmitter must provide for the required idle string between consecutive messages and prevent it from occurring within messages.

A second wake-up method is available in which sleeping SCI receivers can be awakened by a logic one in the high-order bit of a received character.

## RECEIVE DATA IN

Receive data in (RDI) is the serial data which is presented from the input pin via the SCI to the receive data register (RDR). While waiting for a start bit, the receiver samples the input at a rate 16 times higher than the set baud rate. This increased rate is referred to as the RT rate. When the input (idle) line is detected low, it is tested for three more sample times. If at least two of these three samples detect a logic low, a valid start bit is assumed to be detected. If in two or more samples, a logic high is detected, the line is assumed to be idle. The receive clock generator is controlled by the baud rate register (see Figure 13); however, the SCI is synchronized by the start bit independent of the transmitter. Once a valid start bit is detected, the start bit, each data bit, and the stop bit are each sampled three times. The value of the bit is determined by voting logic, which takes the value of a majority of samples. A noise flag is set when all three samples on a valid start bit, data bit, or stop bit do not agree. A noise flag is also set when the start verification samples do not agree.

## START BIT DETECTION FOLLOWING A FRAMING ERROR

If there has been a framing error (FE) without detection of a break (10 zeros for 8-bit format or 11 zeros for a 9-bit format), the circuit continues to operate as if there actually were a stop bit, and the start edge will be placed artificially. The last bit received in the data shift register is inverted to a logic one, and the three logic-one start qualifiers are forced into the sample shift register during the interval when detection of a start bit is anticipated; therefore, the start bit will be accepted no sooner than it is anticipated.

If the receiver detects that a break (RDRF=1, FE=1, receiver data register=\$00) produced the framing error, the start bit will not be artificially induced, and the receiver must actually receive a logic one before start.

## TRANSMIT DATA OUT

Transmit data out (TDO) is the serial data presented from the transmit data register (TDR) via the SCI to the output pin. The transmitter generates a bit time by using a derivative of the RT clock, producing a transmission rate equal to one-sixteenth that of the receiver sample clock.

#### **FUNCTIONAL DESCRIPTION**

A block diagram of the SCI is shown in Figure 13. The user has option bits in the serial communications control register 1 (SCCR1) to determine the SCI wake-up method and data word length. Serial communications control register 2 (SCCR2) provides control bits that individually enable/disable the transmitter or receiver, enable system interrupts, and provide wake-up enable, and send break code bits. The baud rate register bits allow the user to select different baud rates, which are used as the rate control for the transmitter and receiver.

Data transmission is initiated by a write to the serial communications data register (SCDAT). Provided the transmitter is enabled, data stored in the SCDAT is transferred to the transmit data shift register. This data transfer sets the SCI status register (SCSR) transmit data register empty (TDRE) bit and generates an interrupt if the transmit interrupt is enabled. Data transfer to the transmit data shift register is synchronized with the bit rate clock. All data is transmitted LSB first. Upon completion of data transmission, the transmission complete (TC) bit is set (provided no pending data, preamble, or break code is sent), and an interrupt is generated if the transmit complete interrupt is enabled. If the transmitter is disabled, and the data, preamble, or break code has been sent, the TC bit will also be set, which will also generate an interrupt if the TCIE bit is set. If the transmitter is disabled in the middle of a transmission, that character will be completed before the transmitter gives up control of the TDO

When the SCDAT is read, it contains the last data byte received, provided that the receiver is enabled. The SCSR receive data register full (RDRF) bit is set to indicate that a data byte is transferred from the input serial shift register to the SCDAT, which can cause an interrupt if the receiver interrupt is enabled. Data transfer from the input serial shift register to the SCDAT is synchronized by the receiver bit rate clock. The SCSR overrun (OR), noise flag (NF), or FE bits are set if data reception errors occur.

An idle line interrupt is generated if the idle line interrupt is enabled and the SCSR IDLE bit (which detects idle line transmission) is set. This allows a receiver that is not in the wake-up mode to detect the end of a message, the preamble of a new message, or to resynchronize with the transmitter. A valid character must be received before the idle line condition for the IDLE bit to be set and for an idle line interrupt to be generated.

#### REGISTERS

There are five registers used in the SCI; the internal configuration of these registers is discussed in the following paragraphs.

## Serial Communications Data Register (SCDAT) \$11

The SCDAT is a read/write register used to receive and transmit SCI data.

	7	6	5	4	3	2	1	0
	SCD7	SCD6	SCD5	SCD4	SCD3	SCD2	SCD1	SCD0
RESET:			11	11		ш		

As shown in Figure 13, SCDAT functions as two separate registers. The transmit data register (TDR) provides the parallel interface from the internal data bus to the transmit shift register. The receive data register (RDR) provides the interface from the receive shift register to the internal data bus.

# Serial Communications Control Register 1 (SCCR1) \$0E

The SCCR1 provides control bits that determine word length and select the wake-up method.


7	6	5	4	3	2	1	.0 .
R8	T8		М	WAKE		_	
RESET:							
U	U		·U	U	_	-	

R8 - Receive Data Bit 8

R8 bit provides storage location for the ninth bit in the receive data byte (if M=1).

T8 — Transmit Data Bit 8

T8 bit provides storage location for the ninth bit in the transmit data byte (if M=1).



NOTE: The Serial Communications Data Register (SCDAT) is controlled by the internal R/W signal. It is the transmit data register when written and receive data register when read.

Figure 13. SCI Block Diagram

## M — SCI Character Word Length

- 1 = one start bit, nine data bits, one stop bit
- 0 = one start bit, eight data bits, one stop bit

#### WAKE — Wake-Up Select

Wake bit selects the receiver wake-up method.

- 1 = Address bit (most significant bit)
- 0 = Idle line condition

Bits 0-2, and 5 — Not used

Can read either one or zero

The address bit is dependent on both the wake-bit and the M-bit level. Additionally, the receiver does not use the wake-up feature unless the RWU control bit in SCCR2 is set.

Wake	M	Receiver Wake-Up				
0	X	Detection of an idle line allows the next data byte received to cause the receive data register to fill and produce an RDRF flag.				
1	0	Detection of a received one in the eighth data bit allows an RDRF flag and associated error flags.				
1	1	Detection of a received one in the ninth data bit allows an RDRF flag and associated error flags.				

#### Serial Communications Control Register 2 (SCCR2) \$OF

The SCCR2 provides control of individual SCI functions such as interrupts, transmit/receive enabling, receiver wake-up, and break code.

	7	6	5	4	3	2	1	0
	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK
RESET:		0	0	0	0	0	0	0

- TIE Transmit Interrupt Enable
  - 1 = SCI interrupt enabled
  - 0 = TDRE interrupt disabled
- TCIE Transmit Complete Interrupt Enable
  - 1 = SCI interrupt enabled
  - 0 = TC interrupt disabled
- RIE Receive Interrupt Enable
  - 1 = SCI interrupt enabled
  - 0 = RDRF and OR interrupts disabled
- ILIE Idle Line Interrut Enable
  - 1 = SCI interrupt enabled
  - 0 = Idle interrupt disabled
- TE Transmit Enable
  - 1 = Transmit shift register output is applied to the TD0 line. Depending upon the SCCR1 M bit, a preamble of 10 (M = 0) or 11 (M = 1) consecutive ones is transmitted.
  - 0=Transmitter disabled after last byte is loaded in the SCDAT and TDRE is set. After last byte is transmitted, TD0 line becomes a high-impedance line.

# RE — Receive Enable

1 = Receiver shift register input is applied to the RDI line

0 = Receiver disabled and RDRF, IDLE, OR, NF, and FE status bits are inhibited.

#### RWU --- Receiver Wake-Up

- 1 = Places receiver in sleep mode and enables wakeup function
- 0 = Wake-up function disabled after receiving data word with MSB set (if WAKE = 1)

Wake-up function also disabled after receiving 10 (M = 0) or 11 (M = 1) consecutive ones (if WAKE = 0)

#### SBK — Send Break

- 1 = Transmitter continually sends blocks of zeros (sets of 10 or 11) until cleared. Upon completion of break code, transmitter sends one high bit for rec ognition of valid start bit.
- 0=Transmitter sends 10 (M=0) or 11 (M=1) zeros then reverts to an idle state or continues sending data. If transmitter is empty and idle, setting and clearing the SBK bit may queue up to two character times of break because the first break transfers immediately to the shift register, and the second is queued into the parallel transmit buffer.

## Serial Communications Status Register (SCSR) \$10

The SCSR provides inputs to the SCI interrupt logic circuits. Noise flag and framing error bits are also contained in the SCSR.

7	6	5	4	3	2	1	0
TDRE	TC	RDRF	IDLE	OR	NF	FE	
RESET:		0	0			0	

## TDRE - Transmit Data Register (TDR) Empty

- 1 = TDR contents transferred to the transmit data shift register
- 0 = TDR still contains data. TDRE is cleared by reading the SCSR (with TDRE = 1), followed by a write to the TDR.
- TC Transmit Complete
  - 1 = Indicates end of data frame, preamble, or break condition has occurred
  - 0=TC bit cleared by reading the SCSR (with TC=1), followed by a write to the TDR
- RDRF Receive Data Register (RDR) Full
  - 1 = Receive data shift register contents transferred to the RDR
  - 0 = Receive data shift register transfer did not occur. RDRF is cleared by reading the SCSR (with RDRF = 1) followed by a read of the RDR

## IDLE - Idle Line Detect

- 1 = Indicates receiver has detected an idle line
- 0=IDLE is cleared by reading the SCSR (with IDLE = 1), followed by a read of the RDR. Once IDLE is cleared, IDLE cannot be set until RDI line becomes active and idle again.

## OR — Overrun Error

- 1 = Indicates receive data shift register data is sent to a full RDR (RDRF=1). Data causing the overrun is lost, and RDR data is not disturbed.
- 0 = OR is cleared by reading the SCSR (with OR = 1), followed by a read of the RDR.

NF - Noise Flag

- 1 = Indicates noise is present on the receive bits, including the start and stop bits. NF is not set until RDRF = 1.
- 0=NF is cleared by reading the SCSR (with NF=1), followed by a read of the RDR.

FE — Framing Error

- 1 = Indicates stop bit not detected in received data character. FE is set the same time RDRF is set. If received byte causes both framing and overrun errors, processor will only recognize the overrun error. Further data transfer into the RDR is inhibited until FE is cleared.
- 0=NF is cleared by reading the SCSR (with FE=1), followed by a read of the RDR.

Bit 0 - Not used

Can read either one or zero

## **Baud Rate Register \$0D**

The baud rate register is used to select the SCI transmitter and receiver baud rate. SCP0 and SCP1 prescaler bits are used in conjunction with the SCR0 through SCR2 baud rate bits to provide multiple baud rate combinations for a given crystal frequency. Bits 3, 6, and 7 always read zero.

7	6	5	4	3	2	1	0
		SCP1	SCP0	_	SCR2	SCR1	SCR0
RESET:							
		0	0		- 11	- 11	- 11

SCP0 — SCI Prescaler Bit 0

SCP1 — SCI Prescaler Bit 1

Two prescaler bits are used to increase the range of standard baud rates controlled by the SCR0–SCR2 bits. Prescaler internal processor clock division versus bit levels are listed in Table 2.

SCR0 - SCI Baud Rate Bit 0

SCR1 — SCI Baud Rate Bit 1

SCR2 — SCI Baud Rate Bit 2

Three baud rate bits are used to select the baud rates of the SCI transmitter and SCI receiver. Baud rates versus bit levels are listed in Table 3.

Tables 3 and 4 tabulate the divide chain used to obtain the baud rate clock (transmit clock). The actual divider chain is controlled by the combined SCP0-SCP1 and SCR0-SCR2 bits in the baud rate register. All divided frequencies shown in Table 3 represent the final baud rate resulting from the internal processor clock division shown in the divided-by column only (prescaler division only). Table 4 lists the prescaler output divided by the action of the SCI select bits (SCR0-SCR2). For example, assume that a 9600-Hz baud rate is required with a 2.4576-MHz external crystal. In this case, the prescaler bits (SCP0-SCP1) could be configured as a divide-by-one or a divideby-four. If a divide-by-four prescaler is used, then the SCR0-SCR2 bits must be configured as a divide-by-two. Using the same crystal, the 9600 baud rate can be obtained with a prescaler divide-by-one and the SCR0-SCR2 bits configured for a divide-by-eight.

Table 3. Prescaler Highest Baud Rate Frequency Output

SCP Bit		Clock*	Crystal Frequency MHz						
1	Ö	Divided By	4.194304	4.0	2.4576	2.0	1.8432		
0	0	. 1	131.072 kHz	125.000 kHz	76.80 kHz	62.50 kHz	57.60 kHz		
0	1	3	43.691 kHz	41.666 kHz	25.60 kHz	20.833 kHz	19.20 kHz		
1	0	4	32.768 kHz	31.250 kHz	19.20 kHz	15.625 kHz	14.40 kHz		
1	1	13	10.082 kHz	9600 Hz	5.907 kHz	4800 Hz	4430 Hz		

<sup>\*</sup>Refers to the internal processor clock.

NOTE: The divided frequencies shown in Table 3 represent baud rates which are the highest transmit baud rate (Tx) that can be obtained by a specific crystal frequency and only using the prescaler division. Lower baud rates may be obtained by providing a further division using the SCI rate select bits as shown below for some representative prescaler outputs.

Table 4. Transmit Baud Rate Output for a Given Prescaler Output

	SCR Bits		Divided	Representative Highest Prescaler Baud Rate Output						
2	1	0	Ву	131.072 kHz	32.768 kHz	76.80 kHz	19.20 kHz	9600 Hz		
0	0	0	1	131.072 kHz	32.768 kHz	76.80 kHz	19.20 kHz	9600 Hz		
0	0	1	2	65.536 kHz	16.384 kHz	38.40 kHz	9600 Hz	4800 Hz		
0	1	0	4	32.768 kHz	8.192 kHz	19.20 kHz	4800 Hz	2400 Hz		
0	1	1	8	16.384 kHz	4.096 kHz	9600 Hz	2400 Hz	1200 Hz		
1	0	0	16	8.192 kHz	2.048 kHz	4800 Hz	1200 Hz	600 Hz		
1	0	1	32	4.096 kHz	1.024 kHz	2400 Hz	600 Hz	300 Hz		
1	1	0	64	2.048 kHz	512 Hz	1200 Hz	300 Hz	150 Hz		
1	1	1	128	1.024 kHz	256 Hz	600 Hz	150 Hz	75 Hz		

NOTE: Table 4 illustrates how the SCI select bits can be used to provide lower transmitter baud rates by further dividing the prescaler output frequency. The five examples are only representative samples. In all cases, the baud rates shown are transmit baud rates (transmit clock), and the receive clock is 16 times higher in frequency than the actual baud rate.

## SERIAL PERIPHERAL INTERFACE

The serial peripheral interface (SPI) is an interface built into the MCU which allows several MCUs or MCUs plus peripherals to be interconnected within the same black box. In the SPI format, the clock is not included in the data stream and must be furnished as a separate signal. An SPI system may consist of one master MCU and several slaves (Figure 14) or MCUs that can be either masters or slaves.

#### Features:

- Full-duplex, three-wire synchronous transfers
- Master or slave operation
- 1.05 MHz (maximum) master bit frequency
- 2.1 MHz (maximum) slave bit frequency
- Four programmable master bit rates
- Programmable clock polarity and phase
- End-of-transmission interrupt flag
- Write collision flag protection
- Master-master mode fault protection capability

## SIGNAL DESCRIPTION

The four basic signals (MOSI, MISO, SCK, and  $\overline{SS}$ ) are described in the following paragraphs. Each signal function is described for both master and slave mode.

#### Master Out, Slave In

The master out, slave in (MOSI) line is configured as an output in a master device and as an input in a slave device. The MOSI line is one of two lines that transfer serial data in one direction with the most significant bit sent first.

#### Master In, Slave Out

The master in, slave out (MISO) line is configured as an input in a master device and as an output in a slave device. The MISO is one of two lines that transfer serial data in one direction with the most significant bit sent first. The MISO line of a slave device is placed in a high-impedance state if slave is not selected  $(\overline{SS} = 1)$ .

#### Serial Clock

The serial clock (SCK) is used to synchronize both data in and out of a device via the MOSI and MISO lines. The master and slave devices can exchange a byte of information during a sequence of eight clock cycles. Since SCK is generated by the master device, this line becomes an input on a slave device.

As shown in Figure 15, four possible timing relationships may be chosen by using control bits CPOL and CPHA in the serial peripheral control register (SPCR). Both master and slave devices must operate with the same timing.

Two bits (SPR0 and SPR1) in the SPCR of the master device select the clock rate. In a slave device, SPR0 and SPR1 have no effect on SPI operation.

#### Slave Select

The slave select  $(\overline{SS})$  input line selects a slave device. The  $\overline{SS}$  line must be low prior to data transactions and must stay low for the duration of the transaction. The  $\overline{SS}$  line on the master must be tied high; if the  $\overline{SS}$  line goes low, a mode fault error flag (MODF) is set in the serial peripheral status register (SPSR).

When CPHA=0, the shift clock is the OR of  $\overline{SS}$  with SCK. In this clock phase mode,  $\overline{SS}$  must go high between successive characters in an SPI message. When CPHA=1,  $\overline{SS}$  must go high between successive characters in an SPI message. When CPHA=1,  $\overline{SS}$  may be left low for several SPI characters. In cases where there is only one SPI slave MCU, the slave MCU  $\overline{SS}$  line could be tied to VSS as long as CPHA=1 clock modes are used.

## **FUNCTIONAL DESCRIPTION**

A block diagram of the SPI is shown in Figure 16. In a master configuration, the CPU sends a signal to the master start logic, which originates an SPI clock (SCK) based on the internal processor clock. As a master device, data is parallel loaded into the 8-bit shift register from the internal bus during a write cycle and then serially shifted




Figure 14. Master-Slave System Configuration




Figure 15. Data Clock Timing Diagram




Figure 16. SPI Block Diagram

via the MOSI pin to the slave devices. During a read cycle, data is applied serially from a slave device via the MISO pin to the 8-bit shift register. Data is then parallel transferred to the read buffer and made available to the internal data bus during a CPU read cycle.

In a slave configuration, the slave start logic receives a logic low at the  $\overline{SS}$  pin and a clock input at the SCK pin. This synchronizes the slave with the master. Data from the master is received serially at the slave MOSI pin and shifted into the 8-bit shift register for a parallel transfer to the read buffer. During a write cycle, data is parallel loaded into the 8-bit shift register from the internal data bus, awaiting the clocks from the master to shift out serially to the MISO pin and then to the master device.

Figure 17 illustrates the MOSI, MISO, SCK, and  $\overline{\text{SS}}$  master-slave interconnections.

## REGISTERS

There are three registers in the SPI that provide control, status, and data storage functions. These registers, the

serial peripheral control register (SPCR), serial peripheral status register (SPSR), and serial peripheral data I/O register (SPDR), are described in the following paragraphs.

# Serial Peripheral Control Register \$0A

The SPCR provides control of individual SPI functions such as interrupt and system enabling/disabling, master/slave mode select, and clock polarity/phase/rate select.

7	6	5	4	3	2	1	0
SPIE	SPE		MSTR	CPOL	СРНА	SPR1	SPR0
RESET:	,		0				
U	U	_	. U	U	U	U	U

SPIE — Serial Peripheral Interrupt Enable

1 = SPI interrupt enabled

0 = SPI interrupt disabled

SPE — Serial Peripheral System Enable

1 = SPI system on

0 = SPI system off




Figure 17. SPI Master-Slave Interconnections

MSTR - Master Mode Select

1 = Master mode

0 = Slave mode

CPOL — Clock Polarity

Clock polarity bit controls the clock value and is used in conjunction with the clock phase (CPHA) bit.

1 = SCK line idles high

0 = SCK line idles in low state

CPHA — Clock Phase

Clock phase bit along with CPOL controls the clockdata relationship between the master and slave devices. CPOL selects one of two clocking protocols.

1 = SS is an output enable control.

0 = Shift clock is the OR of SCK with \$\overline{SS}\$.

When \$\overline{SS}\$ is low, first edge of SCK invokes first data sample

SPR0, SPR1 — SPI Clock Rate Bits

Two clock rate bits are used to select one of four clock rates to be used as SCK in the master mode. In the slave mode, the two clock rate bits have no effect. Clock rate selection is shown in the following table.

Bit 5 - Not used

Can read either one or zero

## **SPI Clock Rate Selection**

SPR1	SPR0	Internal Processor Clock Divided By
0	0	2
0	1	4
1	0	16
11	1	32

# Serial Peripheral Status Register \$0B

The SPSR contains three status bits.

7	6	5	4	3	2	1	0
SPI	F WCOL		MODF	_	_	_	_
RESET	ī: _						

SPIF — Serial Peripheral Data Transfer Flag

1 = Indicates data transfer completed between processor and external device. (If SPIF=1 and SPIE=1, SPI interrupt is enabled.) 0 = Clearing is accomplished by reading SPSR (with SPIF = 1) followed by SPDR access.

WCOL - Write Collision

- 1 = Indicates an attempt is made to write to SPDR while data transfer is in process.
- 0 = Clearing is accomplished by reading SPSR (with WCOL = 1), followed by SPDR access.

MODF — Mode Fault Flag

- 1 = Indicates multi-master system control conflict.
- 0 = Clearing is accomplished by reading SPSR (with MODF = 1), followed by a write to the SPCR.

Bits 0-3, and 5 - Not used

Can read either zero or one

## Serial Peripheral Data I/O Register \$0C

The SPDR is a read/write register used to receive and transmit SPI data.

7	6	5	4	3	2	. 1	0
SPD7	SPD6	SPD5	SPD4	SPD3	SPD2	SPD1	SPD0
RESET:							

A write to the SPDR places data directly into the shift register for transmission. Only a write to this register will initiate transmission/reception of another byte and will only occur in the master device. On completion of byte transmission, the SPIF status bit is set in both master and slave devices.

A read to the SPDR causes the buffer to be read. The first SPIF status bit must be cleared by the time a second data transfer from the shift register to the read buffer begins, or an overrun condition will exist. In overrun cases, the byte causing the overrun is lost.

# INSTRUCTION SET

The MCU has a set of 62 basic instructions. They can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type.

This MCU uses all the instructions available in the M146805 CMOS Family plus one more: the unsigned multiply (MUL) instruction. This instruction allows unsigned multiplication of the contents of the accumulator

(A) and the index register (X). The high-order product is then stored in the index register, and the low-order product is stored in the accumulator. A detailed definition of the MUL instruction is shown below.

Operation	X:A X*A	X:A X*A								
Description	by the eight la 16-bit unsig	Multiplies the eight bits in the index register by the eight bits in the accumulator to obtain a 16-bit unsigned number in the concatenated accumulator and index register								
Condition Codes	H: Cleared I: Not affected N: Not affected Z: Not affected C: Cleared MUL									
Source										
Form(s)	Addressing Mode Cycles Bytes Opcoor Inherent 11 1 \$42									

#### REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to the following instruction list.

Function	Mnemonic
Load A from Memory	LDA
Load X from Memory	LDX
Store A in Memory	STA
Store X in Memory	STX
Add Memory to A	ADD
Add Memory and Carry to A	ADC
Subtract Memory	SUB
Subtract Memory from A with Borrow	SBC
AND Memory to A	AND
OR Memory with A	ORA
Exclusive OR Memory with A	EOR
Arithmetic Compare A with Memory	CMP
Arithmetic Compare X with Memory	CPX
Bit Test Memory with A (Logical Compare)	BIT
Jump Unconditional	JMP
Jump to Subroutine	JSR

## **READ-MODIFY-WRITE INSTRUCTIONS**

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read-modify-write sequence since it does not modify the value. Refer to the following list of instructions.

Function	Mnemonic
Increment	INC
Decrement	DEC
Clear	CLR
Complement	COM
Negate (Twos Complement)	NEG
Rotate Left Thru Carry	ROL
Rotate Right Thru Carry	ROR
Logical Shift Left	LSL
Logical Shift Right	LSR
Arithmetic Shift Right	ASR
Test for Negative or Zero	TST
Multiply	MUL

## **BRANCH INSTRUCTIONS**

This set of instructions branches if a particular condition is met; otherwise, no operation is performed. Branch instructions are two-byte instructions. Refer to the following list for branch instructions.

Function	Mnemonic
Branch Always	BRA
Branch Never	BRN
Branch if Higher	ВНІ
Branch if Lower or Same	BLS
Branch if Carry Clear	BCC
Branch if Higher or Same	BHS
Branch if Carry Set	BCS
Branch if Lower	BLO
Branch if Not Equal	BNE
Branch if Equal	BEQ
Branch if Half Carry Clear	внсс
Branch if Half Carry Set	BHCS
Branch if Plus	BPL
Branch if Minus	ВМІ
Branch if Interrupt Mask Bit is Clear	ВМС
Branch if Interrupt Mask Bit is Set	BMS
Branch if Interrupt Line is Low	BIL
Branch if Interrupt Line is High	BIH
Branch to Subroutine	BSR

## **BIT MANIPULATION INSTRUCTIONS**

The MCU is capable of setting or clearing any writable bit which resides in the first 256 bytes of the memory space where all port registers, port DDRs, timer, timer control, ROM, and on-chip RAM reside. An additional feature allows the software to test and branch on the state

of any bit within these 256 locations. The bit set, bit clear and bit test, and branch functions are all implemented with a single instruction. For test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition code register. Refer to the following list for bit manipulation instructions.

Function	Mnemonic
Branch if Bit n is Set	BRSET n (n = 0 7)
Branch if Bit n is Clear	BRCLR n (n = 0 7)
Set Bit n	BSET n (n = 0 7)
Clear Bit n	BCLR n (n = 0 7)

#### CONTROL INSTRUCTIONS

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to the following list for control instructions.

Function	Mnemonic
Transfer A to X	TAX
Transfer X to A	TXA
Set Carry Bit	SEC
Clear Carry Bit	CLC
Set Interrupt Mask Bit	SEI
Clear Interrupt Mask Bit	CLI
Software Interrupt	SWI
Return from Subroutine	RTS
Return from Interrupt	RTI
Reset Stack Pointer	RSP
No-Operation	NOP
Stop	STOP
Wait	WAIT

## **OPCODE MAP SUMMARY**

Table 5 is an opcode map for the instructions used on the MCU.

## ADDRESSING MODES

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code for all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single byte instructions; the longest instructions (three bytes) permit accessing tables throughout memory. Short and long absolute addressing is also included. One- or two-byte direct addressing instructions access all data bytes in most

applications. Extended addressing permits jump instructions to reach all memory.

The term "effective address" (EA) is used in describing the various addressing modes. Effective address is defined as the address from which the argument for an instruction is fetched or stored.

#### IMMEDIATE

In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants that do not change during program execution (e.g., a constant used to initialize a loop counter).

#### DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two-byte instruction.

## **EXTENDED**

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode byte. Instructions with extended addressing mode are capable of referencing arguments anywhere in memory with a single three-byte instruction. When using the Motorola assembler, the user need not specify whether an instruction uses direct or extended addressing. The assembler automatically selects the shortest form of the instruction.

## RELATIVE

The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte (the offset) following the opcode is added to the PC if, and only if, the branch conditions are true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from  $-126\ to +129\ from$  the opcode address. The programmer need not calculate the offset when using the Motorola assembler, since it calculates the proper offset and checks to see that it is within the span of the branch.

## INDEXED, NO OFFSET

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. This addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location.

#### INDEXED, 8-BIT OFFSET

In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the opcode. The addressing mode is useful for selecting the Kth element in an n element table. With this two-byte instruction, K would typically be in X with the address of

Table 5. Opcode Map

	Bit Ma BTB	nipulation BSC	Branch REL	DIR	INH Re	ad/Modify/\	Write IX1	IX	Cor	INH	IMM	DIR	EXT	er/Memory IX2	IX1	IX	-
Low Hi	0000	0001	0010	3 0011	0100	5 0101	6 0110	0111	8 1000	9	A 1010	B 1011	1100	D 1101	1110	F 1111	Hi Low
0000	BRSETO 3 BTB	BSETO 5 2 BSC	BRA 2 REL	NEG DIR	NEGA 1 INH	NEGX I INH	NEG 2 IX1	NEG 1 IX	RTI 1 INH		SUB 2 2 IMM	SUB 2 DIR	SUB 3 EXT	SUB 3 IX2	SUB 1X1		0000
1 0001	BRCLRO 3 BTB	BCLR0 5 2 BSC	BRN 3 2 REL						RTS 1 INH		CMP 2 IMM	CMP 2 DIR	CMP 3 EXT	CMP 3 1X2	CMP 2 IX1	CMP IX	0001
2 0010	BRSET1 3 BTB		BHI 2 REL		MUL INH						SBC 2	SBC DIR	SBC SBC	SBC 3	SBC XI	SBC	2 0010
3 0011	BRCLR1 BTB	BCLR1 2 BSC	BLS 2 REL 3	COM 5 2 DIR 5	COMA 1 INH 3	COMX 1 INH 3	COM 6 2 1X1	COM 5	SWI 1 INH		CPX 2 IMM	CPX 2 DIR	CPX 3 EXT	CPX 3	CPX IX1	CPX 3	3 0011
4 0100	BRSET2	BSET2	BCC REL	LSR 2 DTR	LSRA 1 INH	LSRX 1 INH	LSR 2 IX1	LSR			AND 2	AND DIR	AND 3 EXT	AND 3 IX2	AND IX1	1 AND IX	4 0100
5 0101	BRCLR2 3 BTB	BCLR2 2 BSC	BCS REL	5	3	3	6	5			BIT 2 IMM	BIT 2 DIR	BIT 3 EXT	BIT 3 IX2	BIT 2 IX1	BIT IX	5 0101
6 0110	BRSET3	BSET3 2 BSC	BNE REL	ROR DIR	RORA 1 INH	RORX INH	ROR X	ROR 1		3	LDA 2	LDA DIR	LDA 3 EXT	LDA 3 IX2	LDA 2 IX1	LDA IX	6 0110
7 0111	BRCLR3	BCLR3	BEQ REL	ASR DIR	ASRA 1 INH	ASRX NH	ASR 2 IX1	ASR 1 IX		TAX 1 INH 2	2	STA DIR	STA 3 EXT	STA X	STA 2 IX1	STA IX	7 0111
1000	BRSET4	BSET4 2 BSC	BHCC REL	LSL DIR	LSLA 1 INH	LSLX 1 INH	LSL 1X1	LSL IX		CLC 1	EOR 2	EOR 2 DIR	EOR 3 EXT	EOR 3 IX2	EOR IX1	EOR IX	1000
1001	BRCLR4 3 BTB	BCLR4 2 BSC	BHCS 2 REL 3	ROL DIR	ROLA 1 INH	ROLX INH	ROL 1X1	ROL 1 IX		SEC 1 INH	ADC 1MM	ADC DIR	ADC 3 EXT	ADC 3 1X2	ADC 1X1	ADC IX	9 1001
A 1010	BRSET5 3 BTB	BSET5 2 BSC	BPL 2 REL	DEC DIR	DECA INH	DECX 1 INH	DEC 1X1	DEC		CLI 1 INH 2	ORA 2 IMM	ORA 2 DIR	ORA	ORA 3 IX2	ORA 2 1X1	ORA IX	A 1010
B 1011	BRCLR5 3 BTB	BCLR5 2 BSC 5	BMI 2 REL 3	5	3	3	6	5		SEI 1 INH 2	ADD 2 IMM	ADD 2 DIR 2	3 EXT	ADD 3 IX2	ADD 1X1 3	ADD IX	B 1011
C 1100	BRSET6	BSET6 2 BSC	BMC REL	INC 2 DIR	INCA 1 INH 3	INCX 1 INH	1NC 2 1X1	INC IX		RSP 1 INH 2	6	JMP 2 DIR	JMP 3 EXT	JMP 3 IX2	JMP 2 1X1	JMP 1X	1100
D 1101	BRCLR6 3 BTB	BCLR6 2 BSC 5	BMS REL	TST 2 DIR	TSTA INH	TSTX NH	TST 2 IX1	TST IX	2	NOP 1	BSR 2 REL 2	JSR 2 DIR 3	JSR 3 EXT	JSR 3 1X2	JSR 2 1X1	JSR 1 IX	D 1101
E 1110	BRSET7 3 BTB	BSET7	BIL REL	5	3	3	6	5	STOP 1 INH 2	- 5	LDX 2 IMM	LDX 2 DIR	3 EXT	3 1X2	LDX 2 1X1 5	LDX 1 IX	1110
F 1111	BRCLR7 3 BTB	BCLR7 2 BSC	BIH 2 REL	CLR 2 DIR	CLRA 1 INH	CLRX 1 INH	CLR IX1	CLR IX	WAIT 1 INH	TXA 1 INH		STX 2 DIR	STX 3 EXT	STX 3 ix2	STX X	STX	1111

## Abbreviations for Address Modes


INH Inherent
A Accumulator
X Index Register
IMM Immediate
DIR Direct

EXT Extended
REL Relative

BSC Bit Set/Clear BTB Bit Test and Branch

IX Indexed (No Offset)

IX1 Indexed, 1 Byte (8-Bit) Offset IX2 Indexed, 2 Byte (16-Bit) Offset



LEGEND

the beginning of the table in the instruction. As such, tables may begin anywhere within the first 256 addressable locations and could extend as far as location 510 (\$1FE is the last location at which the instruction may begin).

## INDEXED, 16-BIT OFFSET

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This address mode can be used in a manner similar to indexed, 8-bit offset except that this three-byte instruction allows tables to be anywhere in memory. As with direct and extended addressing, the Motorola assembler determines the shortest form of indexed addressing.

## BIT SET/CLEAR

In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode, and the byte following the opcode specifies the direct addressing of the byte in which the specified bit is to be set or cleared. Any read/write bit in the first 256 locations of memory, including I/O, can be selectively set or cleared with a single two-byte instruction.

#### BIT TEST AND BRANCH

The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit that is to be tested and its condition (set or clear), is included in the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte. The signed relative 8-bit offset in the third byte is added to the PC if the specified bit is set or cleared in the specified memory location. This single three-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branching is from  $-125\ to\ +130\ from$  the opcode address. The state of the tested bit is also transferred to the carry bit of the condition code register.

#### INHERENT

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator as well as the control instruction with no other arguments are included in this mode. These instructions are one byte long.

## **ELECTRICAL SPECIFICATIONS**

## MAXIMUM RATINGS (Voltages referenced to VSS)

	00.		
Rating	Symbol	Value	Unit
Supply Voltage	V <sub>DD</sub>	-0.3  to  +7.0	V
Input Voltage	V <sub>in</sub>	$V_{SS} = 0.3 \text{ to}$ $V_{DD} + 0.3$	V
Self-Check Mode (IRQ Pin Only)	V <sub>in</sub>	$V_{SS} - 0.3 \text{ to} \\ 2 \times V_{DD} + 0.3$	V
Current Drain Per Pin Excluding VDD and VSS	I	25	mA
Operating Temperature Range MC68HC05C4P, FN (Standard) MC68HC05C4CP, CFN (Extended) MC68HC05C4MP, MFN (Automotive)	ТА	T <sub>L</sub> to T <sub>H</sub> 0 to +70 -40 to +85 -40 to +125	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. For proper operation, it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}$ . Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ).

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance	θЈА		°C/W
Plastic	İ	60	
Plastic Leaded Chip Carrier (PLCC)		70	

# **POWER CONSIDERATIONS**

The average chip-junction temperature, TJ, in °C can be obtained from:

 $T_J = T_A + (P_D \bullet \theta_{JA})$ (1)

where:

 $\mathsf{T}_\mathsf{A}$ = Ambient Temperature, °C θĴΑ = Package Thermal Resistance,

Junction-to-Ambient, °C/W  $P_{\mathsf{D}}$ 

= P<sub>INT</sub> + P<sub>I/O</sub> = I<sub>CC</sub> × V<sub>CC</sub>, Watts — Chip Internal Power PINT PI/O = Power Dissipation on Input and Output

Pins — User Determined

For most applications  $P_{I/O} < P_{INT}$  and can be neglected. The following is an approximate relationship between

 $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected):

 $P_D = K \div (T_J + 273^{\circ}C)$ Solving equations (1) and (2) for K gives:  $K = P_D \cdot (T_A + 273^{\circ}C) + \theta_{JA} \cdot P_D^2$ (3)

(2)

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring  $P_{\mbox{\scriptsize D}}$ (at equilibrium) for a known  $T_A$ . Using this value of K, the values of PD and T1 can be obtained by solving equations (1) and (2) iteratively for any value of TA.

# $V_{DD} = 4.5 \text{ V}$

Pins	R1	R2	С
PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD4	3.26 kΩ	2.38 kΩ	50 pF
PD0,PD5, PD7	1.9 kΩ	2.26 kΩ	200 pF

## $V_{DD} = 3.0 \text{ V}$

Pins	R1	R2	С
PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD4	10.91 kΩ	6.32 kΩ	50 pF
PD0, PD5, PD7	6 kΩ	6 kΩ	200 pF




Figure 18. Equivalent Test Load

# MC68HC05C4

## DC ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H, \text{ unless otherwise noted})$ 

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage, I <sub>Load</sub> ≈10.0 μA	V <sub>OL</sub> V <sub>OH</sub>	 V <sub>DD</sub> 0.1	_	0.1	V
Output High Voltage (I <sub>LOad</sub> = 0.8 mA) PA0-PA7, PB0-PB7, PC0-PC7, TCMP (see Figure 19) (I <sub>Load</sub> = 1.6 mA) PD1-PD4 (see Figure 20)	V <sub>ОН</sub>	V <sub>DD</sub> = 0.8 V <sub>DD</sub> = 0.8	_	_	V
Output Low Voltage (see Figure 21) (I <sub>Load</sub> = 1.6 mA) PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD4, TCMP	$v_{OL}$	_	_	0.4	٧
Input High Voltage PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD5, PD7, TCAP, IRQ, RESET, OSC1	V <sub>IH</sub>	0.7×V <sub>DD</sub>	MARKET .	V <sub>DD</sub>	V
Input Low Voltage PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD5, PD7, TCAP, IRQ, RESET, OSC1	V <sub>IL</sub>	V <sub>SS</sub>		0.2 × V <sub>DD</sub>	V
Data Retention Mode (0° to 70°C)	V <sub>RM</sub>	2.0	_	_	V
Supply Current (see Notes) Run (see Figures 22 and 23) Wait (see Figures 22 and 23) Stop (see Figure 23)	IDD		3.5 1.6	7.0 4.0	mA mA
25°C 0° to 70°C (Standard) - 40° to +85°C - 40° to +125°C		_ _ _	2.0 — — —	50 140 180 250	μΑ μΑ μΑ μΑ
I/O Ports Hi-Z Leakage Current PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD4	ΊL	_	_	± 10	μΑ
Input Current RESET, IRQ, TCAP, OSC1, PD0, PD5, PD7	lin	_		± 1	μΑ
Capacitance Ports (as Input or Output) RESET, IRQ, TCAP, PD0-PD5, PD7	C <sub>out</sub> C <sub>in</sub>		_	12 8	pF

## NOTES:

- 1. All values shown reflect average measurements.
- 2. Typical values at midpoint of voltage range, 25°C only.
- 3. Wait IDD: Only timer system active (SPE = TE = RE = 0). If SPI, SCI active (SPE = TE = RE = 1) add 10% current draw.
- 4. Run (Operating) Ipp, Wait Ipp: Measured using external square wave clock source (f<sub>OSC</sub> = 4.2 MHz), all inputs 0.2 V from rail; no dc loads, less than 50 pF on all outputs,  $C_L$  = 20 pF on OSC2. 5. Wait, Stop I<sub>DD</sub>: All ports configured as inputs,  $V_{IL}$  = 0.2 V,  $V_{IH}$  =  $V_{DD}$  - 0.2 V.
- 6. Stop I<sub>DD</sub> measured with OSC1 = V<sub>SS</sub>.
- 7. Standard temperature range is 0° to 70°C. Extended temperature (- 40° to +85°C, -40° to +125°C) versions and a 25°C only version are available.
- 8. Wait IDD is affected linearly by the OSC2 capacitance.

# DC ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 3.3 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H, \text{ unless otherwise noted})$ 

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage, I <sub>Load</sub> ≤10.0 μA	V <sub>OL</sub> V <sub>OH</sub>	 V <sub>DD</sub> = 0.1		0.1 —	V
Output High Voltage (I <sub>Load</sub> = 0.2 mA) PA0-PA7, PB0-PB7, PC0-PC7, TCMP (see Figure 19) (I <sub>Load</sub> = 1.6 mA) PD1-PD4 (see Figure 20)	Voн	V <sub>DD</sub> - 0.3 V <sub>DD</sub> - 0.3	_	-	V
Output Low Voltage (see Figure 21) (ILoad = 0.4 mA) PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD4, TCMP	VOL	_	_	0.3	V
Input High Voltage PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD5, PD7, TCAP, IRQ, RESET, OSC1	VIH	0.7×V <sub>DD</sub>	_	V <sub>DD</sub>	V
Input Low Voltage PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD5, PD7, TCAP, IRQ, RESET, OSC1		V <sub>SS</sub>		0.2×V <sub>DD</sub>	. V
Data Retention Mode (0° to 70°C)	V <sub>RM</sub>	2.0	_	_	V
Supply Current (see Notes) Run (see Figures 22 and 24) Wait (see Figures 22 and 24) Stop (see Figure 24)	I <sub>DD</sub>		1.0 0.5	2.5 1.4	mA mA
25°C 0° to 70°C (Standard)	ĺ	_	1.0	30 80	μ <b>Α</b> μ <b>Α</b>
- 40° to +85°C - 40° to +125°C		_	=	120 175	μΑ μΑ μΑ
I/O Ports Hi-Z Leakage Current PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD4	lIL.	_	_	± 10	μΑ
In <u>put Current</u> RESET, IRQ, TCAP, OSC1, PD0, PD5, PD7	lin	_	_	±1	μΑ
Capacitance Ports (as Input or Output) RESET, IRQ, TCAP, PD0-PD5, PD7	C <sub>out</sub> C <sub>in</sub>	_	_	12 8	pF

# NOTES:

- 1. All values shown reflect average measurements.
- 2. Typical values at midpoint of voltage range, 25°C only.
- 3. Wait IDD: Only timer system active (SPE=TE=RE=0). If SPI, SCI active (SPE=TE=RE=1) add 10% current draw.
- Run (Operating) Ipp, Wait Ipp: Measured using external square wave clock source (fosc = 4.2 MHz), all inputs 0.2 V from rail; no dc loads, less than 50 pF on all outputs, C<sub>L</sub> = 20 pF on OSC2.
- 5. Wait, Stop IDD: All ports configured as inputs,  $V_{IL} = 0.2 \text{ V}$ ,  $V_{IH} = V_{DD} 0.2 \text{ V}$ .
- 6. Stop IDD measured with OSC1 = VSS.
- 7. Standard temperature range is 0° to 70°C. Extended temperature (-40° to +85°C, -40° to +125°C) versions and a 25°C only version are available.
- 8. Wait IDD is affected linearly by the OSC2 capacitance.




Figure 19. Typical VOH vs IOH for Ports A, B, C, and TCMP




Figure 20. Typical VOH vs IOH for PD1-PD4




Figure 21. Typical VOL vs IOL for All Ports




Figure 22. Typical Current vs Internal Frequency for Run and Wait Modes




Figure 23. Maximum IDD vs Frequency for VDD = 5.0 Vdc




Figure 24. Maximum IDD vs Frequency for VDD = 3.3 Vdc

# **CONTROL TIMING**

 $(V_{DD} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)$ 

Characteristic	Symbol	Min	Max	Unit
Frequency of Operation Crystal Option External Clock Option	f <sub>osc</sub>	— dc	4.2 4.2	MHz
Internal Operating Frequency Crystal ( $f_{OSC} \div 2$ ) External Clock ( $f_{OSC} \div 2$ )	f <sub>op</sub>	— dc	2.1 2.1	MHz
Cycle Time (see Figure 28)	t <sub>cyc</sub>	480		ns
Crystal Oscillator Startup Time (see Figure 28)	toxov	_	100	ms
Stop Recovery Startup Time (Crystal Oscillator) (see Figure 25)	tILCH		100	ms
RESET Pulse Width (see Figure 28)	t <sub>RL</sub>	1.5	_	t <sub>cyc</sub>
Timer Resolution** Input Capture Pulse Width (see Figure 26) Input Capture Pulse Period (see Figure 26)	<sup>‡</sup> RESL <sup>†</sup> TH, <sup>†</sup> TL <sup>†</sup> TLTL	4.0 125 ***		t <sub>cyc</sub> ns t <sub>cyc</sub>
Interrupt Pulse Width Low (Edge-Triggered) (see Figure 8)	tILIH	125		ns
Interrupt Pulse Period (see Figure 8)	tilir	*	_	t <sub>cyc</sub>
OSC1 Pulse Width	tOH, tOL	90	_	ns

- \*The minimum period t<sub>|L|L</sub> should not be less than the number of cycle times it takes to execute the interrupt service routine plus
- \*\*Since a 2-bit prescaler in the timer must count four internal cycles (t<sub>Cyc</sub>), this is the limiting minimum factor in determining the timer resolution.
- \*\*\*The minimum period t<sub>TLTL</sub> should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus 24 t<sub>cvc</sub>.




Figure 25. Stop Recovery Timing Diagram

# MC68HC05C4

# CONTROL TIMING

 $(V_{DD} = 3.3 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)$ 

Characteristic	Symbol	Min	Max	Unit
Frequency of Operation Crystal Option External Clock Option	f <sub>osc</sub>	_ dc	2.0 2.0	MHz
Internal Operating Frequency Crystal $(f_{OSC} \div 2)$ External Clock $(f_{OSC} \div 2)$	f <sub>op</sub>	 dc	1.0 1.0	MHz
Cycle Time (see Figure 28)	tcyc	1000	_	ns
Crystal Oscillator Startup Time (see Figure 28)	toxov		100	ms
Stop Recovery Startup Time (Crystal Oscillator) (see Figure 25)	tILCH	_	100	ms
RESET Pulse Width — Excluding Power-Up (see Figure 28)	t <sub>RL</sub>	1.5	_	t <sub>cyc</sub>
Timer Resolution** Input Capture Pulse Width (see Figure 26) Input Capture Pulse Period (see Figure 26)	tresl tth, ttl ttltl	4.0 250 ***		t <sub>cyc</sub> ns t <sub>cyc</sub>
Interrupt Pulse Width Low (Edge-Triggered) (see Figure 8)	tILIH	250	_	ns
Interrupt Pulse Period (see Figure 8)	tilil	*	_	t <sub>cvc</sub>
OSC1 Pulse Width	tOH, tOL	200	_	ns

<sup>\*</sup>The minimum period t<sub>ILIL</sub> should not be less than the number of cycle times it takes to execute the interrupt service routine plus




Figure 26. Timer Relationships

<sup>21</sup> t<sub>cyc</sub>.

\*\*Since a 2-bit prescaler in the timer must count four internal cycles (t<sub>cyc</sub>), this is the limiting minimum factor in determining the timer resolution.

<sup>\*\*\*</sup>The minimum period tTLTL should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus 24 t<sub>cyc</sub>.

# SERIAL PERIPHERAL INTERFACE (SPI) TIMING

( $V_{DD}$  = 5.0 Vdc  $\pm$  10%,  $V_{SS}$  = 0 Vdc,  $T_A$  =  $T_L$  to  $T_H$ ) (see Figure 27)

Num.	Characteristic	Symbol	Min	Max	Unit
	Operating Frequency Master Slave	f <sub>op(m)</sub> f <sub>op(s)</sub>	dc dc	0.5 2.1	f <sub>op</sub> MHz
1	Cycle Time Master Slave	t <sub>cyc(m)</sub>	2.0 480		t <sub>cyc</sub> ns
2 .	Enable Lead Time Master Slave	<sup>†</sup> lead(m) <sup>†</sup> lead(s)	* 240		ns ns
3	Enable Lag Time Master Slave	t <sub>lag(m)</sub>	* 240		ns ns
4	Clock (SCK) High Time Master Slave	tw(SCKH)m	340 190	_	ns ns
5	Clock (SCK) Low Time Master Slave	tw(SCKL)m	340 190	_	ns ns
6	Data Setup Time (Inputs)  Master Slave	t <sub>su(m)</sub>	100 100	_	ns ns
7	Data Hold Time (Inputs) Master Slave	th(m) th(s)	100 100	_	ns ns
8	Access Time (Time to Data Active from High-Impedance State) Slave	ta	0	120	ns
9	Disable Time (Hold Time to High-Impedance State) Slave	tdis		240	ns
10	Data Valid Master (Before Capture Edge) Slave (After Enable Edge)**	t <sub>v(m)</sub>	0.25 —	 240	t <sub>cyc(m)</sub>
11	Data Hold Time (Outputs)  Master (After Capture Edge) Slave (After Enable Edge)	tho(m)	0.25		t <sub>cyc(m)</sub>
12	Rise Time (20% V <sub>DD</sub> to 70% V <sub>DD</sub> , C <sub>L</sub> = 200 pF) SPI Outputs (SCK, MOSI, and MISO) SPI Inputs (SCK, MOSI, MISO, and SS)	t <sub>rm</sub>		100 2.0	ns μs
13	Fall Time (70% V <sub>DD</sub> to 20% V <sub>DD</sub> , C <sub>L</sub> = 200 pF) SPI Outputs (SCK, MOSI, and MISO) SPI Inputs (SCK, MOSI, MISO, and SS)	t <sub>fm</sub>	_	100 2.0	ns μs

<sup>\*</sup>Signal production depends on software.


<sup>\*\*</sup>Assumes 200 pF load on all SPI pins.

# SERIAL PERIPHERAL INTERFACE (SPI) TIMING

 $(V_{DD} = 3.3 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H) \text{ (see Figure 27)}$ 


Num.	Characteristic	Symbol	Min	Max	Unit
	Operating Frequency Master Slave	fop(m) fop(s)	dc dc	0.5 1.0	f <sub>op</sub> MHz
1	Cycle Time Master Slave	t <sub>cyc(m)</sub>	2.0 1.0	_	t <sub>cyc</sub> μs
2	Enable Lead Time Master Siave	<sup>t</sup> lead(m) <sup>t</sup> lead(s)	* 500		ns ns
3	Enable Lag Time Master Slave	t <sub>lag(m)</sub>	* 500	_	ns ns
4	Clock (SCK) High Time Master Slave	tw(SCKH)m	720 400	_	μs ns
5	Clock (SCK) Low Time Master Slave	tw(SCKL)m	720 400		μs ns
6	Data Setup Time (Inputs)  Master Slave	t <sub>su(m)</sub>	200 200		ns ns
7	Data Hold Time (Inputs) Master Slave	th(m) th(s)	200 200	_	ns ns
8	Access Time (Time to Data Active from High-Impedance State) Slave	ta	0	250	ns
9	Disable Time (Hold Time to High-Impedance State) Slave	<sup>t</sup> dis	_	500	ns
10	Data Valid Master (Before Capture Edge) Slave (After Enable Edge)**	t <sub>v(m)</sub>	0.25	 500	tcyc(m)
11	Data Hold Time (Outputs)  Master (After Capture Edge) Slave (After Enable Edge)	<sup>t</sup> ho(m) <sup>t</sup> ho(s)	0.25 0	_	<sup>t</sup> cyc(m) ns
12	Rise Time (20% V <sub>DD</sub> to 70% V <sub>DD</sub> , C <sub>L</sub> = 200 pF) SPI Outputs (SCK, MOSI, and MISO) SPI Inputs (SCK, MOSI, MISO, and SS)	t <sub>rm</sub>	_	200 2.0	ns μs
13	Fall Time (70% V <sub>DD</sub> to 20% V <sub>DD</sub> , C <sub>L</sub> = 200 pF) SPI Outputs (SCK, MOSI, and MISO) SPI Inputs (SCK, MOSI, MISO, and SS)	<sup>t</sup> fm <sup>t</sup> fs	_	200 2.0	ns μs

<sup>\*</sup>Signal production depends on software. \*\*Assumes 200 pF load on all SPI pins.



NOTE: This first clock edge is generated internally but is not seen at the SCK pin.


# a) SPI MASTER TIMING (CPHA=0)



NOTE: This last clock edge is generated internally but is not seen at the SCK pin.


# b) SPI MASTER TIMING (CPHA = 1)

Figure 27. SPI Timing Diagrams (Sheet 1 of 2)



NOTE: Not defined but normally MSB of character just received.

# c) SPI SLAVE TIMING (CPHA = 0)



NOTE: Not defined but normally LSB of character previously transmitted.


d) SPI SLAVE TIMING (CPHA = 1)

Figure 27. SPI Timing Diagrams (Sheet 2 of 2)

MOTOROLA MICROPROCESSOR DATA



MC68HC05C4



- \*Internal timing signal and bus information not available externally.
- \*\*OSC1 line is not meant to represent frequency. It is only used to represent time.
- \*\*\*The next rising edge of the internal processor clock following the rising edge of RESET initiates the reset sequence.

Figure 28. Power-On Reset and RESET

# 3

## ORDERING INFORMATION

The following information is required when ordering a custom MCU. The information may be transmitted to Motorola in the following media:

MDOS. disk file

MS(IM)-DOS/PC-DOS disk file (360K)

EPROM(s) 2764, MCM68764, MCM68766, or EEPROM MC68HC805C4

To initiate a ROM pattern for the MCU, it is necessary to first contact the local field service office, a sales person, or a Motorola representative.

# **FLEXIBLE DISKS**

A flexible disk (MS-DOS/PC-DOS disk file), programmed with the customer's program (positive logic sense for address and data), may be submitted for pattern generation. The diskette should be clearly labeled with the customer's name, data, project or product name, and the name of the file containing the pattern.

In addition to the program pattern, a file containing the program source code listing can be included. This data will be kept confidential and used to expedite the process in case of any difficulty with the pattern file.

# MS-DOS/PC-DOS Disk File

MS-DOS is Microsoft's Disk Operating System. PC-DOS is the IBM® Personal Computer (PC) Disk Operating System. Disk media submitted must be a standard density (360K) double-sided 5 1/4 inch compatible floppy diskette. The diskette must contain object file code in Motorola's S-record format. The S-record format is a character-based object file format generated by M6805 cross assemblers and linkers on IBM PC style machines.

# **EPROMs**

A 2764, 68764, or 68766 type EPROM, programmed with the customer's program (positive logic sense for address and data), may be submitted for pattern generation. Since all program and data space information will fit on one 2764, 68764, or 68766 EPROM device, the EPROM must be programmed as described in the following paragraphs.

For an MC68HC805C4 MCU start the page zero, user ROM at EEPROM address \$0020 through \$004F. Start the user ROM at EEPROM address \$0100 through \$10FF with vectors from \$1FF4 to \$1FFF. All unused bytes, including the user's space, must be set to zero. For shipment to Motorola, EPROMs should be placed in a conductive IC carrier and packed securely. Styrofoam is not acceptable for shipment.



xxx = Customer ID

#### Verification Media

All original pattern media (EPROMs or floppy disks) are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked, and the verification form should be completed, signed, and returned to Motorola. The signed verification form constitutes the contractual agreement for the creation of the customer mask. To aid in the verification process, Motorola will program customer supplied blank EPROM(s) or DOS disks from the data file used to create the custom mask.

# **ROM VERIFICATION UNITS (RVUs)**

Ten MCUs containing the customer's ROM pattern will be sent for program verification. These units will have been made using the custom mask, but are for the purpose of ROM verification only. For expediency, the MCUs are unmarked, packaged in ceramic, and tested with five volts at room temperature. These RVUs are free with the minimum order quantity, but are not production parts. RVUs are not backed or guaranteed by Motorola Quality Assurance.


# ORDERING INFORMATION

The following table provides ordering information pertaining to the package type, temperature, and MC order numbers for the MC68HC05C4 device.


Package Type	Temperature	MC Order Number
Plastic (P Suffix)	0°C to +70°C -40°C to +85°C -40° to +105°C -40°C to +125°C	MC68HC05C4P MC68HC05C4CP MC68HC05C4VP MC68HC05C4MP
PLCC (FN Suffix)	0°C to +70°C -40°C to +85°C -40°C to +105°C -40°C to +125°C	MC68HC05C4FN MC68HC05C4CFN MC68HC05C4VFN MC68HC05C4MFN

MDOS is a trademark of Motorola Inc.
MS is a trademark of Microsoft, Inc.
IBM is a registered trademark of International Business Machines Corporation.

# 40-PIN DUAL-IN-LINE PACKAGE



# 44-LEAD PLCC PACKAGE



NOTE: Bulk substrate tied to VSS.



# MC68HC05C8

# Technical Summary

# 8-Bit Microcontroller Unit

The MC68HC05C8 (HCMOS) microcontroller unit (MCU) is a member of the M68HC05 Family of microcontrollers. This high-performance, low-power MCU has parallel I/O capability with pins programmable as input or output. This publication contains condensed information on the MCU; for more detailed information, contact your local Motorola sales office.

The following block diagram depicts the hardware features; additional features available on the MCU are as follows:

- On-Chip Oscillator with RC or Crystal/Ceramic Resonator Mask Options
- Memory-Mapped I/O
- 176 Bytes of On-Chip RAM
- 7740 Bytes of User ROM
- 24 Bidirectional I/O Lines and 7 Input-Only Lines
- Serial Communications Interface (SCI) System
- Serial Peripheral Interface (SPI) System
- Self-Check Mode
- · Power-Saving STOP, WAIT, and Data Retention Modes
- Single 3.0- to 5.5-Volt Supply (2-Volt Data Retention Mode)
- Fully Static Operation
- 8×8 Unsigned Multiply Instruction

#### **BLOCK DIAGRAM** TCMP OSC1 OSC2 Internal Processor Oscillator Processor TCAP Timer Clock and Clock System RESET ĪRQ Accumulator CPU Port Port PA3 Port Data Data Index Control С PA4 C Dir Dir 1/0 Register 1/0 PA5 Rea Reg Rea Rea Lines Lines Condition Code Register CPU Stack PD7 Port D Pointer RDI (PD0) SCI Program TDO (PD1) PB3 Port Data В Counter PB4 Dir High MOSI (PD3) I/O ALU Reg Reg SPI SCK (PD4) Lines Program Counter SS (PD5) Low Baud Rate Generator 7740×8 176 × 8 Internal ROM Processor Clock 240 × 8 Self-Check ROM

This document contains information on a new product. Specifications and information herein are subject to change without notice.

# 3

# SIGNAL DESCRIPTION

The signal descriptions of the MCU are discussed in the following paragraphs.

# VDD AND VSS

Power is supplied to the microcontroller using these two pins. VDD is the positive supply, and VSS is ground.

#### IRO

This pin is a programmable option that provides two different choices of interrupt triggering sensitivity. Refer to **INTERRUPTS** for more detail.

# OSC1, OSC2

These pins provide control input for an on-chip clock oscillator circuit. A crystal, a ceramic resonator, a resistor/capacitor combination, or an external signal connects to these pins providing a system clock. A mask option selects either a crystal/ceramic resonator or a resistor/capacitor.

. . .

	2 MHz	4 MHz	Units
RSMAX	400	75	Ω
C <sub>0</sub>	5	7	pF
C <sub>1</sub>	0.008	0.012	μF
Cosc1	15-40	15-30	pF
COSC2	15-30	15-25	pF
Rp	10	. 10	MΩ
Q	30	40	K

pacitor as the frequency determining element. The oscillator frequency is two times the internal bus rate.

## **RC Oscillator**

With this option, a resistor is connected to the oscillator pins as shown in Figure 1(d). The relationship between R and  $f_{OSC}$  is shown in Figure 2.

# Crystal

The circuit shown in Figure 1(b) is recommended when using a crystal. Using an external CMOS oscillator is recommended when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minize output distortion and start-up stabilization time. Refer to **ELECTRICAL SPECIFICATIONS** for VDD specifications.


#### **Ceramic Resonator**

A ceramic resonator may be used in place of the crystal in cost-sensitive applications. The circuit in Figure 1(b) is

Ceramic Resonator

	2-4 MHz	Units
R <sub>S</sub> (typical)	10	Ω
CO	40	pF
C <sub>1</sub>	4.3	рF
COSC1	30	pF
Cosc2	30	p.F
Rp	1-10	МΩ
0	1250	


(a) Crystal/Ceramic Resonator Parameters




(b) Crystal/Ceramic Resonator Oscillator Connections



(d) RC Oscillator Connections



(c) Equivalent Crystal Circuit



(e) External Clock Source Connections (For Crystal Mask Option Only)

Figure 1. Oscillator Connections




Figure 2. Typical Frequency vs Resistance for RC Oscillator Option Only

recommended when using a ceramic resonator. Figure 1(a) lists the recommended capacitance and resistance values. The manufacturer of the resonator considered should be consulted for specific information on resonator operation.

# **External Clock**

An external clock should be applied to the OSC1 input with the OSC2 input not connected, as shown in Figure 1(e). This option may only be used with the crystal oscillator mask option.

#### INPUT CAPTURE (TCAP)

This pin controls the input capture feature for the onchip programmable timer.

# **OUTPUT COMPARE (TCMP)**

This pin provides an output for the output compare feature of the on-chip timer.

# RESET

This pin is used to reset the MCU and provide an orderly start-up procedure by pulling RESET low.

# INPUT/OUTPUT PORTS (PA0-PA7, PB0-PB7, PC0-PC7)

These 24 lines are arranged into three 8-bit ports (A, B, and C). These ports are programmable as either inputs or outputs under software control of the data direction registers. Refer to **PROGRAMMING** for additional information.

# FIXED INPUT PORT (PD0-PD5, PD7)

These seven lines comprise port D, a fixed input port. All special functions that are enabled (SPI, SCI) affect this port. Refer to **PROGRAMMING** for additional information.

# **PROGRAMMING**

Input/output port programming, fixed input port programming, and serial port programming are discussed in the following paragraphs.

# INPUT/OUTPUT PORT PROGRAMMING

Any port pin is programmable as either an input or an output under software control of the corresponding data direction register (DDR). Each port bit can be selected as output or input by writing the corresponding bit in the port DDR to a logic one for output and logic zero for input. On reset, all DDRs are initialized to logic zero to put the ports in the input mode. The port output registers are not initialized on reset but may be written to before setting the DDR bits to avoid undefined levels.

When programmed as outputs, the latched output data is readable as input data regardless of the logic levels at the output pin due to output loading. The latched output data bit may always be written. Therefore, any write to a port writes all of its data bits, even though the port DDR is set to input. This port write may be used to initialize the data registers and avoid undefined outputs. Refer to Figure 3 for typical port circuitry and to Table 1 for a list of the I/O pin functions.

Table 1. I/O Pin Functions

R/W*	R/W* DDR I/O Pin Functions				
0	0	The I/O pin is in input mode. Data is written into the output data latch.			
0	1	Data is written into the output data latch and output to the I/O pin.			
1	0	The state of the I/O pin is read.			
1	1	The I/O pin is in an output mode. The output data latch is read.			

<sup>\*</sup>R/W is an internal signal.

# FIXED INPUT PORT PROGRAMMING

Port D is a fixed input port (PD0-PD5, PD7) that monitors the external pins whenever the SCI or SPI is disabled. After reset, all seven bits become valid inputs because all special function drivers are disabled. For example, with the SCI enabled, PD0 and PD1 inputs will read zero. With the SPI disabled, PD2 through PD5 will read the state of the pin at the time of the read operation.




Figure 3. Typical Port I/O Circuit

# NOTE

Any unused inputs and I/O ports should be tied to an appropriate logic level (e.g., either VDD or VSS).

# **SERIAL PORT (SCI AND SPI) PROGRAMMING**

The SCI and SPI use the port D pins for their functions. The SCI requires two pins (PD0-PD1) for its receive data input (RDI) and transmit data output (TD0), respectively. The SPI function requires four of the pins (PD2-PD5) for its serial data input/output (MISO), serial data output/input (MOSI), serial clock (SCK), and slave select (SS), respectively.

# MEMORY

The MCU is capable of addressing 8192 bytes of memory and I/O registers, as shown in Figure 4. The locations consist of user ROM, user RAM, self-check ROM, control registers, and I/O. The user-defined reset and interrupt vectors are located from \$1FF4 to \$1FFF.

The shared stack area is used during processing of an interrupt or subroutine call to save the CPU state. The stack pointer decrements during pushes and increments during pulls. Refer to **INTERRUPTS** for additional information.

# NOTE


Using the stack area for data storage or temporary work locations requires care to prevent it from being overwritten due to stacking from an interrupt or subroutine call.

# REGISTERS

The MCU contains the registers described in the following paragraphs.


# ACCUMULATOR (A)

The accumulator is a general-purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.




# INDEX REGISTER (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit value that may be added to an 8- or 16-bit immediate value to create an effective address. The index register may also be used as a temporary storage area.



# PROGRAM COUNTER (PC)

The program counter is a 13-bit register that contains the address of the next byte to be fetched.



#### STACK POINTER (SP)

The stack pointer is a 13-bit register that contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$00FF. The stack pointer is then decremented as data is pushed onto the stack and incremented as data is pulled from the stack.

When accessing memory, the seven most significant bits are permanently set to 0000011. These seven bits are appended to the six least significant register bits to produce an address within the range of \$00FF to \$00C0. Subroutines and interrupts may use up to 64 (decimal) locations. If 64 locations are exceeded, the stack pointer




Figure 4. Memory Map

wraps around and loses the previously stored information. A subroutine call occupies two locations on the stack; an interrupt uses five locations.



# **CONDITION CODE REGISTER (CCR)**

The CCR is a 5-bit register in which four bits are used to indicate the results of the instruction just executed. These bits can be individually tested by a program, and specific actions can be taken as a result of their state. Each bit is explained in the following paragraphs.



### Half Carry (H)

This bit is set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

# Interrupt (I)

When this bit is set, the timer and external interrup is masked (disabled). If an interrupt occurs while this bit is set, the interrupt is latched and processed as soon as the interrupt bit is cleared.

# Negative (N)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logic one).

# Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation vas zero.

# Carry/Borow (C)

Whenset, this bit indicates that a carry or borrow out of the aithmetic logical unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and tranch instructions and during shifts and rotates

## **SELF-CHECK**

The self-cleck capability provides the ability to determine if the œvice is functional. Self-check is performed using the circuit shown in Figure 5. Port C pins PC0-PC3 are monitored for the self-check results. After reset, the following seen tests are performed automatically:


I/O — Elercise of ports A, B, and C RAM —Counter test for each RAM byte ROM — Exclusive OR with odd ones parity result Timer — Tracks counter register and checks OCF flag Interruits — Tests external, timer, SCI and SPI interrupts SCI — Transmission test; checks RDRF, TDRE, TC, and FE flags

SPI — Transmission test; checks SPIF, WCOL, and MODF flags

Self-check results (using the LEDs as monitors) are shown in Table 2. The following subroutines are available to the user and do not require any external hardware.

## TIMER TEST SUBROUTINE

This subroutine returns with the Z bit cleared if any error is detected; otherwise, the Z bit is set. The timer test subroutine is called at location \$1FOE. The output compare register is first set to the current timer state. Because the timer is free running and has only a divide-by-four prescaler, each timer count cannot be tested. The test reads the timer once every 10 counts (40 cycles) and checks for correct counting. The test tracks the counter until the timer wraps around, triggering the output compare flag in the timer status register. RAM locations \$0050 and \$0051 are overwritten. Upon return to the user's program, X = 40. If the test passed, A = 0.



NO'E: The RC Oscillator Option may also be used in this circuit.

Figure 5. Self-Check Circuit Schematic Diagram

Table 2. Self-Check Results

РС3	PC2	PC1	PC0	Remarks		
1	0	0	1	Bad I/O		
1	0	1	0	Bad RAM		
1	0	1	1	Bad Timer		
1	1	0	0	Bad SCI		
1	1 1 0 1		1	Bad ROM		
1	1 1 1 0		0	Bad SPI		
1	1 1 1 1		1	Bad Interrupts or IRQ Request		
	Flashing			Good Device		
	All Others			Bad Device, Bad Port C, etc.		

0 indicates LED is on; 1 indicates LED is off.

#### ROM CHECKSUM SUBROUTINE

This subroutine returns with the Z bit cleared if any error is detected; otherwise, the Z bit is set. The ROM checksum subroutine is called at location \$1F93 with RAM location \$0053 equal to \$01 and A=0. A short routine is set up and executed in RAM to compute a checksum of the entire ROM pattern. RAM locations \$0050 through \$0053 are overwritten. Upon return to the user's program, X=0. If the test passed, A=0.

#### RESETS

The MCU can be reset two ways: by initial power-up and by the external reset input (RESET). The RESET input consists mainly of a Schmitt trigger that senses the RESET line logic level.

## POWER-ON RESET (POR)

An internal reset is generated on power-up to allow the internal clock generator to stabilize. The power-on reset is strictly for power turn-on conditions and should not be used to detect a drop in the power supply voltage. There is a 4064 internal processor clock cycle (tcvc) delay after the oscillator becomes active. If the RESET pin is low at the end of 4046 tcvc, the MCU will remain in the reset condition until RESET goes high.

#### **EXTERNAL RESET INPUT**

The MCU is reset when a logic zero is applied to the RESET input for a period of one and one-half machine cycles  $(t_{CVC})$ .

#### INTERRUPTS

The MCU can be interrupted five different ways: the four maskable hardware interrupts (IRQ, SPI, SCI, and timer) and the nonmaskable software interrupt instruction (SWI).

Interrupts cause the processor to save register contents on the stack and to set the interrupt mask (I bit) to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack and normal processing to resume. The stacking order is shown in Figure 6.

Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted but are considered pending until the current instruction is complete.

#### NOTE


The current instruction is the one already fetched and being operated on.

When the current instruction is complete, the processor checks all pending hardware interrupts. If unmasked (I bit clear) and if the corresponding interrupt enable bit is set, the processor proceeds with interrupt processing; otherwise, the next instruction is fetched and executed.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed the same as any other instruction, regardless of the I-bit state. Refer to Figure 7 for the reset and interrupt instruction processing sequence.

#### TIMER INTERRUPT

There are three different timer interrupt flags that cause a timer interrupt whenever they are set and enabled. The interrupt flags are in the timer status register (TSR), and the enable bits are in the timer control register (TCR). Refer to TIMER for more information.



NOTE: Since the Stack Pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.

Figure 6. Interrupt Stacking Order




Figure 7. Reset and Interrupt Processing Flowchart

# **EXTERNAL INTERRUPT**

If the interrupt mask bit (I bit) of the CCR is set, all interrupts are disabled. Clearing the I bit enables the external interrupt. The external interrupt is internally synchronized and then latched on the falling edge of  $\overline{\mbox{IRO}}$ . The action of the external interrupt is identical to the timer interrupt with the exception that the interrupt request input at  $\overline{\mbox{IRO}}$  is latched internally and the service routine address is specified by the contents of \$1FFA and \$1FFB.

Either a level-sensitive and edge-sensitive trigger, or an edge-sensitive-only trigger are available as a mask option. Figure 8 shows both a functional internal diagram and a mode timing diagram for the interrupt line. The timing diagram shows two treatments of the interrupt line to the processor. The first method shows a single pulse on the interrupt line spaced far enough apart to be serviced. The minimum time between pulses is a function of the length of the interrupt service. Once a pulse occurs, the next pulse should not occur until an RTI occurs. This


time (t<sub>ILIL</sub>) is obtained by adding 21 instruction cycles to the total number of cycles it takes to complete the service routine (not including the RTI instruction). The second method shows many interrupt lines "wire-ORed" to form the interrupts at the processor. If the interrupt line remains low after servicing an interrupt, then the next interrupt is recognized.

### NOTE

The internal interrupt latch is cleared in the first part of the interrupt service routine; therefore, one external interrupt pulse could be latched and serviced as soon as the l bit is cleared.

## SOFTWARE INTERRUPT (SWI)

The SWI is an executable instruction that is executed regardless of the state of the I bit in the CCR. If the I bit is zero, SWI executes after the other interrupts. The SWI



(a) Interrupt Internal Function Diagram




Figure 8. External Interrupt

operation is similar to the hardware interrupts. The interrupt service routine address is specified by the contents of memory locations \$1FFC and \$1FFD.

# **SCI INTERRUPTS**

An interrupt in the SCI occurs when one of the interrupt flag bits in the serial communications status register is set, provided the I bit in the CCR is clear and the enable bit in the serial communications control register 2 is set. Software in the serial interrupt service routine must determine the cause and priority of the SCI interrupt by examining the interrupt flags and status bits in the SCI status register.

## **SPI INTERRUPTS**

An interrupt in the SPI occurs when one of the interrupt flag bits in the serial peripheral status register is set, provided the I bit in the CCR is clear and the enable bit in the serial peripheral control register is set. Software in the serial peripheral interrupt service routine must determine the cause and priority of the SPI interrupt by examining the interrupt flag bits in the SPI status register.

#### LOW-POWER MODES

#### STOP

The STOP instruction places the MCU in its lowest power consumption mode. In the STOP mode, the internal oscillator is turned off, halting all internal processing including timer, SCI, and SPI operation (refer to Figure 9).

During the STOP mode, the TCR bits are altered to remove any pending timer interrupt request and to disable any further timer interrupts. The timer prescaler is cleared. The I bit in the CCR is cleared to enable external interrupts. All other registers and memory remain unal-tered. All input/output lines remain unchanged. The processor can be brought out of the STOP mode only by an external interrupt or reset.

#### SCI during STOP Mode

When the MCU enters the STOP mode, the baud rate generator stops, halting all SCI activity. If the STOP instruction is executed during a transmitter transfer, that transfer is halted. If a low input to the  $\overline{\text{IRQ}}$  pin is used to exit STOP mode, the transfer resumes. If the SCI receiver is receiving data and the STOP mode is entered, received data sampling stops because the baud rate generator stops, and all subsequent data is lost. For these reasons, all SCI transfers should be in the idle state when the STOP instruction is executed.

## SPI during Stop Mode

When the MCU enters the STOP mode, the baud rate generator stops, terminating all master mode SPI operations. If the STOP instruction is executed during an SPI transfer, that transfer halts until the MCU exits the STOP mode by a low signal on the  $\overline{\mbox{IRO}}$  pin. If reset is used to exit the STOP mode, then the SPI control and status bits are cleared, and the SPI is disabled. If the MCU is in the

slave mode when the STOP instruction is executed, the slave SPI continues to operate and can still accept data and clock information in addition to transmitting its own data back to a master device.

At the end of a possible transmission with a slave  $\underline{SPI}$  in the STOP mode, no flags are set until a low on the  $\overline{IRO}$  pin wakes up the MCU. Caution should be observed when operating the SPI as a slave during the STOP mode because the protective circuitry (WCOL, MODF, etc.) is inactive.

#### WAIT

The WAIT instruction places the MCU in a low-power consumption mode, but the WAIT mode consumes more power than the STOP mode. All CPU action is suspended, but the timer, SCI, and SPI remain active (refer to Figure 10). An interrupt from the timer, SCI, or SPI can cause the MCU to exit the WAIT mode.

During the WAIT mode, the I bit in the CCR is cleared to enable interrupts. All other registers, memory, and input/output lines remain in their previous state. The timer




Figure 9. STOP Function Flowchart

may be enabled to allow a periodic exit from the WAIT mode.

## **DATA RETENTION MODE**

The contents of RAM and CPU registers are retained at supply voltages as low as 2.0 Vdc. This is called the data retention mode where the data is held, but the device is not guaranteed to operate. The MCU should be in  $\overline{\text{RESET}}$  during data retention mode.

# **TIMER**

The timer consists of a 16-bit, software-programmable counter driven by a fixed divide-by-four prescaler. This timer can be used for many purposes, including input waveform measurements while simultaneously generating an output waveform. Pulse widths can vary from

several microseconds to many seconds. Referto Figure 11 for a timer block diagram.

Because the timer has a 16-bit architecture, each specific functional segment (capability) is represented by two registers. These registers contain the high and low byte of that functional segment. Generally, accessing the low byte of a specific timer function allows full control of that function; however, an access of the high byte inhibits that specific timer function until the low byte is also accessed.

#### NOTE

The I bit in the CCR should be set while manipulating both the high and low byte register of a specific timer function to ensure that an interrupt does not occur.




Figure 10. WAIT Function Flowchart




Figure 11. Timer Block Diagram

# COUNTER

The key lement in the programmable timer is a 16-bit, free-runing counter or counter register, preceded by a prescaler hat divides the internal processor clock by four. The pescaler gives the timer a resolution of 2.0 microsecons if the internal bus clock is 2.0 MHz. The counter is inremented during the low portion of the internal bus clock. Software can read the counter at any time without iffecting its value.

The doubleayte, free-running counter can be read from either of two locations, \$18–\$19 (counter register) or \$1A-\$1B (counter alternate register). A read from only the least significant byte (LSB) of the free-running counter (\$19,\$1B) receves the count value at the time of the read. If a read of thefree-running counter or counter alternate register first addresses the most significant byte (MSB) (\$18,\$1A), theLSB (\$19,\$1B) is transferred to a buffer.

This buffer value remains fixed after the first MSB read, even if the user reads the MSB several times. This buffer is accessed when reading the free-running counter or counter alternate register LSB (\$19 or \$1B) and, thus, completes a read sequence of the total counter value. In reading either the free-running counter or counter alternate register, if the MSB is read, the LSB must also be read to complete the sequence.

The counter alternate register differs from the counter register in one respect: a read of the counter register MSB can clear the timer overflow flag (TOF). Therefore, the counter alternate register can be read at any time without the possibility of missing timer overflow interrupts due to clearing of the TOF.

The free-running counter is configured to \$FFFC during reset and is always a read-only register. During a power-on reset, the counter is also preset to \$FFFC and begins

running after the oscillator start-up delay. Because the free-running counter is 16 bits preceded by a fixed divide-by-four prescaler, the value in the free-running counter repeats every 262,144 internal bus clock cycles. When the counter rolls over from \$FFFF to \$0000, the TOF bit is set. An interrupt can also be enabled when counter rollover occurs by setting its interrupt enable bit (TOIE).

## **OUTPUT COMPARE REGISTER**

The 16-bit output compare register is made up of two 8-bit registers at locations \$16 (MSB) and \$17 (LSB). The output compare register is used for several purposes, such as indicating when a period of time has elapsed. All bits are readable and writable and are not altered by the timer hardware or reset. If the compare function is not needed, the two bytes of the output compare register can be used as storage locations.

The output compare register contents are compared with the contents of the free-running counter continually, and if a match is found, the corresponding output compare flag (OCF) bit is set and the corresponding output level (OLCL) bit is clocked to an output level register. The output compare register values and the output level bit should be changed after each successful comparison to establish a new elapsed timeout. An interrupt can also accompany a successful output compare provided the corresponding interrupt enable bit (OCIE) is set.

After a processor write cycle to the output compare register containing the MSB (\$16), the output compare function is inhibited until the LSB (\$17) is also written. The user must write both bytes (locations) if the MSB is written first. A write made only to the LSB (\$17) will not inhibit the compare function. The free-running counter is updated every four internal bus clock cycles. The minimum time required to update the output compare register is a function of the program rather than the internal hardware.

The processor can write to either byte of the output compare register without affecting the other byte. The output level (OLVL) bit is clocked to the output level register regardless of whether the output compare flag (OCF) is set or clear.

# **INPUT CAPTURE REGISTER**

Two 8-bit registers, which make up the 16-bit input capture register, are read-only and are used to latch the value of the free-running counter after the corresponding input capture edge detector senses a defined transition. The level transition which triggers the counter transfer is defined by the corresponding input edge bit (IEDG). Reset does not affect the contents of the input capture register.

The result obtained by an input capture will be one more than the value of the free-running counter on the rising edge of the internal bus clock preceding the external transition. This delay is required for internal synchronization. Resolution is one count of the free-running counter, which is four internal bus clock cycles.

The free-running counter contents are transferred to the input capture register on each proper signal transition regardless of whether the input capture flag (ICF) is set or clear. The input capture register always contains the

free-running counter value that corresponds to the most recent input capture.

After a read of the input capture register (\$14) MSB, the counter transfer is inhibited until the LSB (\$15) is also read. This characteristic causes the time used in the input capture software routine and its interaction with the main program to determine the minimum pulse period.

A read of the input capture register LSB (\$15) does not inhibit the free-running counter transfer since they occur on opposite edges of the internal bus clock.

# **TIMER CONTROL REGISTER (TCR) \$12**

The TCR is a read/write register containing five control bits. Three bits control interrupts associated with the timer status register flags ICF, OCF, and TOF.

7	6	5	4	3	2	1	0
ICIE	OCIE	TOIE	0	0	0	IEDG	OLVL
RESET:	0	0	0	0	0		

ICIE - Input Capture Interrupt Enable

- 1 = Interrupt enabled
- 0 = Interrupt disabled

OCIE — Output Compare Interrupt Enable

- 1 = Interrupt enabled
- 0 = Interrupt disabled

TOIE — Timer Overflow Interrupt Enable

- 1 = Interrupt enabled
- 0 = Interrupt disabled
- IEDG Input Edge

Value of input edge determines which level transition on TCAP pin will trigger free-running counter transfer to the input capture register

- 1 = Positive edge
- 0 = Negative edge

Reset does not affect to IEDG bit (U = unaffected).

OLVL — Output Level

Value of output level is clocked into output level register by the next successful output compare and will appear on the TCMP pin

- 1 = High output
- 0 = Low output

Bits 2, 3, and 4 - Not used

Always read zero

#### TIMER STATUS REGISTER (TSR) \$13

The TSR is a read-only register containing three status flag bits.  $% \label{eq:containing}$ 

7	6	5	4	3	2	1	0
ICF	OCF	TOF	. 0	0	0	0	0
RESET:	11		n.	0	n	n	n

ICF - Input Capture Flag

- 1 = Flag set when selected polarity edge is sensed by input capture edge detector
- 0 = Flag cleared when TSR and input capture low register (\$15) are accessed

OCF — Output Compare Flag

- 1 = Flag set when output compare register contents match the free-running counter contents
- 0 = Flag cleared when TSR and output compare low register (\$17) are accessed

TOF — Timer Overflow Flag

- 1 = Flag set when free-running counter transition from \$FFFF to \$0000 occurs
- 0 = Flag cleared when TSR and counter low register (\$19) are accessed

Bits 0-4 - Not used

Always read zero

Accessing the timer status register satisfies the first condition required to clear status bits. The remaining step is to access the register corresponding to the status bit.

A problem can occur when using the timer overflow function and reading the free-running counter at random times to measure an elapsed time. Without incorporating the proper precautions into software, the timer overflow flag could unintentionally be cleared if:

- The timer status register is read or written when TOF is set, and
- 2) The LSB of the free-running counter is read but not for the purpose of servicing the flag.

The counter alternate register at address \$1A and \$1B contains the same value as the free-running counter (at address \$18 and \$19); therefore, this alternate register can be read at any time without affecting the timer overflow flag in the timer status register.

# TIMER DURING WAIT MODE

The CPU clock halts during the WAIT mode, but the timer remains active. An interrupt from the timer causes the processor to exit the WAIT mode.

# **TIMER DURING STOP MODE**

In the STOP mode, the timer stops counting and holds the last count value if STOP is exited by an interrupt. If RESET is used, the counter is forced to \$FFFC. During STOP, if at least one valid input capture edge occurs at the TCAP pin, the input capture detect circuit is armed. This does not set any timer flags nor wake up the MCU, but when the MCU does wake up, there is an active input capture flag and data from the first valid edge that occurred during the STOP mode. If RESET is used to exit STOP mode, then no input capture flag or data remains, even if a valid input capture edge occurred.

# SERIAL COMMUNICATIONS INTERFACE

A full-duplex asynchronous SCI is provided with a standard NRZ format and a variety of baud rates. The SCI transmitter and receiver are functionally independent but use the same data format and baud rate. The terms baud and bit rate are used synonymously in the following description.

## SCI TWO-WIRE SYSTEM FEATURES

- Standard NRZ (mark/space) format
- Advanced error detection method includes noise detection for noise duration of up to one-sixteenth bit time
- Full-duplex operation (simultaneous transmit and receive)
- Software programmable for one of 32 different baud rates
- Software-selectable word length (eight- or nine-bit words)
- · Separate transmitter and receiver enable bits
- SCI may be interrupt driven
- Four separate interrupt conditions

# **SCI RECEIVER FEATURES**

- Receiver wake-up function (idle or address bit)
- · Idle line detect
- · Framing error detect
- Noise detect
- Overrun detect
- Receiver data register full flag

#### SCI TRANSMITTER FEATURES

- Transmit data register empty flag
- · Transmit complete flag
- Break send

Any SCI two-wire system requires receive data in (RDI) and transmit data out (TDO).

#### DATA FORMAT

Receive data in (RDI) or transmit data out (TDO) is the serial data presented between the internal data bus and the output pin (TDO) and between the input pin (RDI) and the internal data bus. Data format is as shown for the NRZ in Figure 12.




Figure 12. Data Format

#### WAKE-UP FEATURE

In a typical multiprocessor configuration, the software protocol will usually identify the addressee(s) at the beginning of the message. To permit uninterested MPUs to ignore the remainder of the message, a wake-up feature is included, whereby all further SCI receiver flag (and interrupt) processing can be inhibited until its data line returns to the idle state. An SCI receiver is re-enabled by an idle string of at least ten (or eleven) consecutive ones. Software for the transmitter must provide for the required idle string between consecutive messages and prevent it from occurring within messages.

A second wake-up method is available in which sleeping SCI receivers can be awakened by a logic one in the high-order bit of a received character.

# RECEIVE DATA IN

Receive data in (RDI) is the serial data which is presented from the input pin via the SCI to the receive data register (RDR). While waiting for a start bit, the receiver samples the input at a rate 16 times higher than the set baud rate. This increased rate is referred to as the RT rate. When the input (idle) line is detected low, it is tested for three more sample times. If at least two of these three samples detect a logic low, a valid start bit is assumed to be detected. If in two or more samples, a logic high is detected, the line is assumed to be idle. The receive clock generator is controlled by the baud rate register (see Figure 13); however, the SCI is synchronized by the start bit independent of the transmitter. Once a valid start bit is detected, the start bit, each data bit, and the stop bit are each sampled three times. The value of the bit is determined by voting logic, which takes the value of a majority of samples. A noise flag is set when all three samples on a valid start bit, data bit, or stop bit do not agree. A noise flag is also set when the start verification samples do not

# START BIT DETECTION FOLLOWING A FRAMING ERROR

If there has been a framing error (FE) without detection of a break (10 zeros for 8-bit format or 11 zeros for a 9-bit format), the circuit continues to operate as if there actually were a stop bit, and the start edge will be placed artificially. The last bit received in the data shift register is inverted to a logic one, and the three logic-one start qualifiers are forced into the sample shift register during the interval when detection of a start bit is anticipated; therefore, the start bit will be accepted no sooner than it is anticipated.

If the receiver detects that a break (RDRF=1, FE=1, receiver data register=\$00) produced the framing error, the start bit will not be artificially induced, and the receiver must actually receive a logic one before start.

#### TRANSMIT DATA OUT

Transmit data out (TDO) is the serial data presented from the transmit data register (TDR) via the SCI to the output pin. The transmitter generates a bit time by using a derivative of the RT clock, producing a transmission rate equal to one-sixteenth that of the receiver sample clock.

#### **FUNCTIONAL DESCRIPTION**

A block diagram of the SCI is shown in Figure 13. The user has option bits in the serial communications control register 1 (SCCR1) to determine the SCI wake-up method and data word length. Serial communications control register 2 (SCCR2) provides control bits that individually enable/disable the transmitter or receiver, enable system interrupts, and provide wake-up enable, and send break code bits. The baud rate register bits allow the user to select different baud rates, which are used as the rate control for the transmitter and receiver.

Data transmission is initiated by a write to the serial communications data register (SCDAT). Provided the transmitter is enabled, data stored in the SCDAT is transferred to the transmit data shift register. This data transfer sets the SCI status register (SCSR) transmit data register empty (TDRE) bit and generates an interrupt if the transmit interrupt is enabled. Data transfer to the transmit data shift register is synchronized with the bit rate clock. All data is transmitted LSB first. Upon completion of data transmission, the transmission complete (TC) bit is set (provided no pending data, preamble, or break code is sent), and an interrupt is generated if the transmit complete interrupt is enabled. If the transmitter is disabled, and the data, preamble, or break code has been sent, the TC bit will also be set, which will also generate an interrupt if the TCIE bit is set. If the transmitter is disabled in the middle of a transmission, that character will be completed before the transmitter gives up control of the TDO pin.

When the SCDAT is read, it contains the last data byte received, provided that the receiver is enabled. The SCSR receive data register full (RDRF) bit is set to indicate that a data byte is transferred from the input serial shift register to the SCDAT, which can cause an interrupt if the receiver interrupt is enabled. Data transfer from the input serial shift register to the SCDAT is synchronized by the receiver bit rate clock. The SCSR overrun (OR), noise flag (NF), or FE bits are set if data reception errors occur.

An idle line interrupt is generated if the idle line interrupt is enabled and the SCSR IDLE bit (which detects idle line transmission) is set. This allows a receiver that is not in the wake-up mode to detect the end of a message, the preamble of a new message, or to resynchronize with the transmitter. A valid character must be received before the idle line condition for the IDLE bit to be set and for an idle line interrupt to be generated.

# **REGISTERS**

There are five registers used in the SCI; the internal configuration of these registers is discussed in the following paragraphs.


# Serial Communications Data Register (SCDAT) \$11

The SCDAT is a read/write register used to receive and transmit SCI data.

transmi	11 001 0	autu.					
7	6	5	4	3	2	1	0
SCD7	SCD6	SCD5	SCD4	SCD3	SCD2	SCD1	SCDO
RESET:							

As shown in Figure 13, SCDAT functions as two separate registers. The transmit data register (TDR) provides the parallel interface from the internal data bus to the

transmit shift register. The receive data register (RDR) provides the interface from the receive shift register to the internal data bus.



NOTE: The Serial Communications Data Register (SCDAT) is controlled by the internal R/W signal. It is the transmit data register when written and receive data register when read.

Figure 13. SCI Block Diagram

# Serial Communications Control Register 1 (SCCR1) \$0E

The SCCR1 provides control bits that determine word length and select the wake-up method.

7	6	5	4	3	2	1	0
R8	T8	_	М	WAKE	_	_	_
RESET:	U	_	U	U	_		_

R8 — Receive Data Bit 8

R8 bit provides storage location for the ninth bit in the receive data byte (if M = 1).

T8 — Transmit Data Bit 8

T8 bit provides storage location for the ninth bit in the transmit data byte (if M = 1).

M — SCI Character Word Length

1 = one start bit, nine data bits, one stop bit

0 = one start bit, eight data bits, one stop bit

WAKE — Wake-Up Select

Wake bit selects the receiver wake-up method.

1 = Address bit (most significant bit)

0 = Idle line condition

Bits 0–2, and 5 — Not used

Can read either one or zero

The address bit is dependent on both the wake-bit and the M-bit level. Additionally, the receiver does not use the wake-up feature unless the RWU control bit in SCCR2 is set.

Wake	М	Receiver Wake-Up
0	х	Detection of an idle line allows the next data byte received to cause the receive data register to fill and produce an RDRF flag.
1	0	Detection of a received one in the eighth data bit allows an RDRF flag and associated error flags.
1	1	Detection of a received one in the ninth data bit allows an RDRF flag and associated error flags.

# Serial Communications Control Register 2 (SCCR2) \$OF

The SCCR2 provides control of individual SCI functions such as interrupts, transmit/receive enabling, receiver wake-up, and break code.

7	6	5	4	3	2	1	0
TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK
RESET:					***************************************		
0	0	0	0	0	0	0	0

TIE — Transmit Interrupt Enable

1 = SCI interrupt enabled

0 = TDRE interrupt disabled

TCIE — Transmit Complete Interrupt Enable

1 = SCI interrupt enabled

0 = TC interrupt disabled

RIE - Receive Interrupt Enable

1 = SCI interrupt enabled

0 = RDRF and OR interrupts disabled

ILIE - Idle Line Interrut Enable

1 = SCI interrupt enabled

0 = Idle interrupt disabled

TF -- Transmit Enable

- 1 = Transmit shift register output is applied to the TD0 line. Depending upon the SCCR1 M bit, a preamble of 10 (M = 0) or 11 (M = 1) consecutive ones is transmitted.
- 0=Transmitter disabled after last byte is loaded in the SCDAT and TDRE is set. After last byte is transmitted, TD0 line becomes a high-impedance line.

RE — Receive Enable

- 1 = Receiver shift register input is applied to the RDI
- 0=Receiver disabled and RDRF, IDLE, OR, NF, and FE status bits are inhibited.

RWU - Receiver Wake-Up

- 1 = Places receiver in sleep mode and enables wakeup function
- 0=Wake-up function disabled after receiving data word with MSB set (if WAKE=1) Wake-up function also disabled after receiving 10

(M=0) or 11 (M=1) consecutive ones (if WAKE = 0)

SBK — Send Break

- 1 = Transmitter continually sends blocks of zeros (sets of 10 or 11) until cleared. Upon completion of break code, transmitter sends one high bit for recognition of valid start bit.
- 0 = Transmitter sends 10 (M=0) or 11 (M=1) zeros then reverts to an idle state or continues sending data. If transmitter is empty and idle, setting and clearing the SBK bit may queue up to two character times of break because the first break transfers immediately to the shift register, and the second is queued into the parallel transmit buffer.

#### Serial Communications Status Register (SCSR) \$10

The SCSR provides inputs to the SCI interrupt logic circuits. Noise flag and framing error bits are also contained in the SCSR.

7	6	5	4	3	2	1	0
TDRE	TC	RDRF	IDLE	OR	NF	FE	
RESET:	1	0	0	0	0	0	

TDRE — Transmit Data Register (TDR) Empty

- 1 = TDR contents transferred to the transmit data shift register
- 0 = TDR still contains data. TDRE is cleared by reading the SCSR (with TDRE = 1), followed by a write to the TDR.

TC — Transmit Complete

- 1 = Indicates end of data frame, preamble, or break condition has occurred
- 0=TC bit cleared by reading the SCSR (with TC=1), followed by a write to the TDR

RDRF — Receive Data Register (RDR) Full

1 = Receive data shift register contents transferred to the RDR

0 = Receive data shift register transfer did not occur. RDRF is cleared by reading the SCSR (with RDRF = 1) followed by a read of the RDR

IDLE - Idle Line Detect

1 = Indicates receiver has detected an idle line

0 = IDLE is cleared by reading the SCSR (with IDLE = 1), followed by a read of the RDR. Once IDLE is cleared, IDLE cannot be set until RDI line becomes active and idle again.

#### OR — Overrun Error

- 1 = Indicates receive data shift register data is sent to a full RDR (RDRF=1). Data causing the overrun is lost, and RDR data is not disturbed.
- 0 = OR is cleared by reading the SCSR (with OR = 1), followed by a read of the RDR.

# NF - Noise Flag

- 1 = Indicates noise is present on the receive bits, including the start and stop bits. NF is not set until RDRF = 1.
- 0=NF is cleared by reading the SCSR (with NF=1), followed by a read of the RDR.

# FE — Framing Error

- 1 = Indicates stop bit not detected in received data character. FE is set the same time RDRF is set. If received byte causes both framing and overrun errors, processor will only recognize the overrun error. Further data transfer into the RDR is inhibited until FE is cleared.
- 0=NF is cleared by reading the SCSR (with FE=1), followed by a read of the RDR.

Bit 0 - Not used

Can read either one or zero

# **Baud Rate Register \$0D**

The baud rate register is used to select the SCI transmitter and receiver baud rate. SCP0 and SCP1 prescaler bits are used in conjunction with the SCR0 through SCR2 baud rate bits to provide multiple baud rate combinations for a given crystal frequency. Bits 3, 6, and 7 always read zero.

7	6	5	4	3	2	1	0
	_	SCP1	SCP0	_	SCR2	SCR1	SCR0
RESET:		. 0	n	_	н	11	11

SCP0 — SCI Prescaler Bit 0

SCP1 — SCI Prescaler Bit 1

Two prescaler bits are used to increase the range of standard baud rates controlled by the SCR0–SCR2 bits. Prescaler internal processor clock division versus bit levels are listed in Table 3.

SCR0 - SCI Baud Rate Bit 0

SCR1 - SCI Baud Rate Bit 1

SCR2 - SCI Baud Rate Bit 2

Three baud rate bits are used to select the baud rates of the SCI transmitter and SCI receiver. Baud rates versus bit levels are listed in Table 4.

Tables 3 and 4 tabulate the divide chain used to obtain the baud rate clock (transmit clock). The actual divider chain is controlled by the combined SCP0-SCP1 and SCR0-SCR2 bits in the baud rate register. All divided frequencies shown in Table 3 represent the final baud rate resulting from the internal processor clock division shown in the divided-by column only (prescaler division only). Table 4 lists the prescaler output divided by the action of the SCI select bits (SCR0-SCR2). For example, assume that a 9600-Hz baud rate is required with a 2.4576-MHz external crystal. In this case, the prescaler bits (SCP0-SCP1) could be configured as a divide-by-one or a divideby-four. If a divide-by-four prescaler is used, then the SCR0-SCR2 bits must be configured as a divide-by-two. Using the same crystal, the 9600 baud rate can be obtained with a prescaler divide-by-one and the SCR0-SCR2 bits configured for a divide-by-eight.

## SERIAL PERIPHERAL INTERFACE

The serial peripheral interface (SPI) is an interface built into the MCU which allows several MCUs or MCUs plus peripherals to be interconnected within the same black box. In the SPI format, the clock is not included in the data stream and must be furnished as a separate signal. An SPI system may consist of one master MCU and several slaves (Figure 14) or MCUs that can be either masters or slaves.

# Features:

- · Full-duplex, three-wire synchronous transfers
- Master or slave operation

Table 3. Prescaler Highest Baud Rate Frequency Output

SCP Bit		Clock*		Crystal Frequency MHz								
		Divided By	4.194304	4.0	2.4576	2.0	1.8432					
0	0	1	131.072 kHz	125.000 kHz	76.80 kHz	62.50 kHz	57.60 kHz					
0	1	3	43.691 kHz	41.666 kHz	25.60 kHz	20.833 kHz	19.20 kHz					
1	0	4	32.768 kHz	31.250 kHz	19.20 kHz	15.625 kHz	14.40 kHz					
1	1	13	10.082 kHz	9600 Hz	5.907 kHz	4800 Hz	4430 Hz					

<sup>\*</sup>Refers to the internal processor clock.

NOTE: The divided frequencies shown in Table 3 represent baud rates which are the highest transmit baud rate (Tx) that can be obtained by a specific crystal frequency and only using the prescaler division. Lower baud rates may be obtained by providing a further division using the SCI rate select bits as shown below for some representative prescaler outputs.

SCR Bits		Divided	Representative Highest Prescaler Baud Rate Output								
2	1 0		Ву	131.072 kHz	32.768 kHz	76.80 kHz	19.20 kHz	9600 Hz			
0	0	0	1	131.072 kHz	32.768 kHz	76.80 kHz	19.20 kHz	9600 Hz			
0	0	1	2	65.536 kHz	16.384 kHz	38.40 kHz	9600 Hz	4800 Hz			
0	1	0	4	32.768 kHz	8.192 kHz	19.20 kHz	4800 Hz	2400 Hz			
0	1	1	8	16.384 kHz	4.096 kHz	9600 Hz	2400 Hz	1200 Hz			
1	0	0	16	8.192 kHz	2.048 kHz	4800 Hz	1200 Hz	600 Hz			
1	0	1	32	4.096 kHz	1.024 kHz	2400 Hz	600 Hz	300 Hz			
1	1	0	64	2.048 kHz	512 Hz	1200 Hz	300 Hz	150 Hz			
1	1	1	128	1.024 kHz	256 Hz	600 Hz	150 Hz	75 Hz			

Table 4. Transmit Baud Rate Output for a Given Prescaler Output

NOTE: Table 4 illustrates how the SCI select bits can be used to provide lower transmitter baud rates by further dividing the prescaler output frequency. The five examples are only representative samples. In all cases, the baud rates shown are transmit baud rates (transmit clock), and the receive clock is 16 times higher in frequency than the actual baud rate.




Figure 14. Master-Slave System Configuration

- 1.05 MHz (maximum) master bit frequency
- 2.1 MHz (maximum) slave bit frequency
- · Four programmable master bit rates
- Programmable clock polarity and phase
- End-of-transmission interrupt flag
- Write collision flag protection
- Master-master mode fault protection capability

## SIGNAL DESCRIPTION

The four basic signals (MOSI, MISO, SCK, and  $\overline{SS}$ ) are described in the following paragraphs. Each signal function is described for both master and slave mode.

# Master Out, Slave In

The master out, slave in (MOSI) line is configured as an output in a master device and as an input in a slave device. The MOSI line is one of two lines that transfer serial data in one direction with the most significant bit sent first.

# Master In, Slave Out

The master in, slave out (MISO) line is configured as an input in a master device and as an output in a slave device. The MISO is one of two lines that transfer serial data in one direction with the most significant bit sent first. The MISO line of a slave device is placed in a high-impedance state if slave is not selected ( $\overline{SS} = 1$ ).

# Serial Clock

The serial clock (SCK) is used to synchronize both data in and out of a device via the MOSI and MISO lines. The master and slave devices can exchange a byte of information during a sequence of eight clock cycles. Since SCK is generated by the master device, this line becomes an input on a slave device.

As shown in Figure 15, four possible timing relationships may be chosen by using control bits CPOL and CPHA in the serial peripheral control register (SPCR). Both master and slave devices must operate with the same timing.




Figure 15. Data Clock Timing Diagram

Two bits (SPR0 and SPR1) in the SPCR of the master device select the clock rate. In a slave device, SPR0 and SPR1 have no effect on SPI operation.

#### Slave Select

The slave select  $(\overline{SS})$  input line selects a slave device. The  $\overline{SS}$  line must be low prior to data transactions and must stay low for the duration of the transaction. The  $\overline{SS}$  line on the master must be tied high; if the  $\overline{SS}$  line goes low, a mode fault error flag (MODF) is set in the serial peripheral status register (SPSR).

When CPHA=0, the shift clock is the OR of  $\overline{SS}$  with SCK. In this clock phase mode,  $\overline{SS}$  must go high between successive characters in an SPI message. When CPHA=1,  $\overline{SS}$  must go high between successive characters in an SPI message. When CPHA=1,  $\overline{SS}$  may be left low for several SPI characters. In cases where there is only one SPI slave MCU, the slave MCU  $\overline{SS}$  line could be tied to VSS as long as CPHA=1 clock modes are used.

## **FUNCTIONAL DESCRIPTION**

A block diagram of the SPI is shown in Figure 16. In a master configuration, the CPU sends a signal to the master start logic, which originates an SPI clock (SCK) based on the internal processor clock. As a master device, data is parallel loaded into the 8-bit shift register from the internal bus during a write cycle and then serially shifted via the MOSI pin to the slave devices. During a read cycle, data is applied serially from a slave device via the MISO pin to the 8-bit shift register. Data is then parallel transferred to the read buffer and made available to the internal data bus during a CPU read cycle.

In a slave configuration, the slave start logic receives a logic low at the  $\overline{SS}$  pin and a clock input at the SCK pin. This synchronizes the slave with the master. Data from the master is received serially at the slave MOSI pin and shifted into the 8-bit shift register for a parallel transfer to the read buffer. During a write cycle, data is parallel loaded into the 8-bit shift register from the internal data




Figure 16. SPI Block Diagram

bus, awaiting the clocks from the master to shift out serially to the MISO pin and then to the master device.

Figure 17 illustrates the MOSI, MISO, SCK, and SS master-slave interconnections.

## REGISTERS

There are three registers in the SPI that provide control, status, and data storage functions. These registers, the serial peripheral control register (SPCR), serial peripheral status register (SPSR), and serial peripheral data I/O register (SPDR), are described in the following paragraphs.

# Serial Peripheral Control Register \$0A

The SPCR provides control of individual SPI functions such as interrupt and system enabling/disabling, master/slave mode select, and clock polarity/phase/rate select.

	7	6	5	4	3	2	1	0		
	SPIE	SPE	-	MSTR	CPOL	СРНА	SPR1	SPR0		
RESET:										
	0	0	_	0	U	U	U	U		
CDIE Carial Davida and Justiness Frankla										

SPIE — Serial Peripheral Interrupt Enable

- 1 = SPI interrupt enabled
- 0 = SPI interrupt disabled

SPE — Serial Peripheral System Enable

- 1 = SPI system on
- 0 = SPI system off

MSTR - Master Mode Select

- 1 = Master mode
  - 0 = Slave mode
- CPOL Clock Polarity

Clock polarity bit controls the clock value and is used in conjunction with the clock phase (CPHA) bit.

- 1 = SCK line idles high
- 0 = SCK line idles in low state
- CPHA Clock Phase

Clock phase bit along with CPOL controls the clockdata relationship between the master and slave devices. CPOL selects one of two clocking protocols.

- $1 = \overline{SS}$  is an output enable control.
- 0 = Shift clock is the OR of SCK with \$\overline{SS}\$.

  When \$\overline{SS}\$ is low, first edge of SCK invokes first data sample.

SPR0, SPR1 - SPI Clock Rate Bits

Two clock rate bits are used to select one of four clock rates to be used as SCK in the master mode. In the slave mode, the two clock rate bits have no effect. Clock rate selection is shown in the following table.

Bit 5 - Not used

Can read either one or zero

#### SPI Clock Rate Selection

SPR1	SPR0	Internal Processor Clock Divided By
0	0	2
0	1	4
1	0	16
1	1	32

# Serial Peripheral Status Register \$0B

The SPSR contains three status bits.

7	6	5	4	3	2	1	0
SPIF	WCOL	_	MODF		_	_	_

RESET:

SPIF — Serial Peripheral Data Transfer Flag

- 1 = Indicates data transfer completed between processor and external device.
  - (If SPIF=1 and SPIE=1, SPI interrupt is enabled.)
- 0=Clearing is accomplished by reading SPSR (with SPIF=1) followed by SPDR access.

WCOL - Write Collision

- 1 = Indicates an attempt is made to write to SPDR while data transfer is in process.
- 0 = Clearing is accomplished by reading SPSR (with WCOL = 1), followed by SPDR access.

MODF — Mode Fault Flag

- 1 = Indicates multi-master system control conflict.
- 0=Clearing is accomplished by reading SPSR (with MODF=1), followed by a write to the SPCR.

Bits 0–3, and 5 — Not used Can read either zero or one




Figure 17. SPI Master-Slave Interconnections

# Serial Peripheral Data I/O Register \$0C

The SPDR is a read/write register used to receive and transmit SPI data.

7	6	5	4	3	2	1	0
SPD7	SPD6	SPD5	SPD4	SPD3	SPD2	SPD1	SPD0
RESET:	U	U	U	U	. U	U	U

A write to the SPDR places data directly into the shift register for transmission. Only a write to this register will initiate transmission/reception of another byte and will only occur in the master device. On completion of byte transmission, the SPIF status bit is set in both master and slave devices.

A read to the SPDR causes the buffer to be read. The first SPIF status bit must be cleared by the time a second data transfer from the shift register to the read buffer begins, or an overrun condition will exist. In overrun cases, the byte causing the overrun is lost.

# **INSTRUCTION SET**

The MCU has a set of 62 basic instructions. They can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type.

This MCU uses all the instructions available in the M146805 CMOS Family plus one more: the unsigned multiply (MUL) instruction. This instruction allows unsigned multiplication of the contents of the accumulator (A) and the index register (X). The high-order product is then stored in the index register, and the low-order product is stored in the accumulator. A detailed definition of the MUL instruction is shown below.

Operation	X:A X*A			
Description	Multiplies the eight bits in the index register by the eight bits in the accumulator to obtain a 16-bit unsigned number in the concatenated accumulator and index register			
Condition Codes	H: Cleared I: Not affecte N: Not affect Z: Not affect C: Cleared	ed		
Source	MUL			
Form(s)	Addressing Mode Inherent	Cycles 11	Bytes 1	Opcode \$42

# REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to the following instruction list.

Function	Mnemonic
Load A from Memory	LDA
Load X from Memory	LDX
Store A in Memory	STA
Store X in Memory	STX
Add Memory to A	ADD
Add Memory and Carry to A	ADC
Subtract Memory	SUB
Subtract Memory from A with Borrow	SBC
AND Memory to A	AND
OR Memory with A	ORA
Exclusive OR Memory with A	EOR
Arithmetic Compare A with Memory	CMP
Arithmetic Compare X with Memory	CPX
Bit Test Memory with A (Logical Compare)	BIT
Jump Unconditional	JMP
Jump to Subroutine	JSR

## **READ-MODIFY-WRITE INSTRUCTIONS**

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read-modify-write sequence since it does not modify the value. Refer to the following list of instructions.

Function	Mnemonic
Increment	INC
Decrement	DEC
Clear	CLR
Complement	сом
Negate (Twos Complement)	NEG
Rotate Left Thru Carry	ROL
Rotate Right Thru Carry	ROR
Logical Shift Left	LSL
Logical Shift Right	LSR
Arithmetic Shift Right	ASR
Test for Negative or Zero	TST
Multiply	MUL

# **BRANCH INSTRUCTIONS**

This set of instructions branches if a particular condition is met; otherwise, no operation is performed. Branch instructions are two-byte instructions. Refer to the following list for branch instructions.

Function	Mnemonic
Branch Always	BRA
Branch Never	BRN

- Continued -

Function	Mnemonic
Branch if Higher	вні
Branch if Lower or Same	BLS
Branch if Carry Clear	всс
Branch if Higher or Same	BHS
Branch if Carry Set	BCS
Branch if Lower	BLO
Branch if Not Equal	BNE
Branch if Equal	BEQ
Branch if Half Carry Clear	внсс
Branch if Half Carry Set	BHCS
Branch if Plus	BPL
Branch if Minus	ВМІ
Branch if Interrupt Mask Bit is Clear	ВМС
Branch if Interrupt Mask Bit is Set	BMS
Branch if Interrupt Line is Low	BIL
Branch if Interrupt Line is High	BIH
Branch to Subroutine	BSR

#### BIT MANIPULATION INSTRUCTIONS

The MCU is capable of setting or clearing any writable bit which resides in the first 256 bytes of the memory space where all port registers, port DDRs, timer, timer control, ROM, and on-chip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear and bit test, and branch functions are all implemented with a single instruction. For test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition code register. Refer to the following list for bit manipulation instructions.

Function	Mnemonic
Branch if Bit n is Set	BRSET n (n = 0 7)
Branch if Bit n is Clear	BRCLR n (n = 0 7)
Set Bit n	BSET n (n = 0 7)
Clear Bit n	BCLR n (n = 0 7)

# **CONTROL INSTRUCTIONS**

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to the following list for control instructions.

Function	Mnemonic
Transfer A to X	TAX
Transfer X to A	TXA
Set Carry Bit	SEC
Clear Carry Bit	CLC
Set Interrupt Mask Bit	SEI

— Continued —

Function	Mnemonic
Clear Interrupt Mask Bit	CLI
Software Interrupt	SWI
Return from Subroutine	RTS
Return from Interrupt	RTI
Reset Stack Pointer	RSP
No-Operation	NOP
Stop	STOP
Wait	WAIT

# **OPCODE MAP SUMMARY**

Table 5 is an opcode map for the instructions used on the MCU.

# ADDRESSING MODES

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code for all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single byte instructions; the longest instructions (three bytes) permit accessing tables throughout memory. Short and long absolute addressing is also included. One- or two-byte direct addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory.

The term "effective address" (EA) is used in describing the various addressing modes. Effective address is defined as the address from which the argument for an instruction is fetched or stored.

#### **IMMEDIATE**

In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants that do not change during program execution (e.g., a constant used to initialize a loop counter).

## DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two-byte instruction.

### **EXTENDED**

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode byte. Instructions with extended addressing mode are capable of referencing arguments anywhere in memory with a single three-byte instruction. When using the Motorola assembler, the user need not specify whether


Table 5. Opcode Map

	Bit Ma	nipulation	Branch	Γ	R	med/Modify/	Write		Cor	ntrol	1		Regist	er/Memory			T
	BTB	BSC	REL	DIR	INH	INH	IX1	IX	INH	INH	IMM	DIR	EXT	IX2	IX1	IX F	i
Low	0000	0001	0010	3 0011	0100	5 0101	6 0110	0111	1000	1001	1010	B 1011	1100	D 1101	1110	1111	Hi Low
0000	BRSETO 3 BTB	BSETO 5	BRA REL	NEG DIR	NEGA 1 INH	NEGX 1 INH	NEG 2 IX1	NEG 1X	RTI 1 INH		SUB 2	SUB 2 DIR	SUB 3 EXT	SUB 1X2	SUB IX1	SUB IX	<b>∞</b> ‱
1 0001	BRCLRO 3 BTB	BCLR0 5	BRN 3 2 REL						RTS 1 INH		CMP 2 IMM	CMP 2 DIR	CMP 3 EXT	CMP 5	CMP IX1	CMP IX	1 0001
2 0010	BRSET1 3 BTB	BSET1 2 BSC	BHI 2 REL		MUL INH						SBC 2 IMM	SBC DIR	SBC 4	SBC 5	SBC 1X1	SBC 3	2 0010
3 0011	BRCLR1 3 BTB	BCLR1 5 2 BSC	BLS 2 REL	COM 5 2 DIR	COMA 1 INH	COMX 3	COM 2 1X1	COM 1X	SWI 1 INH		CPX 2 IMM	CPX DIR	CPX 3 EXT	CPX 3 1X2	CPX 1X1	, CPX IX	3 0011
4 0100	BRSET2 3 BTB	BSET2 5	BCC REL	LSR 5	LSRA INH	LSRX 1 INH	LSR 2 IX1	LSR 5			AND 2	AND 2 DIR	AND 3 EXT	AND 3	AND 1X1	1 AND IX	0100
5 0101	BRCLR2 3 BTB	BCLR2 BSC	BCS REL		3	3	. 6	5			BIT 2	BIT DIR	BIT 3 EXT	BIT 3	BIT X	BIT IX	
6 0110	BRSET3	BSET3	BNE 2 REL	ROR 5	RORA 1	RORX 1	ROR 2 1X1	ROR 5		2	LDA 2	LDA 2 DIR	LDA 3 EXT	LDA 3	LDA X	LDA 3	6
7 0111	BRCLR3	BCLR3	BEQ REL	ASR DIR	ASRA 1 INH	ASRX 1	ASR 2 IX1	ASR S		TAX 1		STA DIR	STA S	STA X2	STA	STA	7 0111
1000	BRSET4	BSET4	BHCC 3	LSL DIR	LSLA INH	LSLX 1	LSL 2 IX1	LSL IX		CLC	EOR 2	EOR 2 DIR	EOR SEXT	EOR 3	EOR X	1 EOR IX	8 1000
9 1001	BRCLR4 3 BTB	BCLR4°	BHCS REL	ROL DIR	ROLA	ROLX 3	ROL 2 1X1	ROL S		SEC 1	ADC 2 IMM	ADC DIR	3 EXT	3 ADC 3	ADC IX1	ADC IX	9 1001
A 1010	BRSET5	BSET5	BPL 2 REL	DEC DIR	DECA 1 INH	DECX 1 INH	DEC 1X1	1 DEC 1X		CLI 1 INH	ORA 2 IMM	ORA DIR	ORA 3 EXT	ORA X	ORA X	ORA	A 1010
B 1011	BRCLR5 3 BTB	BCLR5 2 BSC	BMI 2 REL	5		3	6	5		SEI 1 INH	ADD 2 IMM	ADD DIR	ADD 3 EXT	ADD 3 IX2	ADD IX1	ADD IX	B 1011
C 1100	BRSET6	BSET6 2 BSC	BMC REL	INC 2 DIR	INCA 1 INH	INCX	INC 2 1X1	INC IX		RSP 1	6	JMP 2 DIR	JMP 3 EXT	JMP 3 IX2	JMP 1X1	JMP 1X	C 1100
D 1101	BRCLR6 3 BTB	BCLR6 2 BSC	BMS REL	TST DIR	TSTA 1 INH	TSTX INH	TST 2 IX1	TST IX	2	NOP 1	BSR REL	JSR 2 DIR	JSR 3 EXT	JSR 3 1X2	JSR 2 IX1	JSR IX	D 1101
E 1110	BRSET7 3 BTB	BSET7 2 BSC 5	BIL REL	5	3	- 3	6	5	STOP 1 INH	,	LDX 2 IMM	LDX DIR	LDX 3 EXT	3 IX2	LDX 2  X1 5	LDX X	E 1110
F 1111	BRCLR7 3 BTB	BCLR7 2 BSC	BIH 2 REL	CLR DIR	CLRA 1 INH	CLRX 1 INH	CLR 2 IX1	CLR	WAIT 1	TXA 1		STX 2 DIR	STX 3 EXT	STX 3 IX2	STX IX1	STX	F 1111

#### **Abbreviations for Address Modes**

INH Inherent Α Accumulator X Index Register IMM Immediate DIR Direct Extended EXT REL Relative BSC Bit Set/Clear BTB Bit Test and Branch Indexed (No Offset) ΙX

IX1 Indexed, 1 Byte (8-Bit) Offset IX2 Indexed, 2 Byte (16-Bit) Offset



MC68HC05C8

an instruction uses direct or extended addressing. The assembler automatically selects the shortest form of the instruction.

#### RELATIVE

The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte (the offset) following the opcode is added to the PC if, and only if, the branch conditions are true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from  $-126\ {\rm to}\ +129\ {\rm from}$  the opcode address. The programmer need not calculate the offset when using the Motorola assembler, since it calculates the proper offset and checks to see that it is within the span of the branch.

#### INDEXED, NO OFFSET

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. This addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location.

#### **INDEXED, 8-BIT OFFSET**

In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the opcode. The addressing mode is useful for selecting the Kth element in an n element table. With this two-byte instruction, K would typically be in X with the address of the beginning of the table in the instruction. As such, tables may begin anywhere within the first 256 addressable locations and could extend as far as location 510 (\$1FE is the last location at which the instruction may begin).

#### INDEXED, 16-BIT OFFSET

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned

8-bit index register and the two unsigned bytes following the opcode. This address mode can be used in a manner similar to indexed, 8-bit offset except that this three-byte instruction allows tables to be anywhere in memory. As with direct and extended addressing, the Motorola assembler determines the shortest form of indexed addressing.

#### BIT SET/CLEAR

In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode, and the byte following the opcode specifies the direct addressing of the byte in which the specified bit is to be set or cleared. Any read/write bit in the first 256 locations of memory, including I/O, can be selectively set or cleared with a single two-byte instruction.

#### **BIT TEST AND BRANCH**

The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit that is to be tested and its condition (set or clear), is included in the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte. The signed relative 8-bit offset in the third byte is added to the PC if the specified bit is set or cleared in the specified memory location. This single three-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branching is from -125 to +130 from the opcode address. The state of the tested bit is also transferred to the carry bit of the condition code register.

#### INHERENT

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator as well as the control instruction with no other arguments are included in this mode. These instructions are one byte long.

#### **ELECTRICAL SPECIFICATIONS**

#### MAXIMUM RATINGS (Voltages referenced to Vos)

Rating	Symbol	Value	Unit
Supply Voltage	V <sub>DD</sub>	-0.3 to +7.0	٧
Input Voltage	V <sub>in</sub>	$V_{SS} = 0.3 \text{ to}$ $V_{DD} + 0.3$	V
Self-Check Mode (IRQ Pin Only)	V <sub>in</sub>	V <sub>SS</sub> = 0.3 to 2×V <sub>DD</sub> + 0.3	V
Current Drain Per Pin Excluding VDD and VSS	-	25	mA
Operating Temperature Range MC68HC05C8P, FN MC68HC05C8CP, CFN MC68HC05C8VP, VFN MC68HC05C8MP, MFN	TA	T <sub>L</sub> to T <sub>H</sub> 0 to +70 -40 to +85 -40 to +105 -40 to +125	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields: however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. For proper operation, it is recommended that Vin and Vout be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq$ VDD. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (e.g., either VSS or VDD).

# THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance	θJA		°C/W
Plastic	1	60	
Plastic Leaded Chip Carrier (PLCC)		70	

#### **POWER CONSIDERATIONS**

The average chip-junction temperature, T<sub>J</sub>, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \cdot \theta_{JA}) \tag{1}$$

where: TΑ  $\theta$ JA

= Ambient Temperature, °C = Package Thermal Resistance, Junction-to-Ambient, °C/W

 $P_D$ 

 $= P_{INT} + P_{I/O} \\ = I_{CC} \times V_{CC}, \mbox{ Watts } - \mbox{ Chip Internal Power} \\ = \mbox{Power Dissipation on Input and Output}$ PINT Pins — User Determined

# $V_{DD} = 4.5 \text{ V}$

Pins	R1	R2	С
PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD4	3.26 kΩ	2.38 kΩ	50 pF
PD0, PD5, PD7	1.9 kΩ	2.26 kΩ	200 pF

#### $V_{DD} = 3.0 \text{ V}$

Pins	R1	R2	С
PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD4	10.91 kΩ 6.32 kΩ	50 pF	
PD0, PD5, PD7	6 kΩ	6 kΩ	200 pF

For most applications  $P_{I/O} < P_{INT}$  and can be neglected. The following is an approximate relationship between

 $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected):  $P_D = K \div (T_J + 273^{\circ}C)$ (2) Solving equations (1) and (2) for K gives:

 $K = P_D \cdot (T_A + 273^{\circ}C) + \theta_{JA} \cdot P_D^2$ 

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring PD (at equilibrium) for a known  $T_A$ . Using this value of  $\overline{K}$ , the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.




Figure 18. Equivalent Test Load

#### MC68HC05C8

#### DC ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H, \text{ unless otherwise noted})$ 

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage, I <sub>Load</sub> ≤10.0 μA	V <sub>OL</sub>	 V <sub>DD</sub> - 0.1	=	0.1	٧
Output High Voltage (I <sub>LOad</sub> = 0.8 mA) PA0-PA7, PB0-PB7, PC0-PC7, TCMP (see Figure 19) (I <sub>LOad</sub> = 1.6 mA) PD1-PD4 (see Figure 20)	Voн	V <sub>DD</sub> - 0.8 V <sub>DD</sub> - 0.8	<u>-</u>	_	٧
Output Low Voltage (see Figure 21) (I <sub>Load</sub> = 1.6 mA) PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD4, TCMP	VOL			0.4	٧
Input High Voltage PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD5, PD7, TCAP, IRQ, RESET, OSC1	VIH	0.7×V <sub>DD</sub>		V <sub>DD</sub>	V
Input Low Voltage PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD5, PD7, TCAP, IRQ, RESET, OSC1	VIL	V <sub>SS</sub>		0.2×V <sub>DD</sub>	V
Data Retention Mode (0° to 70°C)	V <sub>RM</sub>	2.0	_	_	٧
Supply Current (see Notes) Run (see Figures 22 and 23) Wait (see Figures 22 and 23) Stop (see Figure 23)	IDD	_	3.5 1.6	7.0 4.0	mA mA
25°C 0° to 70°C (Standard) -40° to +85°C -40° to +125°C		_ _ _ _	2.0 — — —	50 140 180 250	μΑ μΑ μΑ μΑ
I/O Ports Hi-Z Leakage Current PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD4	lıL	_		± 10	μΑ
In <u>put Current</u> RESET, IRQ, TCAP, OSC1, PD0, PD5, PD7	lin			±1	μΑ
Capacitance Ports (as Input or Output) RESET, IRQ, TCAP, PD0-PD5, PD7	C <sub>out</sub> C <sub>in</sub>	_	_	12 8	pF

#### NOTES:

- 1. All values shown reflect average measurements.
- 2. Typical values at midpoint of voltage range, 25°C only.
- 3. Wait IDD: Only timer system active (SPE=TE=RE=0). If SPI, SCI active (SPE=TE=RE=1) add 10% current draw.
- Run (Operating) IDD, Wait IDD: Measured using external square wave clock source (f<sub>OSC</sub>=4.2 MHz), all inputs 0.2 V from rail; no dc loads, less than 50 pF on all outputs, C<sub>L</sub> = 20 pF on OSC2.
- 5. Wait, Stop I<sub>DD</sub>: All ports configured as inputs,  $V_{IL} = 0.2 \text{ V}$ ,  $V_{IH} = V_{DD} 0.2 \text{ V}$ .
- 6. Stop IDD measured with OSC1 = VSS.
- Standard temperature range is 0° to 70°C. Extended temperature (-40° to +85°C, -40° to +125°C) versions and a 25°C only version are available.
- 8. Wait IDD is affected linearly by the OSC2 capacitance.

#### DC ELECTRICAL CHARACTERISTICS

( $V_{DD} = 3.3 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ , unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage, I <sub>Load</sub> ≤10.0 μA	V <sub>OL</sub> V <sub>OH</sub>	 V <sub>DD</sub> -0.1	_	0.1 —	٧
Output High Voltage (I <sub>Load</sub> = 0.2 mA) PA0-PA7, PB0-PB7, PC0-PC7, TCMP (see Figure 19) (I <sub>Load</sub> = 0.4 mA) PD1-PD4 (see Figure 20)	VOH	V <sub>DD</sub> - 0.3 V <sub>DD</sub> - 0.3	_ :	_	٧
Output Low Voltage (see Figure 21) (I <sub>Load</sub> =0.4 mA) PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD4, TCMP	V <sub>OL</sub>	_	<del>-</del> .	0.3	V
Input High Voltage PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD5, PD7, TCAP, IRQ, RESET, OSC1	VIH	0.7×V <sub>DD</sub>	-	V <sub>DD</sub>	V
Input Low Voltage PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD5, PD7, TCAP, IRQ, RESET, OSC1	V <sub>IL</sub>	V <sub>SS</sub>		0.2×V <sub>DD</sub>	V
Data Retention Mode (0° to 70°C)	V <sub>RM</sub>	2.0		_	V
Supply Current (see Notes) Run (see Figures 22 and 24) Wait (see Figures 22 and 24) Stop (see Figure 24)	I <sub>DD</sub>	_	1.0 0.5	2.5 1.4	mA mA
25°C 0° to 70°C (Standard) -40° to +85°C -40° to +125°C		_ _ _ _	1.0 — — —	30 80 120 175	μΑ μΑ μΑ μΑ
I/O Ports Hi-Z Leakage Current PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD4	IιL			±10	μА
Input Current RESET, IRQ, TCAP, OSC1, PD0, PD5, PD7	lin	_		±1	μА
Capacitance Ports (as Input or Output) RESET, IRQ, TCAP, PD0-PD5, PD7	C <sub>out</sub> C <sub>in</sub>	_	_	12 8	pF

#### NOTES

- 1. All values shown reflect average measurements.
- 2. Typical values at midpoint of voltage range, 25°C only.
- 3. Wait IDD: Only timer system active (SPE=TE=RE=0). If SPI, SCI active (SPE=TE=RE=1) add 10% current draw.
- Run (Operating) IDD, Wait IDD: Measured using external square wave clock source (f<sub>OSC</sub>=4.2 MHz), all inputs 0.2 V from rail; no dc loads, less than 50 pF on all outputs, C<sub>L</sub> = 20 pF on OSC2.
- 5. Wait, Stop IDD: All ports configured as inputs,  $V_{IL}$  = 0.2 V,  $V_{IH}$  =  $V_{DD}$  0.2 V.
- 6. Stop IDD measured with OSC1=VSS.
- Standard temperature range is 0° to 70°C. Extended temperature (-40° to +85°C, -40° to +125°C) versions and a 25°C only version are available.
- 8. Wait IDD is affected linearly by the OSC2 capacitance.




Figure 19. Typical VOH vs IOH for Ports A, B, C, and TCMP




Figure 20. Typical V<sub>OH</sub> vs I<sub>OH</sub> for PD1-PD4




Figure 21. Typical VOL vs IOL for All Ports




Figure 22. Typical Current vs Internal Frequency for Run and Wait Modes

# MC68HC05C8




Figure 23. Maximum IDD vs Frequency for VDD = 5.0 Vdc




Figure 24. Maximum IDD vs Frequency for VDD = 3.3 Vdc


#### **CONTROL TIMING**

 $(V_{DD} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)$ 

Characteristic	Symbol	Min	Max	Unit
Frequency of Operation Crystal Option External Clock Option	f <sub>osc</sub>	— dc	4.2 4.2	MHz
Internal Operating Frequency Crystal (f <sub>OSC</sub> ÷ 2) External Clock (f <sub>OSC</sub> ÷ 2)	f <sub>op</sub>	— dc	2.1 2.1	MHz
Cycle Time (see Figure 28)	t <sub>cyc</sub>	480		ns
Crystal Oscillator Startup Time (see Figure 28)	toxov		100	ms
Stop Recovery Startup Time (Crystal Oscillator) (see Figure 25)	tILCH		100	ms
RESET Pulse Width (see Figure 28)	t <sub>RL</sub>	1.5	_	tcyc
Timer Resolution** Input Capture Pulse Width (see Figure 26) Input Capture Pulse Period (see Figure 26)	tRESL tTH, tTL tTLTL	4.0 125 ***	_ _ _	t <sub>cyc</sub> ns t <sub>cyc</sub>
Interrupt Pulse Width Low (Edge-Triggered) (see Figure 8)	ţılıh	125	_	ns
Interrupt Pulse Period (see Figure 8)	tILIL	*	_	t <sub>cyc</sub>
OSC1 Pulse Width	tOH, tOL	. 90	_	ns

- \*The minimum period tILIL should not be less than the number of cycle times it takes to execute the interrupt service routine plus
- 21 t<sub>cyc</sub>.

  \*\*Since a 2-bit prescaler in the timer must count four internal cycles (t<sub>cyc</sub>), this is the limiting minimum factor in determining the
- \*\*\*The minimum period tTLTL should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus 24 t<sub>CVC</sub>.



- 2. IRQ pin edge-sensitive mask option.
- 3. IRQ pin level and edge-sensitive mask option.
- 4. RESET vector address shown for timing example.

Figure 25. Stop Recovery Timing Diagram

#### **CONTROL TIMING**

 $(V_{DD}=3.3\ Vdc\pm0.3\ Vdc,\ V_{SS}=0\ Vdc,\ T_{A}=T_{L}\ to\ T_{H})$ 

Characteristic	Symbol	Min	Max	Unit
Frequency of Operation Crystal Option External Clock Option	fosc	— dc	2.0 2.0	MHz
Internal Operating Frequency Crystal (f <sub>OSC</sub> ÷ 2) External Clock (f <sub>OSC</sub> ÷ 2)	f <sub>op</sub>	— dc	1.0 1.0	MHz
Cycle Time (see Figure 28)	t <sub>cyc</sub>	1000	_	ns
Crystal Oscillator Startup Time (see Figure 28)	toxov	_	100	ms
Stop Recovery Startup Time (Crystal Oscillator) (see Figure 25)	tILCH	_	100	ms
RESET Pulse Width — Excluding Power-Up (see Figure 28)	t <sub>RL</sub>	1.5	_	tcyc
Timer Resolution** Input Capture Pulse Width (see Figure 26) Input Capture Pulse Period (see Figure 26)	tRESL tTH, tTL tTLTL	4.0 250 ***	<u>-</u> -	t <sub>cyc</sub> ns t <sub>cyc</sub>
Interrupt Pulse Width Low (Edge-Triggered) (see Figure 8)	tilih	250	_	ns
Interrupt Pulse Period (see Figure 8)	tilil	*	_	tcyc
OSC1 Pulse Width	tOH, tOL	200	_	ns

<sup>\*</sup>The minimum period till should not be less than the number of cycle times it takes to execute the interrupt service routine plus




Figure 26. Timer Relationships

<sup>21</sup> t<sub>CyC</sub>.
\*\*Since a 2-bit prescaler in the timer must count four internal cycles (t<sub>CyC</sub>), this is the limiting minimum factor in determining the timer resolution.

<sup>\*\*\*</sup>The minimum period t<sub>TLTL</sub> should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus 24 t<sub>cyc</sub>.

# SERIAL PERIPHERAL INTERFACE (SPI) TIMING

 $(V_{DD} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H) \text{ (see Figure 27)}$ 

Num.	Characteristic	Symbol	Min	Max	Unit
	Operating Frequency Master Slave	f <sub>op(m)</sub> f <sub>op(s)</sub>	dc dc	0.5 2.1	f <sub>op</sub> MHz
1	Cycle Time Master Slave	t <sub>cyc(m)</sub> t <sub>cyc(s)</sub>	2.0 480	_	t <sub>cyc</sub>
2	Enable Lead Time Master Slave	<sup>t</sup> lead(m) <sup>t</sup> lead(s)	* 240	_	ns ns
3	Enable Lag Time Master Slave	t <sub>lag(m)</sub>	* 240	_	ns ns
4	Clock (SCK) High Time Master Slave	tw(SCKH)m	340 190	_	ns ns
5	Clock (SCK) Low Time Master Slave	tw(SCKL)m	340 190	=	ns ns
6	Data Setup Time (Inputs) Master Slave	<sup>t</sup> su(m) <sup>t</sup> su(s)	100 100	_	ns ns
7	Data Hold Time (Inputs) Master Slave	t <sub>h(m)</sub>	100 100	_	ns ns
8	Access Time (Time to Data Active from High-Impedance State) Slave	ta	0	120	ns
9	Disable Time (Hold Time to High-Impedance State) Slave	<sup>t</sup> dis	_	240	ns
10	Data Valid Master (Before Capture Edge) Slave (After Enable Edge)**	t <sub>v(m)</sub>	0.25 —	 240	t <sub>cyc(m)</sub>
11	Data Hold Time (Outputs)  Master (After Capture Edge)  Slave (After Enable Edge)	tho(m)	0.25 0	_	t <sub>cyc(m)</sub>
12	Rise Time (20% V <sub>DD</sub> to 70% V <sub>DD</sub> , C <sub>L</sub> = 200 pF) SPI Outputs (SCK, MOSI, and MISO) SPI Inputs (SCK, MOSI, MISO, and SS)	t <sub>rm</sub>	_	100 2.0	ns µs
13	Fall Time (70% V <sub>DD</sub> to 20% V <sub>DD</sub> , C <sub>L</sub> = 200 pF) SPI Outputs (SCK, MOSI, and MISO) SPI Inputs (SCK, MOSI, MISO, and SS)	t <sub>fm</sub>	_	100 2.0	ns µs

<sup>\*</sup>Signal production depends on software.


<sup>\*\*</sup>Assumes 200 pF load on all SPI pins.

# SERIAL PERIPHERAL INTERFACE (SPI) TIMING

(VDD=3.3 Vdc  $\pm$  0.3 Vdc, VSS=0 Vdc, TA=TL to TH) (see Figure 27)


Num.	Characteristic	Symbol	Min	Max	Unit
	Operating Frequency Master Slave	fop(m) fop(s)	dc dc	0.5 1.0	f <sub>op</sub> MHz
1	Cycle Time Master Slave	t <sub>cyc(m)</sub>	2.0 1.0	_	t <sub>cyc</sub> μs
2	Enable Lead Time Master Slave	<sup>t</sup> lead(m) <sup>t</sup> lead(s)	* 500	_	ns ns
3	Enable Lag Time Master Slave	<sup>t</sup> lag(m) <sup>t</sup> lag(s)	* 500	_	ns ns
4	Clock (SCK) High Time Master Slave	tw(SCKH)m	720 400	_	μs ns
5	Clock (SCK) Low Time Master Slave	tw(SCKL)m	720 400	=	μs ns
6	Data Setup Time (Inputs) Master Slave	tsu(m)	200 200	=	ns ns
7	Data Hold Time (Inputs) Master Slave	t <sub>h(m)</sub>	200 200	= .	ns ns
8	Access Time (Time to Data Active from High-Impedance State) Slave	ta	0	250	ns
9	Disable Time (Hold Time to High-Impedance State) Slave	t <sub>dis</sub>	_	500	ns
10	Data Valid Master (Before Capture Edge) Slave (After Enable Edge)**	tv(m) tv(s)	0.25 —	 500	t <sub>cyc(m)</sub>
11	Data Hold Time (Outputs)  Master (After Capture Edge) Slave (After Enable Edge)	tho(m)	0.25 0	_	t <sub>cyc(m)</sub>
12	Rise Time (20% V <sub>DD</sub> to 70% V <sub>DD</sub> , C <sub>L</sub> = 200 pF) SPI Outputs (SCK, MOSI, and MISO) SPI Inputs (SCK, MOSI, MISO, and SS)	t <sub>rm</sub>	_	200 2.0	ns µs
13	Fall Time (70% V <sub>DD</sub> to 20% V <sub>DD</sub> , C <sub>L</sub> = 200 pF) SPI Outputs (SCK, MOSI, and MISO) SPI Inputs (SCK, MOSI, MISO, and SS)	t <sub>fm</sub>	=	200 2.0	ns μs

<sup>\*</sup>Signal production depends on software.
\*\*Assumes 200 pF load on all SPI pins.



NOTE: This first clock edge is generated internally but is not seen at the SCK pin.


# a) SPI MASTER TIMING (CPHA = 0)



NOTE: This last clock edge is generated internally but is not seen at the SCK pin.


# b) SPI MASTER TIMING (CPHA = 1)

Figure 27. SPI Timing Diagrams (Sheet 1 of 2)



NOTE: Not defined but normally MSB of character just received.

# c) SPI SLAVE TIMING (CPHA = 0)



NOTE: Not defined but normally LSB of character previously transmitted.

d) SPI SLAVE TIMING (CPHA = 1)

Figure 27. SPI Timing Diagrams (Sheet 2 of 2)

MC68HC05C8

Figure 28. Power-On Reset and RESET

<sup>\*</sup>Internal timing signal and bus information not available externally.

<sup>\*\*</sup>OSC1 line is not meant to represent frequency. It is only used to represent time.

<sup>\*\*\*</sup>The next rising edge of the internal processor clock following the rising edge of RESET initiates the reset sequence.

#### ORDERING INFORMATION

The following information is required when ordering a custom MCU. The information may be transmitted to Motorola in the following media:

MDOS™, disk file

MS<sup>®</sup>-DOS/PC-DOS disk file (360K)

EPROM(s) 2764, MCM68764, MCM68766, or EEPROM MC68HC805C4

To initiate a ROM pattern for the MCU, it is necessary to first contact the local field service office, a sales person, or a Motorola representative.

#### FLEXIBLE DISKS

A flexible disk (MS-DOS/PC-DOS disk file), programmed with the customer's program (positive logic sense for address and data), may be submitted for pattern generation. The diskette should be clearly labeled with the customer's name, data, project or product name, and the name of the file containing the pattern.

In addition to the program pattern, a file containing the program source code listing can be included. This data will be kept confidential and used to expedite the process in case of any difficulty with the pattern file.

#### MS-DOS/PC-DOS Disk File

MS-DOS is Microsoft's Disk Operating System. PC-DOS is the IBM® Personal Computer (PC) Disk Operating System. Disk media submitted must be a standard density (360K) double-sided 5 1/4 inch compatible floppy diskette. The diskette must contain object file code in Motorola's S-record format. The S-record format is a character-based object file format generated by M6805 cross assemblers and linkers on IBM PC style machines.

### **EPROMs**

A 2764, 68764, or 68766 type EPROM, programmed with the customer's program (positive logic sense for address and data), may be submitted for pattern generation. Since all program and data space information will fit on one 68766 EPROM device, the EPROM must be programmed as described in the following paragraph.

Start the page zero, user ROM at EPROM address \$0020 through \$004F. Start the user ROM at EPROM address \$0100 through \$1EFF with vectors from \$1FF4 to \$1FFF. All unused bytes, including the user's space, must be set to zero.

To use a 2764 or 6874 EPROM or the EEPROM in an MC68HC805C4, two are required. Start the page zero user ROM data at EPROM or EEPROM address \$0020 through \$004F in the first device. Start the user ROM data at address \$0100 through \$10FF in the first device. The remainder of the user ROM data should go from \$0100 through \$10FF in the second device, with vectors from

\$0004 through \$000F. The EPROM devices or EEPROM MCU devices should be clearly marked to indicate which device corresponds to which address space.

For shipment to Motorola, EPROMs should be placed in a conductive IC carrier and packed securely. Styrofoam is not acceptable for shipment.



xxx = Customer 1D

#### Verification Media

All original pattern media (EPROMs or floppy disks) are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked, and the verification form should be completed, signed, and returned to Motorola. The signed verification form constitutes the contractual agreement for the creation of the customer mask. To aid in the verification process, Motorola will program customer supplied blank EPROM(s) or DOS disks from the data file used to create the custom mask.

#### **ROM VERIFICATION UNITS (RVUs)**

Ten MCUs containing the customer's ROM pattern will be sent for program verification. These units will have been made using the custom mask, but are for the purpose of ROM verification only. For expediency, the MCUs are unmarked, packaged in ceramic, and tested with five volts at room temperature. These RVUs are free with the minimum order quantity, but are not production parts. RVUs are not backed or guaranteed by Motorola Quality Assurance.

#### ORDERING INFORMATION


The following table provides ordering information pertaining to the package type, temperature, and MC order numbers for the MC68HC05C8 device.

Package Type	Temperature	MC Order Number
Plastic (P Suffix)	0°C to +70°C -40°C to +85°C -40° to +105°C -40°C to +125°C	MC68HC05C8P MC68HC05C8CP MC68HC05C8VP MC68HC05C8MP
PLCC (FN Suffix)	0°C to +70°C -40°C to +85°C -40°C to +105°C -40°C to +125°C	MC68HC05C8FN MC68HC05C8CFN MC68HC05C8VFN MC68HC05C8MFN


MDOS is a trademark of Motorola Inc.
MS is a trademark of Microsoft, Inc.
IBM is a registered trademark of International Business Machines Corporation.

#### PIN ASSIGNMENTS

# **40-PIN DUAL-IN-LINE PACKAGE**



# **44-LEAD PLCC PACKAGE**



NOTE: Bulk substrate tied to VSS.

# Continued in Volume II



Reliability

2

Data Sheets

3

Mechanical Data

4

**Evaluation Modules** 

5

Ordering Information Forms

6

Motorola's Microcontroller and Microprocessor Families

Reliability
Volume I

3 Data Sheets
Volume I and II

Mechanical Data
Volume II

**Evaluation Modules**Volume II

Ordering Information Forms



# **Literature Distribution Centers:**

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. EUROPE: Motorola Ltd.; European Literature Center; 88 Tanners Drive, Blakelands Milton Keynes, MK145BP, England. ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; P.O. Box 80300; Cheung Sha Wan Post Office; Köwlöon Hong Kong.