



1175 Bordeaux Drive, Sunnyvale, California 94089 Sales (408) 743-3355 Admin. (408) 743-3300 Cust. Service (408) 743-3325

MEMORY DATA



# **MEMORIES**

Prepared by Technical Information Center

Motorola has developed a very broad range of reliable memories for virtually any digital data processing system application. Complete specifications for the individual circuits are provided in the form of data sheets. In addition, a selector guide is included to simplify the task of choosing the best combination of circuits for optimum system architecture.

The information in this book has been carefully checked; no responsibility, however, is assumed for inaccuracies. Furthermore, this information does not convey to the purchaser of microelectronic devices any license under the patent rights of the manufacturer.

New Motorola memories are being introduced continually. For the latest releases, and additional technical information or pricing, contact your nearest authorized Motorola distributor or Motorola sales office.

MECL is a trademark of Motorola Inc.

# **TABLE OF CONTENTS**


		Page
Alphanumeric Inc	dex	
CHAPTER 1		
Memories Selecto	or Guide	
CHAPTER 2 — N	MOS Dynamic	RAMs
MCM4116B		16K × 1
MCM4517 MCM6665A		16K × 1
MCM6665B		64K × 1
MCM6665C		64K × 1
MCM6256 MCM6257		256K × 1
CHARTER 2 N	ACC Ctatia DA	Ma
CHAPTER 3 — N	VIUS Static RA	
MCM6810 MCM2114		128 × 8
MCM6147		4K × 1
MCM2016H MCM2167H		2K × 8
MCM6116		2K × 8
MCM6168H		4K × 4
MCM6169H MCM6164H		4K × 4
CUARTER 4	ACC EDDOM	
CHAPTER 4 — N	VIOS EPROIVIS	8K × 8
MCM68764 MCM68766		8K × 8
CHAPTER 5 - N	MOS EEPROMS	
MCM2833		4K × 85-3
MCM2864		8K × 85-11
CHAPTER 6 - N	MOS ROMs	
MCM6670, 6674		128 × (7 × 5)
MCM66700, 710		128 × (7 × 9)
66714, 720 66730, 734		
66740, 750		
66751, 760 66770, 780		
66790		
MCM65516		2K × 86-24
MCM68A316E MCM68A332		2K × 8
MCM68364		8K × 86-38
MCM68365 MCM68366		8K × 8
MCM68367	er er flag er	8K × 8
MCM68368		8K × 86-57
MCM68369 MCM68370		8K × 8
MCM68380		8K × 10
MCM63128		16K × 8
MCM63256 MCM65256		$32K \times 8$

# TABLE OF CONTENTS

	(Continued)	Page
CHAPTER 7 — Other MCM68HC34 MCM6836E16 6836R16	r MOS Memories  Dual-Port RAM Memory Unit	
CHAPTER 8 — TTL I MCM93415 MCM93422 93L422 MCM93425	1K × 1	8-7
CHAPTER 9 — TTL   MCM7621 7621A MCM7641 7641A MCM7643 7643A MCM7649 7649A MCM7681 7681A MCM7685 7685A MCM76161 76161A MCM76165 76155	512 × 4       512 × 8         512 × 8       1K × 4         512 × 8       1K × 8         2K × 4       2K × 8         4K × 4       4K × 4	9-7 9-11 9-15 9-19 9-23 9-27
76165A  CHAPTER 10 — MEG	<del></del>	
MCM10143 MC10H145 MCM10145 MCM10144 MCM10152 MCM10415 MCM10422 MCM10470 MCM10474	8 × 2 16 × 4 16 × 4 256 × 1 256 × 1 1K × 1 256 × 4 4K × 1 1K × 4	
CHAPTER 11 — MEC MCM10147 MCM10139 MCM10146 MCM10149	128 × 1 32 × 8 1024 × 1 256 × 4	11-7
CHAPTER 12 — Bub MBM2256 MBM2011A MC34044 MC34046S 34047S SC42468 SC42584 42585	256K × 1	12-13 12-23 12-32 12-32
CHAPTER 13 — Med	chanical Data	13-1

#### ALPHANUMERIC INDEX

Device F	Page	Device	Page
MBM2011A	2-13	MCM6674	6-3
MBM2256		MCM66740	
MC10H145	10-7	MCM66750	
MC34044	2-23	MCM66751	
MC34046S	2-27	MCM66760	
MC34047S		MCM66770	
MCM10139	11-7	MCM66780	
MCM10143	10-3	MCM66790	
MCM101441	0-14	MCM68A10	3-3
MCM101451	0-10	MCM68A316E	
MCM10146	1-12	MCM68A332	
MCM10147	11-3	MCM68B10	
MCM101491	1-16	MCM68HC34	7-3
MCM10152	0-18	MCM6836E16	
MCM10415	0-22	MCM6836R16	
MCM10422	0-25	MCM68364	
MCM104701	0-29	MCM68365	. 6-42
MCM104741	0-33	MCM68366	
MCM2016H	3-19	MCM68367	
MCM2114	. 3-8	MCM68368	. 6-57
MCM2167H	3-27	MCM68369	. 6-62
MCM2833	. 5-3	MCM68370	6-67
MCM2864	5-11	MCM68380	. 6-72
MCM4116B	. 2-3	MCM68764	4-3
MCM4517	2-10	MCM68766	4-9
MCM61L16	3-33	MCM76161	.9-27
MCM61L47	3-14	MCM76161A	. 9-27
MCM6116	3-33	MCM76165	. 9-31
MCM6147	3-14	MCM76165A	
MCM6164H	3-41	MCM7621	
MCM6168H	3-39	MCM7621A	9-3
MCM6169H	3-40	MCM7641	9-7
MCM6256	2-44	MCM7641A	9-7
MCM6257		MCM7643	
MCM63128		MCM7643A	
MCM63256		MCM7649	
MCM65256		MCM7649A	
MCM65516		MCM7681	
MCM6665A		MCM7681A	
MCM6665B		MCM7685	
MCM6665C		MCM7685A	
MCM6670		MCM93L422	
MCM66700		MCM93415	
MCM66710		MCM93422	
MCM66714		MCM93425	
MCM66720		SC42468	
MCM66730		SC42584	
MCM66734	6-10	SC42585	12-37



# MOTOROLA MEMORIES

Motorola has developed a very broad range of reliable MOS and bipolar memories for virtually any digital data processing system application.

New Motorola memories are being introduced continually. This selector guide lists all those available as of May 1984. For later releases, additional technical information or pricing, contact your nearest authorized Motorola distributor or Motorola sales office.

Data sheets may be obtained from your in-plant VSMF Data Center, distributors, Motorola sales office or by writing to:

Literature Distribution Center Motorola Semiconductor Products Inc. P.O. Box 20912 Phoenix, AZ 85036

#### Notes:

Operating temperature ranges:

MOS - 0°C to 70°C

 $ECL - 0^{\circ}C$  to  $75^{\circ}C$ 

TTL - Military -55°C to +125°C, Commercial 0°C to 75°C

\*To be introduced.
(Not all speed selections shown)

1300 mil package

2Character generators include shifted and unshifted characters, ASCII alphanumeric control, math, Japanese, British, German, European and French symbols.

<sup>3</sup>Standard Patterns for MOS ROMs:

MCM68A316EP91 — Universal Code Coverter and Character Generator

Generator

MCM68A332P2 — Sine/Cosine Look-Up Table MCM68364P35-3 — Log/Antilog Look-Up Table MCM65516P43M — MC146805 Monitor Program

4+5 volt for all read operations, except for programming, where +25 volts are required.

<sup>5</sup>Registered Outputs — 20 ns max clock to output 35 ns max address to clock setup time

6600 mil package

<sup>7</sup>Asynchronous register

8Synchronous register

9Typical access

# RAMS MOS DYNAMIC RAMS

	D. AN. J.	Access Time	Power	No. of
Organization	Part Number	(ns Max)	Supplies	Pins
16384 × 1	MCM4116BP15	150	$+ 12, \pm 5 \text{ V}$	16
16384 × 1	MCM4116BP20	200	$+ 12, \pm 5 \text{ V}$	16
16384 × 1	MCM4116BP25	250	$+ 12, \pm 5. V$	16
16384 × 1	MCM4517P10	100	+5 V	16
16384 × 1	MCM4517P12	120	+5 V	16
16384 × 1	MCM4517P15	150	+5 V	16
65536 × 1	MCM6665AP15	150	+5 V	16
65536 × 1	MCM6665AP20	200	+5 V	16
65536 × 1	MCM6665BP15	150	+5 V	16
65536 × 1	MCM6665BP20	200	+5 V	16
262,144×1	MCM6256P10*	100	+5 V	16
262,144×1	MCM6256P12*	120	+5 V	16
262,144 × 1	MCM6256P15*	150	+5 V	16
262,144×1	MCM6257P10*	100	+5 V	16
262,144×1	MCM6257P12*	120	+5 V	16
262,144×1	MCM6257P15*	150	+5 V	16

## MOS STATIC RAMs (+5 Volts)

		Access Time	No. of
Organization	Part Number	(ns max)	Pins
128×8	MCM6810	450	24
128×8	MCM68A10	360	24
128×8	MCM68B10	250	24
1024 × 4	MCM2114P20	200	18
1024 × 4	MCM2114P25	250	18
1024 × 4	MCM2114P30	300	18
1024 × 4	MCM2114P45	450	18
2048×8	MCM2016HP45	45	24
2048×8	MCM2016HN45	45	241
2048×8	MCM2016HY45	45	241
2048×8	MCM2016HP55	55	24
2048×8	MCM2016HN55	55	241
2048×8	MCM2016HY55	55	241
2048×8	MCM2016HP70	70	24
2048×8	MCM2016HN70	70	241
2048 × 8	MCM2016HY70	70	241
16384 × 1	MCM2167HP35	35	20
16384 × 1	MCM2167HL35	35	20
16384 × 1	MCM2167HZ35	35	20
16384 × 1	MCM2167HP45	45	20
16384 × 1	MCM2167HL45	45	20
16384 × 1	MCM2167HZ45	45	20
16384 × 1	MCM2167HP70	: 70	20
16384 × 1	MCM2167HL70	70	20
16384×1	MCM2167HZ70	70	20

# RAMs (Continued)

## CMOS STATIC RAMs (+5 Volts)

Organization	Part Number	Access Time (ns max)	No. of Pins
4096 × 1	MCM6147P55	55	18
4096 × 1	MCM6147P70	70	18
4096 × 1	MCM61L47P55	55	18
4096 × 1	MCM61L47P70	70	20
4096 × 4	MCM6168HP35*	35	20
4096 × 4	MCM6168HP45*	45	20
4096 × 4	MCM6168HP55*	55	20
4096 × 4	MCM6169HP35*	35	22
4096 × 4	MCM6169HP45*	45	22
4096 × 4	MCM6169HP55*	55	22
2048 × 8	MCM6116P12	120	24
2048 × 8	MCM6116P15	150	24
2048 × 8	MCM6116P20	200	24
2048 × 8	MCM61L16P12	120	24
2048 × 8	MCM61L16P15	150	24
2048×8	MCM61L16P20	200	24

## ECL 10K, 10KH RAMs (Open Emitter)

		Access Time	
Organization	Part Number	(ns max)	Pins
8×2	MCM10143	15.5	24
16×4	MC10H145	6	. 16
16×4	MCM10145	15	16
64×1	MCM10148	15	16
128 × 1	MCM10147	15	16
256 × 1	MCM10144	26	16
256 × 1	MCM10152	15	16
1024 × 1	MCM10146	29	16
1024 × 1	MCM10415-20	20	16
1024 × 1	MCM10415-15	15	16
1024×1	MCM10415-10*	10	16
<sup>2</sup> 256 × 4	MCM10422-15*	15	24
256 × 4	MCM10422-10*	10	24
4096×1	MCM10470-25*	25	18
4096×1	MCM10470-15*	15	18
1024 × 4	MCM10474-25*	25	24
1024×4	MCM10474-15*	15	24
16384×1	MCM10480-20*	20	- 20
4096 × 4	MCM10484-20*	20	28

# RAMs (Continued)

## ECL 100K RAMs (Open Emitter)

Organization	Part Number	Access Time (ns max)	Pins
1024 × 1	MCM100415-10*	10	16
256 × 4	MCM100422-10*	10	24
4096 × 1	MCM100470-15*	15	18
1024 × 4	MCM100474-15*	15	24
16384 × 1	MCM100480-20*	- 20	20
4096 × 4	MCM100484-20*	20	28

#### TTL RAMs

Organization	Part Number	Access Time (ns max)	Output	No. of Pins
1024 × 1	MCM93415	45	O.C.	16
1024 × 1	MCM93425	45	3-State	16
256×4	MCM93L422	60	3-State	22
256 × 4	MCM93L422A	45	3-State	22
256 × 4	MCM93422	45	3-State	22
256 × 4	MCM93422A	35	3-State	22

# **ROMs**

# MOS CHARACTER GENERATORS<sup>2</sup> (+5 Volts)

Organization	Part Number	Access Time (ns max)	No. of Pins
128 × (7 × 5)	MCM6670P	350	18
128 × (7 × 5)	MCM6674P	350	18
128 × (9 × 7)	MCM66700P	350	24
$128 \times (9 \times 7)$	MCM66710P	350	24
128 × (9 × 7)	MCM66714P	350	24
128 × (9 × 7)	MCM66720P	350	24
128 × (9 × 7)	MCM66730P	350	24
128 × (9 × 7)	MCM66734P	350	24
128 × (9 × 7)	MCM66740P	350	24
128 × (9 × 7)	MCM66750P	350	24
128 × (9 × 7)	MCM66760P	350	24
128×(9×7)	MCM66770P	350	24
$128 = (9 \times 7)$	MCM66780P	350	24
128 × (9 × 7)	MCM66790P	350	24

# ROMs (Continued)

## MOS Binary ROMs (+5 Volts)

İ		Access Time	No. of
Organization	Part Number	(ns max)	Pins
2048×8	MCM68A316EP	350	24
2048×8	MCM68A316EP91 <sup>3</sup>	350	24
4096 × 8	MCM68A332P	350	24
4096 × 8	MCM68A332P2 <sup>3</sup>	350	24
8192×8	MCM68364P20	200	24
8192×8	MCM68364P25	250	24
8192×8	MCM68364P35	350	24
8192×8	MCM68364P35-3 <sup>3</sup>	350	24
8192×8	MCM68365P25	250	24
8192×8	MCM68365P35	350	24
8192×8	MCM68366P25	250	24
8192×8	MCM68366P35	350	24
8192×8	MCM68367P	450	24
8192×8	MCM68368P	450	24
8192×8	MCM68369P20	200	- 28
8192×8	MCM68369P25	250	28
8192×8	MCM68369P30	300	28
8192×8	MCM68370P20	200	28
8192×8	MCM68370P25	250	28
8192×8	MCM68370P30	300	28
8192×10	MCM68380P	3009	24
16384 × 8	MCM63128P15	150	28
16384 × 8	MCM63128P20	200	28 .
32768×8	MCM63256P15	150	28
32768 × 8	MCM63256P20	200	28

## CMOS ROMs (+5 Volts)

Organization	Part Number	Access Time (ns max)	No. of Pins
2048 × 8	MCM65516P43	430	18
2048 × 8	MCM65516P43M <sup>3</sup>	430	18
2048 × 8	MCM65516P55	550	18
32768 × 8	MCM65256P35	350	28

# **EPROMs**

### **MOS EPROMs**

Organization	Part Number							
8192×8	MCM68764C35	350	+5 V, 25 V	24				
8192×8	MCM68764C	450	+5 V, 25 V	. 24				
8192×8	MCM68766C30	300	+5 V, 25 V	24				
8192×8	MCM68766C35	350	+5 V, 25 V	24				
8192×8	MCM68766C40	400	+5 V, 25 V	24				
8192×8	MCM68766C	450	+5 V, 25 V	24				

# ROM/EEPROMs

#### MOS

Or	ganization		Access Time	No. of
ROM	EEPROM	Part Number	(ns max)	Pins
14K×8	2K×8	MCM6836E16	270	28
14K×8	2K × 8 plus 256 redundant bytes		270	28

# **DUAL-PORT RAM**

#### MOS

Ormanization	Down Normalian	Access Time	No. of Pins
Organization	Part Number	(ns max)	rins
256×8	MCM68HC34*	240	40

# **PROMs**

## **ECL PROMs**

Organization	Part Number	Access Time (ns max)	No. of Pins
32×8	MCM10139	20	16
256×4	MCM10149	25	16
256×4	MCM10149A*	15	16


## TTL PROMs (3-State Outputs)

		Access Time	No. of
Organization	Part Number	(ns max)	Pins
32×8	MCM27S19*	25	. 16
512×4	MCM7621	70	16
512×4	MCM7621A	60	16
512×8	MCM7641	70	24
512×8	MCM7641A	60	24
512×8	MCM7649	60	20
512×8	MCM7649A	50	20
512×8	MCM27S29A*	35	20
512×8	MCM27S31A*	35	24
512×8	MCM27S25A*	See Note 5	24
512×8	MCM27S27A*	See Note 5	, 22
1024 × 4	MCM7643	70	18
1024 × 4	MCM7643A	50	18
1024×8	MCM7681	70	24
1024×8	MCM7681A	50	- 24
1024×8	MCM27S181*	35	246
1024×8	MCM27S281*	35	241
1024×8	MCM27S35A <sup>7</sup> *	See Note 5	24
1024×8	MCM27S37A <sup>8</sup> *	See Note 5	24
2048×4	MCM7685	70	18
2048 × 4	MCM7685A	55	18
2048×8	MCM76161	70	24
2048×8	MCM76161A	60.	24
2048×8	MCM27S191*	35	246
2048×8	MCM27S291*	35	241
2048×8	MCM27S45A* <sup>7</sup>	See Note 5	24
2048×8	MCM27S47A* <sup>8</sup>	See Note 5	24
4096 × 4	MCM76165	50	20
4096 × 4	MCM76165A	35	20

# **BUBBLE**

	Organization	Part Number	Access Time (Average)	No. of Pins
I	262,144 × 1	MBM2256	7.0 ms	16
ı	1,048,576 × 1	MBM2011A	11.5 ms	16

# MOS Dynamic RAMs





#### 16,384-BIT DYNAMIC RANDOM ACCESS MEMORY

The MCM4116B is a 16,384-bit, high-speed dynamic Random Access Memory designed for high-performance, low-cost applications in mainframe and buffer memories and peripheral storage. Organized as 16,384 one-bit words and fabricated using Motorola's highly reliable N-channel double-polysilicon technology, this device optimizes speed, power, and density tradeoffs.

By multiplexing row and column address inputs, the MCM4116B requires only seven address lines and permits packaging in Motorola's standard 16-pin dual in-line packages. This packaging technique allows high system density and is compatible with widely available automated test and insertion equipment. Complete address decoding is done on chip with address latches incorporated.

All inputs are TTL compatible, and the output is 3-state TTL compatible. The data output of the MCM4116B is controlled by the column address strobe and remains valid from access time until the column address strobe returns to the high state. This output scheme allows higher degrees of system design flexibility such as common input/output operation and two dimensional memory selection by decoding both row address and column address strobes.

The MCM4116B incorporates a one-transistor cell design and dynamic storage techniques, with each of the 128 row addresses requiring a refresh cycle every 2 milliseconds.

- Flexible Timing with Read-Modify-Write, RAS-Only Refresh, and Page-Mode Capability
- Industry Standard 16-Pin Package
- 16,384 X 1 Organization
- All Inputs are Fully TTL Compatible
- Three-State Fully TTL-Compatible Output
- Common I/O Capability When Using "Early Write" Mode
- On-Chip Latches for Addresses and Data In
- Low Power Dissipation 426 mW Active, 20 mW Standby (Max)
- Fast Access Time Options:150 ns MCM4116BP-15, BC-15
   200 ns MCM4116BP-20, BC-20
   250 ns MCM4116BP-25, BC-25
   300 ns MCM4116BP-30, BC-30
- Easy Upgrade from 16-Pin 4K RAMs

#### ABSOLUTE MAXIMUM RATINGS (See Note 1)

Rating	Symbol	Value	Unit		
Voltage on Any Pin Relative to VBB	V <sub>in</sub> ,V <sub>out</sub>	-0.5 to +20	Vdc		
Operating Temperature Range	TA	0 to +70	°C		
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C		
Power Dissipation	PD	1.0	w		
Data Out Current	lout	50	mA		


NOTE 1: Permanent device damage may occur if ABSOLUTE MAXIMUM RAT-INGS are exceeded. Functional operation should be restricted to RECOM-MENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.


## MCM4116B

#### MOS

(N-CHANNEL)

16,384-BIT DYNAMIC RANDOM ACCESS MEMORY





#### PIN NAMES A0-A6 Address Inputs CAS Column Address Strobe Din Data In D<sub>out</sub> Data Out Row Address Strobe WRITE Read/Write Input Power (-5 V) $V_{BB}$ Power (+5 V) V<sub>CC</sub> Power (+12 V) $V_{DD}$ Ground

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

#### DC OPERATING CONDITIONS AND CHARACTERISTICS (Full operating voltage and temperature range unless otherwise noted.)

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage	V <sub>DD</sub>	10.8	12.0	13.2	Vdc	1
	Vcc	4.5	5.0	5.5	Vdc	1,2
	V <sub>SS</sub>	0	. 0	0	Vdc	1
	V <sub>BB</sub>	-4.5	-5.0	-5.5	Vdc	1
Logic 1 Voltage, RAS, CAS, WRITE	VIHC	2.4	_	7.0	Vdc	. 1
Logic 1 Voltage, all inputs except RAS, CAS, WRITE	VIH	2.4	_ `	7.0	Vdc	1
Logic 0 Voltage, all inputs	VIL	-1.0	_	0.8	Vdc	1

DC CHARACTERISTICS ( $V_{DD} = 12 \text{ V} \pm 10\%$ ,  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{BB} = -5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_A = 0 \text{ to } 70^{\circ}\text{C.}$ )


Characteristic	Symbol	Min	Max	Units	Notes
Average V <sub>DD</sub> Power Supply Current	I <sub>DD1</sub>	_	35	mA	4
V <sub>CC</sub> Power Supply Current	Icc	_	-	mA	5
Average VBB Power Supply Current	<sup>1</sup> BB1,3	-	200	μА	
Standby V <sub>BB</sub> Power Supply Current	IBB2	_	100	μА	ļ
Standby V <sub>DD</sub> Power Supply Current	I <sub>DD2</sub>	_	1.5	mA	6
Average VDD Power Supply Current during "RAS only "cycles	I <sub>DD3</sub>	_	27	,mA	4
Input Leakage Current (any input)	J1(L)	-	. 10	μΑ	
Output Leakage Current	<sup>1</sup> O(L)	-	10	μА	6,7
Output Logic 1 Voltage @ I <sub>out</sub> = -5 mA	Voн	2.4	-	· Vdc	2
Output Logic 0 Voltage @ Iout = 4.2 mA	VOL	1	0.4	Vdc	

#### NOTES:

- 1. All voltages referenced to V<sub>SS</sub>. V<sub>BB</sub> must be applied before and removed after other supply voltages.
- Output voltage will swing from V<sub>SS</sub> to V<sub>CC</sub> under open circuit conditions. For purposes of maintaining data in power-down mode, V<sub>CC</sub> may be reduced to V<sub>SS</sub> without affecting refresh operations. V<sub>OH</sub>(min) specification is not guaranteed in this mode.
- 3. Several cycles are required after power-up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate.
- 4. Current is proportional to cycle rate; maximum current is measured at the fastest cycle rate.
- 1<sub>CC</sub> depends upon output loading. The V<sub>CC</sub> supply is connected to the output buffer only.
   Output is disabled (open-circuit) when CAS is at a logic 1.
- 7.  $0 \text{ V} \leq \text{V}_{\text{out}} \leq +5.5 \text{ V}.$ 7.  $0.0 \le V_{\text{out}} \le +5.5 \text{ V}$ .

  8. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation:  $C = \frac{1\Delta_t}{\Delta V}$

#### **BLOCK DIAGRAM**



# AC OPERATING CONDITIONS AND CHARACTERISTICS (See Notes 3, 9, 14) (Read, Write, and Read-Modify-Write Cycles)

#### RECOMMENDED AC OPERATING CONDITIONS

 $(V_{DD} = 12 \text{ V} \pm 10\%, V_{CC} = 5.0 \text{ V} \pm 10\%, V_{BB} = -5.0 \text{ V} \pm 10\%, V_{SS} = 0 \text{ V}, T_{A} = 0 \text{ to } 70^{\circ}\text{C.})$ 

1 <u>DB</u> 12 1 - 1000, 1 <u>CC</u> 0.0 1 - 1000, 1 <u>BB</u>	J.0 V =		116B-15		116B-20		16B-25	MCM41	16B-30		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random Read or Write Cycle Time	tRC	375	_	375	_	410	-	480	-	ns	
Read Write Cycle Time	tRWC	375	-	375	_	515	_	660	-	ns	
Access Time from Row Address Strobe	tRAC	-	150	-	200	-	250		300	ns	10, 12
Access Time from Column Address Strobe	tCAC	_	100	_	135	_	165	_	200	ns	11, 12
Output Buffer and Turn-off Delay	tOFF	0	50	0	50	0	60	0	60	ns	17
Row Address Strobe Precharge Time	tRP	100	-	120	_	150		180	-	ns	
Row Address Strobe Pulse Width	tRAS	150	10,000	200	10,000	250	10,000	300	10,000	ns	
Column Address Strobe Pulse Width	tCAS	100	10,000	135	10,000	165	10,000	200	10,000	ns	
Row to Column Strobe Lead Time	tRCD	20	-50	25	<b>6</b> 5	35	85	60	100	ns	13
Row Address Setup Time	tASR	0	-	0	-	0	_	0	-	ns	
Row Address Hold Time	<sup>t</sup> RAH	20	-	25	-	35	-	60	-	ns	
Column Address Setup Time	tASC	-10	-	-10		-10	_	-10	-	ns	
Column Address Hold Time	tCAH	45	-	55	_	75		100	-	ns	
Column Address Hold Time Referenced to RAS	<sup>t</sup> AR	95	-	120	_	160	_	200	-	ns	
Transition Time (Rise and Fall)	tŢ	3.0	35	3.0	50	3.0	50	3.0	50	ns	14
Read Command Setup Time	tRCS	0	-	0	_	0	-	0	-	ns	
Read Command Hold Time	<sup>t</sup> RCH	0	-	0	-	0	_	0	-	ns	
Write Command Hold Time	tWCH	45		55	_	75		100	_	ns	
Write Command Hold Time Referenced to RAS	tWCR	95	-	120	-	160	-	200		ns	
Write Command Pulse Width	tWP	45	-	55	_	75	_	100	-	ns .	
Write Command to Row Strobe Lead Time	tRWL	60	-	80	_	100		180	_	ns	
Write Command to Column Strobe Lead Time	tCWL	60	_	80	= "	100	-	180	_	ns	
Data in Setup Time	tDS	0	_	0	-	0	_	0	_	ns	15
Data in Hold Time	<sup>t</sup> DH	45		55		75	_	100	_	ns	15
Data in Hold Time Referenced to RAS	<sup>t</sup> DHR	95	-	120	_	160	_	200		ns	
Column to Row Strobe Precharge Time	tCRP	-20	_	-20		-20		-20	-	ns	
RAS Hold Time	tRSH	100	-	135		165	_	200	-	ns	
Refresh Period	tRFSH	_	2.0	_	2.0	-	2.0	_	2.0	ms	
WRITE Command Setup Time	twcs	-20		-20	_	-20	_	-20	-	ns	
CAS to WRITE Delay	tCWD	70		95	_	125	_	180		ns	16
RAS to WRITE Delay	tRWD	120		160		210	-	280		ns	16
CAS Precharge Time (Page mode cycle only)	tCP	60	_	80		. 100	_	100	-	ns	
Page Mode Cycle Time	tPC	170		225		275		325		ns	
CAS Hold Time	tCSH	150	l –	200	-	250	_	300	-	ns	

NOTES:	(continued)

- 9. AC measurements assume  $t_{T} = 5.0$  ns.
- 10. Assumes that  $t_{RCD} + t_T \le t_{RCD}$  (max).
- 11. Assumes that t<sub>RCD</sub> + t<sub>T</sub> ≥ t<sub>RCD</sub> (max).
- 12. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 13. Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.

Parameter

Input Capacitance RAS, CAS, WRITE

Input Capacitance (A0-A5), Din

Output Capacitance (Dout)

Symbol

C<sub>11</sub>

 $C_{12}$ 

 $C_{o}$ 

Тур

4.0

8.0

5.0

Max

5.0

10

7.0

Units

рF

рF

ρF

Notes


9

9


7,9

- 14. VIHC (min) or VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transistion times are measured between VIHC or VIH and VIL.
- 15. These parameters are referenced to CAS leading edge in random write cycles and to WRITE leading edge in delayed write or read-modify-write cycles.
- 16. t<sub>WCS</sub>, t<sub>CWD</sub> and t<sub>RWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; If t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min) and t<sub>RWD</sub> > t<sub>RWD</sub> (min), the cycle is a read-write cycle and the data out will contain date read from the selected cell; If neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
- 17. Assumes that tCRP > 50 ns.

#### READ CYCLE TIMING




#### WRITE CYCLE TIMING





#### MCM4116B

#### READ-WRITE/READ-MODIFY-WRITE CYCLE



#### RAS ONLY REFRESH TIMING






D<sub>out</sub> V<sub>OH</sub>-\_\_\_\_\_\_ Hi Z \_\_\_\_\_\_

2-7


DRAM

#### MCM4116B

#### PAGE MODE READ CYCLE



#### PAGE MODE WRITE CYCLE



#### MCM4116B BIT ADDRESS MAP

									A6	A5 A4							Γ	Pin 8	1.5	Dec		lumn Addresses				A1	A0	
							 	 	R	ows	 				 <u>-</u>			767F	76	118	1	1	1	0	1	1	0	
	-		<u>.</u>				 	 	_					<del></del>	 			76	77	119	1	1	1	0	1	1	1	
																			16	22	0	0	1	0	1	1	0	
																			17 14	23 20	0	0	1 1	0	1	1 0	1 0	
																			15 12	21 18	0	0	1	0	1 0	0	1 0	
																			13	19	0	0	1	0	0	1	1	
																			10 11	16 17	0	0	1	0	0	0	1	
			_						ĺ										1E 1F	30 31	0	0	1	1	1	1	0 1	
	ž		U			al well ectron			Ì			1		otenti vith el		d			1C 1D	28 29	0	0	1	1	1	0	0 1	
	Columns																		1A 1B	26 27	0	0	1	1	0	1	0 1	
																			18 19	24 25	0	0	1	1	0	0	0	
																			OE OF	14 15	0	0	0	1	1	1.	0 1	
																			OC OD	12 13	0	0	0	1	1	0	0	
																			. OA OB	10	0	0	0	1	0	1	0	
																			08	8	Ō	0	0	1	0	0	0	
																-			09 06	9 6	0	0	0	1 0	0	0 1	1 0	
																			07 04	7 4	0	0	0	0	1	1 0	1 0	
	0000	0001	9004	9000	2007	8000	 											007F	05 02	2	0	0	0	0	1 0	0 1	1 0	
		0101		0105		0108										. '		017F	03 00 01	3 0 1	0	0	0	0	0	1 0 0	1 0 1	
100	8 0	3 6 6		9 92	3 6	80 8			3 34	4 40								7 7F										
		- 0 -	. 0	c	, ,	0			- 63	0 64								1 127										
2	-	0		o -		0			-	0								-										
۸2 ۸3	2 0	0 0 0				1 0			-	0 0								-										
2	ŧ -	0 0 0	0	0 0	_	0			-	0								-										
46.45		000	_	5 6	_	0			5	1 0								-										
	<u> </u>	Pin 1																										
	L	'	-						1																			



## MCM4517

#### 16,384-BIT DYNAMIC RAM

The MCM4517 is a 16,384-bit, high-speed, dynamic Random-Access Memory. Organized as 16,384 one-bit words and fabricated using HMOS high-performance, N-channel, silicon-gate technology. This new breed of 5-volt only dynamic RAM combines high performance with low cost and improved reliability.

By multiplexing row- and column-address inputs, the MCM4517 requires only seven address lines and permits packaging in standard 16-pin dual-in-line packages. Complete address decoding is done on chip with address latches incorporated. Data out is controlled by CAS allowing for greater system flexibility.

All inputs and outputs, including clocks, are fully TTL compatible. The MCM4517 incorporates a one-transistor cell design and dynamic storage techniques.


- Organized as 16,384 Words of 1 Bit
- Single +5 Volt Operation
- Fast 100 ns Operation
- Low Power Dissipation: 170 mW Maximum (Active)
- Maximum Access Time

14 mW Maximum (Standby) MCM4517-10 - 100 ns

 $MCM4517-12 - 120 \text{ ns} \\ MCM4517-15 - 150 \text{ ns} \\$ 

MCM4517-20 - 200 ns

- Three-State Data Output
- Internal Latches for Address and Data input
- Early-Write Common I/O Output Capability
- 64K Compatible 128-cycle, 2 ms Refresh
- RAS-only Refresh Mode
- CAS Controlled Output
- Upward Pin Compatibility from the 16K RAM (MCM4116) to the 64K RAM (MCM6664)
- Allows Undershoot V<sub>II</sub> min = −2 V
- Hidden RAS Only Refresh Capability



#### MOS

(N-CHANNEL, SILICON-GATE)

16,384-BIT DYNAMIC RAM



P SUFFIX PLASTIC PACKAGE **CASE 648** 

#### PIN ASSIGNMENT

N/C		16	þ	۷ss
D C	2	15	þ	CAS
W	3	14	þ	Q
RAS	4	13	þ	A6
A0 [	5	12	þ	А3
A2 [	6	11	þ	A4
A1 [	7	10	þ	A5
v <sub>CC</sub> [	8	9	þ	N/C


F	PIN NAMES						
A0-A6	Address Input						
	Data In						
	Data Out						
WRead/Write Input							
	Row Address Strobe						
	Column Address Strobe						
	Power (+5 V)						
V <sub>SS</sub>	Ground						

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

#### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Voltage on Any Pin Relative to VSS	V <sub>in</sub> , V <sub>out</sub>	-2 to +7	Vdc
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Power Dissipation	PD	1.0	W
Data Out Current	out	50	mA

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.



#### DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full Operating Voltage and Temperature Range Unless Otherwise Noted.)

#### RECOMMENDED DC OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage	VCC	4.5	5.0	5.5	V	1
	V <sub>SS</sub>	0	0	0		ļ
Logic 1 Voltage, All Inputs	ViH	2.4		$V_{CC} + 1$	V	1
Logic 0 Voltage, All Inputs	VIL	- 2.0	j ,	0.8	V	1

#### DC CHARACTERISTICS

Characteristics	Symbol	Min	Тур	Max	Units	Notes
VCC Supply Current (Standby)	ICC1	_	1.8	2.5	mA	5 .
V <sub>CC</sub> Supply Current (Operating)	1					
4517-10, t <sub>RC</sub> =235	loos	-	22	31	mA	4
4517-12, t <sub>RC</sub> =270	CC2	- 1	.20 .	28	11114	-
4517-15, t <sub>RC</sub> =320	1	-	- 18	25		
4517-20, t <sub>RC</sub> =350	1	-	16	23		
VCC Supply Current (RAS-Only Cycle)						
4517-10, t <sub>RC</sub> = 235	loos	-	14	23	mA	4
4517-12, t <sub>RC</sub> =270	ICC3	-	12	21	1117	7
4517-15, t <sub>RC</sub> = 320			. 11	19		
4517-20, t <sub>RC</sub> = 350		_	10	18		
VCC Standby Current (Standby, Output Enable) (CAS at VIL, RAS at VIH)	ICC4	-	2	5	mA	
VCC Supply Current (Page Mode Cycle Only)						
4517-10, t <sub>RC</sub> = 235	1		17	23		
4517-12, t <sub>RC</sub> =270	ICC5	-	15	21	mA	
4517-15, t <sub>RC</sub> = 320		-	13	18		
$4517-20$ , $t_{RC} = 350$	İ		10	15		
Input Leakage Current (Any Input) (VSS≤Vin≤VCC)	l <sub>l</sub> (L)	-	_	10	μΑ	
Output Leakage Current (0≤V <sub>out</sub> ≤5.5) (CAS at Logic 1)	10(L)	_	_	10	μΑ	
Output Logic 1 Voltage@lout= -4 mA	VOH	2.4	_		V	
Output Logic 0 Voltage@I <sub>out</sub> =4 mA	VOL	_	_	0.4	V	

#### AC OPERATING CONDITIONS AND CHARACTERISTICS

(Full Operating Voltage and Temperature Range Unless Otherwise Noted) (See Notes 2, 3, 9, 14 and Figure 1)

	10.54	MCM	4517-10	MCM4	4517-12	MCM <sup>4</sup>	1517-15	MCM	M4517-20		Neces
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	tRC	235	-	270.	-	320	-	360	_	ns	8, 9
Read-Modify-Write Cycle Time	tRWC	285	-	320	_	410	-	440	-	ns	8, 9
Access Time from Row Address Strobe	tRAC	_	100	_	120	_	150		200	ns	10, 12
Access Time from Column Address Strobe	tCAC	-	55		65	_	80	-	120	ns	11, 12
Output Buffer and Turn-Off Delay	<sup>t</sup> OFF	0	45	0	. 50	0	60	0	70	ns	18
Row Address Strobe Precharge Time	tRP	110	-	120		135		150		ns	
Row Address Strobe Pulse Width	tRAS	115	10000	140	10000	175	10000	200	10000	ns	19
Column Address Strobe Pulse Width	tCAS	55	10000	65	10000	95	10000	120	10000	ns	19
Row to Column Strobe Lead Time	tRCD	25	45	25	55	25	70	30	80	ns	13
Row Address Setup Time	tASR	0	- 1	.0	-	0	-	0		ns	-
Row Address Hold Time	tRAH	15	1 -	15	-	20	-	25	-	ns	
Column Address Setup Time	tASC	0	-	0	i -	. 0	_	0	-	ns	
Column Address Hold Time	tCAH	15	-	15		20	-	20	_	ns	
Column Address Hold Time Referenced to RAS	tAR	60	-	. 70	-	90		140		ns	
Transition Time (Rise and Fall)	tΤ	3	50	3	50	3	50	3	50	ns	6

#### AC OPERATING CONDITIONS AND CHARACTERISTICS (Continued)

Parameter	Symbol	MCM4	517-10	МСМ4	517-12	MCM4	517-15	MCM4	517-20	Linit	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Onit	140165
Read Command Setup Time	tRCS	0		0	_	0		0		ns	
Read Command Hold Time	tRCH	0	-	0		0	-	0	_	ns	14
Read Command Hold Time Referenced to RAS	tRRH	20	_	25	-	35	_	40		ns	14
Write Command Hold Time	tWCH	25	_	30	-	45	_	60		ns	
Write Command Hold Time Referenced to RAS	tWCR	70	_	85	-	115	-	140	-	ns	
Write Command Pulse Width	tWP	25	_	30	-	50		50	_	ns	
Write Command to Row Strobe Lead Time	tRWL	60	_	65		110		110		ns	İ
Write Command to Column Strobe Lead Time	tcwL	45	-	50	-	100	-	100	-	ns	
Data in Setup Time	tDS	0	-	0	-	0	_ ]	0		ns	15
Data in Hold Time	tDH	25	_	30	-	45	-	60	_	ns	15
Data in Hold Time Referenced to RAS	tDHR	70		85	-	115	-	140		ns	
Column to Row Strobe Precharge Time	tCRP	0		0	_	0	1	0		ns	
RAS Hold Time	tRSH	70		85		105		120	_	ns	
Refresh Period	tRESH	_	2.0	_	2.0		2.0	-	2.0	ms	
Write Command Setup Time	twcs	0		0	-	0	_	0		ns	16
CAS to WRITE Delay	tcWD	55	_	65		80	-	100		ns	16
RAS to WRITE Delay	tRWD	100	_	120	-	150	_	160		ns	16
CAS Hold Time	tCSH	100	_	120		165		200	-	ns	
CAS Precharge, Non Page Mode	tCPN	50	_	55	_	70		90		ns	
RMW Cycle RAS Pulse Width	tRRW	135	10000	160	10000	195	10000	220	10000	ns	İ
RMW Cycle CAS Pulse Width	tCRW	95	10000	110	10000	130	10000	140	10000	ns	
Page Mode Cycle Time	tPC	125	-	145		190		260	_	ns	
Page Mode Cycle Time (Read-Modify-Write)	tPCM	175	_	200	-	280	-	360	-	ns	
CAS Precharge Time (Page Mode Cycle Only)	tCP	60		70		85	-	105		ns	
RAS Pulse Width (Page Mode Cycle Only)	tRPM	115	10000	140	10000	175	10000	235	10000	ns	


#### CAPACITANCE (f = 1.0 MHz, TA = 25°C, VCC = +5 V. Periodically sampled rather than 100% tested.)

Parameter	Symbol	Тур	Max	Units	Notes
Input Capacitance (A0-A6), Din	C <sub>I1</sub>	4.0	5.0	рF	7
Input Capacitance RAS, CAS, WRITE	C <sub>I2</sub>	5.0	7.0	рF	7


#### NOTES:

- All voltages referenced to V<sub>SS</sub>.
- 2. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 3. An initial pause of 100 µs is required after power-up followed by any 8 RAS cycles before proper device operation guaranteed.
- 4. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 5. Output is disabled (open-circuit) and RAS and CAS are both at a logic 1.
- 6. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transmit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 7. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation:  $C = I_{\Delta t}/\Delta V$
- 8. The specifications for tRC (min), and tRWC (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C≤TA≤70°C) is assured.
- 9. AC measurements assume t<sub>T</sub> = 5.0 ns. 10. Assumes that tRCD≤tRCD (Max)
- 11. Assumes that tRCD≥tRCD (Max)
- 12. Measured with a current load equivalent to 2 TTL loads (+200  $\mu$ A, -4 mA) and 100 pF (VOH = 2.0 V, VOL = 0.8 V).
- 13. Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only, if tRCD is greater than the specified tRCD (max) limit, then access time is controlled exclusively by tCAC.
- 14. Either tare tare must be satisfied for a read cycle.
   15. These parameters are referenced to CAS leading edge in random write cycles and to WRITE leading edge in delayed write or readmodify-write cycles.
- 16. tWCS, tCWD, and tRWD are not restrictive operating parameters. They are included in the data sheet as electrical characteriistics only: if twcs≥twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tcwp≥tcwp (min) and trwp≥tryp (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate
- 17. Addresses, data-in and WRITE are don't care. Data-out depends on the state of CAS. If CAS remains low, the previous output will remain valid. CAS is allowed to make an active to inactive transition during the RAS-only refresh cycle. When CAS is brought high, the output will assume a high-impedance state.
- toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
   For read and write cycles only.

#### READ CYCLE TIMING




#### WRITE CYCLE TIMING




Q (Data Out)

RAS-ONLY REFRESH CYCLE (Data-In and Write are Don't Care, CAS is HIGH)




Valid Data






#### PAGE MODE WRITE CYCLE



#### PAGE MODE READ-MODIFY-WRITE CYCLE





## MCM6665A

#### 64K BIT DYNAMIC RAM

The MCM6665A is a 65,536 bit, high-speed, dynamic Random-Access Memory. Organized as 65,536 one-bit words and fabricated using HMOS high-performance N-channel silicon-gate technology, this new breed of 5-volt only dynamic RAM combines high performance with low cost and improved reliability.

By multiplexing row- and column-address inputs, the MCM6665A requires only eight address lines and permits packaging in standard 16-pin dual-in-line packages. Complete address decoding is done on chip with address latches incorporated. Data out is controlled by  $\overline{\text{CAS}}$  allowing for greater system flexibility.

All inputs and outputs, including clocks, are fully TTL compatible. The MCM6665A incorporates a one-transistor cell design and dynamic storage techniques.

- Organized as 65,536 Words of 1 Bit
- Single +5 V Operation (± 10%)

MCM6665A-20 = 200 ns

- Full Power Supply Range Capabilities
- Maximum Access Time MCM6665A-15 = 150 ns
- Low Power Dissipation

302.5 mW Maximum (Active) (MCM6665A-15) 22 mW Maximum (Standby)

- Three-State Data Output
- Internal Latches for Address and Data Input
- Early-Write Common I/O Capability
- 16K Compatible 128-Cycle, 2 ms Refresh
- RAS-only Refresh Mode
- CAS Controlled Output
- Upward Pin Compatible from the 16K RAM (MCM4116, MCM4517)
- Fast Page Mode Cycle Time
- Low Soft Error Rate < 0.1% per 1000 Hours (See Soft Error Testing)

#### **BLOCK DIAGRAM** - Vcc ₹ V<sub>SS</sub> Clock Memory Memory Decoder Array Array Buffer/Counters/Multiplexers AO · **←** RAS A1 -Row Decoder Row Decoder Column and Refresh A2 ← ĈAS Memory Memory A3 → Array Array ← Write, W̄ Control A4 → ◆ REFRESH\* Memory Memory Array Array Decoder A5 → ← Data In, D I/O Timing Row Decoder Row Decoder ssa. A6 -Output Addr Column Data, Q A7 -Memory Memory recharg Array Array Clock \*Refresh Function Available on MCM6664A

#### MOS

(N-CHANNEL, SILICON-GATE)

65,536-BIT DYNAMIC RANDOM ACCESS MEMORY



P SUFFIX
PLASTIC PACKAGE
CASE 648

#### PIN ASSIGNMENT

N/C.		16	b∨ <sub>SS</sub>
, D	2		CAS
₩ 🕏	3	14	a
RAS	4	13	A6
A0 1	5	12	<b>1</b> A3
A2 <b>C</b>	6	11	A4
Ą1 <b>[</b>	7	10	<b>A</b> 5
V <sub>CC</sub>	8	9	A7

PIN NAMES									
A0-A7 Address Inpu	t								
D Data Ir									
Q Data Ou	ŧ								
W Read/Write Inpu	ŧ								
RAS Row Address Strobe	9								
CAS Column Address Strobe	e								
V <sub>CC</sub> Power (+5 V	)								
V <sub>SS</sub> Ground	į								

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

#### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Voltage on Any Pin Relative to VSS (except VCC)	V <sub>in</sub> , V <sub>out</sub>	-2 to +7	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	Vcc	-1 to +7.	٧
Operating Temperature Range	TA	0 to +70	, °C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Power Dissipation	: PD	1.0	W
Data Out Current	lout	50	mA .

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

# 0 \$970 Ω

FIGURE 1 - OUTPUT LOAD

\*Includes Jig Capacitance

#### DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted.)

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage	Vcc	4.5	5.0	5.5	٧	11
	V <sub>S</sub> Ş	0	0	. 0	V	1
Logic 1 Voltage, All Inputs	ViH	2.4	-	V <sub>CC</sub> + 1	٧	1
Logic 0 Voltage, All Inputs	V <sub>IL</sub>	- 1.0°		0.8	٧	1

<sup>•</sup>The device will withstand undershoots to the −2 volt level with a maximum pulse width of 20 ns at the −1.5 volt level. This is periodically sampled rather than 100% tested.

#### DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Units	Notes
V <sub>CC</sub> Power Supply Current (Standby)	lCC2	_	4.0	mΑ	5
V <sub>CC</sub> Power Supply Current 6665A-15, t <sub>RC</sub> = 270 ns 6665A-20, t <sub>RC</sub> = 330 ns	ICC1	·	55 50	mA	4
V <sub>CC</sub> Power Supply Current During RAS only Refresh Cycles 6665A-15, t <sub>RC</sub> = 270 ns 6665A-20, t <sub>RC</sub> = 330 ns	ICC3	, — —	45 40	mA	4
V <sub>CC</sub> Power Supply Current During Page Mode Cycle for t <sub>RAS</sub> = 10 μsec 6665A-15, t <sub>PC</sub> = t <sub>RP</sub> = 145 ns 6665A-20, t <sub>PC</sub> = t <sub>RP</sub> = 200 ns	<sup>1</sup> CC4		40 35	mA	4
Input Leakage Current (VSS≤Vin≤VCC)	TI(L)	_	10	μΑ	-
Output Leakage Current (CAS at logic 1, V <sub>SS</sub> ≤V <sub>out</sub> ≤V <sub>CC</sub> )	lO(L)		10	μΑ	-
Output Logic 1 Voltage @ I <sub>out</sub> = -4 mA	Vон	2.4	-	V	[
Output Logic 0 Voltage @ Iout= 4 mA	VOL		0.4	٧	_

#### CAPACITANCE (f = 1.0 MHz, TA = 25°C, VCC = 5 V Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Тур	Max	Unit	Notes
Input Capacitance (A0-A7), D	C <sub>I1</sub>	3	5 .	· pF	. 7
Input Capacitance RAS, CAS, WRITE	C <sub>I2</sub>	6	8	pF	7
Output Capacitance (Q), (CAS = VIH to disable output)	CO	5	7	pF	7


- NOTES: 1. All voltages referenced to VSS.
  - 2. V<sub>IH</sub> min and V<sub>IL</sub> max are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
  - 3. An initial pause of 100  $\mu$ s is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is guaranteed
  - Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
  - 5. RAS and CAS are both at a logic 1.
  - 6. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transit between V<sub>IH</sub> and V<sub>IH</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner.
  - 7. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation:  $C = \frac{i\Delta t}{\Delta V}$


#### MCM6665A

# AC OPERATING CONDITIONS AND CHARACTERISTICS (Read, Write, and Read-Modify-Write Cycles) (Full Operating Voltage and Temperature Range Unless Otherwise Noted; See Notes 2, 3, 6, and Figure 1)


Parameter		6665A-15		6665A-20			
	Symbol	Min	Max	Min	Max	Units	Notes
Random Read or Write Cycle Time	tRC	270	-	330		ns	8, 9
Read Write Cycle Time	tRWC	280	-	330	<u> </u>	ns	8, 9
Access Time from Row Address Strobe	tRAC	_	150	-	200	ns	10, 12
Access Time from Column Address Strobe	tCAC	_	75		100	ns	11, 12
Output Buffer and Turn-Off Delay	tOFF	0	30	0	40	ns	18
Row Address Strobe Precharge Time	t <sub>RP</sub>	100	_	120	_	ns	_
Row Address Strobe Pulse Width	tRAS	150	10000	200	10000	ns	_
Column Address Strobe Pulse Width	tCAS	75	10000	100	10000	ns	_
Row to Column Strobe Lead Time	tRCD	30	75	30	100	ns	13
Row Address Setup Time	tASR	0	_	0	_	ns	-
Row Address Hold Time	tRAH	20	-	25	_	ns	
Column Address Setup Time	· t <sub>ASC</sub>	0	_	0	-	ns	-
Column Address Hold Time	tCAH	35	-	45		ns	-
Column Address Hold Time Referenced to RAS	tAR	95	-	120	~	ns	17
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	ns	6
Read Command Setup Time	tRCS	0	-	0	-	ns	
Read Command Hold Time	†RCH	0	-	0	_	ns	14
Read Command Hold Time Referenced to RAS	trrh	0	-	0	_	ns	14
Write Command Hold Time	twch	35	-	45		ns	-
Write Command Hold Time Referenced to RAS	tWCR	95	-	120		ns	17
Write Command Pulse Width	tWP	35	-	45	_	ns	_
Write Command to Row Strobe Lead Time	t <sub>RWL</sub>	45	-	55	-	ns	_
Write Command to Column Strobe Lead Time	tcwL	45		55	_	ns	_
Data in Setup Time	tDS	0	-	0		ns	15
Data in Hold Time	tDH.	35	-	45	_	ns	15
Data in Hold Time Referenced to RAS	tDHR	95	-	120	_	ns	17
Column to Row Strobe Precharge Time	tCRP	- 10	-	10	-	ns	-
RAS Hold Time	trsh	75	_	100		ns	
Refresh Period	tRFSH	-	2.0		2.0	ms	_
WRITE Command Setup Time	twcs	10	-	<b>- 10</b>	_	ns	16
CAS to WRITE Delay	tCWD	45	-	55	_	ns	16
RAS to WRITE Delay	tRWD	120	-	155		ns	16
CAS Hold Time	tcsh	150	-	200		ns	-
CAS Precharge Time (Page Mode Cycle Only)	tCP	60	-	80	-	ns	
Page Mode Cycle Time	tPC	145	_	200	-	ns	_

- The specifications for t<sub>RC</sub> (min), and t<sub>RWC</sub> (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C≤T<sub>A</sub>≤70°C) is assured.
- 9. AC measurements t<sub>T</sub> = 5.0 ns
- 10. Assumes that t<sub>RCD</sub>≤t<sub>RCD</sub> (max)
- 11. Assumes that tRCD≥tRCD (max).
- 12. Measured with a current load equivalent to 2 TTL ( $-200 \mu A$ , +4 mA) loads and 100 pF with the data output trip points set at  $V_{OH} = 2.0 \text{ V}$  and  $V_{OL} = 0.8 \text{ V}$ .
- 13. Operation within the tRCD (max) limit ensures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- 14. Either tRRH or tRCH must be satisfied for a read cycle.
- 15. These parameters are referenced to CAS leading edge in random write cycles and to WRITE leading edge in delayed write or read-modify-write cycles.
- 16. twcs, tcwp and trwp are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twcs≥twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tcwp≥tcwp (min) and trwp≥trwp (min), the cycle is read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 17.  $t_{AR} \min \le t_{AR} = t_{RCD} + t_{CAH}$   $t_{DHR} \min \le t_{DHR} = t_{RCD} + t_{DH}$  $t_{WCR} \min \le t_{WCR} = t_{RCD} + t_{WCH}$
- 18. t<sub>Off</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.







#### PAGE MODE READ CYCLE




#### PAGE MODE WRITE CYCLE



RAS-ONLY REFRESH CYCLE (Data-in and Write are Don't Care, CAS is HIGH)



### READ-WRITE/READ-MODIFY-WRITE CYCLE



### TYPICAL CHARACTERISTICS

FIGURE 2 — RAS ACCESS TIME versus SUPPLY VOLTAGE

(1.0 - IRAC@VCC - 5 V. TA - 25°C)


1.1


1.0


1.0 - IRAC@VCC - 5 V. TA - 25°C)


TA - 70°C


VCC. SUPPLY VOLTAGE (VOLTS)
















### TYPICAL CHARACTERISTICS (continued)















### TYPICAL CHARACTERISTICS (continued)


FIGURE 14 — I<sub>CC2</sub> STANDBY CURRENT Versus AMBIENT TEMPERATURE


VCC - 5.5 V

VCC - 5.5 V

Ta. AMBIENT TEMPERATURE (°C)







### SOFT ERROR TESTING

The storage cell depletion regions as well as the sense amplifier and its associated bit lines are susceptible to charge collection of electrons from an alpha "hit." However, the susceptibility of these vulnerable regions varies. Depleted storage cells are vulnerable at all times, whereas the sense amplifiers and associated bit lines are susceptible only during the small portion of the memory cycle just prior to sensing. Hence, an increase in the frequency of dynamic RAM access will cause a corresponding increase in the soft error rate.


To take this memory access dependency into account, the total soft error rate profile includes a cycle time component. The soft error rate due to bit line hits at the system's memory cycle rate is added to the soft error rate due to storage cell hits which are not frequency dependent. Figure 18 illustrates the impact that frequency of access has on the MCM6664A/MCM6665A overall soft error rate.


Under normal operating conditions, the die will be exposed to radiation levels of less than 0.01 alpha/cm²/hr. Accelerated soft error testing data is generated from at least three high-intensity sources having an Alpha Flux Density range of  $1\times10^5$  to  $6\times10^5$  (alpha/cm²/hr) placed over un-

coated die. Figure 19 shows the soft error rate for a given alpha flux density at a cycle rate of 100 kHz. The accelerated data of Figures 18 and 19 project that the soft error rate for package level radiation will be less than 0.1%/1000 hours.


### SYSTEM LIFE OPERATING TEST CONDITIONS


- 1) Cycle time: 1 microsecond for read, write and refresh cycles
- 2) Refresh Rate: 1 millisecond
- 3) Voltage: 5.0 V
- 4) Temperature: 30° C  $\pm$  2° C (ambient temperature inside enclosure)
- 5) Elevation: Approximately 620 feet above mean sea level
- 6) Data Patterns: Write the entire memory space sequentially with all "1"s and then perform continuous sequential reads for 6 hours. Next, write the entire memory space with all "0"s sequentially and then perform continuous sequential reads for 6 hours. Next, go back to the all "1"s pattern and repeat the sequences all over again.





### **CURRENT WAVEFORMS**









FIGURE 24 - FUNCTIONAL BLOCK DIAGRAM



### **DEVICE INITIALIZATION**

Since the 64K dynamic RAM is a single supply 5 V only device, the need for power supply sequencing is no longer required as was the case in older generation dynamic RAMs. On power-up an initial pause of 100 microseconds is required for the internal substrate generator pump to establish the correct bias voltage. This is to be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize the various dynamic nodes internal to the device. During an extended inactive state of the device (greater than 2 ms with device powered up) the wake up sequence (8 active cycles) will be necessary to assure proper device operation. See Figures 25, 26 for power on characteristics of the RAM for two conditions (clocks active, clocks inactive).

The row address strobe is the primary "clock" that activates the device and maintains the data when the RAM is in the standby mode. This is the main feature that distinquishes it as a dynamic RAM as opposed to a static RAM. A dynamic RAM is placed in a low power standby mode when the device receives a positive-going row address strobe. The variation in the power dissipation of a dynamic RAM from the active to the standby state is an order of magnitude or more for NMOS devices. This feature is used to its fullest advantage with high density mainframe memory systems, where only a very small percentage of the devices are in the active mode at any one time and the rest of the devices are in the standby mode. Thus, large memory systems can be assembled that dissipate very low power per bit compared to a system where all devices are active continuously.

### ADDRESSING THE RAM

The eight address pins on the device are time multiplexed with two separate 8-bit address fields that are strobed at the beginning of the memory cycle by two clocks (active negative) called the row address strobe and the column

address strobe. A total of sixteen address bits will decode one of the 65,536 cell locations in the device. The column address strobe follows the row address strobe by a specified minimum and maximum time called "tRCD," which is the row to column strobe delay. This time interval is also referred to as the multiplex window which gives flexibility to a system designer to set up his external addresses into the RAM. These conditions have to be met for normal read or write cycles. This initial portion of the cycle accomplishes the normal addressing of the device. There are, however, two other variations in addressing the 64K RAM: one is called the page mode cycle (described later) where an 8-bit column address field is presented on the input pins and latched by the CAS clock, and the other is the RAS only refresh cycle (described later) where a 7-bit row address field is presented on the input pins and latched by the RAS clock. In the latter case, the most significant bit on Row Address A7 (pin 9) is not required for refresh. See bit address map for the topology of the cells and their address selection.

### NORMAL READ CYCLE

. A read cycle is referred to as normal read cycle to differentiate if from a page-mode-read cycle, a read-while-write cycle, and read-modify-write cycle which are covered in a later section.

The memory read cycle begins with the row addresses valid and the  $\overline{RAS}$  clock transitioning from  $V_{|H}$  to the  $V_{|L}$  level. The  $\overline{CAS}$  clock must also make a transition from  $V_{|H}$  to the  $V_{|L}$  level at the specified tRCD timing limits when the column addresses are latched. Both the  $\overline{RAS}$  and  $\overline{CAS}$  clocks trigger a sequence of events which are controlled by several delayed internal clocks. Also, these clocks are linked in such a manner that the access time of the device is independent of the address multiplex window. The only stipulation is that the  $\overline{CAS}$  clock must be active before or at

### **CURRENT WAVEFORMS**

FIGURE 25 — SUPPLY CURRENT versus SUPPLY VOLTAGE DURING POWER UP, RAS, CAS = VCC





FIGURE 26 — SUPPLY CURRENT VERSUS SUPPLY VOLTAGE DURING POWER UP, RAS, CAS = VSS



### MCM6665A

the  $t_{RCD}$  maximum specification for an access (data valid) from the  $\overline{RAS}$  clock edge to be guaranteed  $t_{RAC}$ ). If the  $t_{RCD}$  maximum condition is not met, the access  $t_{RCAC}$  from the  $\overline{CAS}$  clock active transition will determine read access  $\overline{t_{RCAC}}$  the external  $\overline{CAS}$  signal is ignored until an internal  $\overline{RAS}$  signal is available, as noted in the functional block diagram, Figure 24. This gating feature on the  $\overline{CAS}$  clock will allow the external  $\overline{CAS}$  signal to become active as soon as the row address hold time  $t_{RAH}$ ) specification has been met and defines the  $t_{RCD}$  minimum specification. The time difference between  $t_{RCD}$  minimum and  $t_{RCD}$  maximum can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the  $\overline{CAS}$  clock

Once the clocks have become active, they must stay active for the minimum (tRAS) period for the RAS clock and the minimum (tCAS) period for the  $\overline{CAS}$  clock. The RAS clock must stay inactive for the minimum (tRp) time. The former is for the completion of the cycle in progress, and the latter is for the device internal circuitry to be precharged for the next active cycle.

Data out is not latched and is valid as long as the  $\overline{CAS}$  clock is active; the output will switch to the three-state mode when the  $\overline{CAS}$  clock goes inactive. The  $\overline{CAS}$  clock can remain active for a maximum of 10 ns (tcRp) into the next cycle. To perform a read cycle, the write  $\overline{(W)}$  input must be held at the VIH level from the time the  $\overline{CAS}$  clock makes its active transition (tRCS) to the time when it transitions into the inactive (tRCH) mode.

### WRITE CYCLE

A write cycle is similar to a read cycle except that the Write  $\langle\overline{W}\rangle$  clock must go active  $\langle V|_L$  level) at or before the  $\overline{CAS}$  clock goes active at a minimum twcs time. If the above condition is met, then the cycle in progress is referred to as a early write cycle. In an early write cycle, the write clock and the data in is referenced to the active transition of the  $\overline{CAS}$  clock edge. There are two important parameters with respect to the write cycle: the column strobe to write lead time (tcwL) and the row strobe to write lead time (tcwL). These define the minimum time that  $\overline{RAS}$  and  $\overline{CAS}$  clocks need to be active after the write operation has started  $\overline{\langle W \rangle}$  clock at  $\langle V|_L$  levell

It is also possible to perform a late write cycle. For this cycle the write clock is activated after the  $\overline{CAS}$  goes low which is beyond  $t_{WCS}$  minimum time. Thus the parameters  $t_{CWL}$  and  $t_{RWL}$  must be satisifed before terminating this cycle. The difference between an early write cycle and a late write cycle is that in a late write cycle the write  $\overline{(W)}$  clock can occur much later in time with respect to the active transition of the  $\overline{CAS}$  clock. This time could be as long as 10 microseconds - [ $t_{RWL}$  +  $t_{RP}$  +  $2T_t$ ].

At the start of a write cycle, the data out is in a three-state condition and remains inactive throughout the cycle. The data out remains three-state because the active transition of the write  $\overline{(W)}$  clock prevents the  $\overline{CAS}$  clock from enabling the data-out buffers as noted in Functional Block Diagram. The three-state condition (high impedance) of the Data Out Pin during a write cycle can be effectively utilized in a system that has a common input/output bus. The only stipulation is that the system use only early write mode operations for all write cycles to avoid bus contention.

### READ-MODIFY-WRITE AND READ-WHILE-WRITE CYCLES

As the name implies, both a read and a write cycle is accomplished at a selected bit during a single access. The readmodify-write cycle is similar to the late write cycle discussed above.

For the read-modify-write cycle a normal read cycle is initiated with the write  $\overline{(W)}$  clock at the VIH level until the read data occurs at the device access time (tRAC). At this time the write  $\overline{(W)}$  clock is asserted. The data in is setup and held with respect to the active edge of the write clock. The cycle described assumes a zero modify time between read and write.

Another variation of the read-modify-write cycle is the read-while-write cycle. For this cycle, the following parameters (tRWD, tCWD) play an important role. A read-while-write cycle starts as a normal read cycle with the write  $(\overline{W})$  clock being asserted at minimum tRWD or minimum tCWD time, depending upon the application. This results in starting a write operation to the selected cell even before data out occurs. The minimum specification on tRWD and tCWD assures that data out does occur. In this case, the data in is set up with respect to write  $(\overline{W})$  clock active edge.

#### PAGE-MODE CYCLES

Page mode operation allows faster successive data operations at the 256 column locations. Page access (tCAC) is typically half the regular RAS clock access (tRAC) on the Motorola 64K dynamic RAM. Page mode operation consists of holding the RAS clock active while cycling the CAS clock to access the column locations determined by the 8-bit column address field. There are two controlling factors that limit the access to all 256 column locations in one RAS clock active operation. These are the refresh interval of the device (2 ms/128=15.6 microseconds) and the maximum active time specification for the RAS clock (10 microseconds). Since 10 microseconds is the smaller value, the maximum specification of the RAS clock on time is the limiting factor of the number of sequential page accesses possible. Ten microseconds will provide approximately (10 microseconds/page mode cycle time) 50 successive page accesses for every row address selected before the RAS clock is reset.

The page cycle is always initiated with a row address being provided and latched by the RAS clock, followed by the column address and CAS clock. From the timing illustrated, the initial cycle is a normal read or write cycle, that has been previously described, followed by the shorter CAS cycles (tpc). The CAS cycle time (tpc) consists of the CAS clock active time (t<sub>CAS</sub>), and <del>CAS</del> clock precharge time (t<sub>CP</sub>) and two transitions. In addition to read and write cycles, a readmodify-write cycle can also be performed in a page mode operation. For a read-modify-write or read-while-write type cycle, the conditions normal to that mode of operation will apply in the page mode also. The page mode cycles illustrated show a series of sequential reads separated by a series of sequential writes. This is just one mode of operation. In practice, any combination of read, write and readmodify-write cycles can be performed to suit a particular application.


### REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to

degrade with time and temperature. Therefore, to retain the correct information, the bits need to be refreshed at least once every 2 ms. This is accomplished by sequentially cycling through the 128 row address locations every 2 ms, or at least one row every 15.6 microseconds. A normal read or write operation to the RAM will serve to refresh all the bits (256) associated with that particular row decoded.

 $\overline{\mbox{RAS}}$  Only Refresh — When the memory component is in standby the  $\overline{\mbox{RAS}}$  only refresh scheme is employed. This refresh method performs a  $\overline{\mbox{RAS}}$  only cycle on all 128 row addresses every 2 ms. The row addresses are latched in with the  $\overline{\mbox{RAS}}$  clock, and the associated internal row locations are refreshed. As the heading implies, the  $\overline{\mbox{CAS}}$  clock is not required and should be inactive or at a VIH level to conserve power

### PIN ASSIGNMENT COMPARISON



### PIN VARIATIONS

PIN NUMBER	MCM4116	MCM4517	MCM6632A	MCM6663A	MCM6664A	MCM6665A
. 1	V <sub>BB</sub> (-5.V)	N/C	REFRESH	N/C	REFRESH	N/C
8	V <sub>DD</sub> (+12 V)	Vcc	Vcc	Vcc	· V <sub>CC</sub>	Vcc
9	V <sub>CC</sub> (+5 V)	N/C	- A7	A7	A7	A7

### MCM6665A BIT ADDRESS MAP

			Colui	iiii Audii		A5 A4 A3	, M2 M1 M	U		با	,					dress				
					F	Row			·		FE FF FC FD	254 255 252 253	A7 1 1 1	A6 1 1 1	A3 1 1 1 1	A4 1 1 1	A5 1 1 1	A2 1 1 1	1 1 0 0	A1 0 1 0
											FA FB F8 F9	250 251 248 249	1 1 1	1 1 1	1 1 1 1	1 1 1	1 1 1	0 0 0	1 0 0	0 1 0 1
											C0 C1 BF BE	192 193 191 190	1 1 1	1 1 0 0	0 0 1. 1	0 0	0 0 1 1	0 0	0 0 1 1	0 1 1 0
dresses					•						83 82 81 80	131 130 129 128	1 · 1 · 1 · 1 · 1	0 0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	1 0 0	1 0 1 0
Column Addresses				,							7E 7F 7C	126 127 124	0	1 1 1	1 1 1	1 1	1 1	1 1 1	1 0	0
											42 43 40 41	66 67 64 65	0 0 0 0	1 1 1	0 0 0	0 0 0	0 0 0	0 0 0	1 1 0	0 1 0
	01FF 01FF									0110 1110 010	3F 3E 3D	63 62 61 •	0	0	1 1 1	1 1	1 1	1 1	1 0	0
	00FF 00FF									0100	04 03 02 01 00	4 3 2 1 0	0 0 0	0 0 0	0 0 0 0	0 0 0	0 0 0 0	1 0 0 0	0 1 1 0 0	0 1 0 1 0
ž	H H					7E 7F			8868	88888			-		Ī	-	-			•
sses	25.55					126			897	0408-	0									
_	0 -					0			00	-00	0									
Row A2									00	000	o									
· 4									0	000	0									
A5	?	2.4							-000	0000	0									
Ą									000	0000	0									
A 3									0000	0000	0									
_ <sup>¥</sup>									0000	0000	0									
						00			0000	0000	0									

Data Stored = Din & Aox & Any

Column Address A1	Row Address A0	Data Stored
0	0	True
0	1	Inverted
1	0	Inverted
1	1 1	True



### **MCM6665B**

### **Advance Information**

#### 64K BIT DYNAMIC RAM

The MCM6665B is a 65,536-bit, high-speed, dynamic Random-Access Memory. It is organized as 65,536 one-bit words and fabricated using HMOS high-performance N-channel silicon-gate technology, and is a yield-enhanced version of our popular MCM6665A, featuring a smaller die size and redundancy. As with any new mask set revision to a Dynamic RAM, it is recommended that the system performance be reevaluated using the new memory.


By multiplexing row- and column-address inputs, the MCM6665B requires only eight address lines and permits packaging in standard 16-pin dual-in-line packages. Complete address decoding is done on chip with address latches incorporated. Data out is controlled by  $\overline{\text{CAS}}$  allowing for greater system flexibility.

All inputs and outputs, including clocks, are fully TTL compatible. The MCM6665B incorporates a one-transistor cell design and dynamic storage techniques.

• Organized as 65,536 Words of 1 Bit

MCM6665BP20 = 200 ns

- Single +5 V Operation (±10%)
- Maximum Access Time
   MCM6665BP15 = 150 ns
- Low Power Dissipation 302.5 mW Maximum (Active) (MCM6665B-15) 22 mW Maximum (Standby)
- Three-State Data Output
- Internal Latches for Address and Data Input
- Early-Write Common I/O Capability
- 16K Compatible 128-Cycle, 2 ms Refresh
- RAS-only Refresh Mode
- CAS Controlled Output
- Upward Pin Compatible from the 16K RAM (MCM4116, MCM4517)
- Fast Page Mode Cycle Time



This document contains information on a new product. Specifications and information herein are subject to change without notice.

### MOS

(N-CHANNEL, SILICON-GATE)

65,536-BIT DYNAMIC RANDOM ACCESS MEMORY



P SUFFIX
PLASTIC PACKAGE
CASE 648

### PIN ASSIGNMENT

N/C		16	b vss
D C	2	15	CAS
⊽⊏	3	14	ıα
RAS	4	13	<b>1</b> A6
A0 <b>[</b>	5	12	<b>A</b> 3
A2 <b>C</b>	6	11	A4 .
A1 <b>I</b>	7	10	<b>A</b> 5
V <sub>CC</sub> <b>C</b>	8	9	A7

PIN NAMES
A0-A7 Address Input
D
Q Data Out
W Read/Write Input
RAS Row Address Strobe
CAS Column Address Strobe
V <sub>CC</sub> Power (+5 V)
V <sub>SS</sub> Ground

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

### MCM6665B

### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Voltage on Any Pin Relative to VSS (except VCC)	V <sub>in</sub> , V <sub>out</sub>	-2 to +7	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	· V <sub>CC</sub>	-1 to +7	V
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Power Dissipation	PD	1.0	W
Data Out Current	lout	50	mA

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

# 5 V 100 nF

FIGURE 1 - OUTPUT LOAD

\*Includes Jig Capacitance

### DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted.)

### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage	Vcc	4.5	5.0	5.5	٧	1
	V <sub>SS</sub>	0	0	0	٧	1
Logic 1 Voltage, All Inputs	VIH	2.4	<b>-</b>	V <sub>CC</sub> +1	V	1
Logic 0 Voltage, All Inputs	V <sub>IL</sub>	- 1.0*	-	0.8	V	1

<sup>\*</sup>The device will withstand undershoots to the -2 volt level with a maximum pulse width of 20 ns at the -1.5 volt level. This is periodically sampled rather than 100% tested.

### DC CHARACTERISTICS

Characteristic			Symbol	Min	Max	Units	Notes
V <sub>CC</sub> Power Supply Current (Standby)			ICC2	_	4.0	mA	- 5
V <sub>CC</sub> Power Supply Current 6665B-15, t <sub>RC</sub> = 270 ns 6665B-20, t <sub>RC</sub> = 330 ns			I <sub>CC1</sub>	_	55 50	mA <sup>-</sup>	4
$V_{CC}$ Power Supply Current During $\overline{RAS}$ only Refresh Cycles 6665B-15, $t_{RC}$ = 270 ns 6665B-20, $t_{RC}$ = 330 ns			lcc3		45 40	mA .	4
$V_{CC}$ Power Supply Current During Page Mode Cycle for $t_{RAS}$ = 6665B-15, $t_{PC}$ = $t_{RP}$ = 145 ns 6665B-20, $t_{PC}$ = $t_{RP}$ = 200 ns	= 10 μsec		ICC4	1 -	40 35	mA	4
Input Leakage Current (VSS≤Vin≤VCC)			·l(L)	-	10	μΑ	-
Output Leakage Current (CAS at logic 1, VSS≤Vout≤VCC)			10(L)	-	10	μΑ	_
Output Logic 1 Voltage @ I <sub>OUt</sub> = -4 mA			∨он	2.4	-	٧	_
Output Logic 0 Voltage @ lout= 4 mA		100	VOL	-	0.4	V	-

### **CAPACITANCE** (f = 1.0 MHz, $T_A = 25$ °C, $V_{CC} = 5$ V Periodically Sampled Rather Than 100% Tested)


Parameter	Symbol	Тур	Max	Unit	Notes
Input Capacitance (A0-A7), D	Cl1	3	5	ρF	7
Input Capacitance RAS, CAS, WRITE	C <sub>12</sub>	6	8	pF	7
Output Capacitance (Q), (CAS = VIH to disable output)	Co	- 5	7	рF	7


- NOTES: 1. All voltages referenced to VSS.
  - 2. V<sub>IH</sub> min and V<sub>IL</sub> max are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH</sub> and
  - 3. An initial pause of 100 µs is required after power-up followed by an 8 RAS cycles before proper device operation is guaranteed.
  - 4. Current is a function of cycle rate and output loading; maximum current is measured at the faster cycle rate with the output open.
  - 5. RAS and CAS are both at a logic 1.
  - 6. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transmit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
  - 7. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation:  $C = \frac{1\Delta t}{\Delta t}$

AC OPERATING CONDITIONS AND CHARACTERISTICS (Read, Write, and Read-Modify-Write Cycles) (Full Operating Voltage and Temperature Range Unless Otherwise Noted; See Notes 2, 3, 6, and Figure 1)


		6665	B-15	6665	6665B-20			
Parameter	Symbol	Min	Max	Min	Max	Units	Notes	
Random Read or Write Cycle Time	· tRC	270	-	330	~	ns	8, 9	
Read Write Cycle Time	<sup>t</sup> RWC	280		345	71	ns	8, 9	
Access Time from Row Address Strobe	tRAC	-	150		200	ns	10, 12	
Access Time from Column Address Strobe	tCAC		75	~	100	ns	11, 12	
Output Buffer and Turn-Off Delay	tOFF	0	30	0	40	ns	18	
Row Address Strobe Precharge Time	tRP	100	-	120	-	ns	-	
Row Address Strobe Pulse Width	tRAS	150	10000	200	10000	ns	- :	
Column Address Strobe Pulse Width	tCAS	75	10000	100	10000	ns		
Row to Column Strobe Lead Time	tRCD	30	75	35	100	ns	13	
Row Address Setup Time	tASR	0		0	-	ns	-	
Row Address Hold Time	tRAH	20	-	25	-	ns	-	
Column Address Setup Time	IASC	0	-	0	_	ns	_	
Column Address Hold Time	<sup>t</sup> CAH	35		45	_	ns	_	
Column Address Hold Time Referenced to RAS	tAR	95	-	120	1,-	ns	17 .	
Transition Time (Rise and Fall)	t <sub>T</sub> .	. 3	50	3	50	ns	6	
Read Command Setup Time	<sup>t</sup> RCS	G	-	0	-	ns	-	
Read Command Hold Time	<sup>t</sup> RCH	0	-	0	-	ns	14	
Read Command Hold Time Referenced to RAS	tRRH	0	-	0	-	ns	14	
Write Command Hold Time	<sup>t</sup> WCH	35	-	45	_	ns		
Write Command Hold Time Referenced to RAS	tWCR	95	. –	.120	-	ns	17	
Write Command Pulse Width	tWP	35	-	45	-	ns		
Write Command to Row Strobe Lead Time	†RWL	45	-	55	-	ns -		
Write Command to Column Strobe Lead Time	tCWL	45		55	-	ns		
Data in Setup Time	tDS	0	-	0	7-2	ns	15	
Data in Hold Time	tDH	35	-	45	-:	ns	. 15	
Data in Hold Time Referenced to RAS	<sup>t</sup> DHR	95	_	120		ns	17	
Column to Row Strobe Precharge Time	tCRP	- 10	_	10		ns	-	
RAS Hold Time	tRSH	75	-	100		ns	_	
Refresh Period	<sup>t</sup> RFSH	_	2.0	· —	2.0	ms	-	
WRITE Command Setup Time	twcs	- 10	_	- 10	-	ns	16	
CAS to WRITE Delay	tCWD	45	-	55	-	ns :	16	
RAS to WRITE Delay	tRWD	120	-	155		ns	16	
CAS Hold Time	tcsh	150	_	200		ns	_	
CAS Precharge Time (Page Mode Cycle Only)	t <sub>CP</sub>	60	·	80		ns		
Page Mode Cycle Time	tPC	145	-	200	-	ns	-	

- The specifications for t<sub>RC</sub> (min), and t<sub>RWC</sub> (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C≤T<sub>A</sub>≤70°C) is assured.
- 9. AC measurements t<sub>T</sub> = 5.0 ns.
- 10. Assumes that tRCD≤tRCD (max).
- 11. Assumes that tRCD≥tRCD (max).
- 12. Measured with a current load equivalent to 2 TTL ( $-200 \mu A$ , +4 mA) loads and 100 pF with the data output trip points set at  $V_{OH} = 2.0 \text{ V}$  and  $V_{OL} = 0.8 \text{ V}$ .
- 13. Operation within the tRCD (max) limit ensures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- 14. Either tRRH or tRCH must be satisfied for a read cycle.
- 15. These parameters are referenced to CAS leading edge in random write cycles and to WRITE leading edge in delayed write or read-modify-write cycles.
- 16. twcs, tcwp and trwp are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twcs≥twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tcwp≥tcwp (min) and trwp≥tryp (min), the cycle is read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 17.  $t_{AR} \min \le t_{AR} = t_{RCD} + t_{CAH}$   $t_{DHR} \min \le t_{DHR} = t_{RCD} + t_{DH}$  $t_{WCR} \min \le t_{WCR} = t_{RCD} + t_{WCH}$
- 18. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.







### PAGE MODE READ CYCLE




### PAGE MODE WRITE CYCLE




RAS-ONLY REFRESH CYCLE (Data-in and Write are Don't Care, CAS is HIGH)



### READ-WRITE/READ-MODIFY-WRITE CYCLE





### MCM6665B

#### DEVICE INITIALIZATION

Since the 64K dynamic RAM is a single supply 5 V only device, the need for power supply sequencing is no longer required as was the case in older generation dynamic RAMs. On power-up an initial pause of 100 microseconds is required for the internal substrate generator pump to establish the correct bias voltage. This is to be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize the various dynamic nodes internal to the device. During an extended inactive state of the device (greater than 2 ms with device powered up) the wake up sequence (8 active cycles) will be necessary to assure proper device operation.

The row address strobe is the primary "clock" that activates the device and maintains the data when the RAM is in the standby mode. This is the main feature that distinguishes it as a dynamic RAM as opposed to a static RAM. A dynamic RAM is placed in a low power standby mode when the device receives a positive-going row address strobe. The variation in the power dissipation of a dynamic RAM from the active to the standby state is an order of magnitude or more for NMOS devices. This feature is used to its fullest advantage with high density mainframe memory systems, where only a very small percentage of the devices are in the active mode at any one time and the rest of the devices are in the standby mode. Thus, large memory systems can be assembled that dissipate very low power per bit compared to a system where all devices are active continuously.

### ADDRESSING THE RAM

The eight address pins on the device are time multiplexed with two separate 8-bit address fields that are strobed at the beginning of the memory cycle by two clocks (active negative) called the row address strope and the column address strobe. A total of sixteen address bits will decode one of the 65,536 cell locations in the device. The column address strobe follows the row address strobe by a specified minimum and maximum time called "tRCD," which is the row to column strobe delay. This time interval is also referred to as the multiplex window which gives flexibility to a system designer to set up his external addresses into the RAM. These conditions have to be met for normal read or write cycles. This initial portion of the cycle accomplishes the normal addressing of the device. There are, however, two other variations in addressing the 64K RAM: one is called the page mode cycle (described later) where an 8-bit column address field is presented on the input pins and latched by the CAS clock, and the other is the RAS only refresh cycle (described later) where a 7-bit row address field is presented on the input pins and latched by the RAS clock. In the latter case, the most significant bit on Row Address A7 (pin 9) is not required for refresh. See bit address map for the topology of the cells and their address selection.

### NORMAL READ CYCLE

A read cycle is referred to as normal read cycle to differentiate if from a page-mode-read cycle, a read-while-write cycle, and read-modify-write cycle which are covered in a later section.

The memory read cycle begins with the row addresses valid and the  $\overline{RAS}$  clock transitioning from V<sub>IH</sub> to the V<sub>IL</sub> level. The  $\overline{CAS}$  clock must also make a transition from V<sub>IH</sub> to

the VIL level at the specified tRCD timing limits when the column addresses are latched. Both the RAS and CAS clocks trigger a sequence of events which are controlled by several delayed internal clocks. Also, these clocks are linked in such a manner that the access time of the device is independent of the address multiplex window. The only stipulation is that the CAS clock must be active before or at the tRCD maximum specification for an access (data valid) from the RAS clock edge to be guaranteed (tRAC). If the tRCD maximum condition is not met, the access (tCAC) from the CAS clock active transition will determine read access time. The external CAS signal is ignored until an internal RAS signal is available, as noted in the functional block diagram, Figure 2. This gating feature on the CAS clock will allow the external CAS signal to become active as soon as the row address hold time (trah) specification has been met and defines the tRCD minimum specification. The time difference between tRCD minimum and tRCD maximum can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the CAS

Once the clocks have become active, they must stay active for the minimum ( $t_{RAS}$ ) period for the  $\overline{RAS}$  clock and the minimum ( $t_{CAS}$ ) period for the  $\overline{CAS}$  clock. The  $\overline{RAS}$  clock must stay inactive for the minimum ( $t_{RP}$ ) time. The former is for the completion of the cycle in progress, and the latter is for the device internal circuitry to be precharged for the next active cycle.

Data out is not latched and is valid as long as the  $\overline{CAS}$  clock is active; the output will switch to the three-state mode when the  $\overline{CAS}$  clock goes inactive. The  $\overline{CAS}$  clock can remain active for a maximum of 10 ns (tcgp) into the next cycle. To perform a read cycle, the write  $\overline{(W)}$  input must be held at the VIH level from the time the  $\overline{CAS}$  clock makes its active transition (tqCS) to the time when it transitions into the inactive (tqCH) mode.

### WRITE CYCLE

A write cycle is similar to a read cycle except that the Write  $(\overline{W})$  clock must go active  $(V_{|L|}$  level) at or before the  $\overline{CAS}$  clock goes active at a minimum twcs time. If the above condition is met, then the cycle in progress is referred to as a early write cycle. In an early write cycle, the write clock and the data in is referenced to the active transition of the  $\overline{CAS}$  clock edge. There are two important parameters with respect to the write cycle: the column strobe to write lead time (tcwL) and the row strobe to write lead time (tcwL) and the row strobe to write lead time (tcwL). These define the minimum time that  $\overline{RAS}$  and  $\overline{CAS}$  clocks need to be active after the write operation has started  $(\overline{W})$  clock at  $V_{|L|}$  level).

It is also possible to perform a late write cycle. For this cycle the write clock is activated after the  $\overline{CAS}$  goes low which is beyond ty<sub>CCS</sub> minimum time. Thus the parameters t<sub>CWL</sub> and t<sub>RWL</sub> must be satisifed before terminating this cycle. The difference between an early write cycle and a late write cycle is that in a late write cycle the write  $\overline{(W)}$  clock can occur much later in time with respect to the active transition of the  $\overline{CAS}$  clock. This time could be as long as 10 microseconds – [t<sub>RWL</sub> + t<sub>RP</sub> + 2T<sub>t</sub>].

At the start of a write cycle, the data out is in a three-state condition and remains inactive throughout the cycle. The data out remains three-state because the active transition.

### MCM6665B

of the write (W) clock prevents the CAS clock from enabling the data-out buffers as noted in Functional Block Diagram. The three-state condition (high impedance) of the Data Out Pin during a write cycle can be effectively utilized in a system that has a common input/ output bus. The only stipulation is that the system use only early write mode operations for all write cycles to avoid bus contention.

### READ-MODIFY-WRITE AND READ-WHILE-WRITE CYLES

As the name implies, both a read and a write cycle is accomplished at a selected bit during a single access. The readmodify-write cycle is similar to the late write cycle discussed above.

For the read-modify-write cycle a normal read cycle is initiated with the write  $\overline{(W)}$  clock at the  $V_{IH}$  level until the read data occurs at the device access time  $(t_{RAC})$ . At this time the write  $\overline{(W)}$  clock is asserted. The data in is setup and held with respect to the active edge of the write clock. The cycle described assumes a zero modify time between read and write.

Another variation of the read-modify-write cycle is the read-while-write cycle. For this cycle, the following parameters (tRWD, tCWD) play an important role. A read-while-write cycle starts as a normal read cycle with the write  $(\overline{W})$  clock being asserted at minimum tRWD or minimum tCWD time, depending upon the application. This results in starting a write operation to the selected cell even before data out occurs. The minimum specification on tRWD and tCWD assures that data out does occur. In this case, the data in is set up with respect to write  $(\overline{W})$  clock active edge.

### PAGE-MODE CYCLES

Page mode operation allows faster successive data operations at the 256 column locations. Page access ( $t_{CAC}$ ) is typically half the regular RAS clock access ( $t_{RAC}$ ) on the Motorola 64K dynamic RAM. Page mode operation consists of holding the RAS clock active while cycling the CAS clock to access the column locations determined by the 8-bit column address field. There are two controlling factors that limit the access to all 256 column locations in one RAS clock active operation. These are the refresh interval of the device (2 ms/128=15.6 microseconds) and the maximum active time specification for the RAS clock (10 microseconds).

Since 10 microseconds is the smaller value, the maximum specification of the  $\overline{RAS}$  clock on time is the limiting factor of the number of sequential page accesses possible. Ten microseconds will provide approximately (10 microseconds/page mode cycle time) 50 successive page accesses for every row address selected before the  $\overline{RAS}$  clock is reset.

The page cycle is always initiated with a row address being provided and latched by the  $\overline{RAS}$  clock, followed by the column address and  $\overline{CAS}$  clock. From the timing illustrated, the initial cycle is a normal read or write cycle, that has been previously described, followed by the shorter CAS cycles (tpc). The CAS cycle time (tpc) consists of the CAS clock active time (t<sub>CAS</sub>), and <del>CAS</del> clock precharge time (t<sub>CP</sub>) and two transitions. In addition to read and write cycles, a readmodify-write cycle can also be performed in a page mode operation. For a read-modify-write or read-while-write type cycle, the conditions normal to that mode of operation will apply in the page mode also. The page mode cycles illustrated show a series of sequential reads separated by a series of sequential writes. This is just one mode of operation. In practice, any combination of read, write and readmodify-write cycles can be performed to suit a particular application.

### REFRESH CYCLES


The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Therefore, to retain the correct information, the bits need to be refreshed at least once every 2 ms. This is accomplished by sequentially cycling through the 128 row address locations every 2 ms, or at least one row every 15.6 microseconds. A normal read or write operation to the RAM will serve to refresh all the bits (256) associated with that particular row decoded.

 $\overline{RAS}$  Only Refresh — When the memory component is in standby the  $\overline{RAS}$  only refresh scheme is employed. This refresh method performs a  $\overline{RAS}$  only cycle on all 128 row addresses every 2 ms. The row addresses are latched in with the  $\overline{RAS}$  clock, and the associated internal row locations are refreshed. As the heading implies, the  $\overline{CAS}$  clock is not required and should be inactive or at a VIH level to conserve power.

### PIN ASSIGNMENT COMPARISON

	MCM41	16			мсм45	17	
∨ <sub>BB</sub> <b>c</b>		16	I V <sub>SS</sub>	N/C		16	٧ss
D C	2	15	CAS	D [	2	15	CAS
₩ t	3	14	<b>1</b> a	W	3	14 <b>þ</b>	Q
RAS	4	13	A6	RAS	4	13	A6
A0 🕻	5	12	1 A3	A0 [	5	12	А3
A2 [	6	11	1 A4	A2 [	6	11 þ	A4
A1 [	7	10	A5	A1 [	7	10	A5
v <sub>DD</sub> <b>t</b>	8	9	I v <sub>CC</sub>	v <sub>CC</sub> [	8	9	N/C

MCM6664A									
REFRESH		16	VSS						
D (	2	15	CAS						
₩ 1	3	14	<b>a</b>						
RAS 1	4	13	<b>1</b> A6						
A0 [	5	12	<b>A</b> 3						
A2 [	6	11	A4						
A1 1	7	10	A5						
V <sub>CC</sub> I	8	9	<b>A</b> 7						



### PIN VARIATIONS

PIN NUMBER	MCM4116	MCM4517	MCM6664A	MCM6665B
1	V <sub>BB</sub> ( – 5 V)	N/C	REFRESH	N/C
8	V <sub>DD</sub> (+12 V)	Vcc	Vçc	Vcc
9	V <sub>CC</sub> (+5 V)	N/C	A7	A7

### MCM6665B BIT ADDRESS MAP

				ss A7 A6 A5 dress A7 A6				Pin	* 		c	Colum	n Ad	dress	9 <b>S</b>			
				R	ow				Hex	Dec	Α7	A6	АЗ	<b>A</b> 4	A5	A2	A0	A1
		-							FF FC FD	254 255 252 253	1 1 - 1	1 1 1	1 1 1 1	1 1 1	1 1 1 1 1	1 1 1	1 1 0	0 1 0
						*			FA FB F8 F9	250 251 248 249	1 1 1	1 1 1	1 1 1 1	1 1 1	1 1 1	0 0 0	1 1 0 0	0 1 0
								i	C0 C1	192 193	1	1 1	0 0	0	0 0	0	0	0
č									83 82	190 • . 131 130	1 1 1	0 0	1 0 0	1 0 0	1 0 0	1 0 0	1 1 1	0 1 0
fresse									81 80	129 128	1	0	0	0	0	0	0	0
Column Addresses		-							7E 7F 7C	126 127 124	0 0	1	1 1	1 1	1 1 1	1 1 1	1 1 0	0 1 0
0				· 🔨					42 43	• 66 67	0	1	0	0	0	0	1	0
					-				40 41 3F 3E	64 65 63 62	0 0 0	0 0	0 0	0 0 1 1	0 0 1 1	0 0 1 1	0 0 1 1	1 0
	01FF 01FF		*					0110	3D	61	С	0	1	1	1	1	0	1
	90FF							010000	04 03 02 01 00	4 3 2 1	0 0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 1 1 0 0	0 1 0 1 0
į					7E 7F		886	8888		Ü	Ü	Ü		Ü			U	Ů
	<b>2</b> 25 25				126	• • • •		0 4 C E E										
Pow Ac	<b>₹</b>				0	•	00-	-00										
	( (						0											
•	9						-00	0000										
;	{							00000										
	?							00000										
	` {							00000										
<u>ا</u> ا	- 				00		0000	0000	0									

Data Stored = Din & Aox & Aiy

Column Address	Row Address A0	Data Stored
0	0	True
0	1	Inverted
1	0	Inverted
1	1	True



### Product Preview

#### 64K BIT DYNAMIC RAM

The MCM6665C is a 65,536-bit, high-speed, dynamic Random-Access Memory. Organized as 65,536 one-bit words and fabricated using HMOS high-performance N-channel silicon-gate technology, this new breed of 5-volt only dynamic RAM combines high performance with low cost and improved reliability.


By multiplexing row- and column-address inputs, the MCM6665C requires only eight address lines and permits packaging in standard 16-pin dual-in-line packages. Complete address decoding is done on chip with address latches incorporated. Data out is controlled by CAS, allowing for greater system flexibility.

All inputs and outputs, including clocks, are fully TTL compatible. The MCM6665C incorporates a one-transistor cell design and dynamic storage techniques.

- Organized as 65,536 Words of 1 Bit
- Single +5 V Operation (±10%)
- Full Power Supply Range Capabilities
- Maximum Access Time

MCM6665C-12 = 120 nsMCM6665C-15 = 150 ns

- MCM6665C-20 = 200 ns
- Low Power DissipationThree-State Data Output:
- Internal Latches for Address and Data Input
- Early-Write Common I/O Capability
- 16K Compatible 128-Cycle, 2 ms Refresh
- RAS-only Refresh Mode
- Hidden Refresh Available
- CAS Controlled Ouput
- Upward Pin Compatible from the 16K RAM (MCM4116, MCM4517)
- Fast Page Mode Cycle Time
- Laser Redundancy



This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

### MCM6665C

### MOS

(N-CHANNEL, SILICON-GATE)

65,536-BIT DYNAMIC RANDOM ACCESS MEMORY



P SUFFIX PLASTIC PACKAGE CASE 648

### PIN ASSIGNMENT

N/C		16	b ∨ <sub>SS</sub>
DC	2	15	CAS
W		- 1	a a
RAS	4	13	<b>A</b> 6
A0 <b>E</b>	5	12	<b>1</b> A3
A1 🕻	6	11	A4
A2 🕻	ì	10	<b>A</b> 5
V <sub>CC</sub>	8	9	<b>1</b> A7

PIN NAMES						
A0-A7 Address In	put					
DData	a In					
QData	Out					
W Read/Write In	put					
RAS Row Address Stre	obe					
CAS Column Address Stre	obe					
V <sub>CC</sub> Power (+ 5	5 V)					
VSSGrou	und					

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltages to this high-impedance circuit.



### MCM6256

### **Product Preview**


### 256K-BIT DYNAMIC RAM

The MCM6256 is a 262,144 bit, high-speed, dynamic Random Access Memory. Organized as 262,144 one-bit words and fabricated using Motorola's High-performance silicon-gate MOS (HMOS) technology, this new single +5 volt supply dynamic RAM combines high performance with low cost and improved reliability. The MCM6256 has the capability of using redundancy and is manufactured using advanced direct-step on wafer photolithographic equipment.

By multiplexing row and column address inputs, the MCM6256 requires only nine address lines and permits packaging in standard 16-pin 300 mil wide dual-in-line packages. Complete address decoding is done on-chip with address latches incorporated. Data out (Q) is controlled by CAS allowing greater system flexibility.

All inputs and outputs, including clocks, are fully TTL compatible. The MCM6256 incorporates a one transistor cell design and dynamic storage techniques. In addition to the RAS-only refresh mode, a CAS before RAS automatic refresh is available. The MCM6256 has an extended "page mode" feature which allows column accesses of up to 512 bits within the selected row.

- Organized as 262,144 Words of 1 Bit
- Single +5 Volt Operation (±10%)
- Maximum Access Time: MCM6256-10 = 100 ns MCM6256-12 = 120 ns MCM6256-15 = 150 ns
- Low Power Dissipation:
   70 mA maximum (Active) MCM6256-10
   4.5 mA maximum (Standby)
- Three-State Data Output
- Early-Write Common I/O Capability
- 256 Cycle, 4 ms Refresh
- RAS-Only Refresh Mode
- Automatic (CAS before RAS) Refresh Mode
- Extended Page Mode Capability
   50 ns Page Access Time MCM6256-10
   100 ns Page Cycle Time MCM6256-10



This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

### MOS

(N-CHANNEL, SILICON-GATE)

262,144 BIT DYNAMIC RANDOM ACCESS MEMORY





L SUFFIX CERAMIC PACKAGE CASE 690

P SUFFIX
PLASTIC PACKAGE
CASE 648

### PIN ASSIGNMENT

16 V <sub>SS</sub>
15 CAS
14 D Q
13 A6
12 1 A3
11 D A4
10 A5
9 <b>7</b> A7

PIN NAMES	
A0-A8 Address	Input
D	ita In
QData	Out
WRead/Write	Input
RAS Row Address S	trobe
CAS Column Address S	trobe
VCC Power (+	5 V)
V <sub>SS</sub> Gr	ound

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.



### MCM6257

### **Product Preview**


### 256K-BIT DYNAMIC RAM

The MCM6257 is a 262,144 bit, high-speed, dynamic Random Access Memory. Organized as 262,144 one-bit words and fabricated using Motorola's High-performance silicon-gate MOS (HMOS) technology, this new single +5 volt supply dynamic RAM combines high performance with low cost and improved reliability. The MCM6257 has the capability of using redundancy and is manufactured using advanced direct-step on wafer photolithographic equipment.

By multiplexing row and column address inputs, the MCM6257 requires only nine address lines and permits packaging in standard 16-pin 300 mil wide dual-in-line packages. Complete address decoding is done on-chip with address latches incorporated. Data out (Q) is controlled by CAS allowing greater system flexibility.

All inputs and outputs, including clocks, are fully TTL compatible. The MCM6257 incorporates a one transistor cell design and dynamic storage techniques. In addition to the  $\overline{\text{RAS}}$ -only refresh mode, a  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  automatic refresh is available. Another special feature of the MCM6257 is nibble mode, allowing the user to serially access up to 4 bits of data at a high data rate. Nibble mode addressing is controlled by the addresses on pin 1 (A8 row and A8 column).

- Organized as 262,144 Words of 1 Bit
- Single +5 Volt Operation (±10%)
- Maximum Access Time: MCM6257-10=100 ns MCM6257-12=120 ns MCM6257-15=150 ns
- Low Power Dissipation:
   70 mA maximum (Active) MCM6257-10
   4.5 mA maximum (Standby)
- Three-State Data Output
- Early-Write Common I/O Capability
- 256 Cycle, 4 ms Refresh
- RAS-Only Refresh Mode
- Automatic (CAS before RAS) Refresh Mode
- Fast Nibble Mode on Read and Write Cycles 20 ns Access Time 50 ns Cycle Time



This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

### MOS

(N-CHANNEL, SILICON-GATE)

262,144 BIT DYNAMIC RANDOM ACCESS MEMORY





L SUFFIX CERAMIC PACKAGE CASE 690 P SUFFIX
PLASTIC PACKAGE
CASE 648

### PIN ASSIGNMENT

A8 <b>C</b>	1.	16	VSS
D	2	15	CAS
. w	3	14	ο
RAS	4		A6
A0 <b>5</b>	5	12	<b>A</b> 3
A2 <b>C</b>	6	11	<b>3</b> A4
A1 <b>E</b>	7	10	<b>A</b> 5
V <sub>CC</sub>	8	9	A7

PIN NAMES
A0-A8 Address Input
DData In
QData Out
W Read/Write Input
RAS Row Address Strobe
CAS Column Address Strobe
V <sub>CC</sub> Power (+5 V)
V <sub>SS</sub> Ground


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Voltage on Any Pin Relative to VSS	V <sub>CC</sub> ,	-1 to +7	V
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature (Ceramic)	T <sub>stg1</sub>	-65 to +150	°C
Storage Temperature (Plastic)	T <sub>stg2</sub>	- 55 to + 125	°C
Power Dissipation	PD	1.0	W
Data Out Current (Short Circuit)	lout	. 50	- mA

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

### FIGURE 1 — OUTPUT LOAD



\*Includes Jig Capacitance

### DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted.)

### RECOMMENDED OPERATING CONDITIONS

Parameter		Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage	MCM6257-10, -12, -15	V <sub>CC</sub> V <sub>SS</sub>	4.5 0	5.0 0	5.5 0	V	1
Logic 1 Voltage, All Inputs		VIH	2.4	-	V <sub>CC</sub> +1	V	1
Logic 0 Voltage, All Inputs		VIL	- 1.0	-	0.8	٧	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Units	Notes
V <sub>CC</sub> Power Supply Current					
MCM6257-10, $t_{RC} = 200 \text{ ns}$		-	70		
MCM6257-12, $t_{RC}$ = 230 ns	lCC1	- 1	65	.mA	4
MCM6257-15, t <sub>RC</sub> = 260 ns		· -	, 57		
V <sub>CC</sub> Power Supply Current (Output Not Loaded)					
Standby	ICC2		4.5	mΑ	5
VCC Power Supply Current During RAS only Refresh Cycles					
MCM6257-10, $t_{RC} = 200 \text{ ns}$		-	60	ĺ	
MCM6257-12, $t_{RC} = 230 \text{ ns}$	ICC3	-	55	mΑ	4
MCM6257-15, t <sub>RC</sub> = 260 ns			50		
VCC Power Supply Current During Automatic (CAS Before RAS) Refresh		, i			
MCM6257-10, t <sub>RC</sub> = 200 ns		-	65		
MCM6257-12, t <sub>RC</sub> = 230 ns	ICC4	- 1	60	mΑ	4
MCM6257-15, t <sub>RC</sub> = 260 ns		-	55		
V <sub>CC</sub> Power Supply Current During Nibble Mode					
MCM6257-10, $t_{NC} = 50 \text{ ns}$		-	. 25		
MCM6257-12, $t_{NC} = 65 \text{ ns}$	ICC5	-	23	mA	4
MCM6257-15, t <sub>NC</sub> =80 ns			20		
Input Leakage Current (V <sub>SS</sub> ≤V <sub>in</sub> ≤V <sub>CC</sub> ) (Any Input)	li(L)	- 1	10	μΑ	
Output Leakage Current (CAS at logic 1, 0≤Vout≤5.5)	lO(L)	-	10	μΑ	-
Output Logic 1 Voltage @ I <sub>out</sub> = -5 mA	VOH	2.4	-	V	-
Output Logic 0 Voltage @ I <sub>out</sub> =4.2 mA	VOL	-	0.4	V	_

CAPACITANCE (f = 1.0 MHz, T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5 V, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Тур	Max	Unit	Notes
Input Capacitance (A0-A8), D	C <sub>I1</sub>	_	7	рF	7
Input Capacitance RAS, CAS, WRITE	C <sub>I2</sub>	_	10	pF	7
Output Capacitance (Q), (CAS = VIH to disable output)	CO	_	7	pF	7.

#### AC OPERATING CONDITIONS AND CHARACTERISTICS (Read Cycles)

(Full operating voltage and temperature range unless otherwise noted. See Notes 2, 3, 6, and Figure 1)


#### READ CYCLE

	Sy	Symbol			MCM6257-10 MCM6257-12 MCM6257-15						
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Units	Notes	
Random Read or Write Cycle Time	†RELREL	tRC	210	-	230	-	260	_	ns	8, 9	
Access Time from Row Address Strobe	†RELQV	tRAC.	-	100	_	120	_	150	ns	10, 12	
Access Time from Column Address Strobe	tCELQV	tCAC	_	50	_	60	_	75	ns	11, 12	
Row Address Strobe Pulse Width	tRELREH	tRAS	, 110,	10000	120	10000	150	10000	ns	_	
Column Address Strobe Pulse Width	<sup>t</sup> CELCEH	tCAS	60	10000	60	10000	75	10000	ns		
Refresh Period	<sup>†</sup> RVRV	tRFSH :	_	4	_	4	_	4	ms	_	
Row Address Strobe Precharge Time	<sup>t</sup> REHREL	tRP	90	-	100	_	100	-	ns	_	
Column to Row Strobe Precharge Time	<sup>t</sup> CEHREL	tCRP	15	- 2	20	- /	20	_	ns	_	
Row to Column Strobe Lead Time	†REL'CEL	tRCD	20	50	22	60	25	75	ns	13	
RAS Hold Time	tCELREH	tRSH	60	L.	60	-	75	_	ns	-	
CAS Hold Time	<sup>t</sup> RELCEH	tCSH	100	-	120		150	_	ns	_	
Row Address Setup Time	†AVREL	tASR	0	-	0	-	0	_	ns	-	
Row Address Hold Time	<sup>t</sup> RELAX	t <sub>RAH</sub>	. 10	-	12		15	_	ns	-	
Column Address Setup Time	†AVCEL	* tASC	0		0	-	0	_	ns	_	
Column Address Hold Time	†CELAX	t <sub>CAH</sub>	15	-	20	_	25	_	ns	_	
Transition Time (Rise and Fall)	tŢ	t <sub>T</sub>	3	50	3	50	3	50	ns	2	
Read Command Setup Time	tWHCEL	†RCS	. 0	_	0	-	0	_	ns	_	
Read Command Hold Time	tCEHWX	<sup>t</sup> RCH	0	_	0	_	0	-	ns	14	
Read Command Hold Time Referenced to RAS	<sup>t</sup> REHWX	t <sub>RRH</sub>	20	-	20	_	20	_	ns	14	
Output Buffer and Turn-Off Delay	tCEHQZ	<sup>t</sup> OFF	0	25	0	30	0	30	ns	17	

### NOTES: 1. All voltages referenced to VSS.

- 2. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VII.
- 4. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 5. RAS and CAS are both at a logic 1.
- The transition time specification applies for input signals. In addition to meeting the transition rate specification, all input signals must transit between V<sub>IH</sub> and V<sub>IH</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner.
- 7. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation:  $C = \frac{|\Delta X|}{|\Delta X|}$
- 8. The specifications for t<sub>RC</sub> (min), t<sub>RWC</sub> (min), and nibble cycle time (t<sub>NC</sub>) are used only to indicate cycle time at which proper operation over the full temperature range (0°C≤T<sub>A</sub>≤70°C) is assured.
- 9. AC measurements are made with t<sub>T</sub> = 5.0 ns.
- Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max). If t<sub>RCD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> exceeds the value shown.
- 11. Assumes that t<sub>RCD</sub>>t<sub>RCD</sub> (max).
- 12. Measured with a current load equivalent to 2 TTL (-200  $\mu$ A, +4 mA) loads and 100 pF (V<sub>OH</sub>=2.0 V, V<sub>OL</sub>=0.8 V).
- 13. Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled by t<sub>CAC</sub>.
- 14. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.
- 15. These parameters are referenced to CAS leading edge in random write cycles and to WRITE leading edge in delayed write or read-modify-write cycles.
- 16. twos and town are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twos≥twos (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if town ≥ town (min), the cycle is read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 17. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

### READ CYCLE TIMING



AC OPERATING CONDITIONS AND CHARACTERISTICS (Write and Read-Modify-Write Cycles) (Full operating voltage and temperature range unless otherwise noted. See Notes 2, 3, 6, and Figure 1)


### WRITE CYCLE

	Symbol		MCM6257-10 MCM6257-12 MCM6257-15							
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Units	Note
Write Command Setup Time	tWLCEL	twcs	0	-	.0	_	0 -	-	ns	16
Write Command Hold Time	tCELWH	tWCH =	. 15	-	20	-	25	-	ns	-
Write Command Pulse Width	tWLWH	tWP	15	-	20	. –	25	_	ns	-
Write Command to Row Strobe Lead Time	tWLREH	†RWL	40	-	50	-	60	-	ns	-
Write Command to Column Strobe Lead Time	tWLCEH	tCWL	20	-	30	-	40	_	ns	
Data in Setup Time	<sup>t</sup> DVCEL	tDS	0	-	0	-	0	_	ns	15
Data in Hold Time	tCELDX	<sup>t</sup> DH	15	_	20	-	25	_	ns	15


### READ-MODIFY-WRITE CYCLE

	Sy	MCM6257-10 MCM6257-12 MCM6257-15							I	
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Note
Read-Modify-Write Cycle Time	tRELREL .	tRWC	210	_	230	-	260	_	ns	8, 9
CAS to WRITE Delay	tCELWL	tCWD	15	-	20	-	25	- T	ns	16
RMW Cycle RAS Pulse Width	tRELREH	<sup>†</sup> RRW	110	10000	120	10000	150	10000	ns	_
RMW Cycle CAS Pulse Width	<sup>†</sup> CELCEH	<sup>t</sup> CRW	60	10000	60	10000	75	10000	ns	

### EARLY WRITE CYCLE



### READ-MODIFY-WRITE OR LATE WRITE CYCLE




### AC OPERATING CONDITIONS AND CHARACTERISTICS (Refresh Cycles) (Full Operating Voltage and Temperature Range Unless Otherwise Noted.)


### REFRESH CYCLE

	Sy	MCM6	3257-10	мсме	257-15				
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit
Column Address Strobe Setup Time for Auto Refresh	†CELREL	tCSR	20		25	-	30	-	ns
Column Address Strobe Hold Time for Auto Refresh	<sup>t</sup> RELCEH	tCHR	20	-	25	-	30		ns
Precharge to CAS Active Time	<sup>t</sup> REHCEL	†RPC	20	-	20	_	20	_	ns
CAS Precharge Time Before Automatic Refresh Cycle	†CEHCEL	tCPR	20	-	25	_	30		ns


# $\overline{\text{RAS}} \text{ ONLY REFRESH CYCLE} \\ (\overline{\text{CAS}} = \text{V}_{IH}, \text{ D and } \overline{W} \text{ are Don't Care})$



# AUTOMATIC ( $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ ) REFRESH CYCLE (D and $\overline{W}$ are Don't Care)



### HIDDEN REFRESH CYCLE




## AC OPERATING CONDITIONS AND CHARACTERISTICS (Nibble Mode Cycle) (Full Operating Voltage and Temperature Range Unless Otherwise Noted.)

### NIBBLE MODE CYCLE


	Sy	Symbol			MCM6257-10 MCM6257-12 MCM6257-15					
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Nibble Mode Cycle Time	†CELCEL	tNC	50	-	65	-	80	_	ns	8, 9
Nibble Mode Access Time	†CELQV	tNAC	-	20		30	-	40	ns	12
Nibble Mode Setup Time (CAS Pulse Width)	†CELCEH	tNAS	20		30		40	-	ns	-
Nibble Mode Precharge Time	†CEHCEL	tNP	20	-	- 25	-	30	-	ns	-
Nibble Mode RAS Hold Time	<sup>†</sup> CELREH	<sup>t</sup> NRSH	20	-	30	-	40	-	ns	
Nibble Mode CAS Hold Time	†REHCEX	<sup>t</sup> NCSH	20	-	20	-	20	-	ns	_
Nibble Mode WRITE to CAS Lead Time	tWLCEH	tNCWL	20		30	-	40	-	ns	_
Nibble Mode Write RAS Hold Time	<sup>†</sup> CELREH	tNWRH	40	_	50	-	60	-	ns	_

### NIBBLE MODE READ CYCLE\*




<sup>\*</sup>Pin 1 at Row Time and Column Time Determine the Starting Address of the Nibble Cycle

### NIBBLE MODE WRITE CYCLE (EARLY WRITE)



### NIBBLE MODE READ-MODIFY-WRITE CYCLE



### **DEVICE INITIALIZATION**

On power-up an initial pause of 200 microseconds is required for the internal substrate generator pump to establish the correct bias voltage. This is to be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize the various dynamic nodes internal to the device. During an extended inactive state of the device (greater than 4 ms with device powered up) the wake up sequence (8 active cycles) will be necessary to assure proper device operation.

The row address strobe is the primary "clock" that activates the device and maintains the data when the RAM is in the standby mode. This is the main feature that distinquishes it as a dynamic RAM as opposed to a static RAM. A dynamic RAM is placed in a low power standby mode when the device receives a positive going row address strobe. The variation in the power dissipation of a dynamic RAM from the active to the standby state is an order of magnitude or more for NMOS devices. This feature is used to its fullest advantage with high density mainframe memory systems, where only a very small percentage of the devices are in the active mode at any one time and the rest of the devices are in the standby mode. Thus, large memory systems can be assembled that dissipate very low power per bit compared to a system where all devices are active continuously.

### ADDRESSING THE RAM

The nine address pins on the device are time multiplexed

with two separate 9-bit address fields that are strobed at the beginning of the memory cycle by two clocks (active negative) called the row address strobe (RAS) and the column address strobe (CAS). A total of eighteen address bits will decode one of the 262,144 cell locations in the device. The column address strobe follows the row address strobe by a specified minimum and maximum time called "tRCD," which is the row to column strobe delay. This time interval is also referred to as the multiplex window which gives flexibility to a system designer to set up his external addresses into the RAM. These conditions have to be met for normal read or write cycles. This initial portion of the cycle accomplishes the normal addressing of the device. There are, however, two other variations in addressing the 256K RAM, one is called the RAS only refresh cycle (described later) where an 8-bit row address field is presented on the input pins and latched by the RAS clock. The most significant bit on Row Address A8 (pin 1) is not required for refresh. The other variation, which is called nibble mode, allows the user to address up to 4 bits of data (serially) at a very high data rate. (See NIBBLE MODE CYCLES section.)

### **READ CYCLE**

A read cycle is referred to as a normal read cycle to differentiate it from a nibble mode read cycle, a read-while-write cycle, and read-modify-write cycle which are covered in a later section.

The memory read cycle begins with the row addresses valid and the RAS clock transitioning from VIH to the VII level. The CAS clock must also make a transition from VIH to the VIL level at the specified tRCD timing limits when the column addresses are latched. Both the RAS and CAS clocks trigger a sequence of events which are controlled by several delayed internal clocks. Also, these clocks are linked in such a manner that the access time of the device is independent of the address multiplex window. The only stipulation is that the CAS clock must be active before or at the tRCD maximum specification for an access (data valid) from the RAS clock edge to be guaranteed (tRAC). If the tRCD maximum condition is not met, the access (tCAC) from the CAS clock active transition will determine read access time. The external CAS signal is ignored until an internal RAS signal is available. This gating feature on the CAS clock will allow the external CAS signal to become active as soon as the row address hold time (t<sub>RAH</sub>) specification has been met and defines the tRCD minimum specification. The time difference between tRCD minimum and tRCD maximum can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the  $\overline{\text{CAS}}$ 

Once the clocks have become active, they must stay active for the minimum (tRAS) period for the  $\overline{RAS}$  clock and the minimum (tCAS) period for the  $\overline{CAS}$  clock. The  $\overline{RAS}$  clock must stay inactive for the minimum (tRp) time. The former is for the completion of the cycle in progress, and the latter is for the device internal circuitry to be precharged for the next active cycle.

Data out is not latched and is valid as long as the  $\overline{\text{CAS}}$  clock is active; the output will switch to the three-state mode when the  $\overline{\text{CAS}}$  clock goes inactive. To perform a read cycle, the write  $\overline{\text{CMS}}$  input must be held at the V<sub>IH</sub> level from the time the  $\overline{\text{CAS}}$  clock makes its active transition (tRCS) to the time when it transitions into the inactive (tRCH) mode.

### WRITE CYCLE

 $\underline{A}$  write cycle is similar to a read cycle except that the Write  $\overline{(W)}$  clock must go active (V<sub>|L</sub> level) at or before the  $\overline{CAS}$  clock goes active at a minimum twCs time. If the above condition is met, then the cycle in progress is referred to as a early write cycle. In an early write cycle, the write clock and the data in is referenced to the active transition of the  $\overline{CAS}$  clock edge. There are two important parameters with respect to the write cycle: the column strobe to write lead time (tCWL) and the row strobe to write lead time (tRWL). These define the minimum time that  $\overline{RAS}$  and  $\overline{CAS}$  clocks need to be active after the write operation has started ( $\overline{W}$  clock at V<sub>||</sub> level).

It is also possible to perform a late write cycle. For this cycle the write clock is activated after the  $\overline{CAS}$  goes low which is beyond  $t_{WCS}$  minimum time. Thus the parameters  $t_{CWL}$  and  $t_{RWL}$  must be satisfied before terminating this cycle. The difference between an early write cycle and a late write cycle is that in a late write cycle the write  $\overline{(W)}$  clock can

occur <u>much</u> later in time with respect to the active transition of the  $\overline{CAS}$  clock. This time could be as long as 10 microseconds –  $[t_{RWL} + t_{RP} + 2T_t]$ .

At the start of an early write cycle, the data out is in a high impedance condition and remains inactive throughout the cycle. The data out remains three-state because the active transition of the write  $\overline{(W)}$  clock prevents the  $\overline{CAS}$  clock from enabling the data-out buffers. The three-state condition (high impedance) of the data out pin during a write cycle can be effectively utilized in systems that have a common input/output bus. The only stipulation is that the system use only early write mode operations for all write cycles to avoid bus contention.

### READ-MODIFY-WRITE AND READ-WHILE-WRITE CYCLES

As the name implies, both a read and a write cycle is accomplished at a selected bit during a single access. The readmodify-write cycle is similar to the late write cycle discussed above.

For the read-modify-write cycle a normal read cycle is initiated with the write  $\overline{(W)}$  clock at the VIH level until the read data occurs at the device access time (tRAC). At this time the write  $\overline{(W)}$  clock is asserted. The data in is setup and held with respect to the active edge of the write clock. The cycle described assumes a zero modify time between read and write.

Another variation of the read-modify-write cycle is the read-while-write cycle. For this cycle,  $t_{CWD}$  plays an important role. A read-while-write cycle starts as a normal read cycle with the write  $\overline{(W)}$  clock being asserted at minimum  $t_{CWD}$  time, depending upon the application. This results in starting a write operation to the selected cell even before data out occurs. The minimum specification on  $t_{CWD}$  assures that data out does occur. In this case, the data in is set up with respect to write  $\overline{(W)}$  clock active edge.

### REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Therefore, to retain the correct information, the bits need to be refreshed at least once every 4 ms. This is accomplished by sequentially cycling through the 256 row address locations every 4 ms. (i.e, at least one row every 15.6 microseconds like the 64K dynamic RAM). A normal read or write operation to the RAM will serve to refresh all the bits (1024) associated with that particular row decoded.

 $\overline{\mbox{RAS-Only}}$  Refresh — One method to ensure data retention is to employ the  $\overline{\mbox{RAS}}$ -only refresh scheme. In this refresh method, the system must perform a  $\overline{\mbox{RAS}}$ -only cycle or all 256 row addresses every 4 ms. The row addresses at latched in with the  $\overline{\mbox{RAS}}$  clock, and the associated internal row locations are refreshed. As the heading implies, the  $\overline{\mbox{CAS}}$  clock is not required and must be inactive or at a VIH level.

### MCM6257

### AUTOMATIC (CAS BEFORE RAS) REFRESH

This refresh cycle is initiated when RAS falls, after CAS has been low (by tcsr). This activates the internal refresh counter which generates the address to be refreshed. Externally applied addresses are ignored during the automatic refresh cycle. If the output buffer was off before the automatic refresh cycle, the output will stay in the high impedence state. If the output was enabled by CAS in the previous cycle, the data out will be maintained during the automatic refresh cycle as long as CAS is held active (hidden refresh).

### **NIBBLE MODE CYCLES**

Nibble Mode Operation allows faster successive data operation on 4 bits. The first of 4 bits is accessed in the usual manner with read data coming out at  $t_{CAC}$  time. By keeping  $\overline{RAS}$  low,  $\overline{CAS}$  can be cycled up and then down, to read or

write the next three pages at a high data rate (faster than  $t_{CAC}$ ). Row and column addresses need only be supplied for the first access of the cycle. From then on, the falling edge of  $\overline{CAS}$  will activate the next bit. After four bits have been accessed, the next bit will be the same as the first bit accessed (wrap-around method).


### $[0,0] \rightarrow [0,1] \rightarrow [1,0] \rightarrow [1,1] \rightarrow$

Pin one (A8) determines the starting point of the circular 4-bit nibble. Row A8 and Column A8 provide the two binary bits needed to select one of four bits. The user can start the nibble mode at any one of the four bits, from then on, successive bits come out in a binary fashion;  $00 \rightarrow 01 \rightarrow 10 \rightarrow 11$  with Row A8 being the least significant address.

A nibble cycle can be a read, write, or late write cycle. Any combinations of reads and writes or late writes will be allowed. In addition, the circular wrap-around will continue for as long as  $\overline{\text{RAS}}$  is kept low.

2-56

# **MOS Static RAMs**





#### 128×8-BIT STATIC RANDOM ACCESS MEMORY

The MCM6810 is a byte-organized memory designed for use in busorganized systems. It is fabricated with N-channel silicon-gate technology. For ease of use, the device operates from a single power supply, has compatibility with TTL and DTL, and needs no clocks or refreshing because of static operation.

The memory is compatible with the M6800 Microcomputer Family, providing random storage in byte increments. Memory expansion is provided through multiple Chip Select inputs.

- Organized as 128 Bytes of 8 Bits
- Static Operation
- Bidirectional Three-State Data Input/Output
- Six Chip Select Inputs (Four Active Low, Two Active High)
- Single 5-Volt Power Supply
- TTL Compatible
- Maximum Access Time = 450 ns MCM6810

360 ns — MCM68A10 250 ns — MCM68B10


#### ORDERING INFORMATION

Package Type	Frequency (MHz)	Temperature	Order Number
Ceramic	1.0	0°C to 70°C	MCM6810L
L Suffix	1.0	-40°C to 85°C	MCM6810CL
	1.5	0°C to 70°C	MCM68A10L
	1.5	– 40°C to 85°C	MCM68A10CL
	2.0	0°C to 70°C	MCM68B10L
Plastic	1.0	0°C to 70°C	MCM6810P
P Suffix	1.0	- 40°C to 85°C	MCM6810CP
	1.5	0°C to 70°C	MCM68A10P
	1.5	-40°C to 85°C	MCM68A10CP
	2.0	0°C to 70°C	MCM68B10P
Cerdip	1.0	0°C to 70°C	MCM6810S
S Suffix	1.0	- 40°C to 85°C	MCM6810CS
	1.5	0°C to 70°C	MCM68A10S
	1.5	-40°C to 85°C	MCM68A10CS
	2.0	0°C to 70°C	MCM68B10S

#### MOS

(N-CHANNEL, SILICON-GATE)

128×8-BIT STATIC RANDOM ACCESS **MEMORY** 






S SUFFIX CERDIP PACKAGE **CASE 623** 

CERAMIC PACKAGE **CASE 716** 


#### PIN ASSIGNMENT

GND	1 •	$\nabla$	24	Vcc
D0[	2.		23	<b>1</b> A0
D1[	3		22	<b>A</b> 1
D2 <b>[</b>	4		21	<b>1</b> A2
D3 <b>[</b>	5		20	<b>1</b> A3
D4	6		19	<b>1</b> A4
D5 <b>[</b>	7		18	<b>]</b> A5
D6 <b>[</b>	8		17	<b>3</b> A6
D7 🏻	9		16	R/W
CS0	10		15	<u>CS</u> 5
CS1	11		14	<u>CS</u> 4
CS2 €	12		13	CS3
				1

#### MCM6810 RANDOM ACCESS MEMORY **BLOCK DIAGRAM**



#### M6800 MICROCOMPUTER FAMILY **BLOCK DIAGRAM**



#### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3  to  +7.0	V
Input Voltage	V <sub>in</sub>	-0.3 to $+7.0$	V
Operating Temperature Range MCM6810, MCM68A10, MCM68B10 MCM6810C, MCM68A10C	TA	T <sub>L</sub> to T <sub>H</sub> 0 to +70 -40 to +85	°C
Storage Temperature Range	Tstg	-65 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage (e.g., either VSS or Vcc).

### THERMAL CHARACTERISTICS

Characteristics	Symbol	Value	Unit
Thermal Resistance			
Ceramic		60	
Plastic	$\theta_{JA}$	120	°C/W
Cerdip	, , , , , , , , , , , , , , , , , , ,	65	1

#### POWER CONSIDERATIONS

The average chip-junction temperature,  $T_{\mbox{\scriptsize J}},$  in  ${}^{\circ}\mbox{\scriptsize C}$  can be obtained from:

$$T_J = T_A + (P_D \cdot \theta_{JA})$$
  
Where:

(1)

T<sub>A</sub> = Ambient Temperature, °C

θ JA = Package Thermal Resistance, Junction-to-Ambient, °C/W

PD≡PINT+PPORT

PINT=ICC x VCC. Watts — Chip Internal Power
PPORT=Port Power Dissipation, Watts — User Determined


For most applications PPORT ≪PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

 $P_D = K \div (T_J + 273$ °C) Solving equations 1 and 2 for K gives: (2)

 $K = P_D \bullet (T_A + 273 \circ C) + \theta_{JA} \bullet P_D^2$ 


Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring PD (at equilibrium) for a known TA. Using this value of K the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.



DC ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5.0 \text{ Vdc} \pm 5\%$ ,  $V_{SS} = 0$ ,  $T_A = T_L$  to  $T_H$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Input High Voltage	VIH	V <sub>SS</sub> + 2.0	Vcc	V
Input Low Voltage	V <sub>IL</sub>	V <sub>SS</sub> -0.3	V <sub>SS</sub> +0.8	V
Input Current (A <sub>n</sub> , R/ $\overline{W}$ , $\overline{CS}_n$ ) (V <sub>in</sub> =0 to 5.25 V)	lin	_	2.5	μΑ
Output High Voltage ( $I_{OH} = -205 \mu A$ )	VoH	2.4		V
Output Low Voltage (I <sub>OL</sub> = 1.6 mA)	VOL		0.4	V
Output Leakage Current (Three-State) (CS = 0.8 V or $\overline{\text{CS}}$ = 2.0 V, V <sub>out</sub> = 0.4 V to 2.4 V)	ITSI	_	10	μΑ
Supply Current         1.0 MH           (V <sub>CC</sub> = 5.25 V, All Other Pins Grounded)         1.5, 2.0 MH		_	80 100	mA
Input Capacitance (A <sub>n</sub> , R/ $\overline{W}$ , CS <sub>n</sub> , $\overline{CS}_n$ ) (V <sub>in</sub> =0, T <sub>A</sub> =25°C, f=1.0 MHz)	C <sub>in</sub>	_	7.5	pF
Output Capacitance (D <sub>n</sub> ) (V <sub>out</sub> =0, T <sub>A</sub> =25°C, f=1.0 MHz, CSO=0)	Cout	_	12.5	pF

### AC TEST LOAD




#### AC OPERATING CONDITIONS AND CHARACTERISTICS

**READ CYCLE** ( $V_{CC} = 5.0 \text{ V} \pm 5\%$ ,  $V_{SS} = 0$ ,  $T_A = T_L$  to  $T_H$  unless otherwise noted.)

	1	MCM6810		MCM68A10		MCM68B10			
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit	
Read Cycle Time	t <sub>cyc(R)</sub>	450	-	360	-	250	-	ns	
Access Time	tacc		450	-	360	_	250	ns	
Address Setup Time	tAS	20	-	20	-	20		ns	
Address Hold Time	t <sub>AH</sub>	0	-	0 .		0		ns	
Data Delay Time (Read)	<sup>t</sup> DDR	T -	230	-	220	_	180	ns	
Read to Select Delay Time	<sup>t</sup> RCS	0	_	0	_	0	-	ns	
Data Hold from Address	<sup>t</sup> DHA	10	-	10	_	10	-	ns	
Output Hold Time	tн	10	-	10	-	10	-	ns	
Data Hold from Read	t <sub>DHR</sub>	10	80	10	60	10	60	ns	
Read Hold from Chip Select	tRH	0		0	_	0	-	ns	

#### READ CYCLE TIMING




- 1. Voltage levels shown are  $V_L \le 0.4 \text{ V}$ ,  $V_H \ge 2.4 \text{ V}$ , unless otherwise specified. 2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified. 3. CS and  $\overline{\text{CS}}$  have same timing.



WRITE CYCLE (V<sub>CC</sub> = 5.0 V  $\pm$ 5%, V<sub>SS</sub> = 0, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub> unless otherwise noted.)

	Symbol	MCM6810		MCM68A10		MCM68B10			
Characteristic		Min	Max	Min	Max	Min	Max	Unit	
Write Cycle Time	t <sub>cyc</sub> (W)	450	_	360	-	250	_	ns	
Address Setup Time	†AS	20		20	_	20	_	ns	
Address Hold Time	t <sub>AH</sub>	0	=	0	_	0	_	ns	
Chip Select Pulse Width	tcs	300		250	_	210		ns	
Write to Chip Select Delay Time	twcs	0	-	0		0	-	ns	
Data Setup Time (Write)	<sup>t</sup> DSW	190		80		60	_	ns	
Input Hold Time	tH	10		10		10		ns	
Write Hold Time from Chip Select	twH	0	_	0	_	0 .	_	ns	



- 1. Voltage levels shown are  $V_L \le 0.4 \text{ V}$ ,  $V_H \ge 2.4 \text{ V}$ , unless otherwise specified. 2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified. 3. CS and  $\overline{\text{CS}}$  have same timing.



#### 4096-BIT STATIC RANDOM ACCESS MEMORY

The MCM2114 is a 4096-bit random access memory fabricated with high density, high reliability N-channel silicon-gate technology. For ease of use, the device operates from a single power supply, is directly compatible with TTL, and requires no clocks or refreshing because of fully static operation. Data access is particularly simple, since address setup times are not required. The output data has the same polarity as the input data.

The MCM2114 is designed for memory applications where simple interfacing is the design objective. The MCM2114 is assembled in 18-pin dual-in-line packages with the industry standard pin-out. A separate chip select (S) lead allows easy selection of an individual package when the three-state outputs are OR-tied.

- Single +5 Volt Supply
- 1024 Words by 4-Bit Organization
- Fully Static: Cycle Time = Access Time
- No Clock or Timing Strobe Required
- Maximum Access Time
  - 200 ns MCM2114-20
  - 250 ns MCM2114-25
  - 300 ns MCM2114-30 450 ns - MCM2114-45
- Power Dissipation: 100 mA Maximum (Active)
- Common Data Input and Output
- Three-State Outputs for OR-Ties
- Industry Standard 18-Pin Configuration
- Fully TTL Compatible

#### **BLOCK DIAGRAM** A9 15 Α4 - $V_{CC} = Pin 18$ Memory Array A5 Row $V_{SS} = Pin 9$ 64 Row Α6 Select 64 Columns 17 Α7 16 Α8 DQ1 14 ·Column I/O Circuits DQ2 13 Input Data DQ3 12 Control DQ4 10 s A0 A1 A2 A3

# MOS

(N-CHANNEL, SILICON-GATE)

4096-BIT STATIC RANDOM ACCESS MEMORY



#### PIN ASSIGNMENT

A6 <b>5</b>		18	J\CC
, A5 <b>C</b>	2	17	<b>1</b> A7
A4 <b>[</b>	3	16	<b>1</b> ,48
А3 🛚	4	15	<b>1</b> A9
A0 <b>[</b>	5	14	DQ1
A1 <b>0</b>	6	13	DQ2
A2 <b>[</b>	7	12	<b>p</b> DQ3
ड	8	11	DQ4
∨ss <b>c</b>	9	10	₽₩

A0-A9	Address Input
W	Write Enable
Ŝ	Chip Select
	Data Input Output
V <sub>CC</sub>	
V <sub>SS</sub>	Ground

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Value	Unit
Temperature Under Bias	- 10 to +80	°C
Voltage on Any Pin With Respect to VSS	-0.5 to $+7.0$	V
DC Output Current	5.0	mA
Power Dissipation	1.0	Watt
Operating Temperature Range	0 to +70	°C.
Storage Temperature Range	- 65 to + 150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

#### DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted.)

#### RECOMMENDED DC OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Uni
Supply Voltage	_v <sub>cc</sub>	4.75	5.0	5.25	\ \
Supply Voltage	Vss	0	0	0	1 °
Logic 1 Voltage, All Inputs	VIH	2.0	-	6.0	V
Logic 0 Voltage, All Inputs	V <sub>IL</sub>	-0.5	-	0.8	V

#### DC CHARACTERISTICS

	0	MCM2114			Ī., .
Parameter	Symbol	Min	Тур	Max	Unit
Input Load Current (All Input Pins, V <sub>in</sub> = 0 to 5.5 V)	ILI	-	_	10	μА
I/O Leakage Current (S=2.4 V, VDQ=0.4 V to VCC)	lilol	-		10	μА
Power Supply Current (V <sub>in</sub> = 5.5 V, I <sub>DQ</sub> = 0 mA, T <sub>A</sub> = 25°C)	Icc1	-	80	95	mΑ
Power Supply Current (V <sub>in</sub> = 5.5 V, I <sub>DQ</sub> = 0 mA, T <sub>A</sub> = 0°C)	ICC2	-	_	100	mΑ
Output Low Current (V <sub>OL</sub> = 0.4 V)	lOL	2.1	6.0	_	mΑ
Output High Current (VOH=2.4 V)	ГОН	-	-1.4	-1.0	mΑ

# $\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, } T_{\c A} = 25 ^{\circ}\text{C, periodically sampled rather than 100\% tested)}$

Characteristic	Symbol	Max	Unit
Input Capacitance (V <sub>in</sub> = 0 V)	C <sub>in</sub>	5.0	pF
input/Output Capacitance (VDQ=0 V)	C1/O	5.0	pF

Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation:  $C = I\Delta_{\uparrow}/\Delta V$ .

# AC OPERATING CONDITIONS AND CHARACTERISTICS (Full operating voltage and termpature range unless otherwise noted.)


### READ (NOTE 1), WRITE (NOTE 2) CYCLES

Parameter	Symbol	мсма	2114-20	мсм	2114-25	мсма	114-30	мсма	21 14-45	Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Address Valid to Address Don't Care	tAVAX	200	-	250	-	300	-	450	_	ns
Address Valid to Output Valid	tAVQV	_	200	_	250	_	300	-	450	ns
Chip Select Low to Output Valid	tSLQV		70	-	85	_	100	-	120	ns
Chip Select Low to Output Don't Care	†SLQX	20	_	20	-	20	_	20		ns
Chip Select High to Output High Z	tSHQZ	_	60	_	70		80	-	100	ns
Address Don't Care to Output Don't Care	tAXQX	50	_	50	-	50	_	50	_	ns
Write Low to Write High	tWLWH	120		135		150	-	200		ns
Write High to Address Don't Care	tWHAX	0		0	-	0	- '	0		ns
Write Low to Output High Z	tWLQZ	-	60	_	70	_	80	_	100	ns
Data Valid to Write High	tĎVWH	120	-	135		150	_	200	_	ns
Write High to Data Don't Care	tWHDX	0	-	0		0	_	0	_	ns


NOTES: 1. A Read occurs during the overlap of a low \$\overline{S}\$ and a high \$\overline{W}\$.

2. A Write occurs during the overlap of a low  $\overline{S}$  and a low  $\overline{W}$ .

#### READ CYCLE TIMING (W HELD HIGH)




### WRITE CYCLE TIMING (NOTE 3)





3. If the  $\overline{S}$  low transition occurs simultaneously with the  $\overline{W}$  low transition, the output buffers remain in a high-impedance state.


	WAVEFORM	s **: ***
Waveform	Input	Output
Symbol		
<del></del>	MUST BE	WILL BE
<u></u>	VALID	VALID
	CHANGE FROM H TO L	WILL CHANGE
	CHANGE FROM L TO H	WILL CHANGE
	DON'T CARE ANY CHANGE PERMITTED	CHANGING STATE UNKNOWN
		HIGH IMPEDANCE


### TYPICAL CHARACTERISTICS



















To determine the precise location on the die of a word in memory, reassign address numbers to the address pins as in the table below. The bit locations can then be determined directly from the bit map.

	REASSIGNED		REASSIGNED
PIN NUMBER	ADDRESS NUMBER	PIN NUMBER	ADDRESS NUMBER
1	A6	6	A1
2	A5	7	A2
3	A4	15	Ā9
4	A3	16	Ā8
5	A0	17	A7




#### **4K BIT STATIC RANDOM ACCESS MEMORY**

The MCM6147 is a 4096-bit static Random Access Memory organized as 4096 words by 1-bit, fabricated using Motorola's high performance CMOS silicon gate technology (HCMOS). It uses a design approach which provides the simple timing features associated with fully static memories and the reduced power associated with CMOS memories. This means low power without the need for clocks, nor reduced data rates due to cycle times that exceed access times.

Chip Enable ( $\bar{\mathbb{E}}$ ) controls the power-down feature. It is not a clock, but rather a chip control that affects power consumption. After  $\bar{\mathbb{E}}$  goes high, initiating deselect mode, the part automatically reduces its power requirements and remains in this low-power standby mode as long as  $\bar{\mathbb{E}}$  remains high.

The MCM6147 is in an 18-pin dual in-line package with the industry standard pin out. It is TTL compatible in all respects. The data out has the same polarity as the input data. A data input and a separate three-state output provide flexibility and allow easy OR-ties.

- Single +5 V Supply
- Fully Static Memory No Clock or Timing Strobe Required
- Maximum Access Time MCM6147-55 = 55 ns MCM6147-70 = 70 ns
- Automatic Power Down
- Low Power Dissipation 35 mA Maximum (Active) 12 mA Maximum (Standby — TTL Levels) 800 μA Maximum (Standby) 100 μA Maximum (Standby — MCM61L47)
- Low Standby Power Version Available
- Directly TTL Compatible All Inputs and Output
- Separate Data Input and Three-State Output
- Equal Access and Cycle Time
- High Density 18-Pin Package



# **HCMOS**

(COMPLEMENTARY MOS)

4,096 × 1 BIT STATIC RANDOM ACCESS MEMORY



P SUFFIX PLASTIC PACKAGE CASE 707

#### PIN ASSIGNMENTS

A0 [		18	$\mathbf{p}_{vcc}$
A1[	2	17	<b>1</b> A6
A2[	3 .	16	<b>1</b> A7
A3 <b>[</b>	4	15	8A
A4 🕻	5	14	<b>1</b> A9
A5 <b>[</b>	6	13	A10
0	7	12	A11
WC	8	11	D
vss	9	10	ΞĒ

PII	N NAMES
A0-A11	Address
	Chip Enable
D	Data In
Q	Data Out
$\overline{W}$	Write
Vcc	Power (+5 V)
	Ground

#### ABSOLUTE MAXIMUM RATINGS(See note)

Rating	Value	Unit
Temperature Under Bias	- 10 to +85	°C
Voltage on Any Pin with Respect to VCC	-0.5 to $+7.0$	V
Power Dissipation	1.0	Watt
Operating Temperature Range	0 to +70	°C
Storage Temperature Range	-65 to +150	°C

NOTE:

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

#### DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted)

#### RECOMMENDED OPERATING CONDITIONS

Pa	Sym	ool Min	Тур	Max	Unit
Supply Voltage	V <sub>C</sub> V <sub>S</sub>		5.0	5.5 0	V
Logic 1 Voltage, All Inputs	VII		-	6.0	V
Logic 0, Voltage, All Inputs	VIL	- 0.3	3 -	0.8	V

#### DC CHARACTERISTICS


OC CHARACTERIOTICS														
8	Sumbal MCM61L47-55		MCM6147-55			MCM61L47-70			MCM6147-70			Unit		
Parameter	Symbol	Min	Typ*	Max	Min	Typ*	Max	Min	Тур*	Max	Min	Typ*	Max	Unit
Input Load Current (All Input Pins, V <sub>in</sub> = 0 to 5.5 V)	կլ	_	0.01	1.0	-	0.01	1.0	-	0.01	1.0	1 '	0.01	1.0	μΑ
Output Leakage Current (E=2.0 V, V <sub>Out</sub> =0 to 5.5 V)	loL	-	0.1	1.0	_	0.1	1.0	_	0.1	1.0	Ė	0.1	1.0	μΑ
Power Supply Current (E=V <sub>IL</sub> , Output Open)	lcc -	-	15	35	-	15	35	_	15	35	-	15	35	mΑ
Standby Current (E=V <sub>IH</sub> )	ISB	-	5	12	_	5	12	-	.5	12	_	. 5	12	mΑ
Standby Current ( $\overline{E} = V_{CC} - 0.2 \text{ V}$ ) (0.2 $V \ge V_{in} \ge V_{CC} - 0.2 \text{ V}$ )	I <sub>SB1</sub>	-	25	100	+	200	800	-	25	100	-	200	800	μΑ
Input Low Voltage	VIL	-0.3	-	8.0	-0.3		0.8	-0.3	_	0.8	- 0.3	-	0.8	V
Input High Voltage	V <sub>IH</sub>	2.0	- 1	6.0	2.0	_	6.0	2.0	-	6.0	2.0	-	6.0	٧
Output Low Voltage (IOL = 12.0 mA)	V <sub>OL</sub>	-	-	0.4	-	-	0.4	-	- "	0.4	-	-	0.4	٧
Output High Voltage** (IOH = -8.0 mA)	Voн	2.4	-	_	2.4	-		2.4	-	_	2.4	-		٧

<sup>\*</sup>Typical values are for  $T_A = 25$  °C and  $V_{CC} = +5.0$  V.

#### CAPACITANCE (f = 1.0 MHz, T<sub>A</sub> = 25°C, periodically sampled rather than 100% tested.)

Characteristic	Symbol	Max	Unit
Input Capacitance (V <sub>in</sub> =0 V)	Cin	5.0	pF
Output Capacitance (Vout=0 V)	Cout	7.0	pF

Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation:  $C = |\Delta_t/\Delta V|$ .



<sup>\*\*</sup>Also, output voltages are compatible with Motorola's new High-Speed CMOS Logic Family, if the same power supply voltage is used.

#### AC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature unless otherwise noted)

 Input Pulse Levels
 .0 Volt to 3.5 Volts
 Input and Output Timing Reference Levels
 .1.5 Volts

 Input Rise and Fall Times
 .10 ns
 Output Load
 .See Figure 1

#### **READ, WRITE CYCLES**

Parameter	Symbol		1L47-55 6147-55	MCM6 MCM6	Unit	
		Min	Max	Min	Max	
Address Valid to Address Don't Care (Cycle Time when Chip Enable is Held Active)	tAVAX	55	-	70	1	ns
Chip Enable Low to Chip Enable High	†ELEH	55	<u> </u>	70		ns
Address Valid to Output Valid (Access)	tAVQV	_	55	-	70	ns
Chip Enable Low to Output Valid (Access)	†ELQV	-	55	-	70	ns
Address Valid to Output Invalid	tAVQX	5	I -	5		ns
Chip Enable Low to Output Invalid	†ELQX	10		10		ns
Chip Enable High to Output High Z	tEHQZ	0	40	0	40	ns
Chip Selection to Power-Up Time	tpu	0		0		ns
Chip Deselection to Power-Down Time	tPD	0	30	0	30	ns
Address Valid to Chip Enable Low (Address Setup)	†AVEL	0	_	0		ns
Chip Enable Low to Write High	tELWH	45	_	55	-	ns
Address Valid to Write High	tAVWH	45		55		ns
Address Valid to Write Low (Address Setup)	tAVWL	0	-	0	T -	ns
Write Low to Write High (Write Pulse Width)	tWLWH	35	-	40		ns
Write High to Address Don't Care	tWHAX	10	_	15	-	ns
Data Valid to Write High	tDVWH	25	_	30		ns.
Write High to Data Don't Care (Data Hold)	tWHDX	10	_	10		ns
Write Low to Output High Z	tWLQZ	0	30	0 .	35	ns
Write High to Output Valid	twhqv	. 0		0	<u> </u>	ns

#### **TIMING PARAMETER ABBREVIATIONS**

signal name from which interval is defined transition direction for first signal signal name to which interval is defined transition direction for second signal

The transition definitions used in this data sheet are:

H= transition to high

L= transition to low

V = transition to valid


X = transition to invalid or don't care


Z= transition to off (high impedance)

#### TIMING LIMITS


The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

#### READ CYCLE TIMING 1 (E Held Low)





#### WRITE CYCLE TIMING




#### LOW VCC DATA RETENTION CHARACTERISTICS (TA = 0 to +70°C) (MCM61L47 Only)

Parameter	Symbol	Min	Тур	Max	Unit	
V <sub>CC</sub> for Data Retention	$\overline{E} \ge V_{CC} - 0.2 \text{ V}$ $V_{in} \ge V_{CC} - 0.2 \text{ V or } V_{in} \le 0.2 \text{ V}$	VDR	2.0	-	-	٧
Data Retention Current	V <sub>CC</sub> =3.0 V, E≥2.8 V V <sub>in</sub> ≥2.8 V or V <sub>in</sub> ≤0.2 V	CCDR	_	-	40	μΑ
Chip Disable to Data Retention Time	See Retention Waveform	tCDR	0	-	_	ns
Operation Recovery Time	See netention vvaverorm	trec	*tAVAX	_	-	ns

<sup>\*</sup>tAVAX = Read Cycle Time.







### **Advance Information**

#### FAST 16K BIT STATIC RAM

The MCM2016H is a 16,384-bit Static Random Access Memory organized as 2048 words by 8 bits, fabricated using Motorola's Highperformance silicon-gate MOS (HMOS) technology. It uses an innovative design approach which combines the ease-of-use features of tully static operation (no external clocks or timing strobes required) with the reduced standby power dissipation associated with clocked memories. To the user this means low standby power dissipation without the need for address setup and hold times, nor reduced data rates due to cycle times that are no longer than access times. Perfect for cache and sub-100 ns buffer memory systems, this high speed static RAM is intended for applications that demand superior performance and reliability.


Chip Enable  $(\overline{E})$  controls the power-down feature. It is not a clock but rather a chip control that affects power consumption. In less than a cycle time after chip enable  $(\overline{E})$  goes high, the part automatically reduces its power requirements and remains in this low-power standby mode as long as the chip enable  $(\overline{E})$  remains high. This feature provides significant system-level power savings.

The MCM2016H is in a 24-pin dual-in-line 300 mil wide package with the industry standard JEDEC approved pinout. A 24 pin dual-in-line 600 mil wide package is also available.

- Single +5 Volt Operation (+10%)
- Fully Static: No Clock or Timing Strobe Required
- Fast Access Time: MCM2016H-45 45 ns (max) MCM2016H-55 — 55 ns (max)

MCM2016H-70 — 70 ns (max)

- Power Dissipation: 120 mA Maximum (Active)
   20 mA Maximum (Standby)
- Three-State Output





This document contains information on a new product. Specifications and information herein are subject to change without notice.

### MOS

(N-CHANNEL, SILICON-GATE)

2,048×8 BIT STATIC RANDOM ACCESS MEMORY





PII	N NAMES
	Address input
DQ0-DQ7	Data Input/Output
W	Write Enable
	Output Enable
E	Chip Enable
Vcc	Power (+5 V)
VSS	Ground

#### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Value	Unit
Temperature Under Bias	- 10 to +80	°C
Voltage on Any Pin With Respect to VSS	-0.5 to +7.0	V
DC Output Current	20	mA
Power Dissipation	1.2	Watt
Operating Temperature Range	0 to +70	°C
Storage Temperature Range	-65 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

### DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted.)

#### RECOMMENDED OPERATING CONDITIONS

	Anna a special	Parameter		 Symbol	Min	Тур	Max	Unit
Cumbin Valence	1			Vcc	4.5	5.0	5.5	V
Supply Voltage			9	VSS	0	0	0	V
* *				VIH	2.0	3.0	6.0	V
Input Voltage**	Television of the second			VIL	-0.5*	Ú	0.8	V

<sup>\*</sup>The device will withstand undershoots to the - 2.5 volt level with a maximum pulse width of 50 ns. This is periodically sampled rather than 100% tested.

#### DC CHARACTERISTICS

Parameter Parameter	Symbol	Min	Max	Unit
Input Leakage Current (V <sub>CC</sub> = 5.5 V, V <sub>in</sub> = GND to V <sub>CC</sub> )	ונו	- 10	10	μΑ
Output Leakage Current ( $\overline{E} = V_{IH}$ or $\overline{G} = V_{IH}$ , $V_{I/O} = GND$ to $V_{CC}$ )	l'LO	- 50	50	μΑ
Operating Power Supply Current (E=V <sub>IL</sub> , I <sub>I</sub> /O=0 mA)	ICC1	_	120	mΑ
Standby Power Supply Current (E=V <sub>IH</sub> )	ISB	_	20	mΑ
Output Low Voltage (I <sub>OL</sub> = 8.0 mA) See Figure 1	Vol		0.4	٧
Output High Voltage (IOH = -4.0 mA) See Figure 1	∨он	2.4	_	V

#### CAPACITANCE (f = 1.0 MHz, T<sub>A</sub> = 25°C, periodically sampled rather than 100% tested.)

Characteristic	Symbol	Тур	Max	Unit
Input Capacitance except E, DQ	C <sub>in</sub>	.3	5	рF
Input/Output Capacitance and E Input Capacitance	C <sub>1/O</sub>	5	7	рF

### MODE SELECTION

	Mode	Ē	Ğ	W	VCC Current	DQ
Standby	N	Н	X	X	ISB	High Z
Read		L	L	Н	<sup>I</sup> cc	. Q
Write Cycle (1)	:	L	X	L	ICC	D
Write Cycle (2)		L	X	L	Icc'	D

<sup>\*\*50</sup> ns maximum address rise and fall times, while the chip is selected.


# AC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted)

•	· · · · · · · · · · · · · · · · · · ·	and the second s	
Input Pulse Levels	0 and 3.0 Volts	Input and Output Timing	Reference Levels 0.8 and 2.0 Volts
		inparana darpar mining	notoronoo zovolo
Input Rise and Fall Times	5 ns	Output Load	
		output Lood	


**READ CYCLE #1** (Address Controlled)  $\overline{E} = V_{IL}$ ,  $\overline{G} = V_{IL}$ ,  $\overline{W} = V_{IH}$ 

	Symbol		MCM2016H-45		MCM2016H-55		MCM2016H-70			
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	
Address Valid to Output Valid (Address Access Time)	<sup>t</sup> AVQV	<sup>t</sup> AA	-	45	-	55	-	70	ns	
Address Valid to Address Valid (Read Cycle Time)	<sup>t</sup> AVAV	<sup>t</sup> RC	45	_	55	_	70	_	ns	
Address Invalid to Output Invalid (Output Hold Time)	<sup>t</sup> AXQX	tОН	5	_	5	-	5	_	ns	




**READ CYCLE #2** (Chip Enable Controlled)  $\overline{G} = V_{IL}$ ,  $\overline{W} = V_{IH}$ 

	Syn	Symbol		MCM2016H-45		MCM2016H-55		MCM2016H-70	
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit
Chip Enable Low to Output Valid (Chip Enable Access Time)	t <sub>ELQV</sub>	tACS	<u> </u>	45	-	55	_	70	ns
Chip Enable Low to Chip Enable High (Read Cycle Time)	<sup>t</sup> ELEH	<sup>t</sup> RC	45	_	55	-	70	_	ns
Address Valid to Chip Enable Low (Address Setup to Enable Active)	<sup>t</sup> AVEL	<sup>t</sup> AS	0	_	0	-	0	-	ns
Chip Enable Low to Output Invalid (Chip Enable to Output Active)	tELQX	<sup>t</sup> LZ	5	÷	5	_	5	. =	ns
Chip Enable High to Output High Z (Chip Disable to Output Disable)	tEHQZ	<sup>t</sup> HZ	0	20 .	0	20	0	20	ns
Chip Enable Low to Power Up	<sup>t</sup> ELICCH	tpU	0	_	0	_ ·	0	-	ns
Chip Enable High to Power Down	<sup>t</sup> EHICCL	tPD		20		20		20	ns



READ CYCLE #3 W= VIH

	Syr	nbol	MCM2	MCM2016H-45		MCM2016H-55		MCM2016H-70	
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit
Chip Enable Low to Output Valid (Chip Enable Access Time)	tELQV	†ACS	-	45	÷	55	-	70	ns
Address Valid to Output Valid (Address Access Time)	†AVQV	†AA	- '	45	-	55		70	ns
Address Valid to Address Valid (Read Cycle Time)	†AVAV	<sup>t</sup> RC	45	-	55	-	70	_	ns
Address Invalid to Output Invalid (Output Hold Time)	<sup>†</sup> AXQX	tОН	5	-	5	_	5	-	ns
Chip Enable Low to Output Invalid (Chip Enable to Output Active)	t <sub>ELQX</sub>	tLZ	5	-	5	_	5	-	ns
Chip Enable High to Output High Z (Chip Disable to Output Disable)	<sup>t</sup> EHQZ	tHZ	Ö	20	0	20	0	20	ns
Output Enable Low to Output Valid (Output Enable Access Time)	tGLQV	t <sub>OE</sub>	-	20	-	35	-	45	ns
Output Enable Low to Output Invalid (Output Enable to Output Active)	<sup>†</sup> GLQX	tLX	0	-	0		0	_	ns
Output Enable High to Output High Z (Output Disable to Output Disable)	<sup>t</sup> GHQZ	tHZ	0	20	0	20	0	30	ns




WRITE CYCLE #1 (Write Controlled Notes 1 and 3,  $\overline{G} = V_{II}$ 

	Syn	nbol	MCM2	016H-45	MCM20	16H-55	MCM2016H-70		
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit
Address Valid to Address Valid (Write Cycle Time)	†AVAV	tWC	45	-	55	_	70	_	ns
Write Low to Write High (Write Pulse Width)	tWLWH	tWP	20	-	25	-	30	= -	ns
Chip Enable Low to Write High (Chip Enable to End of Write)	<sup>†</sup> ELWH	t <sub>EW</sub>	40	-	50	-	65	-	ns
Data Valid to Write High (Data Setup to End of Write)	<sup>t</sup> DVWH	tDW	20	_	25		30	-	ns
Write High to Data Don't Care (Data Hold After End of Write)	tWHDX	HQ <sup>†</sup>	0		10	_	10	-	ns .
Address Valid to Write High (Address Setup to End of Write)	<sup>t</sup> AVWH	tAW	40		50	-	65	-	ns
Address Valid to Write Low (Address Setup to Beginning of Write)	tAVWL	†AS	0	. –	0	-	0	-	ns
Write High to Address Don't Care (Address Hold After End of Write)	tWHAX	tWR	0	-	0	-	0	= 1	ns
Write Low to Output High Z (Write Enable to Output Disable)	tWLQZ	twz	0	20	0	20	0	20	ns
Write High to Output Don't Care (Output Active After End of Write)	twhqx	tow	0	10	0	10	0	10	ns

- 1. Write enable  $(\overline{W})$  must be high during all address transitions.
- 2. twpHAX is measured from the earlier of chip enable (E) or write enable (W) going high to the end of write cycle.

  3. If the chip enable (E) low transition occurs simultaneously with the write enable (W) transition, the output remains in a high impedance state.
- 4. If chip enable (Ē) is low during this period, DQ pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.



WRITE CYCLE #2 (Chip Enable Controlled) Note 5

	Syn	nbol	MCM2	016H-45	MCM2	MCM2016H-55		MCM2016H-70	
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit
Address Valid to Address Valid (Write Cycle Time)	tAVAV	tWC	45	_	55	_	70	-	ns
Write Low to Chip Enable High (Write Pulse Width)	tWLEH	tWP	20	-	20		20	_	ns
Chip Enable Low to Chip Enable High (Chip Enable to End of Write)	<sup>t</sup> ELEH	tEW	45	-	55	-	70	_	ns
Data Valid to Chip Enable High (Data Setup to End of Write)	<sup>†</sup> DVEH	<sup>t</sup> DW	20	-	20		20	=	ns
Chip Enable High to Data Don't Care (Data Hold After End of Write)	tEHDX	t <sub>DH</sub>	5	-	5	_	5	-	ns
Address Valid to Chip Enable High (Address Setup to End of Write)	<sup>†</sup> AVEH	t <sub>AW</sub>	45	-	55	_	70	man.	ns
Address Valid to Chip Enable Low (Address Setup to Chip Enable)	<sup>t</sup> AVEL	<sup>t</sup> AS	0	-	0	_	0	_	ns
Chip Enable High to Address Don't Care (Address Hold After End of Write)	<sup>t</sup> EHAX	tWR	0	_	0	-	0		ns
Write Low to Output High Z (Write Enable to Output Disable)	tWLQZ	<sup>t</sup> HZ	0	20	0	20	0	20	ns

- 5. Write enable  $(\overline{W})$  must be high during all address transitions.
- 6. IEHAX is measured from the earlier of chip enable (E) or write enable (W) going high to the end of write cycle.

  7. If the chip enable (E) low transition occurs simultaneously with the write enable (W) transition, the output remains in a high impedance
- 8. If chip enable (E) is low during this period, DQ pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.




FIGURE 1 — DC OUTPUT LOAD





FIGURE 2 -- AC OUTPUT LOAD





# MCM2167H

### Advance Information

#### **FAST 16K BIT STATIC RAM**

The MCM2167H is a 16,384-bit Static Random Access Memory organized as 16,384 words by 1 bit, fabricated using Motorola's Highperformance silicon-gate MOS (HMOS) technology. It uses an innovative design approach which combines the ease-of-use features of fully static operation (no external clocks or timing strobes required) with the reduced standby power dissipation associated with clocked memories. To the user this means low standby power dissipation without the need for address setup and hold times, nor reduced data rates due to cycle times that are no longer than access times. Perfect for cache and sub-100 ns buffer memory systems, this high speed static RAM is intended for applications demanding superior performance and reliability.

Chip Enable (Ē) controls the power-down feature. It is not a clock but rather a chip control that affects power consumption. In less than a cycle time after Chip Enable (Ē) goes high, the part automatically reduces its power requirements and remains in this low-power standby mode as long as the Chip Enable (Ē) remains high. This feature provides significant system-level power savings.

The MCM2167H is in a 20 pin dual-in-line package with the industry standard pinout. It is TTL compatible in all respects. The data out has the same polarity as the input data. A data input and a separate three-state output provide flexibility and allow easy OR-ties.

- Single +5 V Operation (± 10%)
- Fully Static Memory No Clock or Timing Strobe Required
- Fast Access Time: MCM2167H-35 35 ns Max.


MCM2167H-45-45 ns Max.

MCM2167H-55 - 55 ns Max.

Power Dissipation: 120 mA Maximum (Active)

20 mA Maximum (Standby)

Three-State Output





This document contains information on a new product. Specifications and information herein are subject to change without notice.

# MOS

(N-CHANNEL, SILICON-GATE)

16,384-BIT STATIC RANDOM ACCESS MEMORY





### MCM2167H

#### ABSOLUTE MAXIMUM RATINGS (See Note)

Value	Unit
- 10 to +80	°C
-0.5 to $+7.0$	٧
20	.mA
1.0	Watt
0 to +70	°C.
-65 to +150	°C
	- 10 to +80 - 0.5 to +7.0 20 1.0 0 to +70

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

#### DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted.)

#### RECOMMENDED OPERATING CONDITIONS

	* I	Parameter		Symbol	Min	Тур	Max	Unit
Cunal Valtage				VCC	4.5	5.0	5.5	٧
Supply Voltage				Vss	0	0	. 0	٧
			-	 VIH	2.0	3.0	6.0	٧
Input Voltage**				V <sub>IL</sub> .	- 0.5*	0	0.8	٧

<sup>\*</sup>The device will withstand undershoots to the -2.5 volt level with a maximum pulse width of 50 ns. This is periodically sampled rather than 100% tested.

### DC CHARACTERISTICS

Parameter		Symbol	Min	Max	Unit
Input Leakage Current (V <sub>CC</sub> =5.5 V, V <sub>in</sub> = GND to V <sub>CC</sub> )		ILI	- 10	10	μΑ
Output Leakage Current ( $\overline{E} = V_{IH}$ , $V_{I/O} = GND$ to $V_{CC}$ , $V_{CC} = 5.5 \text{ V}$ )		ILO	- 50	50	μΑ
Operating Power Supply Current (E=V <sub>IL</sub> , I <sub>I/O</sub> =0 mA)		ICC1	_	120	mA
Standby Power Supply Current (E=V <sub>IH</sub> )		ISB.		20	mA
Output Low Voltage (IOL=8.0 mA) See Figure 1		VOL	_	0.4	V
Output High Voltage (IOH = ~4.0 mA) See Figure 1	î	VOH	2.4	=	V

#### **CAPACITANCE** (f = 1.0 MHz, $T_A = 25 \,^{\circ}\text{C}$ , periodically sampled rather than 100% tested)

Characteristic	Symbol	Тур	Max	Unit
Input Capacitance except, E, DQ	Cin	3	5	pF
Input/Output Capacitance and E Input Capacitance	C <sub>I/O</sub>	3	7	рF

#### MODE SELECTION

Mode	Ē	W	VCC Current	Q
Standby	H	Х	ISB	High Z
Read	L	Н	lcc	Data Out
Write Cycle (1)	L	L	<sup>I</sup> cc	High Z
Write Cycle (2)	L	L	<sup>1</sup> CC	High Z

<sup>\*\*50</sup> ns maximum address rise and fall times, while the chip is selected.


### AC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted.)

Input Pulse Levels	Input and Output Timing Reference Levels 0.8 and 2.0 Volts
Input Rise and Fall Times	Output LoadSee Figure 2

**READ CYCLE #1** (Address Controlled)  $\overline{E} = V_{IL}$ ,  $\overline{W} = V_{IH}$ 

	Symbol		MCM2167H-35 MCM21		167H-45	MCM2	167H-55		
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit
Address Valid to Output Valid (Address Access Time)	tAVQV	t <sub>AA</sub>	_	35	_	45	-	55	ns
Address Valid to Address Valid (Read Cycle Time)	<sup>t</sup> AVAV	tRC	35	_	45	=	55	-	ns
Address Invalid to Output Invalid (Output Hold Time)	<sup>t</sup> AXQX	tОН	3	-	3	-	-3	. –	ns




# MCM2167H

READ CYCLE #2 (Chip Enable Controlled) Notes 1 and 2

	Syr	nbol	MCM2167H-35 MCM2167H-45			167H-45	MCM2	167H-55	
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit
Chip Enable Low to Output Valid (Chip Enable Access Time)	t <sub>ELQV</sub>	tACS.		35		45		55	ns
Chip Enable Low to Chip Enable High (Read Cycle Time)	<sup>t</sup> ELEH	<sup>t</sup> RC	35	-	45	-	55		ns
Address Valid to Chip Enable Low (Address Setup to Enable Active)	<sup>t</sup> AVEL	t <sub>AS</sub>	0	= .	0	7	0	_	ns .
Chip Enable Low to Output Invalid: (Chip Enable to Output Active)	tELQX	tLZ	5	-	5	-	5	-	ns
Chip Enable High to Output High Z (Chip Disable to Output Disable)	tEHΩZ	<sup>t</sup> HZ	0	25	. , 0	25	. 0	30	ns
Chip Enable Low to Power Up	†ELICCH	tpU	. 0	_	0	-	0	. –	ns
Chip Enable High to Power Down	t <sub>EHICCL</sub>	tPD		35	_	45	_	55	ns

- 1. Write Enable (W) is high for read cycle.
- 2. Address valid prior to or coincident with Chip Enable (Ē) transition low.




# MCM2167H

WRITE CYCLE #1 (Write Controlled) Note 3

	Syn	nbol	MCM2	MCM2167H-35		167H-45	MCM2167H-55		
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit
Address Valid to Address Valid (Write Cycle Time)	· t <sub>AVAV</sub>	tWC	35	-	45	_	55	_	ns
Write Low to Write High (Write Pulse Width)	tWLWH	tWP	20	-	20	_	25	-	ns
Chip Enable Low to Write High (Chip Enable to End of Write)	t <sub>ELWH</sub>	t <sub>EW</sub>	35	-	45	-	55	_	ns
Data Valid to Write High (Data Setup to End of Write)	<sup>t</sup> DVWH	tDW	15	-	15	_	20	-	ns
Write High to Data Don't Care (Data Hold After End of Write)	tWHDX	tDH .	0	_	0	-	0	-	ns
Address Valid to Write High (Address Setup to End of Write)	<sup>†</sup> AVWH	<sup>t</sup> AW	35	-	45		55	-	ns
Address Valid to Write Low (Address Setup to Beginning of Write)	<sup>t</sup> AVWL	†AS	5	-	5	_	10		ns
Write High to Address Don't Care (Address Hold After End of Write)	twhax	twr	0	-	0		0	-	ns
Write Low to Output High Z (Write Enable to Output Disable)	<sup>t</sup> WLQZ	twz	0	20	0	20	0	25	ns
Write High to Output Don't Care (Output Active After End of Write)	tWHQX	tow	0	25	0	25	0	30	ns

- 3. Either Chip Enable (Ē) or Write Enable (W) must be high during all address transitions.

  4. twhax is measured from the earlier of Chip Enable (Ē) or Write Enable (W) going high to the end of write cycle.





WRITE CYCLE #2 (Chip Enable Controlled) Note 5

	Symbol		MCM21	67H-35	MCM2	167H-45	MCM2	167H-55	
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit
Address Valid to Address Valid (Write Cycle Time)	tAVAV	tWC	35	-	45	<u> </u>	55	-	ns
Write Low to Chip Enable High (Write Pulse Width)	tWLEH	tWP	20	- :	20	_	20	_	ns
Chip Enable Low to Chip Enable High (Chip Enable to End of Write)	<sup>t</sup> ELEH	, tew	35	_	45	-	55	-	ns
Data Valid to Chip Enable High (Data Setup to End of Write)	<sup>t</sup> DVEH	tDW	15	·	15	-	20		ns
Chip Enable High to Data Don't Care (Data Hold After End of Write)	tEHDX	tDH.	5	_	5 '	-	- 5	- ;	ns
Address Valid to Chip Enable High (Address Setup to End of Write)	<sup>t</sup> AVEH	t <sub>AW</sub> ·	35		45	_	55	_ :	ns
Chip Enable High to Address Don't Care (Address Hold After End of Write)	<sup>t</sup> EHAX	twr	. 0		0	—	0	-	- ns

#### NOTES:

- 5. Either Chip Enable ( $\overline{\bf E}$ ) or Write Enable ( $\overline{\bf W}$ ) must be high during all address transitions.
- 6. tehax is measured from the earlier of Chip Enable (E) or Write Enable (W) going high to the end of write cycle.








FIGURE 2 - AC OUTPUT LOAD



#### 16K BIT STATIC RANDOM ACCESS MEMORY

The MCM6116 is a 16,384-bit Static Random Access Memory organized as 2048 words by 8 bits, fabricated using Motorola's high-performance silicon-gate CMOS (HCMOS) technology. It uses a design approach which provides the simple timing features associated with fully static memories and the reduced power associated with CMOS memories. This means low standby power without the need for clocks, nor reduced data rates due to cycle times that exceed access time.

Chip Enable ( $\overline{E}$ ) controls the power-down feature. It is not a clock but rather a chip control that affects power consumption. In less than a cycle time after Chip Enable ( $\overline{E}$ ) goes high, the part automatically reduces its power requirements and remains in this low-power standby as long as the Chip Enable ( $\overline{E}$ ) remains high. The automatic power-down feature causes no performance degradation.

The MCM6116 is in a 24-pin dual-in-line package with the industry standard JEDEC approved pinout and is pinout compatible with the industry standard 16K EPROM/ROM.

- Single +5 V Supply
- 2048 Words by 8-Bit Operation
- HCMOS Technology
- Fully Static: No Clock or Timing Strobe Required
- Maximum Access Time: MCM6116-12 − 120 ns


MCM6116-15 - 150 ns MCM6116-20 - 200 ns

Power Dissipation: 70 mA Maximum (Active)

15 mA Maximum (Countly)

15 mA Maximum (Standby-TTL Levels) 2 mA Maximum (Standby)

- Low Power Version Also Available MCM61L16
- Low Voltage Data Retention (MCM61L16 Only): 50 μA Maximum



### **HCMOS**

(COMPLEMENTARY MOS)

2,048×8 BIT STATIC RANDOM ACCESS MEMORY



P SUFFIX PLASTIC PACKAGE CASE 709

#### PIN ASSIGNMENTS

1 •	$\bigcirc$	24 <b>D</b> VCC
2		23 <b>3</b> A8
3	17.0	. 22 <b>3</b> A9
4		21 <b>TW</b>
5		20 <b>j</b> G
6		19 <b>T</b> A10
7		18 <b>3</b> Ē
8		17 <b>D</b> DQ7
9		16 DOG
10		15 DQ5
11		14 DQ4
12		13 DO3
	2 3 4 5 6 7 8 9 10	2 3 4 5 6 7 8 9 10

PIN NAMES						
A0-A10	Address Input					
DQ0-DQ7	Data input/Output					
W	Write Enable					
G	Output Enable					
	Chip Enable					
	Power (+5 V)					
	Ground					

#### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Value	Unit
Temperature Under Bias	- 10 to +80	. oC
Voltage on Any Pin With Respect to VSS	-1.0  to  +7.0	V
DC Output Current	20	mA
Power Dissipation	1.2	Watt
Operating Temperature Range	0 to +70	°C
Storage Temperature Range	-65 to +150	°C.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

#### DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature ranges unless otherwise noted.)

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	٧
Supply Voltage	٧ <sub>SS</sub>	0	0	0	٧
Input Voltage	VIH	2.2	3.5	6.0	٧
miput voltage	۷ <sub>I</sub> L	– 1.0°	-	0.8	٧

<sup>\*</sup>The device will withstand undershoots to the -1.0 volt level with a maximum pulse width of 50 ns at the -0.3 volt level. This is periodically sampled rather than 100% tested.

### RECOMMENDED OPERATING CHARACTERISTICS

Parameter		MCM6116			MCM61L16			Unit
i didiretei	Symbol	Min	Тур*	Max	Min	Typ*	Max	Offic
Input Leakage Current (V <sub>CC</sub> =5.5 V, V <sub>in</sub> =GND to V <sub>CC</sub> )	Hull	-	-	1	-	_	1	μА
Output Leakage Current ( $\vec{E} = V_{IH}$ or $\vec{G} = V_{IH} V_{I/O} = GND$ to $V_{CC}$ )	ILO		-	1	-	-	1	μΑ
Operating Power Supply Current (E=V <sub>IL</sub> , I <sub>I/O</sub> =0 mA)	1cc	-	35	70	-	35	55	mΑ
Average Operating Current Minimum cycle, duty=100%	I <sub>CC2</sub>	_	<b>3</b> 5	70	-	35	55	mΑ
Standby Power (E = V <sub>IH</sub> )	I <sub>SB</sub>	_	5	15	_	5	12	mΑ
Supply Current $(E \ge V_{CC} - 0.2 \text{ V}, V_{in} \ge V_{CC} - 0.2 \text{ V or } V_{in} \le 0.2 \text{ V})$	I <sub>SB1</sub>	-	20	2000	_	4	100	μА
Output Low Voltage (IOL = 2.1 mA)	VOL	_	_	0.4	_	_	0.4	٧
Output High Voltage (I <sub>OH</sub> = - 1.0 mA)**	Voн	2.4	_	_	2.4	_		V

<sup>\*</sup>V<sub>CC</sub>=5 V, T<sub>A</sub>=25°C

# $\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, $T_A$ = $25 °C$, periodically sampled rather than 100\% tested.)}$

Characteristic	Symbol	Тур	Max	Unit
Input Capacitance except E	Cin	3	5	pF
Input/Output Capacitance and E Input Capacitance	C1/O	5	7	pF

#### MODE SELECTION

Mode	Ē	G	W	VCC Current	DΩ
Standby	Н	X	Х	ISB, ISB1	High Z
Read	L	L	Н	lcc .	Q
Write Cycle (1)	L	ŀН	L	¹cc	D
Write Cycle (2)	L	L	L	lcc	D

<sup>\*\*</sup>Also, output voltages are compatible with Motorola's new high-speed CMOS logic family if the same power supply voltage is used.

#### AC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and tempe	rature unless otherwise noted.)
Input Pulse Levels	Input and Output Timing Reference Levels1.5 Volts
Input Rise and Fall Times10 ns	Output Load1 TTL Gate and $C_L = 100  pF$

#### READ CYCLE

Parameter	Symbol	MCM6116-12 MCM61L16-12		MCM6116-15 MCM61L16-15		MCM6116-20 MCM61L16-20		Unit
		Min	Max	Min	Max	Min	Max	
Address Valid to Address Don't Care (Cycle Time when Chip Enable is Held Active)	tAVAX	120	_	150	_	200	_	ns
Chip Enable Low to Chip Enable High	tELEH	120		150		200		ns
Address Valid to Output Valid (Access)	tAVQV	·-	120		150	-	200	ns
Chip Enable Low to Output Valid (Access)	tELQV		120	_	150	-	200	ns
Address Valid to Output Invalid	tAVQX	10	_	15	_	15		ns
Chip Enable Low to Output Invalid	tELQX	10	_	15	_	15	-	ns
Chip Enable High to Output High Z	tEHQZ	0	40	0	50	0	60	ns
Output Enable to Output Valid	tGLQV	_	80	_	100	-	120	ns
Output Enable to Output Invalid	tGLQX	10	_	15		15		ns
Output Enable to Output High Z	tGLQZ	0	40	0	. 50	- 0	60	ns
Address Invalid to Output Invalid	tAXQX	10 -		15	-	- 15	_	ns:
Address Valid to Chip Enable Low (Address Setup)	tAVEL	0		0		0	_	ns
Chip Enable to Power-Up Time	tpU	0	_	0	-	0	_	ns
Chip Disable to Power-Down Time	tPD	-	30		30	I -	30	ns

#### WRITE CYCLE

Parameter	Symbol	MCM6116-12 MCM61L16-12		MCM6116-15 MCM61L16-15		MCM6116-20 MCM61L16-20		Unit
		Min	Max	Min	Max	Min	Max	
Chip Enable Low to Write High	telWH	70	-	90	_	120	_	ns
Address Valid to Write High	tAVWH	105		120	-	140		ns
Address Valid to Write Low (Address Setup)	tAVWL	20	-	20	-	20	-	ns
Write Low to Write High (Write Pulse Width)	tWLWH	70		90		120	_	ns
Write High to Address Don't Care	tWHAX	- 5		10	— .	10	-	ns
Data Valid to Write High	tDVWH	35		40		60	-	ns
Write High to Data Don't Care (Data Hold)	tWHDX	5		10		10	-	ns
Write Low to Output High Z	tWLQZ	0	50	0	60	0	60	ns
Write High to Output Valid	tWHQV	5	_	10	-	10	-	ns
Output Disable to Output High Z	†GHQZ	0	40	0	50	0	60	ns

#### **TIMING PARAMETER ABBREVIATIONS**

signal name from which interval is defined transition direction for first signal signal name to which interval is defined transition direction for second signal

The transition definitions used in this data sheet are:

H = transition to high

L = transition to low


V = transition to valid

X = transition to invalid or don't care


Z = transition to off (high impedance)

#### TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.



- 4. Write Enable  $(\overline{W})$  must be high during all address transitions.
- 5. twhAx is measured from the earlier of Chip Enable (E) or Write Enable (W) going high to the end of write cycle.
  6. If the Chip Enable (E) low transition occurs simultaneously with the Write Enable (W) low transitions or after the Write Enable (W) transition, the output remains in a high impedance state.
- 7. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 8. A write occurs during the overlap of a low Chip Enable  $(\overline{\mathbb{E}})$  and a low Write Enable  $(\overline{\mathbb{W}})$ .
- 9. Q (Data Out) is the same phase as write data of this write cycle.
- 10. Q (Data Out) is the read of the next address.
- 11. If Chip Enable (Ē) is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.



# NOTES:

Write Enable (W) is High for Read Cycle.

ISB

- 2. When Chip Enable (Ē) is Low, the address input must not be in the high impedance state.


  3. Address Valid prior to or coincident with Chip Enable (Ē) transition Low.

LOW VCC DATA RETENTION CHARACTERISTICS (TA = 0 to +70°C) (MCM61L16 Only)

Parameter	Conditions	Symbol	Min	Тур	Max	Unit
V <sub>CC</sub> for Data Retention	$\overline{E} \ge V_{CC} - 0.2 \text{ V}$ $V_{in} \ge V_{CC} - 0.2 \text{ V} \text{ or } V_{in} \le 0.2 \text{ V}$	VDR	2.0	-	-	٧
Data Retention Current	$V_{CC} = 3.0 \text{ V}, \ E \ge 2.8 \text{ V}$ $V_{in} \ge 2.8 \text{ V} \text{ or } V_{in} \le 0.2 \text{ V}$	ICCOR	-	_	50	μА
Chip Disable to Data Retention Time	See Retention Waveform	tCDR	0 .	-	_	ns
Operation Recovery Time	See Retention Waveform	trec	*tAVAX	_	-	ns

<sup>\*</sup>tAVAX = Read Cycle Time.







# MCM6168H

### **Product Preview**

### 4K×4 BIT STATIC RANDOM ACCESS MEMORY


The MCM6168H is a 16,384-bit Static Random Access Memory organized as 4096 words of 4 bits, fabricated using Motorola's secondgeneration High-performance silicon-gate CMOS (HCMOS III) technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides greater reliability. Fast access time makes this device suitable for cache and other sub-100 ns applications.

The Chip Enable (E) pin is not a clock. In less than a cycle time after E goes high, the part enters a low-power standby mode, remaining in that state until E goes low again. This feature reduces system power requirements without degrading access performance.

The MCM6168H is available in a 300 mil, 20 pin plastic dual in-line package with the JEDEC standard pinout.

- Single 5 V Supply
- 4K × 4 Bit Organization
- Fully Static No Clock or Timing Strobes Necessary
- Fast Access Time
- Low Power Operation: 50 mA Max. (Active)

5 mA Max. (Standby - TTL Levels) 2 mA Max. (Standby-Full Rail)



This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

### **HCMOS**

(COMPLEMENTARY MOS)

4.096×4 BIT STATIC RANDOM **ACCESS MEMORY** 



P SUFFIX PLASTIC PACKAGE **CASE 738** 

### PIN ASSIGNMENT

A4 🛚		20	₽v <sub>cc</sub>
A5 C	2	19	<b>1</b> A3
A6 [	3	18	<b>1</b> A2
A7 🕻	4	17	1:A1
A8 <b>[</b>	5	16	<b>A</b> 0
A9 🕻	6	15	000
A10	7	14	<b>D</b> 01
A11	8	13	DQ2
ĒŒ	9	12	DO3
v <sub>SS</sub> t	10	11	⊽

PIN NAMES					
A0-A11         Address Input           W         Write Enable           E         Chip Enable           DQ0-DQ3         Data Input/Output           VCC         +5 V Power Supply           VSS         Ground					



# MCM6169H

### **Product Preview**

### 4K × 4 BIT STATIC RANDOM ACCESS MEMORY


The MCM6169H is a 16,384-bit Static Random Access Memory organized as 4096 words of 4 bits, fabricated using Motorola's second-generation High-performance silicon-gate CMOS (HCMOS III) technology. Employed design techniques provide the simple timing features of static memories (no external clocks or timing strobes required), combined with the lower power consumption and resultant reliability of CMOS circuitry. High speed access design makes this part suitable for cache and other sub-100 ns applications.

The Chip Enable (Ē) pin is not a clock. In less than a cycle time after Ē goes high, the part enters a low-power standby mode, remaining in that state until Ē goes low again. This feature reduces system power requirements without degrading access performance.

Output Enable (G) is another feature which has been added to the device to allow the user very fast access to the data.

The MCM6169H is available in a 300 mil, 22 pin plastic dual in-line package.

- Single 5 V Supply
- 4K × 4 Bit Organization
- Fully Static No Clock or Timing Strobes Necessary
- Fast Access Time
- Low Power Dissipation



This document contains information on a product under development. Motorola reserves the

right to change or discontinue this product without notice.

### **HCMOS**

(COMPLEMENTARY MOS)

4,096 × 4 BIT STATIC RANDOM ACCESS MEMORY



PIN ASSIGN	IMENT
A4 <b>[</b> 1 ●	22 <b>1</b> V <sub>CC</sub>
A5 <b>C</b> 2	21 <b>0</b> A3
A6 <b>Д</b> 3	20 <b>1</b> A2
A7 <b>[</b> ]4	19 <b>[]</b> A1
A8 <b>[</b> 5	_18 <b>1</b> A0
A9 <b>[</b> 6	∴17 <b>1</b> N/C
A10 <b>[</b> 7	16 <b>0</b> DQ0
A11 <b>[</b> 8	15 <b>1</b> DQ1
<b>Ē [</b> 9	14 <b>1</b> DQ2
<b>ਫ਼ ਹ</b> 10	13 <b>0</b> DQ3
V <sub>SS</sub> <b>[</b> 11	12 <b>0</b> W
	-
PIN NAN	IES
₩ Ē G	Address InputWrite EnableChip EnableOutput EnableData Input/Output

...... Ground

V<sub>CC</sub>



# **MCM6164H**

### **Product Preview**


### 64K BIT STATIC RANDOM ACCESS MEMORY

The MCM6164H is a 65,536 bit Static Random Access Memory organized as 8192 words of 8 bits, fabricated using Motorola's second-generation High-performance silicon-gate CMOS (HCMOS III) technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides greater reliability.

The Chip Enable pins (E1 and E2) are not clocks. Either pin, when asserted false, causes the part to enter a low power standby mode. The part will remain in standby mode until both pins are asserted true again. The availability of positive- and negative-logic Chip Enable pins provides more system design flexibility than single Chip Enable devices.

The MCM6164H is available in a 600 mil, 28 pin plastic dual in-line package with the JEDEC standard pinout.

- Single 5 V Supply
- 8K × 8 Organization
- Fully Static No Clock or Timing Strobes Necessary
- Fast Access Time
- Low Power Dissipation




# This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

### **HCMOS**

(COMPLEMENTARY MOS)


8192×8 BIT STATIC RANDOM ACCESS MEMORY



### PIN ASSIGNMENT

N/C		28	b v <sub>cc</sub>
A12 [	-		□ ₩
A7 [	· ·		E2
A6 🕻	4	25	1 A8
A5 🕻	5	24	<b>1</b> A9
A4 🕻	6	23	A11
A3 🗖	7	22	₫
A2 🕻	8	21	A10
A1 🖸	9	20	<b>)</b> E1
A0 🕻	10	19	<b>D</b> DQ7
DQ0 [	11	18	DQ6
DQ1 <b>[</b>	12	17	DQ5
DQ2 [	13	16	DQ4
v <sub>ss</sub> <b>c</b>	14	15	DQ3

PIN N	IAMES
A0-A12	Address
₩	
Ē1, E2	Chip Enable
G	Output Enable
	Data Input/Output
V <sub>CC</sub>	+ 5 V Power Supply
V <sub>SS</sub>	



MOS EPROMs




### 64K-BIT UV ERASABLE PROM

The MCM68764 is a 65,536-bit Erasable and Electrically Reprogrammable PROM designed for system debug usage and similar applications requiring nonvolatile memory that could be reprogrammed periodically, or for replacing 64K ROMs for fast turnaround time. The transparent window on the package allows the memory content to be erased with ultraviolet light.


For ease of use, the device operates from a single power supply and has a static power-down mode. Pin-for-pin mask programmable ROMs are available for large volume production runs of systems initially using the MCM68764.


- Single +5 V Power Supply
- Automatic Power-down Mode (Standby) with Chip Enable
- Organized as 8192 Bytes of 8 Bits
- Low Power Dissipation
   85 mA Active Maximum
   20 mA Standby Maximum
- Fully TTL Compatible
- Maximum Access Time = 450 ns MCM68764
   350 ns MCM68764-35
- Standard 24-Pin DIP for EPROM Upgradability
- Pin Compatible to MCM68365 Mask Programmable ROM
- Fast Programming Algorithm Possible



### MOS

(N-CHANNEL, SILICON-GATE)
8192 × 8-BIT
UV ERASABLE
PROGRAMMABLE READ
ONLY MEMORY





Pir	n Names
E/V <sub>PP</sub> V <sub>CC</sub> · · · · · · · · · · · · · · · · · ·	Address Data Input/Output Chip Enable/Program +5 V
V <sub>SS</sub> ······	Ground

©MOTOROLA INC., 1984

DS-9815-83

ABSOLUTE MAXIMUM RATINGS (See Note)


Rating	Value	Unit
Temperature Under Bias	- 10 to +80	°C
Operating Temperature Range	0 to +70	°C
Storage Temperature	- 65 to + 125	°C
All Input or Output Voltages with Respect to VSS	+6 to -0.3	V ;
Vpp Supply Voltage with Respect to Vss	+28 to -0.3	V

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

### MODE SELECTION

	Pin Number						
Mode	9-11, 13-17, DQ	12 VSS	20 E/Vpp	24 VCC			
Read	Data out	Vss	VIL	Vcc			
Output Disable	High-Z	VSS	ViH	Vcc			
Standby	High-Z	VSS	ViH	Vcc			
Program	Data in	VSS	Pulsed VILP to VIHP	Vcc			



### DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted)

CAPACITANCE (f = 1.0 MHz, TA = 25°C, VCC = 5 V periodically sampled rather than 100% tested)

Characteristic	Symbol	Тур	Max	Unit
Input Capacitance (Vin=0 V) Except E/Vpp	Cin	4.0	6.0	pF
Input Capacitance E/Vpp	C <sub>in</sub>	60	100	pF
Output Capacitance (V <sub>Out</sub> = 0 V)	Cout	8.0	12	pF

Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation:  $C = I\Delta_t/\Delta V$ .

### RECOMMENDED DC OPERATING CONDITIONS

	Parameter	Symbol	Min	Nom	Max	Unit
Supply Voltage	MCM68764C, MCM68764C35	Vcc	4.75	5.0	5.25	V
Input High Voltage		ViH	2.0	-	VCC+1.0	V
Input Low Voltage		VIL	-0.1	_	0.8	V

### DC OPERATING CHARACTERISTICS

	Condition	C	MCM68764			Units
Characteristic		Symbol	Min	Тур	Max	Units
Address Input Sink Current	$V_{in} = 5.25 \text{ V}$	lin	-		10	μΑ
Output Leakage Current	V <sub>out</sub> = 5.25 V	ILO	-	_	10	μΑ
E/Vpp Input Sink Current	E/Vpp=0.4	<sup>1</sup> EL	-	-	100	μΑ
	E/Vpp = 2.4	IEH = IPL	_		100	μΑ
V <sub>CC</sub> Supply Current (Standby, Outputs Open)	Ē/Vpp = ViH	ICC1	-	-	20	mA
V <sub>CC</sub> Supply Current (Active, Outputs Open).	E/Vpp = VIL	ICC2	_	-	85	mA
Output Low Voltage	I <sub>OL</sub> = 2.1 mA	VOL	-	_	0.45	٧
Output High Voltage	I <sub>OH</sub> = -400 μA	Voн	2.4	-	-	V


### AC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted)

Input Pulse Levels	
Input Rise and Fall Times20 ns	Output Timing Levels
Input Timing Levels	Output LoadSee Figure 1

	Symbol		MCM68764C35		MCM68764C		
Characteristic	Standard	Alternate	Min	Max	Min	Max	Units
Addres Valid to Output Valid (E=VIL)	†AVQV	tACC	_	350	_	450	ns
Chip Enable to Output Valid	tELQV	<sup>t</sup> CE		350	-	450	ns
Chip Disable to Output High Z	t <sub>E</sub> HQZ	<sup>t</sup> DF	0 .	100	0	100	ns
Data Hold from Address (E=V <sub>IL</sub> )	†AXDX	tон	0		0		ns

### READ MODE TIMING DIAGRAM



# DC PROGRAMMING CONDITIONS AND CHARACTERISTICS $(T_A = 25 \pm 5\,^{\circ}\text{C})$

### RECOMMENDED PROGRAMMING OPERATING CONDITIONS

Parameter	 Symbol	Min	Nom	Max	Unit
Supply Voltage	Vcc	4.75	5.0	5.25	. V
Input High Voltage for All Addresses and Data	VIH	2.2	_	Vcc + 1	V
Input Low Voltage for All Addresses and Data	VIL	0.1	-	0.8	٧
Program Pulse Input High Voltage	VIHP	24	25	26	V
Program Pulse Input Low Voltage	VILP	2.0	Vcc	6.0	٧

### PROGRAMMING OPERATION DC CHARACTERISTICS


Characteristic	Condition	Symbol	Min	Тур	Max	Unit
Address Input Sink Current	$V_{in} = 5.25 \text{ V}$	. ILI		-	10	μА.
Vpp Program Pulse Supply Current (Vpp = 25 V ± 1 V)	_	lРН	-	_	30 .	mA
Vpp Supply Current (Vpp = 2.4 V)		IPL = IEH	_	_	100	. μΑ
V <sub>CC</sub> Supply Current (Vpp=5.0 V)		Icc	_		85	mA

### AC PROGRAMMING CONDITIONS AND CHARACTERISTICS

	Syr	nbol			
Characteristic	Standard	Alternate	Min	Max	Unit
Address Setup Time	t <sub>AVPH</sub>	tAS	2.0	_	μS
Data Setup Time	t <sub>DVPH</sub>	tDS	2.0		μS
Chip Enable to Valid Data	t <sub>ELQV</sub>	<sup>t</sup> CE	450	-	ns
Chip Disable to Data In	t <sub>EHDV</sub>	<sup>t</sup> CDD	2.0	_	μS
Program Pulse Width	tphpl	tPW	1.9	2.1	ms
Program Pulse Rise Time	tpR	t <sub>PR</sub>	0.5	2.0	μS
Program Pulse Fall Time	tpF	tpF	0.5	2.0	μS
Cumulative Programming Time Per Word*	t <sub>CP</sub>	t <sub>CP</sub>	12	50	ms

<sup>\*</sup>If less than 25 two millisecond pulses are required to verify programming, then 5 additional two millisecond pulses are required to ensure proper operating margins (i.e., 2 ms+5×2 ms=12 ms minimum t<sub>CP</sub>).

### PROGRAMMING OPERATION TIMING DIAGRAM



### PROGRAMMING INSTRUCTIONS

Before programming, the memory should be submitted to a full erase operation to ensure that every bit is in the "1" state (represented by Output High). Data is entered by programming zeros (Output Low) into the required bits. The words are addressed the same way as in the READ operation. A programmed "0" can only be changed to a "1" by ultraviolet erasure.

To set the memory up for Program Mode, the  $\overline{E}/Vpp$  input (Pin 20) should be between +2.0 and +6.0 V, which will three-state the outputs and allow data to be setup on the DQ terminals. The  $V_{CC}$  voltage is the same as for the Read operation. Only "0's" will be programmed when "0's" and "1's" are entered in the 8-bit data word.

After address and data setup, 25-volt programming pulse ( $V_{|H}$  to  $V_{|HP}$ ) is applied to the  $\overline{E}/V_{PP}$  input. The program pulse width is 2 ms and the maximum program pulse amplitude is 26 V.

Multiple MCM68764s may be programmed in parallel by connecting like inputs and applying the program pulse to the  $\overline{E}/Vpp$  inputs. Different data may be programmed into multiple MCM68764s connected in parallel by selectively applying the programming pulse only to the MCM68764s to be programmed.

### **READ OPERATION**

After access time, data is valid at the outputs in the Read mode. A single input  $(\overline{E}/Vpp)$  enables the outputs and puts the chip in active or standby mode. With  $\overline{E}/Vpp="0"$  the

outputs are enabled and the chip is in active mode; with  $\overline{E/Vp} = "1"$  the outputs are three-stated and the chip is in standby mode. During standby mode, the power dissipation is reduced.

Multiple MCM68764s may share a common data bus with like outputs OR-tied together. In this configuration, only one  $\overline{E}/Vpp$  input should be low and no other device outputs should be active on the same bus. This will prevent data contention on the bus.

### **ERASING INSRUCTIONS**

The MCM68764 can be erased by exposure to high intensity shortwave ultraviolet light, with a wavelength of 2537 angstroms. The recommended integrated dose (i.e., UV-intensity X exposure time) is 15 Ws/cm². As an example, using the "Model 30-000" UV-Eraser (Turner Designs, Mountain View, CA 94043) the ERASE-time is 36 minutes. The lamps should be used without shortwave filters and the MCM68764 should be positioned about one inch away from the UV-tubes.


### RECOMMENDED OPERATING PROCEDURES

After erasure and reprogramming of the EPROM, it is recommended that the quartz window be covered with an opaque self-adhesive cover. It is important that the self-adhesive cover not leave any residue on the quartz if it is removed to allow another erasure.

### **FAST PROGRAMMING ALGORITHM**

This device is capable of the fast programming algorithm as shown by the following flow chart. This algorithm allows for faster programming time with increased operating margins and improved reliability of data storage.

### FAST PROGRAMMING ALGORITHM FLOW CHART





### 8192×8-BIT UV ERASABLE PROM

The MCM68766 is a 65,536-bit Erasable and Electrically Reprogrammable PROM designed for system debug usage and similar applications requiring nonvolatile memory that could be reprogrammed periodically, or for replacing 64K ROMs for fast turnaround time. The transparent window on the package allows the memory content to be erased with ultraviolet light.

For ease of use, the device operates from a single power supply that has an output enable control and is pin-for-pin compatible with the MCM68366 mask programmable ROMs, which are available for large volume production runs of systems initially using the MCM68766.

- Single +5 V Power Supply
- Organized as 8192 Bytes of 8 Bits
- Fully TTL Compatible
- Maximum Access Time = 450 ns MCM68766

400 ns MCM68766-40

350 ns MCM68766-35

300 ns MCM68766-30

- Standard 24-Pin DIP for EPROM Upgradability
- Pin Compatible to MCM68366 Mask Programmable ROM
- Low Power Dissipation 85 mA Active Maximum
- Fast Programming Algorithm Possible

# BLOCK DIAGRAM VCC VSS Data Input/Output DQ0-DQ7 G/VPP Control Logic Input/Output Buffers A0-A4 A5-A12 X Decoder Memory Matrix

### MOS

(N-CHANNEL, SILICON-GATE)
8192×8-BIT
UV ERASABLE
PROGRAMMABLE READ
ONLY MEMORY



### PIN ASSIGNMENT

A7 🗖	լ • ∪	24	Vcc
A6 🕻	2	23	<b>3</b> A8
A5 🕻	3	22	A9
A4 [	4	21	A12
А3 🕻	5	20	<b>I</b> G/V <sub>PP</sub>
A2[	6	19	A10
A10	7	18	A11
A0	8	17	<b>D</b> Ω7
DOOD	9	16	DQ6
DQ1	10	15	DQ5
DQ2	11	14	DQ4
v <sub>ss</sub> t	12	13	DO3
•			

Pin Names
A         Address           DQ         Data Input/Output           G/Vpp         Output Enable/ Program           VCC         +5 V Power Supply           VSS         Ground

### ABSOLUTE MAXIMUM RATINGS


Rating	Value	Unit
Temperature Under Bias	- 10 to +80	°C
Operating Temperature Range	0 to +70	°C
Storage Temperature	-65 to +125	°C
All Input or Output Voltages with Respect to VSS	+6 to -0.3	Vdc
Vpp Supply Voltage with Respect to VSS	+28 to -0.3	Vdc

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

### MODE SELECTION

		Pin Number								
Mode	9-11, 13-17, DQ	12 VSS	20 G/Vpp	24 VCC						
Read	Data Out	VSS	VIL	Vcc						
Output Disable	High-Z	VSS	VIH	Vcc						
Program	Data In	٧ss	Pulsed VILP to VIHP	Vcc						



### DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted)

 $\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, T}_{A} = 25 \, ^{\circ}\text{C, V}_{CC} = 5 \text{ V periodically sampled rather than 100\% tested)}$ 

Characteristic	Symbol	Тур	Max	Unit
Input Capacitance (V <sub>in</sub> =0 V) Except G/Vpp	Cin	4.0	6.0	pF
Input Capacitance (G/Vpp)	Cin	60	100	pF
Output Capacitance (V <sub>Out</sub> =0 V)	Cout	8.0	12	pF

Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation:  $C = I\Delta_T/\Delta V$ .

### RECOMMENDED DC OPERATING CONDITIONS

Р	arameter	Symbol	Min	Nom	Max	Unit
Supply Voltage	MCM68766C, C35, C40 MCM68766C30-10, C35-10		4.75 4.50	5.0 5.0	5.25 5.50	V
Input High Voltage	-	VIH	2.0	_	V <sub>CC</sub> +1.0	V
Input Low Voltage		٧ <sub>IL</sub>	-0.1	-	0.8	V

### DC OPERATING CHARACTERISTICS

Characteristic	Condition	Symbol	Min	Тур	Max	Units
Address Input Sink Current	V <sub>in</sub> = 5.25 V	lin	_	-	10	μΑ
Output Leakage Current	V <sub>out</sub> =5.25 V	lLO	_	_	10	μΑ
G/Vpp Input Sink Current	$\overline{G}/V_{PP} = 0.4 V$	lGL	-	_	100	μΑ
	$\overline{G}/V_{PP} = 2.4 \text{ V}$	IGH = IPL	-		100	μΑ
V <sub>CC</sub> Supply Current (Outputs Open)	$\overline{G}/V_{PP} = V_{IL}$	Icc	-	_	85	mA
Output Low Voltage	$I_{OL} = 2.1 \text{ mA}$	VOL		_	0.45	V
Output High Voltage	$I_{OH} = -400 \mu A$	Voн	2.4	5	u	٧.


### AC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted)

Input Pulse Levels	0.8 Volt and 2.2 Volts	Output Timing Levels	0.8 Volt and 2.0 Volts
Input Rise and Fall Times	20 ns	Output Load	See Figure 1
Input Timing Levels	1.0 Volt and 2.0 Volts		

			MCM68766C MCM68766C			MCM	8766C				
	Symbol		30		30 35		40		MCM68766C		1
Characteristic	Standard	Alternate	Min	Max	Min	Max	Min	Max	Min	Max	Units
Address Valid to Output Valid (G=V <sub>IL</sub> )	†AVQV	tACC	_	300	_	350	-	400	_	450	ns
Output Enable to Output Valid	tGLQV	tOE	-	120		150	-	150	-	150	ns
Output Disable to Output High Z	tGHQZ ·	tDF	0	100	0	100	0	100	0	100	ns
Data Hold from Address $(\overline{G} = V_{IL})$	tAXDX ·	tOH	0		0	-	0	-	0	-	ns

### READ MODE TIMING DIAGRAM



# DC PROGRAMMING CONDITIONS AND CHARACTERISTICS $(^{T}_{A}=25\pm~5\,^{\circ}\text{C})$

### **RECOMMENDED PROGRAMMING OPERATING CONDITIONS**

Parameter	 Symbol	Min	Nom	Max.	Unit
Supply Voltage	Vcc	4.75	5.0	5.25	>
Input High Voltage for All Addresses and Data	 VIH	2.2	_	V <sub>CC</sub> + 1	· ·
Input Low Voltage for All Addresses and Data	VIL	-0.1	_	0.8	V
Program Pulse Input High Voltage	VIHP	24	25	26	V
Program Pulse Input Low Voltage	 VILP	2.0	Vcc	6.0	V

### PROGRAMMING OPERATION DC CHARACTERISTICS


Characteristic	Condition	Symbol	Min	Тур	Max	Unit
Address Input Sink Current	V <sub>in</sub> = 5.25 V	ILI -	-	-	1C	μΑ
Vpp Program Pulse Supply Current (Vpp = 25 V ±1 V)		lРН	_	-	30	m/A
Vpp Supply Current (Vpp = 2.4 V)	_	IPL = IGH	_	_	100	μΑ
V <sub>CC</sub> Supply Current (V <sub>PP</sub> = 5 V)	_	Icc	-	-	85	mA

### **AC PROGRAMMING CONDITIONS AND CHARACTERISTICS**

	Syr	nbol			
Characteristic	Standard	Alternate	Min	Max	Unit
Address Setup Time	t <sub>AVPH</sub>	tAS	2.0	-	μS
Data Setup Time	<sup>t</sup> DVPH	tDS	2.0	_	μS
Output Enable to Valid Data	tGLQV	tOE	150	· –	ns
Output Disable to Data In	tGHDV	todd	2.0		μS
Program Pulse Width	· tPHPL	tpW	1.9	2.1	ms
Program Pulse Rise Time	tPR	tPR	0.5	2.0	μS
Program Pulse Fall Time	tpF	tpF	0.5	2.0	μS
Cumulative Programming Time Per Word*	tCP	tCP	12	50	ms

<sup>\*</sup>If less than 25, two-millisecond pulses are required to verify programming then 5 additional two-millisecond pulses are required to ensure proper operating margins (i.e., 2 ms+5×2 ms=12 ms minimum tcp).

### PROGRAMMING OPERATION TIMING DIAGRAM



### PROGRAMMING INSTRUCTIONS

Before programming, the memory should be submitted to a full erase operation to ensure that every bit is in the "1" state (represented by Output High). Data is entered by programming zeros (Output Low) into the required bits. The words are addressed the same way as in the READ operation. A programmed "0" can only be changed to a "1" by ultraviolet light erasure.

To set the memory up for Program Mode, the  $\overline{G}/Vpp$  input (Pin 20) should be between +2.0 and +6.0 V, which will three-state the outputs and allow data to be set up on the DQ terminals. The  $V_{CC}$  voltage is the same as for the Read operation. Only "0's" will be programmed when "0's" and "1's" are entered in the 8-bit data word.

After address and data setup, 25-volt programming pulse (V) $_{\rm H}$  to V| $_{\rm HP}$ ) is applied to the  $\overline{\rm G}$ /Vpp input. The program pulse width is 2 ms and the maximum program pulse amplitude is 26 V.

Multiple MCM68766s may be programmed in parallel by connecting like inputs and applying the program pulse to the  $\overline{G}/Vpp$  inputs. Different data may be programmed into multiple MCM68766s connected in parallel by selectively applying the programming pulse only to the MCM68766s to be programmed.

### READ OPERATION

After access time, data is valid at the outputs in the Read mode. With  $\overline{G}/Vpp="0"$  the outputs are enabled; with  $\overline{G}/Vpp="1"$  the outputs are three-stated.

Multiple MCM68766s may share a common data bus with like outputs OR-tied together. In this configuration only one  $\overline{G}/Vpp$  input should be low and no other device outputs should be active on the same bus. This will prevent data contention on the bus.

### **ERASING INSRUCTIONS**

The MCM68766 can be erased by exposure to high intensity shortwave ultraviolet light, with a wavelength of 2537 angstroms. The recommended integrated dose (i.e., UV-intensity X exposure time) is 15 Ws/cm². As an example, using the "Model 30-000" UV Eraser (Turner Designs, Mountain View, CA 94043) the ERASE-time is 36 minutes. The lamps should be used without shortwave filters and the MCM68766 should be positioned about one inch away from the UV-tubes.


### **RECOMMENDED OPERATING PROCEDURES**


After erasure and reprogramming of the EPROM, it is recommended that the quartz window be covered with an opaque self-adhesive cover. It is important that the self-adhesive cover not leave any residue on the quartz if it is removed to allow another erasure.

### FAST PROGRAMMING ALGORITHM

This device is capable of the fast programming algorithm as shown by the following flow chart. This algorithm allows for faster programming time with increased operating margins and improved reliability of data storage.

### FAST PROGRAMMING ALGORITHM FLOW CHART





# MOS EEPROMs



### **Product Preview**

### 32K-BIT ELECTRICALLY ERASABLE PROM

The MCM2833 is a 32,768-bit Electrically Erasable Programmable Read Only Memory (E<sup>2</sup>PROM) designed for handling data in applications requiring both nonvolatile memory and in-system reprogramming.

The MCM2833 saves time and money because of the in-system erase and reprogram capability. The device operates from a single +5 V power supply in the read, write, and erase mode. Word erase and write can be controlled entirely by TTL signal levels.


To ease system design, the high voltage needed by the device for write and erase cycles is generated internally.

Another ease-of-use feature is the choice of erase modes (bulk, byte, row, or column) to optimize system erase/write time. For microprocessor compatibility, on-chip latches are provided for addresses, data, and controls, allowing the microprocessor to perform other tasks while the MCM2833 is erasing or programming (writing)

The MCM2833 is fabricated using Motorola's FETMOS technology (Floating-gate Electron Tunneling MOS), which has the advantages of good data retention, good endurance, and conventional processing.

The device pinout is part of Motorola's industry standard byte wide Nonvolatile Memory family, providing cost-effective density upgrades.

- Single +5 V Power Supply
- Organized as 4096 Bytes of 8 Bits
- Fast Access Time of 150 ns (MCM2833-15) and 200 ns (MCM2833-20)
- Low Power Dissipation 125 mA Maximum (Active) 35 mA Maximum (Standby)
- In-System Automatic Erase/Write Capability
- Data Protected During Power-Up and Power-Down
- 10,000 Erase/Program Cycles per Byte
- Data Integrity of 10 Years
- · 9 ms for Byte Erase or Write
- Latched Address, Data, and Controls for Write/Erase
- Chip Enable and Output Enable for Two Line Bus Control
- 28-Pin JEDEC Standard Pinout



This document contains information on a new product. Specifications and information herein

are subject to change without notice

### **HMOS**

(N-CHANNEL, SILICON GATE)

4096 × 8-BIT **ELECTRICALLY ERASABLE** PROGRAMMABLE READ **ONLY MEMORY** 




### PIN ASSIGNMENT N/C\*\* 1 28 VCC N/C 12 27**D**₩ 26**□**N/C\* A7 3 25**b**A8 A6/14 24**b** A9 A5[ 23**D**A11 22**1** G A3[ 21 A10 A2**[**8 20**D**Ē A1 🗖 9 19 DQ7 A0 10 DQ0[11 18 DQ6 DQ1 12 17 DQ5 16 DQ4 DQ2**II**13 V<sub>SS</sub>**□**14 15 DO3

- \*For normal operation, pin 26-can be tied to VSS or left floating.
- \*\*For normal operation, pin 1 can be tied to VSS or VCC.

A         Address           DQ         Data Input/Output           E         Chip Enable           G         Output Enable
E Chip Enable
E
C Outside Fachts
GOutput Enable
WWrite Enable
N/C No Connect
V <sub>CC</sub> + 5 V Power Supply
V <sub>SS</sub> Ground

### MCM2833 BLOCK DIAGRAM



### MODE SELECTION

			Pin Number	and Function		
	Mode	Pin 11-13 15-19 DQ0-DQ7	Pin 20 Ē	Pin 22 G	Pi <u>n 2</u> 7 W	Notes
	Read	Data Out	V <sub>IL</sub>	VIL	VIH	_
	Standby	High Z	VIH	Don't Care	Don't Care	_
	Output Disable	High Z	V <sub>IL</sub>	VIH	VIH	-
	Write	Data In	V <sub>IL</sub>	VIH	- V <sub>IL</sub>	-
	Write or Erase Inhibit	High Z	VIH	Don't Care	Don't Care	_
	Word Erase (I)	V <sub>IH</sub>	VIL	VIH	V <sub>IL</sub>	
	Word Erase (II)	VIH	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IHH</sub>	
cial	Page Erase (Row)	VIH	VIL	VIHH	VIHH	1
Special	Page Erase (Column)	VIH	VIL	VIHH	V <sub>IH</sub>	2
-, -	Bulk Erase	VIH	. V <sub>IL</sub>	VIHH	VIL	_

### V<sub>IHH</sub> = 11 V to 17 V

### NOTES:

- Row Page Erase Mode: There are 128 rows containing 32 bytes each. Individual rows are selected with addresses A5-A11 (A0-A4 are don't care).
- 2. Column Page Erase Mode: There are 32 columns containing 128 bytes each. Individual columns are selected with addresses A0-A4 (A5-A11 are don't care).

### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Value	Unit
Temperature Under Bias	- 10 to +80	°C
Operating Temperature Range	0 to +70	°C
Storage Temperature	-65 to +100	°C
Input or Output Voltages with Respect to VSS (Except $\overline{G}$ , $\overline{W}$ )	+6 to -0.4	V
Input Voltages with Respect to VSS for G and W	18 to -0.4	V

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

### RECOMMENDED DC OPERATING CONDITIONS READ, WRITE, OR ERASE

Parameter		Symbol	Min	Тур	Max	Unit
Supply Voltage	MCM2833-15, -20 MCM2833-15-5, -20-5		4.50 4.75	5.0 5.0	5.50 5.25	\ \ \
Input High Voltage	(G Pin 22 and W Pin 27)	V <sub>IH</sub> V <sub>IHH</sub>	2.0 11.0	_	6.0 17.0	V V
Input Low Voltage*		VIL	- 0.1	_	0.8	V

<sup>\*</sup>The device will withstand undershoots to the -0.4 V level for a maximum duration of 10 ns.


### DC OPERATING CHARACTERISTICS

Characteristic	Condition	Symbol	Min	Тур	Max	Unit
Input Leakage Current (A0-A11, Ē)	V <sub>in</sub> =V <sub>CC</sub> Max	· lin1		-	10	μA
Input Leakage Current (G, W)	V <sub>in</sub> = 17 V	lin2			10	μΑ
Output Leakage Current DQ0-DQ7)	V <sub>out</sub> =V <sub>CC</sub> Max, $\overline{G}$ =V <sub>IH</sub>	l <sub>L</sub> O1	_ ··		10	μΑ
Output Leakage Current (DQ0-DQ7)	$V_{out}=0.4 \text{ V}, \overline{G}=V_{1H}$	I <sub>LO2</sub>			10	μΑ
V <sub>CC</sub> Supply Current, Standby	Ē=V <sub>IH</sub> , Ğ=V <sub>IL</sub>	lcc1			35	mΑ
V <sub>CC</sub> Supply Current, Active (Read)	$\overline{E} = V_{IL}, \overline{G} = V_{IL}, \overline{W} = V_{IH}$	lcc2			120	mA
V <sub>CC</sub> Supply Current, Active (Erase/Write)	See Mode Selection Table	ICC3		-	130	mA
Output Low Voltage	I <sub>OL</sub> = 2.1 mA	VOL	_	_	0.4	٧
Output High Voltage	$I_{OH} = -400 \mu\text{A}$	Voн	2.4	-	_	V

# **CAPACITANCE** (f = 1.0 MHz, $T_A = 25$ °C, Periodically Sampled Rather than 100% Tested)

Characteristic	Symbol	Тур	Max	Unit
Input Capacitance	C <sub>in</sub>	5 .	10	pF
Output Capacitance	Cout		10	pF

### FIGURE 1 - AC TEST LOAD



### AC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted)

### **AC Test Conditions**

Input Transition Times: 5 ns  $\leq t_r = t_f \leq 10$  ns Input Pulse Transition Levels: 0.45 Volts (VIL) to 2.4 Volts (VIH) Test Timing Measurement Reference Levels

...Input 1 V and 2 V Output 0.8 V and 2 V

Output Load: See Figure 1


READ OPERATION (W=VIL)

			MCM2	2833-15	MCM2833-20			
Parameter	Condition	Symbol	Min	Max	Min	Max	Unit	Notes
Address Valid to Output Valid (Address Access Time)	Ē=G=V <sub>IL</sub>	tAVQV	_	150	-	200	ns	-
Output Enable to Output Valid (Output Enable Access Time)		tGLQV	-	70	_	75	ns	_
Chip Enable to Output Valid (Chip Enable Access Time)		†ELQV	-	150	-	200	ns	_
Output Disable to Output High Z	Ē=V <sub>IL</sub>	tGHQZ	0	60	0	60	ns	3
Chip Disable to Output High Z	$\overline{G} = V_{IL}$	tEHQZ	0	60	0	60	ns	3
Address Invalid to Output Invalid		tAXQV	0	-	0	-	ns	_

### NOTE:

3. The parameters t<sub>GHQZ</sub> and t<sub>EHQZ</sub> may define the time at which the outputs achieve the open or High Z state and are not referenced to a


### READ MODE TIMING DIAGRAM



### AC WRITE OR ERASE CHARACTERISTICS [G = VIH During Write or Word Erase (I)]

Parameter		Symbol	Min	Max	Unit
Address Valid to Chip Enable (Address Setup Time)		tAVEL	0	-	ns
Write Enable to Chip Enable		tWLEL	0		ns
Chip Enable to Address Don't Care		t <sub>ELAX</sub>	150	=	ns
Write High to Data Don't Care		tWHDX	20	_	ns
Data Valid to Write High		<sup>t</sup> DVWH	100		ns
Write Enable Pulse Width		tWLWH	150	-	ns
Write Enable Hold Time		<sup>t</sup> ELWH	150	-	ns
Chip Disable to Chip Enable (Enable Latch Setup Time)		<sup>t</sup> EHEL	350		. ns
Write or Erase Time	(MCM2833-15, -20)	tELEH	9	25	ms
(Chip Enable Pulse Width)	(MCM2833-15-5, -20-5)	tELEH	25	50	ms
Data Latch Time		twnwx	50		ns
Output Enable to Chip Enable		tGHEL	0		ns
Output Enable Hold Time		t <sub>ELGL</sub>	150	_	ns

### WORD ERASE (I) OR WRITE WAVEFORMS



<sup>\*</sup> Data in during Word Erase (I) (DQ0-DQ7) =  $V_{IH}$ 

### FUNCTIONAL DESCRIPTION

All inputs for the operating modes are TTL levels with the exception of bulk and page erase.

### **READ MODE**

The MCM2833 uses 2-line control architecture for read operation to avoid bus contention problems. Data is available at the Data outputs of the selected device at  $t_{AVQV}$  with Chip Enable ( $\bar{\mathbb{E}}$ ), and Output Enable ( $\bar{\mathbb{G}}$ ) at  $V_{IL}$  or, at  $t_{GLQV}$  with Chip Enabled ( $\bar{\mathbb{E}}$ ), and address stable. In the read mode the device can be accessed similar to a static RAM. This can be done by holding Chip Enable active low and supplying the next address locations in a ripple through fashion with the next access determined by  $t_{AVQV}$ . The outputs of two or more EEPROMs may be Or-tied to the same data bus. Only one EEPROM should have its outputs selected to prevent data bus contention between two devices in this configuration. The outputs of other EEPROMs should be deselected with the Output Enable ( $\bar{\mathbb{G}}$ ) or Chip Enable ( $\bar{\mathbb{E}}$ ) input at a high TTL level.

### STANDBY MODE

The Standby mode of the MCM2833 is achieved by applying a TTL high signal ( $V_{IH}$ ) to Chip Enable ( $\bar{E}$ ) input. When the device is in the Standby mode, the outputs are in the high impedance state, independent of the Output Enable ( $\bar{G}$ ) input. When the MCM2833 is placed in the Standby mode, the active power dissipation is reduced by 72%.

### WRITE OR ERASE

After each erasure, all bits of the selected byte(s) are in the "1" state. Data is introduced by selectively programming

(writing) "0s" into the desired bit locations. Although only "0s" will be programmed (written), both "1s" and "0s" can be presented in the data word. The only way to change a "0" to a "1" is by electrical erasure.

Write or Erase Mode selection is controlled by applying the required sequence of signals to the device. The Output Enable  $(\overline{G})$ , Write Enable  $(\overline{W})$ , and A0-A11 address inputs are latched on the falling edge of Chip Enable  $(\overline{E})$ . D00-D07 are latched on the rising edge of Write Enable  $(\overline{W})$ . To enter new address, control  $\{\overline{G} \text{ and } \overline{W})$ , and/or data, the Chip Enable  $(\overline{E})$  signal must be clocked to VIH for >350 ns (tEHEL), otherwise, the previous address and data may stay latched and inhibit the entry of the new information.

### WRITE OR ERASE INHIBIT

Programming (writing) or erasure of multiple EEPROMs in parallel is easily accomplished. Except for Chip Enable (Ē), all like inputs of the parallel devices may be common. A high level on the Chip Enable (Ē) input inhibits the EEPROM from being programmed (written) or erased.

### WRITE OR ERASE VERIFY

To determine that the word(s) was correctly programmed (written) or erased, a normal read operation can be performed. A read following after a write or erase cycle will require that Chip Enable ( $\overline{\mathbb{E}}$ ) goes to  $V_{IH}$  and is held for >350 ns ( $t_{EHE_I}$ ) and that Write Enable ( $\overline{\mathbb{W}}$ ) is at a "1" and Output Enable ( $\overline{\mathbb{G}}$ ) at a "0" when Chip Enable ( $\overline{\mathbb{E}}$ ) goes to  $V_{IL}$  at the beginning of a read cycle. The data addressed will be valid on output lines at  $t_{ELQV}$  access time after Chip Enable ( $\overline{\mathbb{E}}$ ) goes low.

### AC CHARACTERISTICS, SPECIAL ERASE MODE

Mode	* 1	Symbol	Min	Max	Unit
Address Valid to Chip Enable (Address Setup Time)		tAVEL	0	_	ns
Output Disable to Chip Enable		<sup>t</sup> GHEL	0	=.	ns
Data Valid to Chip Enable	v.	t <sub>DHEL</sub>	. 0		ns
Write Enable to Chip Enable		tWLEL	0		ns
Chip Enable to Address Don't Care		tELAX	150		ns
Chip Enable to Output Enable Don't Care		tELGX	150	_	ns
Chip Enable to Data In Don't Care		t <sub>ELDX</sub>	150	_	ns
Chip Enable to Write Enable Don't Care		tELWX	150	_	ns
Chip Disable to Chip Enable (Enable Latch Setup Time)		t <sub>EHEL</sub>	350	-	ns
Write or Erase Time (Chip Enable Pulse Width)	(MCM2833-15, -20) (MCM2833-15-5, -20-5)	teleh teleh	9 25	25 50	ms ms
Write Disable to Chip Enable		<sup>t</sup> WHEL	0	_	ns
Data Latch Time		twhwx	50	_	ns
Data In High to Write High		tDHWH	100	_	ns
Write High to Data Don't Care		tWHDX	20	_	ns


### SPECIAL MODE SECTION


SPECIAL MODE SELECTIONS (VIHH = 11 V to 17 V)

Special Modes	11-13, 15-19 DQ0-DQ7	Pin 20 Ē	Pin 22 Ğ	Pin 27 W	Notes
Word Erase (II)	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	VIHH	_
Page Erase (Row)	ViH	V <sub>IL</sub>	VIHH	VIHH	4
Page Erase (Column)	VIH	V <sub>IL</sub>	ViHH	ViH	5
Bulk Erase	VIH	٧ţL	VIHH	V <sub>IL</sub>	-

### NOTES:

- 4. Row Page Erase Mode: There are 128 rows containing 32 bytes each. Individual rows are selected with addresses A5-A11 (A0-A4 are don't care)
- Column Page Erase Mode: There are 32 columns containing 128 bytes each. Individual columns are selected with addresses A0-A4 (A5-A11 are don't care).







# Product Preview

### SMART 64K-BIT ELECTRICALLY ERASABLE PROM

The MCM2864 is a 65,536-bit Smart Electrically Erasable Programmable Read Only Memory (E2PROM) designed for handling data in applications requiring both nonvolatile memory and in-system reprogramming.


The MCM2864 improves processor throughput by reducing the system overhead due to its in-system transparent erase-before-write capability. The device operates from a single +5 V power supply in the read and smart write mode. Word read and write can be controlled entirely by TTL signal levels.

To ease system design, the high voltage needed by the device for the smart write cycle is generated internally. Another ease-of-use feature is the choice of erase modes (bulk, byte, row, or column) to optimize system erase/write time. For microprocessor compatibility, on-chip latches are provided for addresses, data, and controls allowing the microprocessor to perform other tasks while the MCM2864 is programming itself by the provision of a RDY/BUSY function to indicate status.

The MCM2864 is fabricated using Motorola's FETMOS technology (Floating-gate Electron Tunneling MOS), which has the advantages of good data retention, good endurance, and conventional processing.

The device pinout is part of Motorola's industry standard byte wide Nonvolatile Memory family, providing cost-effective density upgrades.

- Single +5 Volt Power Supply
- Organized as 8192 Bytes of 8 Bits
- Fast Access Time of 200 ns Maximum
- Low Power Dissipation
- In-System Automatic and Transparent Erase Before Write
- RDY/BUSY Function to Indicate Status
- Data Protected During Power Up and Power Down
- 10,000 Write Cycles Per Byte
- Data Integrity of 10 Years
- Latched Address, Data, and Controls During Write
- Chip Enable and Output Enable for Two Line Bus Control
- 10 ms for Byte Write and Internally Timed
- 28-Pin JEDEC Standard Pinout
- Internal Automatic Erase/Write Verify



This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

# MCM2864

### **HMOS**

(N-CHANNEL, SILICON GATE)

8192×8-BIT ELECTRICALLY ERASABLE PROGRAMMABLE READ ONLY MEMORY




L SUFFIX CERAMIC PACKAGE ALSO AVAILABLE — CASE 719

	PIN ASSIGNMEN	Т
RDY/BUSY	1	28 <b>p</b> V <sub>CC</sub>
A12	2	27 <b>□</b> ₩
A7[	3 .	26 <b>1</b> N/C*
A6[	4	25 <b>)</b> A8
A5[	5 . :	24 <b>)</b> A9
A4[	6	23 <b>1</b> A11
A3[	7 .	22 <b>þ</b> G
A2[	8 :	21 <b>1</b> A10
A1[	9 :	20 <b>⊅</b> Ē
A0[	10	19 <b> </b>  DQ7
D00E	11	18 <b>þ</b> DQ6
DQ1	12	17 DQ5
DQ2	13	16 DQ4
٧ssロ	14	15 <b>1</b> DQ3
<u>-</u> '		

\*For normal operation, pin 26 can be tied to VSS or VCC.

PIN NAMES
A         Address           DQ         Data Input/Output           E         Chip Enable           G         Output Enable           W         Write Enable           RDY/BUSY         Ready/Busy           N/C         No Connect           VCC         +5 V Pow Supply           VSS         Ground



MOS ROMs



### 128c X 7 X 5 CHARACTER GENERATOR

The MCM6670 is a mask-programmable horizontal-scan (row select) character generator containing 128 characters in a 5 X 7 matrix. A 7-bit address code is used to select one of the 128 available characters, and a 3-bit row select code chooses the appropriate row to appear at the outputs. The rows are sequentially displayed, providing a 7-word sequence of 5 parallel bits per word for each character selected by the address inputs.


The MCM6674 is a preprogrammed version of the MCM6670. The complete pattern of this device is contained in this data sheet.

- · Fully Static Operation
- TTL Compatibility
- Single ±10% +5 Volt Power Supply
- 18-Pin Package
- Diagonal Corner Power Supply Pins
- Fast Access Time, 350 ns (max)

### ABSOLUTE MAXIMUM RATINGS (See Note 1)

Rating	Symbol	Value	Unit	
Supply Voltage	Vcc	-0.3 to +7.0	Vdc	
Input Voltage	V <sub>in</sub>	-0.3 to +7.0	Vdc	
Operating Temperature Range	TA	T <sub>A</sub> 0 to +70		
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C	

NOTE 1: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.




# MCM6670 MCM6674

### MOS

(N-CHANNEL, SILICON GATE)

128c x 7 x 5 HORIZONTAL-SCAN CHARACTER GENERATOR



### PIN ASSIGNMENT

A6 <b>£</b>	10	18	b∨cc
A5 🕻	2	17	pcs
A4E	3	16	D4
A3 <b>[</b>	4	15	D3
A2 <b>E</b>	5	14	D2
A1	6	13	<b>1</b> D1
A0 <b>1</b>	7	12	DO
RS3	8	11	RS1
GND	9	10	RS2

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

## MCM6670 • MCM6674

### DC OPERATING CONDITIONS AND CHARACTERISITCS

(Full operating voltage and temperature range unless otherwise noted.)

### RECOMMENDED DC OPERATING CONDITIONS

Parameter	Symbol	Min	Nom	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	Vdc
Input High Voltage	V <sub>IH</sub>	2.0		5.5	Vdc
Input Low Voltage	VIL	-0.3	_	0.8	Vdc

### DC CHARACTERISTICS

Characteristic	Symbol	Min	Тур	Max	Unit
Input Current (V <sub>in</sub> = 0 to 5.5 V)	lin		-	2.5	μAdc
Output High Voltage (I <sub>OH</sub> = -205 μA)	VOH	2.4	-	Vcc	Vdc
Output Low Voltage (IOL = 1.6 mA)	VOL		-	0.4	Vdc
Output Leakage C <u>urr</u> ent (Three-State) (CS = 2.0 V or CS = 0.8 V, V <sub>Out</sub> = 0.4 V to 2.4 V)	: ILO	- :	-	10	μAdc
Supply Current (V <sub>CC</sub> = 5.5 V, T <sub>A</sub> = 0°C)	lcc			130	mAdc

### CAPACITANCE (TA = 25°C, f = 1.0 MHz)


Characteristic	Symbol	Тур	Unit
Input Capacitance	Cin	5.0	pF
Output Capacitance	Cout	5.0	pF

### AC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted.)

### **AC TEST CONDITIONS**


Condition	Value
Input Pulse Levels	0.8 V to 2.0 V
Input Rise and Fall Times	20 ns
Output Load	1 TTL Gate and C <sub>L</sub> = 30 pF



### AC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit
Cycle Time	tcyc	350	-	ns
Address Access Time	tacc(A)		350	ns
Row Select Access Time	tacc(RS)		350	ns
Chip Select to Output Delay	tco t		150	ns

### TIMING DIAGRAM



# RON

#### **CUSTOM PROGRAMMING FOR MCM6670**

By the programming of a single photomask, the customer may specify the content of the MCM6670. Encoding of the photomask is done with the aid of a computer to provide quick, efficient implementation of the custom bit pattern while reducing the cost of implementation.

Information for the custom memory content may be sent to Motorola in the following forms, in order of preference:

- Hexadecimal coding using IBM Punch Cards (Figures 3 and 4).
- Hexadecimal coding using ASCII Paper Tape Punch (Figure 5).

Programming of the MCM6670 can be achieved by using the following sequence:

1. Create the 128 characters in a 5 x 7 font using the format shown in Figure 1. Note that information at output D4 appears in column one, D3 in column two, thru D0 information in column five. The dots filled in and programmed as a logic "1" will appear at the outputs

as  $V_{OH}$ ; the dots left blank will be at  $V_{OL}$ . RO is always programmed to be blank ( $V_{OL}$ ). (Blank formats appear at the end of this data sheet for your convenience; they are not to be submitted to Motorola, however.)

- 2. Convert the characters to hexadecimal coding treating dots as ones and blanks as zeros, and enter this information in the blocks to the right of the character font format. The information for D4 must be a hex one or zero, and is entered in the left block. The information for D3 thru D0 is entered in the right block, with D3 the most significant bit for the hex coding, and D0 the least significant.
- 3. Transfer the hexadecimal figures either to punched cards (Figure 3) or to paper tape (Figure 5).
- 4. Transmit this data to Motorola, along with the customer name, customer part number and revision, and an indication that the source device is the MCM6670.
- 5. Information should be submitted on an organizational data form such as that shown in Figure 2.

#### FIGURE 1 - CHARACTER FORMAT

		SELE		Character Number(CUSTOMER (NPUT)  MSB LSB HEX	Character Number (CUSTOMER INPUT)  MSB LSB HEX
RS3	RS2	RS1	OUTPUT	R0 00000	RO DDD OO
0 0 0	0 0 1 1	0 1 0 1	R0 R1 R2 R3	R1	R1 🛛 🗷 🗷 🗸 / / F R2 🖾 🔾 🔾 🗸 / Ø R3 🐼 🔾 🔾 🗸 / Ø
1 1 1	0 0 1 1	0 1 0 1	R4 R5 R6 R7	R4 🕅 🗍 🖂 / / / R5 🕅 🕅 🖂 🗸 / F R6 🐼 🗍 🖂 / / / R7 🔯 🗍 🖂 / / / D4 D3 D0	R4 🛛 🕽 💮 📝 🖒 R5 🐼 🗀 🗎 📝 0 R6 🔯 🗀 🗀 🖂 0 7 6 8 7 8 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8

#### FIGURE 2 - FORMAT FOR PROGRAMMING GENERAL OPTIONS

MCM6	ORGANIZATIONAL DATA 6670 MOS READ ONLY MEMORY
Customer:	<u></u>
Company	Motorola Use Only:
Company	Quote:
Part No.	
Originator	Part No.:
	Specif. No.:
Phone NoChip-Select Options:	Active High Active Low No-Connect
cs	

Frames

#### FIGURE 3 - CARD PUNCH FORMAT

1		
Colum	nns	Column 10 on the first card contains either a zero or
1-9	Blank	a one to program D4 of row R0 for the first character.
10-25	Hex coding for first character	Column 11 contains the hex character for D3 thru D0.
26	Slash (/)	Columns 12 and 13 contain the information to program
27-42	Hex coding for second character	R1. The entire first character is coded in columns 10 thru
43	Slash (/)	25. Each card contains the coding for four characters;
44-59	Hex coding for third character	32 cards are required to program the entire 128 characters.
60	Slash (/)	The characters must be programmed in sequence from
61-76	Hex coding for fourth character	the first character to the last in order to establish proper
77-78	Blank	addressing for the part, Figure 3 provides an illustration of
79-80	Card number (starting 01; thru 32)	the correct format.
1	• • • •	

FIGURE 4 – EXAMPLE OF CARD PUNCH FORMAT
(First 12 Characters of MCM6670P4)




FIGURE 5 - PAPER TAPE FORMAT

Leader 1 to M	Blank Tape Allowed for customer use (M ≤ 64)	start of data entry. (Note that the tape cannot begin with a CR and/or LF, or the customer identification will be
M + 1, M + 2	CR; LF (Carriage Return; Line Feed)	assumed to be programming data.)
•	First line of pattern information	Frame M + 3 contains a zero or a one to program D4
	(64 hex figures per line)	of row R0 for the first character. Frame M + 4 contains
M + 67, M + 68	CR; LF	the hex character for D3 thru D0, completing the pro-
M + 69 to	Remaining 31 lines of hex figures,	gramming information for R0. Frames M + 5 and M + 6
M + 2114	each line followed by a Carriage Re-	contain the information to program R1. The entire first
	turn and Line Feed	character is coded in Frames M + 3 thru M + 18. Four
Blank Tape		complete characters are programmed with each line. A
Frames 1 to	M are left to the customer for internal	total of 32 lines program all 128 characters (32 x 4).
identification, v	here <b>M</b> ≤64. Any combination of alpha-	The characters must be programmed in sequence from the
numerics may l	be used. This information is terminated	first character to the last in order to establish proper
with a Carriage	Return and Line Feed, delineating the	addressing for the part.

## ROM

## MCM6670 • MCM6674

The formats below are given for your convenience in preparing character information for MCM6670 programming. THESE FORMATS ARE NOT TO BE USED TO TRANSMIT THE INFORMATION TO MOTOROLA. Refer to the Custom Programming instructions for detailed procedures.

Character Number	Character Number	Character Number	Character Number
MSB LSB HEX R0	MSB LSB HEX  R0	MSB LSB HEX  R0	MSB LSB HEX  R0
Character Number	Character Number	Character Number	Character Number
MSB LSB HEX  R0	MSB LSB HEX  R0	MSB LSB HEX R0	MSB LSB HEX  R0
Character Number	Character Number	Character Number	Character Number
MSB LSB HEX R0	MSB LSB HEX  R0	MSB LSB HEX R0	MSB LSB HEX  R0
Character Number	Character Number	Character Number	Character Number
MSB LSB HEX  R0	MSB LSB HEX  R0	MSB LSB HEX  R0	MSB LSB HEX  R0

## MCM6670 • MCM6674

FIGURE 6 - MCM6674 PATTERN

A3	. A0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
A4		D4 D0	Ď4 D0	D4 D0	D4 D0	Ď4 D0	D4 D0	D4 D0	D4 D0	D4 D0	D4 D0	D4 D0	D4 D0	D4 D0	D4 D0	D4 D0	D4 D
000	RO B7											00000					
001	R0 : : R7																
010	R0 :: R7	00000 00000 00000 00000 00000												00000 00000 00000 00000 00000 00000 0000	00000 00000 00000 00000 00000 00000		
011	R0 : R7								00000 00000 00000 00000 00000						00000		
100	R0 : R7							00000 00000 00000 00000						00000 00000 00000 00000			
101	R0 : : R7													00000 00000 00000 00000 00000 00000			
110	R0 : R7																
111	R0 : : : R7																




#### 8192-BIT READ ONLY MEMORIES ROW SELECT CHARACTER GENERATORS

The MCM66700 is a mask-programmable 8192-bit horizontal-scan (row select) character generator. It contains 128 characters in a 7 X 9 matrix, and has the capability of shifting certain characters that normally extend below the baseline such as j, y, g, p, and q. Circuitry is supplied internally to effectively lower the whole matrix for this type of character—a feature previously requiring external circuitry.

A seven-bit address code is used to select one of the 128 available characters. Each character is defined as a specific combination of logic 1s and 0s stored in a 7 X 9 matrix. When a specific four-bit binary row select code is applied, a word of seven parallel bits appears at the output. The rows can be sequentially selected, providing a nine-word sequence of seven parallel bits per word for each character selected by the address inputs. As the row select inputs are sequentially addressed, the devices will automatically place the 7 X 9 character in one of two preprogrammed positions on the 16-row matrix, with the positions defined by the four row select inputs. Rows that are not part of the character are automatically blanked.

The devices listed are preprogrammed versions of the MCM66700. They contain various sets of characters to meet the requirements of diverse applications. The complete patterns of these devices are contained in this data sheet.

- Fully Static Operation
- Fully TTL Compatible with Three-State Outputs
- CMOS and MPU Compatible, Single ±10% 5 Volt Supply
- Shifted Character Capability
- (Except MCM66720, MCM66730, and MCM66734)
- Maximum Access Time = 350 ns
- 4 Programmable Chip Selects (0, 1, or X)
- Pin-for-Pin Replacement for the MCM6570, Including All Standard Patterns




MCM66700 MCM66710 MCM66714 MCM66720 MCM66730 MCM66734 MCM66740 MCM66750 MCM66751 MCM66760 MCM66770 MCM66780 MCM66790


### MOS

(N-CHANNEL, SILICON-GATE)

**8K READ ONLY MEMORIES** 

HORIZONTAL-SCAN
CHARACTER GENERATORS
WITH SHIFTED CHARACTERS





#### ABSOLUTE MAXIMUM RATINGS (See Note 1, Voltages Referenced to VSS)

Rating	Symbol	Value	Unit	
Supply Voltages	v <sub>cc</sub>	-0.3 to 7.0	Vdc	
Input Voltage	V <sub>in</sub>	-0.3 to 7.0	Vdc	
Operating Temperature Range	TA	0 to +70	°C	
Storage Temperature Range	T <sub>stq</sub>	-55 to +125	°C	

NOTE 1: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher-than-recommended voltages for extended periods of time could affect device reliability.

#### DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted)

### RECOMMENDED DC OPERATING CONDITIONS (Referenced to VSS)

Parameter	Symbol	Min	Nom	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	Vdc
Input Logic "1" Voltage	VIH	2.0	_	Vcc	Vdc
Input Logic "0" Voltage	VIL	-0.3		0.8	Vdc

#### DC CHARACTERISTICS

Characteristic	Symbol	Min	Тур	Max	Unit
Input Leakage Current (V <sub>IH</sub> = 5.5 Vdc, V <sub>CC</sub> = 4.5 Vdc)	IIH		-	2.5	μAdc
Output Low Voltage (Blank) (IOL = 1.6 mAdc)	VOL	0	-	0.4	Vdc
Output High Voltage (Dot) (I <sub>OH</sub> = -205 μAdc)	∨он	2.4		_	Vdc
Power Supply Current	¹cc		T -	80	mAdc
Power Dissipation	PD		200	440	mW

### CAPACITANCE (Periodically sampled rather than 100% tested)


Input Capacitance (f = 1.0 MHz)	C <sub>in</sub>	_	4.0	7.0	pF
Output Capacitance (f = 1.0 MHz)	C <sub>out</sub>	_	4.0	7.0	pF

## ROM

#### AC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted)

#### AC TEST LOAD



#### **AC TEST CONDITIONS**

Condition	Value
Input Pulse Levels	0.8 V to 2.0 V
Input Rise and Fall Times	20 ns
Output Load	1 TTL Gate and C <sub>L</sub> = 130 pF

#### **AC CHARACTERISTICS**

Characteristic	Symbol	Тур	Max	Unit
Address Access Time	tacc(A)	250	350	ns
Row Select Access Time	tacc(RS)	250	350	ns
Chip Select to Output Delay	tco	100	150	ns

## 

#### MEMORY OPERATION (Using Positive Logic)

Most positive level = 1, most negative level = 0.

#### Address

To select one of the 128 characters, apply the appropriate binary code to the Address inputs (A0 through A6).

#### **Row Select**

To select one of the rows of the addressed character to appear at the seven output lines, apply the appropriate binary code to the Row Select inputs (RSO through RS3).

#### Shifted Characters

These devices have the capability of displaying characters that descend below the bottom line (such as lowercase letters j, y, g, p, and q). Internal circuitry effectively drops the whole matrix for this type of character. Any character

can be programmed to occupy either of the two positions in a 7 X 16 matrix. (Shifted characters are not available on MCM66720, MCM66730, or MCM66734.)

#### Output

For these devices, an output dot is defined as a logic 1 level, and an output blank is defined as a logic 0 level.

#### Programmable Chip Select

The MCM66700 has four Chip Select inputs that can be programmed with a 1, 0, or don't care (not connected). A don't care must always be the highest chip select pin or pins. All standard patterns have Don't Care Chip Select—except MCM66751.

#### **DISPLAY FORMAT**

Figure 1 shows the relationship between the logic levels at the row select inputs and the character row at the outputs. The MCM66700 allows the user to locate the basic 7 X 9 font anywhere in the 7 X 16 array. In addition, a shifted font can be placed anywhere in the same 7 X 16 array. For example, the basic MCM66710 font is established in rows R14 through R6. All other rows are automatically blanked. The shifted font is established in rows R11 through R3, with all other rows blanked. Thus, while any one character is contained in a 7 X 9 array, the MCM66710 requires a 7 X 12 array on the CRT screen to contain both normal and descending characters. Other

uses of the shift option may require as much as the full 7 X 16 array, or as little as the basic 7 X 9 array (when no shifting occurs, as in the MCM66720).

The MCM66700 can be programmed to be scanned either from bottom to top or from top to bottom. This is achieved through the option of assigning row numbers in ascending or descending count, as long as both the basic font and the shifted font are the same. For example, an up counter will scan the MCM66710 from bottom to top, whereas an up counter will scan the MCM66716 from top to bottom (see Figures 7 and 8 for row designation).

FIGURE 1 - ROW SELECT INPUT CODE AND SAMPLE CHARACTERS FOR MCM66710 AND MCM66720

		OW SE			MCM66710	MCM66720
RS3	RS2	RS1	RS0	OUTPUT		
0	0	0	. 0	R0	ROW NO.	ROW NO.
0	0	0	1	R1		
0	0	1	0	R2	000000 R15 000000	
0	0	1	1	R3	<b>88888</b> 00 814 0000000	
0	1	0	0	R4	<b>8</b> 00000 <b>8</b> 12 000000	
0	1	0	1	R5		
0	1	1 .	0	R6	RIO RIO RECODE	
0	1 ,	1	1	R7	BOOODO R9 BOOODO	
1	0	0	0	R8	■□□□□□□ R8 ■□□□□□■□	
1	0	0	1	R9		
1	0	1	0	R10	00000 R6 000000 00000 R5 000000	
. 1	0	1	1 .	R11	000000 R4 <b>0</b> 00000	
. 1	1	0	0	R12	000000 R3 <b>0</b> 00000	
1	1	0	1	R13	000000 R2 000000	
1	1	1	0	R14	000000 R1 000000	
1	1	1	1	R15	000000 RO 000000	
		L	L	<u> </u>	D6 D0 D6 D0	0

# ROM

#### CUSTOM PROGRAMMING FOR MCM66700

By the programming of a single photomask, the customer may specify the content of the MCM66700. Encoding of the photomask is done with the aid of a computer to provide quick, efficient implementation of the custom bit pattern while reducing the cost of implementation.

Information for the custom memory content may be sent to Motorola in the following forms, in order of preference:\*

- 1. Hexadecimal coding using IBM Punch Cards (Figures 3 and 4)
- 2. Hexadecimal coding using ASCII Paper Tape Punch (Figure 5)

Programming of the MCM66700 can be achieved by using the follow sequence:

1. Create the 128 characters in a 7 X 9 font using the format shown in Figure 2. Note that information at output D6 appears in column one, D5 in column two, through D0 information in column seven. The dots filled in and programmed as a logic 1 will appear at the outputs as VOH; the dots left blank will be at VOL. (Blank formats appear at the end of this data sheet for your convenience;

they are not to be submitted to Motorola, however.)

- 2. Indicate which characters are shifted by filling in the extra square (dot) in the top row, at the left (column S).
- 3. Convert the characters to hexadecimal coding treating dots as 1s and blanks as 0s, and enter this information in the blocks to the right of the character font format. High order bits are at the left, in columns S and D3. For the bottom eight rows, the bit in Column S must be 0, so these locations have been omitted. For the top row, the bit in Column S will be 0 for an unshifted character, and 1 for a shifted character.
- 4. Transfer the hexadecimal figures either to punched cards (Figure 3) or to paper tape (Figure 5).
- 5. Assign row numbers to the unshifted font. These must be nine sequential numbers (values 0 through 15) assigned consecutively to the rows. The shifted font is similarly placed in any position in the 16 rows.
- 6. Provide, in writing, the information indicated in Figure 6 (a copy of Figure 10 may be used for this purpose). Submit this information to Motorola together with the punched cards or paper tape.

#### FIGURE 2 - CHARACTER FORMAT

F۱	GUE	ЯE	3	_	CARD	PUNCH	FORM	AΤ

Che	sracter Number MSB	LSB	168 MPUT) HEX 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Cha	sracter Number MS8  I S S D6 D4	SS	

1 – 10	Riank
11	Asterisk (*)
12 – 29	Hex coding for first character
30	Slash (/)
31 – 48	Hex coding for second character
49	Slash (/)
50 - 67	Hex coding for third character
68	Slash (/)
69 - 76	Blank
77 – 78	Card number (starting 01; through 43)
79 - 80	Blank
4 .	Column 12 on the first card contains the

Column 12 on the first card contains the hexadecimal equivalent of column S and D6 through D4 for the top row of the first character. Column 13 contains D3 through D0. Columns 14 and 15 contain the information for the next row. The entire first character is coded in columns 12 through 29. Each card contains the coding for three characters. 43 cards are required to program the entire 128 characters, the last card containing only two characters. The characters must be programmed in sequence from the first character to the last in order to establish proper addressing for the part. As an example, the first nine characters of the MCM66710 are correctly coded and punched in Figure 4.

Columns

<sup>\*</sup>NOTE: Motorola can accept magnetic tape and truth table formats. For further information contact your local Motorola sales representative.

## FIGURE 4 — EXAMPLE OF CARD PUNCH FORMAT (First 9 Characters of MCM66710)

			rrrr19274778472 <mark>7</mark> 192		
	*tubbbbbu5}4		2520522530525141781	errandish papababa	
		8 8 88			)
	ı				
000000000	0	00000000000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000000000
111111111	111111111111	# 1 1 1 <b># 1      </b> 1 1 1	11111111111111111111111111111111111111	1 2 1 2 1 2 1 2 1 3 1 1 1 1 1 1 1 1 1	1111111111
,,,,,,,,,	,,,,,,,,,,,,		<b> </b>	222 1222222222222	222222222
		· · · · · · · · · · · · · · · · · · ·	33 <b>66</b> 3333 <b>66</b> 33333333333		
	· · · · · · · ·		== ==		
44444444	444444444	14 0004 4 4 4 4 4 4	444444444444 <b>=</b>	44444 4444444444	4444444444
55555555	5 5 5 5 5 5 5 5 5 5 5 5	5555555555	555555555555555555555	5555555555555555	55555555555
66666666	66666666666	6666666666	6666666666666666666	<b>1</b> 666666666666666666666666666666666666	66666666666
111111111	111111111111	111111111111	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	111111111111111111	,,,,,,,,,,,
	•••••		8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 <b>8</b> 8		
*****		. 0 0 0 0 0 0 0 0 0 0 0 0			*********
99999999	99999999999	99999999999	9999999999999999999	9999999999999999	3 3 3 3 3 3 3 3 3 3 3 3

#### FIGURE 5 - PAPER TAPE FORMAT

Frames	
Leader	Blank Tape
1 to M	Allowed for customer use (M ≤ 64)
M + 1, M + 2	CR; LF (Carriage Return; Line Feed)
M + 3 to M + 66	First line of pattern information (64 hex figures per line)
M + 67, M + 68	CR; LF
M + 69 to M + 2378	Remaining 35 lines of hex figures, each line followed by a Carriage Return and Line Feed
Blank Tape	

Frames 1 to M are left to the customer for internal identification, where  $M \leq 64$ . Any combination of alphanumerics may be used. This information is terminated with a Carriage Return and Line Feed, delineating the

start of data entry. (Note that the tape cannot begin with a CR and/or LF, or the customer identification will be assumed to be programming data.)

Frame M + 3 contains the hexadecimal equivalent of column S and D6 thru D4 for the top row of the first character. Frame M + 4 contains D3 thru D0. Frames M + 5 and M + 6 program the second row of the first character. Frames M + 3 to M + 66 comprise the first line of the printout. The line is terminated with a CR and LF.

The remaining 35 lines of data are punched in sequence using the same format, each line terminated with a CR and LF. The total 36 lines of data contain 36 x 64 or 2304 hex figures. Since 18 hex figures are required to program each 7 x 9 character, the full 128 (2304  $\div$  18) characters are programmed.

#### FIGURE 6 - FORMAT FOR ORGANIZATIONAL DATA

ORGANIZATION MCM66700 MOS READ		
Customer		
Customer Part No.	Rev	
Row Number for top row of non-shifted font		· · ·
Row Number for bottom row of non-shifted font		·
Row Number for top row of shifted font		

FIGURE 7 - MCM66710 PATTERN

A3.	. A0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
. A4	$\geq$	D6 D0	D6 D0	.D6 D0	. D6 D0	D6D0	D6 D0	D600	D6 00	D6 D0	06 00	D6D0	DB D0	D6 D0: *	De :: < D0	D6 . 00	060
000	R14																
001	R14				0000000 0000000 0000000 0000000 0000000							0000000 0000000 0000000 0000000 0000000	0000000 0000000 0000000 0000000 0000000		0000000 0000000 0000000 0000000 0000000		20000 0000 0000 0000 0000 0000 0000 00
010	R14	0000000 0000000 0000000 0000000 0000000									0000000		0000000	00000000 00000000 0000000 0000000 000000	00000000000000000000000000000000000000		
011	R14											0000000 0000000 0000000 0000000 0000000	G 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	00000000000000000000000000000000000000	300585 000500 000000 000000 000000	1112001 11120000 111200000 111200000 111200000 111200000 111200000	
100	R14															000000 000000 000000 000000 000000 00000	300000 000000 000000 000000 000000
101	R14 :															0000000 0000000 0000000 0000000 0000000	00000 00000 00000 00000 00000
110	R14	0000000 0000000 0000000 0000000 0000000			<b>4</b> 00000						0000000 000000 000000 000000 000000 0000					1 22222	
111	R14															0000000 000000 0000000 0000000 0000000 0000	

#### FIGURE 8 - MCM66714 PATTERN




FIGURE 9 - MCM66734 PATTERN\*

\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	. A0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
A4	$\setminus$	D6 D0	06 00	D6 D0	D6 D0	D6 D0	D6 C7	D6 00	D6 D0	D6 D0	D6 D0	D6 D0	D6 D0	D6 . D0	D6 D0	D6 D0	D6 . D0
000	R8							0000000									
001	RO :				UBBB0 B00000 B00000 B00000 C05000 C05000 C05000 C05000 C05000											3000000 2000000 2000000 0000000 0000000 000000	
010	R0 ::	0000000 0000000 0000000 0000000 0000000				1000000 000000 000000 (100000 1100000 1200000 1200000											
011	RO :		19000000000000000000000000000000000000														
100	R0 ::				1000000 1000000 1000000 1000000 1000000 1000000			0000000 000000 000000 000000 000000 0000				3930000 3000000 0000000 0000000 0000000 000000	######################################				
101	RO :				J9900000 20000000 20000000 00000000 0000000			GUCOUDU 000000 000000 000000 000000	3330000 3000000 3000000 0000000 0000000 000000		2020300 200000 200000 200000 200000 200000 200000 200000	CUSCOCO CHOCOCOCO CHOCOCOCO CHOCOCO CHOCOCOCO CHOCOCOCO CHOCOCOCO CHOCOCOCO CHOCOCOCOC	000005: 000000 000000 000000 000000			0000000	
110	R0	0000000 0000000 0000000 0000000 0000000	3000000 3000000 8000000 9000000 9000000 9000000	13000000	inide ir linge ir linge ir	0000000 00000000 00000000 0000000 000000	2018000 2000000 2000000 2000000 2000000 2000000	0000000 000000 000000 000000 000000 0000	13000000 13000000 10000000 0000000 0000000 0000000 000000	222222 2222222 2222222 222222 22222 2222			00000000 0000000 0000000 0000000 000000	00000000000000000000000000000000000000			
111	RO :	0000000 0000000 0000000 0000000 0000000		1000000 3000000 3000000 000000 0000000 000000	0000000 000000 000000 000000 000000 0000	3003000 3004000 3004000 3004000 0004000	.5.10.35 GOCCERT UCCERT COURTER COURTER TO COURTER TO C	00000000000000000000000000000000000000				0000000 000000 000000 000000 000000		0000000 000000 000000 000000 000000 0000			

#### FIGURE 10 - MCM66720 PATTERN\*\*




FIGURE 11: - MCM66730 PATTERN\*\*

	_A3.	. A0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
A	A4	\	D6 D0	D6 D0	D6D0	D6D0	D6 D0	D6 D0	D6 D0	D6 D0	D6 D0	D6 D0	D6 D0	D6D0	D6 D0	D6 D0	D6D0	D6 D0
	000	R0 :														0000000 0000000 0000000 0000000 0000000		
	001	R0 :																
	010	R0 																
	011	R0 :															2000000 2000000 2000000 0000000 0000000 000000	
	100	R0 :	0000000 0000000 0000000 0000000 0000000					0000000 0000000 0000000 0000000 0000000	0000000 0000000 0000000 0000000 0000000								1300000 2000000 2000000 2000000 2000000 2000000	
	101	RB							0000000									
	110	Rô :												020200 020000 000000 000000 000000 000000				0000000 0000000 0000000 0000000 0000000
	111	R0 :																0000000 0000000 0000000 0000000 0000000
L	** Shifte	ed ch	aracters are no	ot used.			-											

### FIGURE 12 - MCM66740 PATTERN

A3.	. A0	0000	0001	0010	0011	0100	0101	0110	0111	. 1000	1001	1010	1011	1100	1101	1110	1111
3A4	$\leq$	D6 D0	D8 D0	D6 D0	D6 D0	D6 D0	D6D0	D6 D0	0600	D6 D0	D6 D0	D6 D0	D6D0	06 D0	D6 D0	06 D0	06 D0
.000	R0 :																
901	RO			ODBBBBB													
010	RO :	0000000 0000000 0000000 0000000 0000000															
011	RO :																
100	RD :							1000000 1000000 1000000 1000000 1000000 1000000									
101	R0 :	0000000 0000000 0000000 0000000 0000000															
110	RO :																
111	R0 :			0000000 0000000 0000000 0000000 0000000								CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC			00000000		

FIGURE 13 - MCM66750 PATTERN

A3.	. A0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
16. A4	$\geq$	D6 D0	D6 D0	D6D0	D6 D0	D6 D0	D6 D0	D6 D0	D5 D0	D6 D0	D5 D0 ·	D8 D0	D8D0	D6 D0	D8 D0	D6 D0	D6 D0
000	R0 ::																
001	R0																
010	RO :																
011	80 :							0000000									
100	R0				-												
101	R0 :																
110	RÓ :																
111	RO :			0000000 0000000 0000000 0000000 0000000												0000000	

MCM66751 — Same as MCM66750 except CS1 = 0, CS2 = 0, CS3 = X, and CS4 = X.

FIGURE 14 - MCM66760 PATTERN

A3.,	A0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
A4	$\setminus$	D6D0	D6 D0	D6D0	D6 D0	D6 D0	0600	D6 D0	D6D0	D6 D0	06 D0	D6 D0	D8 D0	D6 D0	D6 D0	D6 D0	D6D0
000	R0 : :																
001	08																
010	R0 	8888888							0000000							888888	
011	R0 : :	800000										0000000					
100	RO ::						0000000 0000000 0000000 0000000 0000000									#000000	
101	RO :										0000000	0000000					
110	HO :				000000 000000 000000 000000 000000 00000						0001000						
111	R0	<b>2</b> 888888														0000000	

FIGURE 15 - MCM66770 PATTERN

A3.	. AU	0000	0001	0010	0011	0100 .	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
A4	$\geq$	D6 D0 .	D6 D0	D6 D0	D6 D0	D6 D0	06 00	D6 D0	D6 D0	D6 D0	D6 D0	.06 D0	0600	D6 D0	D6 . D0	D6 D0	D6 .
000	RO :											*******	50.00				
001	RO												1300000 1000000 1000000 1000000 1000000 1000000				
010	R0										00000000000000000000000000000000000000	0000000					
011	R0 ::			2000000 0000000 0000000 0000000 00000000		6020000 0000000 0000000 0000000 0000000 0000											
100	RO R8													0000000 0000000 0000000 0000000 0000000		#D00200 #D00200 #D00200 #D00200 #D00200 #D00200 #D00200	
101	R0															3098000 3080800 5000000 5000000 3000000 3000000 3000000 30000000	
110	я0 :																
111	R0 :		00000000											0000000 0000000 0000000 0000000 0000000			

#### FIGURE 16 - MCM66780 PATTERN




FIGURE 17 - MCM66790 PATTERN

A3 .	. A0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
A4	$\geq$	D6 D0	D6 D0	D6 D0	D6 D0	D6 00	D6 D0	D6 00	DG . D0	D6 00	O6 . D0	D6 . D0	D6 . D0	D6 . D0	06 .00	D6 . D0	D6D6
000	но : нв						0000000 0000000 0000000 0000000 0000000										
001	RO :					9651066				000000	0000000						
010	H0 ;																
011	RO :					REGUES						2000 c					
100	RO :													000000 000000 000000 000000 000000 00000			2000000
101	RB													0000000 0000000 0000000 0000000 0000000	20020000 2002000 2002000 2002000 200200 200200		00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
110	R0 :					0000000 000000 000000 000000	10000000 10000000 10000000 10000000 1000000						00000000000000000000000000000000000000				
111	R0 :			000000000000000000000000000000000000000	000000					Ullungana.		2000000 0000000 0000000 0000000 0000000				0000000 0000000 0000000 0000000 0000000	

			MCM6676 Pin Assig		MCM657 Pin Assig	
MCM6570 Series	MCM66700 Equivalent	Description	1 CS3	RS3 = 24	1 □ √ਊ <sub>B</sub>	RS3 🗆 24
MCM6571	MCM66710	ASCII, shifted	2 ⊏ ∨cc	RS2 🗖 23	2 ⊏ Vcc	RS2 🗀 23
MCM6571A	MCM66714	ASCII, shifted	3 🗖 CS4	RS1 22	3 □ VDD	RS1 22
MCM6572	MCM66720	ASCII	4 🗖 A6	RS0 21	4 🖂 A6	RS0 🗀 21
MCM6573	MCM66730	Japanese	5 🗖 D5	D6 🗀 20 :	5 🗖 D5	D6 20
MCM6573A	MCM66734	Japanese	6 🗖 D3	D4 🗀 19	6 □ D3	D4 19
MCM6574	MCM66740	Math Symbols	7 🗖 🖸 1	D2 🗀 18	7 🖂 🖸 1	D2 18
MCM6575	MCM66750	Alphanumeric Control	8 🖂 A5	00 🗀 17	. 8 🗖 A5	DO 17
MCM6576	MCM66760	British, shifted	9 🗖 A4	A1 🗀 16	9 🗖 🗚	A1 🗀 16
MCM6577	MCM66770	German, shifted	10 CS1	A0 🗀 15	10 □ N.C.	A0 15
MCM6578	MCM66780	French, shifted	11 🗖 A3	CS2 14 .	11 🖂 A3	N.C. 14
MCM6579	MCM66790	European, shifted	12 🗖 A2	V <sub>SS</sub> 13 :	12 🖂 A2	V <sub>SS</sub> 🗀 13

#### APPLICATIONS INFORMATION

One important application for the MCM66700 series is in CRT display systems (Figure 18). A set of buffer shift registers or random access memories applies a 7-bit character code to the input of the character generator, which then supplies one row of the character according to the count at the four row select inputs. As each row is available, it is put into the TTL MC7495 shift registers. The parallel information in these shift registers is clocked

serially out to the Z-axis where it modulates the raster to form the character.

The MCM66700 series require one power supply of +5.0 volts. When powering this device from laboratory or system power supplies, it is important that the Absolute Maximum Ratings not be exceeded or device failure can result. Some power supplies exhibit spikes or glitches on their outputs when the ac power is switched on and off.




FIGURE 18 - CRT DISPLAY APPLICATION USING MCM66710

### MCM66700

The formats below are given for your convenience in preparing character information for MCM66700 programming. THESE FORMATS ARE NOT TO BE USED TO TRANSMIT THE INFORMATION TO MOTOROLA. Refer to the Custom Programming instructions for detailed procedures.

	Character Number		Character Number		Character Number
R	MSB LSB HEX		MSB LSB HEX	R R R R R R R	MSB LSB HEX
	Character Number		Character Number		Character Number
	MSB LSB HEX		MSB LSB HEX		MSB LSB HEX
RRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRR		R R R R R R R		R R R R R R R	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Character Number		Character Number		Character Number
	MSB LSB HEX	RRRRRRRRRRR	MSB LSB HEX		MSB LSB HEX



#### 2048 × 8 BIT READ ONLY MEMORY


The MCM65516 is a complementary MOS mask programmable byte organized read only memory (ROM). The MCM65516 is organized as 2048 bytes of 8 bits, designed for use in multiplex bus systems. It is fabricated using Motorola's high performance silicon gate CMOS technology, which offers low-power operation from a single 5.0 volt supply.

The memory is compatible with CMOS microprocessors that share address and data lines. Compatibility is enhanced by pins 13, 14, 16, and 17 which give the user the versatility of selecting the active levels of each. Pin 17 allows the user to choose active high, active low, or a third option of programming which is termed the "MOTEL" mode. If this mode is selected by the user, it provides direct compatibility with either the Motorola MC146805E2 or Intel 8085 type microprocessor series. In the MOTEL operation the ROM can accept either polarity signal on the data strobe input as long as the signal toggles during the cycle. This unique operational feature makes the ROM an extremely versatile device.

- ◆ 2K×8 CMOS ROM
- 3 to 6 Volt Supply
- Access Time

430 ns (5 V) MCM65516-43 550 ns (5 V) MCM65516-55

- Low Power Dissipation
  - 15 mA Maximum (Active) 30 μA Maximum (Standby)
- Multiplex Bus Directly Compatible With CMOS Microprocessors (MC146805E2, NSC800)
- Pins 13, 14, 16, and 17 are Mask Programmable
- MOTEL Mask Option Also Insures Direct Compatibility with NMOS Microprocessors Like MC6803, MC6801, 8085, and 8086
- Standard 18 Pin Package



## MCM65516

#### **CMOS**

(COMPLEMENTARY MOS)

2048×8 BIT MULTIPLEXED BUS READ ONLY MEMORY



L SUFFIX CERAMIC PACKAGE CASE 680



P SUFFIX
PLASTIC PACKAGE
CASE 707

#### PIN ASSIGNMENTS

AQ0	1 <b>•</b>	18	PV <sub>C</sub> C
AQ1	2 -	17	Ğ
AQ2	3	16	DE.
AQ3	4	15	м
AQ4	5	14	1ŝ
AQ5 <b>[</b>	6	13	ÞΕ
AQ6.	7	12	A10
AQ7	8	11	A9
٧ <sub>SS</sub> <b>t</b>	9	10	A8

	PIN NAMES
AQ0-AQ7	Address/Data Output
A8-A10	Address
M	Multiplex Address Strobe
E	Chip Enable
	Chip Select
G	.Data Strobe (Output Enable)

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

#### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Syr	nbol Vale	ue (	Unit
Supply Voltage	V,	CC -0.3 to	+7.0	V
Input Voltage	V	in -0.3 to	+7.0	٧
Operating Temperature Range	Ť	A 0 to	+ 70	°C
Storage Temperature Range	T,	stg - 65 to	+ 150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

#### DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted.)

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Nom	Max	Unit
Supply Voltage (VCC must be applied at least 100 µs before proper device operation is achieved)	Vcc	4.5	5.0	5.5	<b>v</b>
Input High Voltage	ViH	V <sub>CC</sub> -2.0	_	Vcc	٧
Input Low Voltage	VIL	-0.3	_	0.8	V

#### RECOMMENDED OPERATING CHARACTERISTICS

Characteristic	Symbol	MCM6551	6-43	MCM6551	6-55	Unit	Test Condition
Characteristic	Зуньы	Min	Max	Min	Max	Unit	Test Condition
Output High Voltage	Voн	V <sub>CC</sub> - 0.4 V	_	VCC-0.4 V		V	
Source Current - 1.6 mA	VOH	VCC-0.4 V	_	VCC-0.4 V	_	*	
Output Low Voltage	Vol	_	0.4		0.4	v	
Sink Current +1.6 mA	1,00		0.4.		0.4	•	
Supply Current (Operating)	ICC1	-	. 15	-	15	mA	C <sub>L</sub> = 130 pF, V <sub>In</sub> = V <sub>IH</sub> to V <sub>IL</sub> t <sub>CVC</sub> = 1.0 μs
Supply Current (DC Active)	¹CC2	-	100		100	μΑ	V <sub>in</sub> = V <sub>CC</sub> to GND
Standby Current	ISB	_	30	_	50	μΑ	V <sub>in</sub> = V <sub>CC</sub> to GND
Input Leakage	lin	- 10	+10	- 10	+ 10	μΑ	
Output Leakage	loL	- 10	+10	- 10	+ 10	μΑ	

### **CAPACITANCE** (f = 1.0 MHz, $T_A = 25$ °C, periodically sampled rather than 100% tested.)


	Characteristic	Symbol	Max	Unit
Input Capacitance		C <sub>in</sub>	5	pF
Output Capacitance		Cout	12.5	pF

#### AC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted.) **READ CYCLE** C<sub>L</sub> = 130 pF

#### RECOMMENDED OPERATING CONDITIONS

RECOMMENDED OF ENATING CONDITIONS		4.7	: ' <del>-</del>			100
Parameter	Symbol	MCM6	5516-43	MCM6	5516-55	Unit
r dialiletol	Symbol	Min	Max	Min	Max	0,111
Address Strobe Access Time	tMLDV		430	-	550	ns
Read Cycle Time	tMHMH	-	750	-	. 1000	ns
Multiplex Address Strobe High to Multiplex Address Strobe Low (Pulse Width)	†MHML	150	_	1.75	-	ns
Data Strobe Low to Multiplex Address Strobe Low	tGLML	50	, i —	50		ns
Multiplex Address Strobe Low to Data Strobe High	tMLGH	100		160	1-	ns
Address Valid to Multiplex Address Strobe Low	†AVML	50	-	50		ns
Chip Select Low to Multiplex Address Strobe Low	tSLML	50	- 1	50		ns
Multiplex Address Strobe Low to Chip Select High	tMLSH	50	_	80	1 2 7	ns
Chip Enable Low/High to Multiplex Address Strobe Low	tELML tEHMH	50 50	-	50 50	_	ns
Multiplex Address Strobe Low to Address Don't Care	tMLAX	50	-	80	-	ns
Data Strobe High to Data Valid	tGHDV	175	-	200	-	ns
Data Strobe Low to High Z	tGLDZ	-	160	_	160	ns



#### **FUNCTIONAL DESCRIPTION**

The 2K  $\times$ 8 bit CMOS ROM (MCM65516) shares address and data lines and, therefore, is compatible with the majority of CMOS microprocessors in the industry. The package size is reduced from 24 pins for standard NMOS ROMs to 18 pins due to the multiplexed bus approach. The savings in package size and external bus lines adds up to tighter board packing density which is handy for battery powered hand carried CMOS systems. This ROM is designed with the intention of having very low active as well as standby currents. The active power dissipation of 150 mW (at V<sub>CC</sub> = 5 V freq = 1 MHz) and standby power of 250  $\mu$ W (at V<sub>CC</sub> = 5 V) add up to low power for battery operation. The typical access time of the ROM is 280 ns making it acceptable for operation with today's existing CMOS microprocessors.

An example of this operation is shown in Figure 1. Shown is a typical connection with either the Motorola MC146805E2 CMOS microprocessor (M6800 series) or the National NSC800 which is an 8085 or Z80 based system. The main difference between the systems is that the data strobe (DS) on the MC146805E2 and the read bar ( $\overline{RD}$ ) on the 8085 both control the output of data from the ROM but are of opposite polarity. The Motorola  $2K \times 8$  ROM can accept either polarity signal on the data strobe input as long as the signal toggles during the cycle. This is termed the MOTEL mode of operation. This unique operational feature makes the ROM an extremely versatile part. Further operational features are explained in the following section.

#### **Operational Features**

In order to operate in a multiplexed bus sytem the ROM latches, for one cycle, the address and chip select input information on the trailing edge of address strobe (M) so the address signals can be taken off the bus.

Since they are latched, the address and chip select signals have a setup and hold time referenced to the negative edge

of address strobe. Address strobe has a minimum pulse width requirement since the circuit is internally precharged during this time and is setup for the next cycle on the trailing edge of address strobe. Access time is measured from the negative edge of address strobe.

The part is equipped with a data strobe input (G) which controls the output of data onto the bus lines after the addresses are off the bus. The data strobe has three potential modes of operation which are programmable with the ROM array. The first mode is termed the MOTEL mode of operation. In this mode, the circuit can work with either the Motorola or Intel type microprocessor series. The difference between the two series for a ROM peripheral is only the polarity of the data strobe signal. Therefore, in the MOTEL mode the ROM recognizes the state of the data strobe signal at the trailing edge of address strobe (requires a setup and hold time), latches the state into the circuit after address strobe, and turns on the data outputs when an opposite polarity signal appears on the data strobe input. In this manner the data strobe input can work with either polarity signal but that signal must toggle during a cycle to output data on the bus lines. If the data strobe remains at a d.c. level the outputs will remain off. The data strobe input has two other programmable modes of operation and those are the standard static select modes (high or low) where a d.c. input not synchronous with the address strobe will turn the outputs on or off.

The chip enable and chip select inputs are all programmable with the ROM array to either a high or low select. The chip select acts as an additional address and is latched on the address strobe trailing edge. On deselect the chip select merely turns off the output drivers acting as an output disable. It does not power down the chip. The chip enable inputs, however, do put the chip in a power down standby mode but they are not latched with address strobe and must be maintained in a d.c. state for a full cycle.




FIGURE 1
TYPICAL MINIMUM SYSTEM — MOTOROLA

#### INTRODUCTION

CBUG05 is a debug monitor program written for the MC146805E2 Microprocessor Unit and contained in the MC146805E2 Microprocessor Unit and contained in the MCM65516 2K × 8 CMOS ROM. CBUG05 allows for rapid development and evaluation of hardware and M6805 Family type software, using memory and register examine/change commands as well as breakpoint and single instruction trace commands. CBUG05 also includes software to set and display time, using an optional MC146818 Real-Time Clock (RTC), and routines to punch and load an optional cassette

interface. Figure 2 shows a minimum system which only requires the MPU, ROM, keypad inputs and display output interfaces. Port A of the MC146805E2 MPU is required for the I/O; however, Port\_B and all other MC146805E2 MPU features remain available to the user. A possible expanded system is shown in Figure 3. If additional information is required, please refer to Application Note AN-823 — "CBUG05 Debug Monitor Program for MC146805E2 Microprocessor Unit."

FIGURE 2 - MINIMUM CBUG05 SYSTEM





FIGURE 3 — EXPANDED CBUG05 SYSTEM



# ROM

#### **CUSTOM PROGRAMMING**

By the programming of a single photomask for the MCM65516 the customer may specify the content of the memory and the method of enabling the outputs, or selection of the "MOTEL" option (Pin 17).

Information on the general options of the MCM65516 should be submitted on an Organizational Data form such as that shown in the below figure.

Information for custom memory content may be sent to Motorola in one of two forms (shown in order of preference):

- 1. EPROMs
- One 16K (MCM2716, or TMS2716).
- Magnetic Tape
   track, 800 bpi, odd parity written in EBCDIC character code. Motorola's R.O.M.S. format.

#### FORMAT FOR PROGRAMMING GENERAL OPTIONS

	ORGA	NIZATIONAL D	ATA MOS F	READ ONLY MEN	MORY	
Customer:						
Company				<del></del>	<u></u>	
					Motorola Use Only	-
Part No.		···		Quote:	·	
				Part No.:		
Originator				Specif No.		ì
Phone N	0			оресп. но.		
Programmable Pin Optio	ns:					
	Active 13	14	16	17		
	High 🗖					
	Active D	0	0		en de la companya de la companya de la companya de la companya de la companya de la companya de la companya de La companya de la companya de la companya de la companya de la companya de la companya de la companya de la co	
				MOTEL 🗖		



## **MCM68A316E**

#### 2048 × 8 BIT READ ONLY MEMORY

The MCM68A316E is a mask-programmable byte-organized memory designed for use in bus-organized systems. It is fabricated with N-channel silicon-gate technology. For ease of use, the device operates from a single power supply, has compatibility with TTL and DTL, and needs no clocks or refeshing because of static operation.


The memory is compatible with the M6800 Microcomputer Family, providing read only storage in byte increments. Memory expansion is provided through multiple Chip Select inputs. The active level of the Chip Select inputs and the memory content are defined by the user.


- Fully Static Operation
- Three-State Data Output
- Mask-Programmable Chip Selects for Simplified Memory Expansion
- Single ± 10% 5-Volt Power Supply
- TTL Compatible
- Maximum Access Time = 350 ns
- Plug-in Compatible with 2316E
- Pin Compatible with 2708 and TMS2716 EPROMs


## MOS

(N-CHANNEL, SILICON-GATE)

2048 × 8 BIT READ ONLY MEMORY







### **MCM68A316E**

#### DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted)

#### RECOMMENDED DC OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	v <sub>cc</sub>	4.5	5.0	5.5	Vdc
Input High Voltage	VIH	2.0	-	5.5	Vdc
Input Low Voltage	VIL	-0.3	-	0.8	Vdc

#### DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit
Input Current (V <sub>in</sub> = 0 to 5.5 V)	lin	- 2.5	2.5	μAdc
Output High Voltage (I <sub>OH</sub> = -205 μA)	VOH	2.4	-	Vdc
Output Low Voltage (IOL = 1.6 mA)	VOL	=	0.4	Vdc
Output Leakage Current (Three-State) (S = $0.8 \text{ V or } \overline{S} = 2.0 \text{ V}, \text{V}_{\text{Out}} = 0.4 \text{ V to } 2.4 \text{ V}$ )	¹L0	10	10	μAdc
Supply Current $(V_{CC} = 5.5 \text{ V}, T_A = 0^{\circ}\text{C})$	¹cc	_	130	mAdc

#### ABSOLUTE MAXIMUM RATINGS (See Note 1)

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	Vdc
Input Voltage	Vin	-0.3 to +7.0	Vdc
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T <sub>stq</sub>	-65 to +150	°C

NOTE 1: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.



(f = 2.0 MHz,  $T_A = 25^{\circ}\text{C}$ , periodically sampled rather than 100% tested)

Characteristic	Symbol	Max	Unit
Input Capacitance	Cin	7.5	pF
Output Capacitance	C <sub>out</sub>	12.5	pF

Access
Memory


Interface
Adapter

M6800 MICROCOMPUTER FAMILY
BLOCK DIAGRAM


Address Data
Bus Bus

MC6800 Microprocessor

> MCM68A316E Read Only Memory



### MCM68A316E




This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

#### AC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature unless otherwise noted. All timing with  $t_r = t_f = 20$  ns, Load of Figure 1)

Characteristic	Symbol	Min	Max	Unit
Cycle Time	tcyc	350		ns
Access Time	tacc		350	ns
Chip Select to Output Delay	†SO	_	150	ns
Data Hold from Address	<sup>t</sup> DHA	10	_	ns
Data Hold from Deselection	tн	10	150	ns



# ROM

#### **CUSTOM PROGRAMMING**

By the programming of a single photomask for the MCM68A316E, the customer may specify the content of the memory and the method of enabling the outputs.

Information on the general options of the MCM68A316E should be submitted on an Organizational Data form such as that shown in Figure 2. ("No-Connect" must always be the highest order Chip Select(s).)

Information for custom memory content may be sent to Motorola in one of two forms (shown in order of preference):

- 1. EPROM (TMS2716 or MCM2716)
- Magnetic Tape
   9 track, 800 bpi, odd parity written in EBCDIC character code. Motorola's R.O.M.S. format.

#### FIGURE 2 — FORMAT FOR PROGRAMMING GENERAL OPTIONS

			ANIZATIONAL MOS READ OI			
Customer:						· · · · · · · · · · · · · · · · · · ·
				Mot	orola Use Only:	
				Quote:		
				Part No.:		
Originator	Phone No			Specif. No.:		
Chip Select:			Active High	Active Low	No Connect	
		S1				
		S2				
٠	•	S3				
				san in the		



## MCM68A332

#### 4096 X 8-BIT READ ONLY MEMORY

The MCM68A332 is a mask-programmable byte-organized memory designed for use in bus-organized systems. It is fabricated with N-channel silicon-gate technology. For ease of use, the device operates from a single power supply, has compatibility with TTL and DTL, and needs no clocks or refreshing because of static operation.

The memory is compatible with the M6800 Microcomputer Family, providing read only storage in byte increments. Memory expansion is provided through multiple Chip Select inputs. The active level of the Chip Select inputs and the memory content are defined by the user.

- Fully Static Operation
- Three-State Data Output for OR-Ties
- Mask-Programmable Chip Selects for Simplified Memory Expansion
- Single ±10% 5-Volt Power Supply
- Fully TTL Compatible
- Maximum Access Time = 350 ns
- Directly Compatible with 4732
- Preprogrammed MCM68A332-2 Available

#### MOTOROLA'S PIN-COMPATIBLE ROM FAMILY 64K 24 VCC 32K A7 1 . 23 DA8 A642 24 VCC 22DA9 16K A5 d3 23 pA8 24<sub>0</sub>VCC 8K A4 4 21 A12 22 DA9 A345 20 ÞE 23 A8 24bVCC 2175 19 A10 A246 22 A9 20 ÞS 23 A8 18 A11 A107 2175 19 A10 22 A9 A0d8 17bQ7 20 ÞŠ 18 A11 2105 OO da 16<sup>0</sup> Q6 19 A10 170Q7 20 PS Q1410 15DQ5 18 DS 16PQ6 19<sup>5</sup>S Q2411 14DQ4 170Q7 15DQ5 18 DS VSS\$12 13PQ3 16DQ6 14<sup>‡</sup>Q4 175Q7 15DQ5 MCM68364 13PQ3 16DQ6 14DQ4 MCM68365 MCM68A332 15DQ5 13<sup>‡</sup>Q3 14 Q4 MCM68A316E 13<sup>1</sup>Q3 MCM68A308

INDUSTRY STANDARD PINOUTS

## MOS


(N-CHANNEL, SILICON-GATE)

4096 X 8-BIT READ ONLY MEMORY




P SUFFIX PLASTIC PACKAGE CASE 709

### PIN ASIGNMENT



#### PIN NAMES

A0-A11         Address Inputs           \$\overline{3}\$1, \$S2         Programmable Chip Selects           \$00-07         Data Output           \$V_{CC}         +5 V Power Supply           \$V_{SS}         Ground
S1, S2Programmable Chip Selects
Q0-Q7 Data Output
V <sub>CC</sub> + 5 V Power Supply
V <sub>SS</sub> Ground



#### DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted)

#### RECOMMENDED DC OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (V <sub>CC</sub> must be applied at least 100 µs before proper device operation is achieved.)	Vcc	4.5	5.0	5.5	Vdc
Input High Voltage	VIH	2.0	-	5.5	Vdc
Input Low Voltage	VIL	-0.3	· - ·	0.8	Vdc

#### DC CHARACTERISTICS


Characteristic	Symbol	Min	Max	Unit
Input Current (V <sub>in</sub> = 0 to 5.5 V)	lin	- 2.5	2.5	μAdc
Output High Voltage (I <sub>OH</sub> = -205 μA)	Voн	2.4	_	Vdc
Output Low Voltage (IOL = 1.6 mA)	VOL	-	0.4	Vdc
Output Leakage Current (Three-State) (S = 0.8 V or S = 2.0 V, V <sub>out</sub> = 0.4 V to 2.4 V)	lo .	10	10	μAdc
Supply Current $(V_{CC} = 5.5 \text{ V}, T_A = 0^{\circ}\text{C})$	¹cc	-	. 80	mAdc


#### ABSOLUTE MAXIMUM RATINGS (See Note 1)

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	Vdc
Input Voltage	Vin	-0.3 to +7.0	Vdc
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

NOTE 1: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.






#### AC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted. All timing with  $t_{\rm F}$  =  $t_{\rm f}$  = 20 ns, Load of Figure 1)

Characteristic	Symbol	Min	Max	Unit
Cycle Time	tcyc	350		ns
Access Time	tacc	-	350	ns
Chip Select to Output Delay	tso	-	150	ns
Data Hold from Address	tDHA	10	-	ns
Data Hold from Deselection	t <sub>H</sub>	10	150	ns



Waveform Symbol	Input	Output	Waveform Symbol	Input	Output	Waveform Symbol	Input	Output
	MUST BE VALID	WILL BE VALID		DON'T CARE ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN	$\rightarrow$	. <del>-</del>	HIGH IMPEDANCE

## RON

#### MCM68A332 CUSTOM PROGRAMMING

By the programming of a single photomask for the MCM68A332, the customer may specify the content of the memory and the method of enabling the outputs.

Information on the general options of the MCM68A332 should be submitted on an Organizational Data form such as that shown in Figure 2. (A "No-Connect" or "Don't Care" must always be the highest order Chip Select(s).)

Information for custom memory content may be sent to Motorola in one of two forms (shown in order of preference):

- 1. EPROMs-two 16K (MCM2716 or TMS2716)
- 2. Magnetic Tape
  - 9 track, 800 bpi, odd parity written in EBCDIC character Code. Motorola;s R.O.M.S. format.

#### PRE-PROGRAMMED MCM68A332P2

The -2 standard ROM pattern contains sine-lookup and arctan-lookup tables.

Locations 0000 through 2001 contain the sine values. The sine's first quadrant is divided into 1000 parts with sine values corresponding to these angles stored in the ROM. Sin  $\pi/2$  is included and is rounded to 0.9999.

The arctan values contain angles in radians corresponding to the arc tangents of 0 through 1 in steps of 0.001 and are contained in locations 2048 through 4049.

Locations 2002 through 2047 and 4050 through 4095 are zero filled.

All values are represented in absolute decimal format with four digit precision. They are stored in BCD format with the two most significant digits in the lower byte and the two least significant digits in the upper byte. The decimal point is assumed to be to the left of the most significant digit.

Example: Sin $(\frac{1}{1000} \frac{\pi}{2}) = 0.0016$ decimal			
Address	Con	tents	
0002	0000	0000	
0003	0001	0110	

#### FIGURE 2 - FORMAT FOR PROGRAMMING GENERAL OPTIONS

		RGANIZATIONA 332 MOS READ (		
Customer:				Motorola Use Only
Company				
OriginatorPhone No				
Chip Select Options:		Active High	Active Low	No-Connect
	S1 S2			



## MCM68364

#### 64K-BIT READ ONLY MEMORY

The MCM68364 is a mask-programmable byte-organized memory designed for use in bus-organized systems. It is fabricated with N-channel silicon-gate technology. For ease of use, the device operates from a single power supply, and is TTL compatible. The addresses are latched with the Chip Enable input — no external latches required.

The memory is compatible with the M6800 Microcomputer Family, providing read only storage in byte increments. The Chip Enable input deselects the output and puts the chip in a power-down mode.


- Single ± 10% 5-Volt Power Supply
- Automatic Power Down
- Low Power Dissipation
   150 mW active (typical)
   35 mW standby (typical)
- High Output Drive Capability (2 TTL Loads)
- Three-State Data Output for OR-Ties
- TTL Compatible
- Maximum Access Time
   200 ns MCM68364-20
   250 ns MCM68364-25
  - 300 ns MCM68364-30
- Pin Compatible with 8K MCM68A308, 16K MCM68A316E, and 32K — MCM68A332 Mask-Programmable ROMs
- Pin Compatible with 24-pin 64K EPROM MCM68764


#### **MOTOROLA'S PIN COMPATIBLE ROM FAMILY** 64K 24 VCC A612 23 A8 24 VCC 22 A9 32K A5 43 23 A8 21 A12 24 VCC AAda 16K 22 A9 20 G A3 d5 23 A8 24 DVCC 23 DA8 21 A12 A2 96 19 A10 22 A9 20 E A1 d7 18bA11 2175 19PA10 22 A9 800A 17bQ7 20ÞŠ 215 18 A11 DQ0 de 16 Q6 19<sup>5</sup>A10 20 S 170Q7 DQ1010 15DQ5 18 A11 16006 19ÞA10 DQ2 011 14DQ4 17¤Q7 18 S 17 Q7 15005 VSS \$12 13PQ3 16 Q6 14 Q4 150Q5 MCM68366 16 Q6 13<sup>b</sup>Q3 14DQ4 15 Q5 MCM68364 13PQ3 140Q4 MCM68365 MCM68A332 13 Q3 MCM68A316E **INDUSTRY STANDARD PIN-OUTS**

#### MOS


(N-CHANNEL, SILICON-GATE)

8192×8-BIT READ ONLY MEMORY





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.



ABSOLUTE MAXIMUM RATINGS (See note)

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.5 to $+7.0$	Vdc
Input Voltage	V <sub>in</sub>	-0.5 to $+7.0$	Vdc
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

#### DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted.)

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Nom	Max	Unit
Supply Voltage (VCC must be applied at least 100 $\mu$ s before proper device operation is achieved, $E = V_{IH}$ )	Vcc	4.5	5.0	5.5	٧
Input High Voltage	ViH	2.0	T	Vcc	V.
Input Low Voltage	VIL	-0.3		0.8	V

#### DC OPERATING CHARACTERISTICS

Characteristic	Symbol	Min	Тур	Max	Unit
Input Current (Vin = 0 to 5.5 V)	lin	-10	_	10	μΑ
Output High Voltage (IOH = -220 µA)	Voн	2.4	_	_	V
Output Low Voltage (IOL = 3.2 mA)	VoL			0.4	V
Output Leakage Current (Three-State) (E = 2.0 V, Vout = 0 V to 5.5 V)	ILO	-10	-	10	μΑ
Supply Current — Active* (Minimum Cycle Rate)	lcc	_	25	40	mA
Supply Current — Standby (E = VIH)	ISB		7	10	mA

<sup>\*</sup>Current is proportional to cycle rate.

CAPACITANCE (f = 1.0 MHz, T<sub>A</sub> = 25°C, periodically sampled rather than 100% tested)

	Characteristic			Symbol	Max	Unit
Input Capacitance		2	1	Cin	8	pF
Output Capacitance				C <sub>out</sub>	15	pF

#### AC OPERATING CONDITIONS AND CHARACTERISTICS


Read Cycle

#### RECOMMENDED AC OPERATING CONDITIONS


 $(T_A = 0 \text{ to } 70^{\circ}\text{C}, V_{CC} = 5.0 \text{ V } \pm 10\%$ . All timing with  $t_f = t_f = 20 \text{ ns}$ , loads of Figure 1)

	Symbol MCM68364-20		8364-20	MCM68364-25		MCM68364-30			
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit
Chip Enable Low to Chip Enable Low of Next Cycle (Cycle Time)	tELEL"	tCYC	300	-	375	-	450		ns
Chip Enable Low to Chip Enable High	teleh .	teW	200	_	250	_	300	_	ns
Chip Enable Low to Output Valid (Access)	t <sub>ELQV</sub>	tEA	T -	200	_	250		.300	ns
Chip Enable High to Output High Z (Off Time)	<sup>t</sup> EHQZ	<sup>t</sup> EHZ	10	60		60	_	75	ns
Chip Enable Low to Address Don't Care (Hold)	<sup>t</sup> ELAX	tAH	60		60	_	75	-	ns
Address Valid to Chip Enable Low (Address Setup)	<sup>t</sup> AVEL	t <sub>AS</sub>	0		0	-	0	-	ns
Chip Enable Precharge Time	tehel.	tEP	100	-	125	_	150		ns

#### TIMING DIAGRAM



#### FIGURE 1 - AC TEST LOAD



#### WAVEFORMS

		Ÿ
Waveform Symbol	Input	Output
	MUST BE VALID	WILL BE VALID
	CHANGE FROM H TO L	WILL CHANGE FROM H TO L
	CHANGE FROM L TO H	WILL CHANGE FROM L TO H
<b>XXXX</b>	DON'T CARE: ANY CHANGE PERMITTED	CHANGING STATE UNKNOWN
		HIGH

#### PRODUCT DESCRIPTION

This Motorola MOS Read Only Memory (ROM), the MCM68364, is a clocked or edge enabled device. It makes use of virtual ground ROM cells and clocked peripheral circuitry, allowing a better speed-power product.

The MCM68364 has a period during which the non-static periphery must undergo a precharge. Therefore, the cycle time is slightly longer than the access time. It is essential that the precharge requirements are met to ensure proper address latching and avoid invalid output data. Once the address hold time has been met, new address information can be supplied in preparation for the next cycle.

#### **CUSTOM PROGRAMMING**

By the programming of a single photomask for the MCM68364, the customer may specify the contents of the memory.

Information for custom memory content may be sent to Motorola in one of two forms (shown in order of preference):

- EPROMs one 64K (MCM68764), two 32K, or four 16K (MCM2716 or TMS2716).
- Magnetic Tape 9 Track, 800 bpi, odd parity written in EBCDIC character code. Motorola's R.O.M.S. format.

#### PRE-PROGRAMMED MCM68364P25-3

The -3 standard ROM pattern contains log (base 10) and antilog (base 10) lookup tables for the 64K ROM.

Locations 0000 through 3599 contain log base 10 values. The arguments for the log table range from 1.00 through 9.99 incrementing in steps of 1/100. Each log value is represented by an eight-digit decimal number with decimal point assumed to be to the left of the most significant digit.


Antilog (base 10) are stored in locations 4096 through 8095. The arguments range from .000 through .999 incrementing in steps of 1/1000. Each antilog value is represented by an eight-digit decimal number with decimal point assumed to be to the right of the most significant digit.

Locations 3600 through 4095 and 8096 through 8191 are zero filled.

All values are represented in absolute decimal format with eight digit precision. They are stored in BCD format with the two most significant digits in the lower byte and the remaining six digits in the three consecutive locations.

xample: log<sub>10</sub> (1.01) = .00432137 decimal

Address	Con	tents
4	0000	0000
5	0100	0011
6	0010	0001
7	0011	0111






#### 64K BIT READ ONLY MEMORY

The MCM68365 is a mask-programmable byte-organized memory designed for use in bus-organized systems. It is fabricated with N-channel silicon-gate technology. For ease of use, the device operates from a single power supply, has compatibility with TTL, and needs no clocks or refreshing due to its static operation.

The memory is compatible with the M6800 Microcomputer Family, providing read only storage in byte increments. The active level of the Chip Enable input and the memory content are defined by the user. The Chip Enable input deselects the output and puts the chip in a power-down mode.

- Fully Static Operation
- Automatic Power Down
- Low Power Dissipation 125 mW Active (Typical)
   25 mW Standby (Typical)
- Single ± 10% 5-Volt Power Supply
- High Output Drive Capability (2 TTL Loads)
- Three-State Data Output for OR-Ties
- Mask Programmable Chip Enable
- TTL Compatible
- Maximum Access Time 250 ns MCM68365-25
   300 ns MCM68365-30
   350 ns MCM68365-35
- Pin Compatible with 16K MCM68A316E and 32K MCM68A332, 64K — MCM68364, MC68366 Mask-Programmable ROMs

## PIN COMPATIBLE ROM FAMILY (INDUSTRY STANDARD PIN-OUTS)



## MOS

(N-CHANNEL, SILICON-GATE)

8192×8-BIT READ ONLY MEMORY



P SUFFIX
PLASTIC PACKAGE
CASE 709


## PIN ASSIGNMENT

A7 <b>[</b>	1 .	24	Vcc
A6[	2	23	<b>3</b> A8
A5[	3	22	<b>1</b> A9
A4[	4	21	A12
A3[	5	20	þĒ
A2[	6	19	A10
A1[	7	18	<b>1</b> A11
A0 <b>E</b>	8	17	<b>1</b> 07
00 <b>[</b>	9	16	<b>1</b> 06
Q1 <b>[</b>	10	15	<b>1</b> Q5
Q2 <b>[</b>	11	14	Q4
∨ss <b>[</b>	12	13	<b>1</b> 03

PIN NAMES
A0-A12 Address
E Chip Enable
Q0-Q7 Data Output
VCC + 5 V Power Supply
VSS Ground

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

#### **BLOCK DIAGRAM**



<sup>\*</sup> Active level defined by the user.

#### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-1.0 to +7.0	V
Input Voltage	Vin	-1.0 to +7.0	V
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability

#### DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted)

## RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (VCC must be applied at least 100 µs before proper device operation is achieved)	Vcc	4.5	5.0	5.5	٧	_
Input High Voltage	V <sub>IH</sub>	2.0	-	5.5	J , ,	
Input Low Voltage	V <sub>IL</sub>	- 0.5		0.8	Ľ	_

## DC OPERATING CHARACTERISTICS

Characteristic	Symbol	Min	Тур	Max	Unit	Notes
Input Current (V <sub>in</sub> =0 to 5.5 V)	lin	- 10	I - I	. 10	μА	1
Output High Voltage (I <sub>OH</sub> = - 205 μA)	Voн	2.4	-		٧	_
Output Low Voltage (I <sub>OL</sub> = 3.2 mA)	VOL	_	-	0.4	٧	_
Output Leakage Current (Three-State) (E=2.0 V, Vout=0.4 V to 2.4 V)	· ILO	- 10	-	10	μΑ	2
Supply Current — Active (V <sub>CC</sub> =5.5 V)	Icc	_	25	60	mΑ	3
Supply Current - Standby (V <sub>CC</sub> =5.5 V)	ISB	_	4	15	mΑ	4

**CAPACITANCE** (f = 1.0 MHz,  $T_A = 25$  °C, periodically sampled rather than 100% tested)

Characteristic	Symbol	Max	Unit
Input Capacitance	C <sub>in</sub>	7.5	pF
Output Capacitance	C <sub>out</sub>	12.5	pF

Notes: 1. Measured a) forcing  $V_{CC}$  on one input pin at a time while all others are grounded, and b) maintaining 0.0 V on one pin at a time while all others are at  $V_{CC} = 4.5$  V and 5.5 V.

- Measured a) with A0-A12=VSS and forcing 0.4 V on one output at a time while all others are held at 2.4 V, and
   with A0-A12=VSS and forcing 2.4 V on one output at a time while all others are held at 0.4 V (VCC=4.5 V and 5.5 V)
- 3. Measured with the Chip Enabled (E=V<sub>IL</sub>) addresses cycling, and the output unloaded.
- 4. Measured with the Chip Disabled (E=VIH) and the outputs unloaded.

#### AC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted)

READ CYCLE (See Notes 5, 6)

	Syn	nbol	мсм6	MCM68365-25 MCM68365-30		MCM68365-30		MCM68365-35	
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Units
Address Valid to Address Don't Care (Cycle Time when Chip Enable is held Active)	†AVAX	tCYC	250	-	300	-	350	-	ns
Chip Enable Low to Chip Enable High	t <sub>ELEH</sub>	tEW	250		300	-	350	-	ns
Address Valid to Output Valid (Access)	tAVQV	tAA	_	250		300	_	350	ns
Chip Enable Low to Output Valid (Access)	t <sub>ELQV</sub>	tEA	-	250	-	300	_	350	ns
Address Valid to Output Invalid	tAVQX	<sup>t</sup> DHA	20	-	20	-	20	_	ns
Chip Enable Low to Output Invalid	t <sub>ELQX</sub>	t <sub>ELZ</sub>	10		10	_	10	_	ns
Chip Enable High to Output High-Z	<sup>t</sup> EHQZ	t <sub>EHZ</sub>	10	80	10	80	10	80	ns
Chip Selection to Power Up Time	t <sub>ELICCH</sub>	tpU	0	_	0	_	0	_	ns
Chip Deselection to Power Down Time	t <sub>EHICCL</sub>	tPD		100		100		120	ns

Notes: 5. Chip Enable  $\overline{(E)}$  is represented as active low for illustrative purposes.

6. AC Test Conditions

Input Transition Times: 5 ns  $\leq t_r = t_f \leq 20$  ns

Temperature: TA=0°C to 70°C Load Shown in Figure 1

 $V_{CC} = 5.0 \text{ V} \pm 10\%$ 

Input Pulse Levels:  $V_{IL} = -0.5 \text{ V to } 0.8 \text{ V}$   $V_{IH} = 2.0 \text{ V to } V_{CC}$ 

Measurement Levels: Input = 1.5 V Output Low = 0.8 V

Output High = 2.0 V








FIGURE 1 - AC TEST LOAD









## PRE-PROGRAMMED MCM68365P35-3, P30-3, P25-3

The -3 standard ROM pattern contains log (base 10) and antilog (base 10) lookup tables for the 64K ROM.

Locations 0000 through 3599 contain log base 10 values. The arguments for the log table range from 1.00 through 9.99 incrementing in steps of 1/100. Each log value is represented by an eight-digit decimal number with decimal point assumed to be to the left of the most-significant digit.

Antilog (base 10) are stored in locations 4096 through 8095. The arguments range from 0.000 through 0.999 incrementing in steps of 1/1000. Each antilog value is represented by an eight-digit decimal number with decimal point assumed to be to the right of the most-significant digit.

Locations 3600 through 4095 and 8096 through 8191 are zero filled.

All values are represented in absolute decimal format with eight digit precision. They are stored in BCD format with the two most significant digits in the lower byte and the remaining six digits in the three consecutive locations.

Example: log<sub>10</sub>(1.01) = 0.00432137 decimal

Address	Con	tents
4	0000	0000
5	0100	0011
6	0010	0001
7	0011	0111

# MO.

## **CUSTOM PROGRAMMING**

By the programming of a single photomask for the MCM68365, the customer may specify the content of the memory and the method of enabling the outputs.

Information on the general options of the MCM68365 should be submitted on an Organizational Data form such as that shown in Figure 5.

Information for custom memory content may be sent to Motorola in one of two forms (shown in order of preference):

- 1. EPROMs One 64K or two 32K.
- Magnetic Tape
   9 track, 800 bpi, odd parity written in EBCDIC character code. Motorola R.O.M.S. format.

## FIGURE 5 — FORMAT FOR PROGRAMMING GENERAL OPTIONS

ORGANIZATIONAL DATA MCM68365 MOS READ ONLY MEM	ORY
Customer:	
Company	Motorola Use Only:
Part No.	Quote:
Originator	Part No:
Phone No	Specif. No:
Enable Options:	
Active High Active L Chip Enable	ow
Device Marking Requirements The customer marking requirements are restricted t 1) Four lines maximum (including date code) 2) Not more than 16 characters per line	o these limits:



#### 64K BIT READ ONLY MEMORY

The MCM68366 is a mask-programmable byte-organized memory designed for use in bus-organized systems. It is fabricated with N-channel silicon-gate technology. For ease of use, the device operates from a single power supply, has compatibility with TTL and needs no clocks or refreshing due to its static operation.

The memory is compatible with the M6800 Microcomputer Family, providing read only storage in byte increments. The active level of the Output Enable input and the memory content is defined by the user. The Output Enable input deselects the output.

- Fully Static Operation
- Fast Data Valid Time for High Speed Microprocessors
- Low Power Dissipation 125 mW Active (Typical)
- Single ± 10% 5-Volt Power Supply
- High Output Drive Capability (2 TTL Loads)
- Three-State Data Output for OR-Ties
- Mask Programmable Output Enable
- TTL Compatible
- Maximum Access Time 150 ns from Output Enable
   250 ns from Address MCM68366-25
   300 ns from Address MCM68366-30
   350 ns from Address MCM68366-35
- Pin Compatible with 8K, 16K, and 32K Mask-Programmable ROMs
- Pin Compatible with MCM68766 64K EPROM

#### PIN COMPATIBLE ROM FAMILY (INDUSTRY STANDARD PIN-OUTS) 64K 24 VCC 32K A7₫1 ● 23 A8 A642 24 pVCC 23 pA8 16K A5 🕸 22 A9 24 VCC 8K A444 21 A12 22 A9 A345 20 PE 23 1A8 2175 24 VCC 19 A10 A246 22 A9 20 DS 23 A8 A107 180A11 2105 19 A10 22 A9 A0d8 17bQ7 20 D S 180A11 21 JS Q049 16 Q6 19<sup>0</sup>A10 17þQ7 2005 Q1010 15ÞQ5 1805 16 Q6 19 S Q2411 14 Q4 17pQ7 15DQ5 18 S VSS 12 13 Q3 16 Q6 14DQ4 17bQ7 15DQ5 MCM68364 13þQ3 16 Q6 14DQ4 MCM68365 15DQ5 MCM68A332 13 Q3 141Q4 MCM68A316E 13DQ3 MCM68A308

## MOS

(N-CHANNEL, SILICON-GATE)


8192×8-BIT READ ONLY MEMORY



#### PIN ASSIGNMENT 24 DVCC 23 D A8 A61 22 **h** A9 **Δ5Π** 3 21 A12 20 **b** G A3 5 19 T A10 A1D 18 DA11 A00 17 DQ7 16 Q6 QOE 15 05 Q1**[**10] 020 14 **1** Q4 13 03 VSS**[**]12

_	PIN NAMES
	A0-A12 Address
	G Output Enable
	Q0-Q7 Data Output
	V <sub>CC</sub> +5 V Power Supply
	VSSGround

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



<sup>\*</sup>Active Level Defined by the User

#### **ABSOLUTE MAXIMUM RATINGS (See Note)**

Rating		Symbol	Value	Unit
Supply Voltage		Vcc	- 1.0 to + 7.0	٧
Input Voltage		. V <sub>in</sub>	- 1.0 to + 7.0	V
Operating Temperature Range		TA	0 to +70	°C
Storage Temperature Range	7. T. T.	T <sub>stg</sub>	-65 to +150	°C

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

## DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted)

### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (V <sub>CC</sub> must be applied at least 100 μs before proper device operation is achieved)	v <sub>CC</sub>	4.5	5.0	5.5	٧	_
Input High Voltage	VIH	2.0	-	5.5	V	
Input Low Voltage	V <sub>IL</sub>	-0.5	-	0.8	٧	_

## DC OPERATING CHARACTERISTICS

Characteristic		Symbol	Min	Тур	Max	Unit	Notes
Input Current (Vin=0 to 5.5 V)		lin	- 10	**	10	μΑ	1
Output High Voltage (IOH = -205 µA)		Vон	2.4		-	V	-
Output Low Voltage (IOL=3.2 mA)	The rest of	VOL	-	-	0.4	V	-
Output Leakage Current (Three-State) (G=2.0 V, Vout=0.4 V to 2.4 V)	3 4 7	<sup>1</sup> LO	- 10		10	μΑ	2
Supply Current (V <sub>CC</sub> =5.5 V)		Icc	_	25	60	mΑ	3

## CAPACITANCE (f= 1.0 MHz, TA = 25°C, periodically sampled rather than 100% tested)

	Characteristic	Symbol	Max	Unit
Input Capacitance		C <sub>in</sub>	7.5	pF
Output Capacitance		Cout	12.5	pF

Notes: 1. Measured a) forcing VCC on one input pin at a time, while all others are grounded, and b) maintaining 0.0 V on one pin at a time, while all others are at  $V_{CC} = 4.5 \text{ V}$  and 5.5 V.

2. Measured a) with A0-A12=VSS and forcing 0.4 V on one output at a time while all others are held at 2.4 V, and b) with A0-A12=VSS and forcing 2.4 V on one output at a time while all others are held at 0.4 V (V<sub>CC</sub>=4.5 V and 5.5 V).

3. Measured with the Output Enabled (G=V<sub>IL</sub>), addresses cycling and the outputs unloaded.

#### AC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted)

READ CYCLE (See Notes 4, 5)

	Symbol MC		Symbol MCM68366-25 MCM68366-30 MCM683		366-25 MCM68366-30			MCM68366-25 MCM68366-30 MCM68		
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	
Address Valid to Address Don't Care (Cycle Time when Output Enable is Held Active)	†AVAX	tCYC	250	-	300	-	350	_	ns	
Address Valid to Output Valid (Access)	tAVQV	tAA		250		300		350	ns	
Output Enable Low to Output Valid (Access) (Note 6)	tGLQV	tGA	-	150	-	150	77	150	ns	
Address Valid to Output Invalid	<sup>t</sup> AVQX	t <sub>DHA</sub>	10	_	10	T -	. 10	-	ns	
Output Enable Low to Output Invalid	<sup>t</sup> GLQX	t <sub>GLZ</sub>	10		10		10		ns	
Output Enable High to Output High Z	tGHQZ	tGHZ	0	80	0	80	0	80	ns	
Address Valid to Output Enable Low (Note 7)	†AVGL	tAS	100 ·	_	150	_	200		ns	

Notes: 4. Output Enable  $(\overline{G})$  is represented as active low for illustrative purposes.

5. AC Test Conditions

Input Transition Times: 5 ns≤t<sub>r</sub>= t<sub>f</sub>≤20 ns

Temperature: T<sub>A</sub> = 0°C to 70°C

Load Shown in Figure 1

 $V_{CC} = 5.0 \text{ V} \pm 10\%$ 

Input Pulse Levels:  $V_{\parallel L} = -0.5 \ V$  to 0.8 V


 $V_{IH}$ = 2.0 V to  $V_{CC}$ 

Measurement Levels: Input = 1.5 V
Output Low = 0.8 V


Output High = 2.0 V


6. t<sub>GLQV</sub> = 120 ns is also available.


7. A faster minimum time is allowed, but the timing must then be referenced to tAVQV and tAVQX.



Test Point of the state of the







## PRE-PROGRAMMED MCM68366P35-3, P30-3, P25-3

The -3 standard ROM pattern contains log (base 10) and antilog (base 10) lookup tables for the 64K ROM.

Locations 0000 through 3599 contain log base 10 values. The arguments for the log table range from 1.00 through 9.99 incrementing in steps of 1/100. Each log value is represented by an eight-digit decimal number with decimal point assumed to be to the left of the most-significant digit.

Antilog (base 10) are stored in locations 4096 through 8095. The arguments range from 0.000 through 0.999 incrementing in steps of 1/1000. Each antilog value is represented by an eight-digit decimal number with decimal point assumed to be to the right of the most-significant digit.

Locations 3600 through 4095 and 8096 through 8191 are zero filled.

All values are represented in absolute decimal format with eight digit precision. They are stored in BCD format with the two most significant digits in the lower byte and the remaining six digits in the three consecutive locations.

Example: log<sub>10</sub> (1.01) = 0.00432137 decimal

Address	Conf	tents
4	0000	0000
5	0100	0011
6	0010	0001
7	0011	0111

## **CUSTOM PROGRAMMING**

By the programming of a single photomask for the MCM68366, the customer may specify the content of the memory and the method of enabling the outputs.

Information on the general options of the MCM68366 should be submitted on an Organizational Data form such as that shown in Figure 5.

Information for custom memory content may be sent to Motorola in one of two forms (shown in order of preference):

- 1. EPROMs one 64K or two 32K.
- Magnetic Tape
   9 track, 800 bpi, odd parity written in EBCDIC character Code. Motorola's R.O.M.S. format.

### FIGURE 5 — FORMAT FOR PROGRAMMING GENERAL OPTIONS

ORGANIZATIONAL DATA MCM68366 MOS READ ONLY MEM	ORY
Customer:	
Company	Motorola Use Only:
Part No	Quote:
Originator	Part No:
Phone No.	Specif. No:
Enable Options:	
Active High Active Lo	w
Device Marking Requirements  The customer marking requirements are resetricted  1) Four lines maximum (including date code)  2) Not more than 16 characters per line	to these limits:




## **Advance Information**

## 64K BIT READ ONLY MEMORY

The MCM68367 is a mask-programmable byte-organized memory designed for use in bus-organized systems. It is fabricated with N-channel silicon-gate technology. For ease of use, the device operates from a single power supply, has compatibility with TTL and needs no clocks or refreshing due to its static operation.

The memory is compatible with the M6800 Microcomputer Family, providing read only storage in byte increments. This 8K x 8-bit ROM is organized into two 4K pages that are accessed by two user defined address codes. The active level of the Chip Select inputs and the memory content are defined by the user. The Chip Select inputs deselect the output.

- Fully Static Operation
- Fast Data Valid Time for High Speed Microprocessors
- Page-Mode Organized Memory
- Low Power Dissipation 125 mW Active (Typical)
- Single ±5% 5-Volt Power Supply
- Three-State Data Output for OR-Ties
- Mask Programmable Chip Selects
- TTL Compatible



# This document contains information on a new product. Specifications and information herein are subject to change without notice.

## MOS

(N-CHANNEL, SILICON-GATE)

8192×8-BIT READ ONLY MEMORY (PAGE MODE)



P SUFFIX
PLASTIC PACKAGE
CASE 709

## PIN ASSIGNMENT

		_		_
A7[	1 •	$\bigcup$	24	vcc
A6[	2		23	<b>1</b> A8
A5	3		22	<b>A</b> 9
A4[	4		21	<b>S</b> 2
A3[	5		20	<b>3</b> S1
A2	6		19	A10
A1[	7		18	A11
A0E	8		17	<b>3</b> 07
00[	9		16	<b>1</b> Q6
Q1 <b>[</b>	10		15	<b>Q</b> 5
02	11		14	<b>1</b> Q4
٧ss	12		13	<b>1</b> 03
				4 4

PIN	NAMES
A0-A11	Address
S1, S2	Chip Select
Q0-Q7	Data Output
V <sub>C</sub> C	+5 V Power Supply
V <sub>S</sub> S	Ground

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

#### ABSOLUTE MAXIMUM RATINGS (See Note 1)

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-1.0 to +7.0	V
Input Voltage	V <sub>in</sub>	-1.0 to +7.0	V
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

Note: 1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

## DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted)

## RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Nom	Max	Unit	Notes
Supply Voltage (VCC must be applied at least 100 µs before proper device operation is achieved)	Vcc	4.75	5.0	5.25	٧	-
Input High Voltage	VIH	2.2		Vcc	V	
Input Low Voltage	VIL	-0.5	-	8.0	ľ	

#### DC OPERATING CHARACTERISTICS


Characteristic	Symbol	Min	Тур	Max	Unit	Notes
Input Current (V <sub>in</sub> = 0 to 5.25 V, V <sub>CC</sub> = 4.75 to 5.25 V)	lin	- 10	_	10	μΑ	2
Output High Voltage ( $I_{OH} = -100 \mu A$ )	Voн	2.4		_	V	-
Output Low Voltage (I <sub>OL</sub> = 1.6 mA)	VOL	_	_	0.4	V	-
Output Leakage Current (Three-State) (S1, S2=0.8 V, $V_{Out}$ =0.4 to 2.4 V, $V_{CC}$ =4.75 to 5.25 V)	¹LO	- 10	-	10	μА	3
Supply Current (VCC = 5.25 V)	Icc	-	25	100	mA	4

CAPACITANCE (f = 1.0 MHz, T<sub>A</sub> = 25°C, periodically sampled rather than 100% tested)

Characteristic	Symbol	Max	Unit
Input Capacitance	C <sub>in</sub>	7.5	pF
Output Capacitance	Cout	12.5	pF

- Notes: 2. Measured a) forcing VCC on one input pin at a time, while all others are grounded (VSS), and
  - b) maintaining 0.0 V (VSS) on one pin at a time, while all others are at VCC=4.75 V and 5.25 V.
  - Measured a) with A0-A11=V<sub>SS</sub> and forcing 0.4 V on one output at a time while all others are held at 2.4 V, and
     b) with A0-A11=V<sub>SS</sub> and forcing 2.4 V on one output at a time while all others are held at 0.4 V (V<sub>CC</sub>=4.75 V and 5.25 V).
  - 4. Measured with the chip selected (S1, S2 active), addresses cycling and the outputs unloaded.

## FIGURE 2 - AC TEST LOAD



\*Includes Jig Capacitance

## AC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted)

## READ CYCLE (See Notes 5, 6)

	Syn	Symbol				
Parameter	Standard	Alternate	Min	Max	Unit	Notes
Address Valid to Address Don't Care (Cycle Time when Chip Select is Held Active)	<sup>t</sup> AVAX	· tCYC	840	_	ns	_
Address Valid to Output Valid	tAVQV	tAA		450	ns	. 7
Chip Select to Output Valid	t <sub>SHQV</sub>	tsA	_	450	ns	7
Address Valid to Chip Select High	†AVSH	tAS		_	ns	8
Address Valid to Output Invalid	tAVQX	tDHA	10	_	ns	_
Chip Select to Output Invalid	tshqx	tSLZ	10		ns	_
Chip Deselect to Output High Z	†SLQZ	tSHZ	0	150	ns	_
Address Valid to Output Valid During Page Transition Cycle	†AVQVP	tAAP	_	800	ns	9
Chip Select High to Output Valid During Page Transition Cycle	t <sub>SHQVP</sub>	tSAP		800.	ns	9
Chip Select High to Chip Select Low	tshsl	tsw	450	<u></u>	ns	10

5. Chip selects S1 and S2 are represented as active high for illustrative purposes. Notes:

6. All times are guaranteed with worse case DC levels.

Input transition times:  $t_f = t_f = 15$  ns max.

Temperature: TA = 0°C to 70°C Load Shown in Figure 2


 $V_{CC} = 5.0 \text{ V } \pm 5\%$ 

Input Pulse Levels: V<sub>IL</sub> = 0.8 V or -0.5 V V<sub>IH</sub> = 2.2 V or 5.25 V

Measurement Levels: Input = 1.5 V Output Low = 0.8 V

Output High = 2.0 V

- 7. Except during page transition cycle.
- 8. tavsh = tavqv tshqv
- 9. During a page transition, outputs are valid only for the new page. For example: "FF8" when applied in page 1 will give valid output only for page 0 (FF8). It is recommended that page 0 and page 1 have the same data for addresses FF8 and FF9.
- 10. During page transition cycle.



\*During page mode transitions: For tAVQV refer to tAVQVP and for tSHQV refer to tSHQVP.

# ROM

#### **FUNCTIONAL DESCRIPTION**

The MCM68367 is an 8K×8 bit "page mode" Read Only Memory (ROM) segmented into two 4K byte pages for use in systems with limited addressing capability. With this configuration, the MCM68367 looks like a 4K×8 bit ROM from the bus operation standpoint and has the added advantage of two chip selects. The added chip select is gained by giving up the upper order address line (A12), which is normally required by an 8K×8 ROM. To switch pages, the user inputs certain address combination (which has been predetermined by the user and programmed into the device during wafer fabrication), which sets or resets an internal flip flop. This will cause the high order address bit A12i to be set to a logic 0 or 1 (page 0 or 1 respectively). The ROM will stay in this page until it gets the specified address combination for resetting the flip flop and toggling A12i.

Both chip selects must be active for at least 450 ns during the "page change" cycles to enable the flip flop. Also, when the device is powered up, it can come up in either page, so the user must provide one of his prechosen address combinations onto the bus to get into the desired page. After this occurs the device will stay in the page until the other programmed address combination occurs. For example, if the user wants page 0 (the lower half of the 8K memory, actually 4K) and his chosen page mode pair is FF8 and FF9 (hex), he must provide FF8 to the address line and have both chip

selects active for at least 450 ns. To get to page 1, he must provide FF9.

There are eight possible pairs of address combinations which the customer can chose from and must be specified when inputting active levels of the chip selects and the bit pattern to Motorola. (See Figure 3 for the possible pairs.)

It is suggested that the data word (data output) for the predetermined decoding addresses (in this example FF8 and FF9) be set the same in both pages. That is, the output of data for FF8 in page 0 (0FF8) should be the same as FF8 in page 1 (1FF8), likewise FF9. The reason for this is that both memory word locations will be accessed in the same cycle when changing pages.

As an aid in understanding the functional operation of this device, please consult the block diagram of Figure 1.

### Example of Operation:

(Mask programmable page mode pair: FF8 and FF9)

1. Power Up

Page undefined

2. Address = FF8

Part is now in page 0

3. Address = 000-3FF

Sequencing through 1K bytes on

page 0

4. Address = FF9

Change to page 1

Address = 000-3FF

Sequencing through 1K bytes on

page

## **CUSTOM PROGRAMMING**

By the programming of a single photomask for the MCM68367, the customer may specify the content of the memory and the method of enabling the outputs.

Information on the general options of the MCM68367 should be submitted on an Organizational Data form such as that shown in Figure 3.

Information for custom memory content may be sent to Motorola in one of two forms (shown in order of preference):

- 1. EPROMs one 64K, two 32K.
- 2. Magnetic Tape
  - 9 track, 800 bpi, odd parity written in EBCDIC character Code. Motorola's R.O.M.S. format.

# ROM

## FIGURE 3 — FORMAT FOR PROGRAMMING GENERAL OPTIONS

ORGANIZATIO MCM68367 MOS REA	
Customer:	
Company	Motorola Use Only:
Part No	Quote:
Originator	Part No:
Phone No	Specif. No:
Chip Select Options:	Mask Programmable Page Mode Pairs:
Active High Active Low	Page 0 Page 1 A12i=0 A12i=1
Chip Select S1	FF0 FF1
Chin Salan Sa	, FF2 , FF3 , .
Chip Select S2	FF4 FF5 🗌
	FF6 FF7
	FF8 FF9
	FFA FFB
	FFC FFD
	a grander FFF 🔲 et




## Advance Information

## 64K BIT READ ONLY MEMORY

The MCM68368 is a mask-programmable byte-organized memory designed for use in bus-organized systems. It is fabricated with N-channel silicon-gate technology. For ease of use, the device operates from a single power supply, has compatibility with TTL, and needs no clocks or refreshing due to its static operation.

The memory is compatible with the M6800 Microcomputer Family, providing read only storage in byte increments. The MCM68368 is organized into 8K × 8 with 12 address lines and a paging system which segments the memory into eight 1K banks. The active level of the Chip Select inputs and the memory content is defined by the user.

- Fully Static Operation
- Fast Data Valid Time for High Speed Microprocessors
- Bank Select Operation for Use in Address Limited Systems
- Low Power Dissipation 200 mW Active (Typical)
- Single ±10% 5 Volt Power Supply
- High Output Drive Capability (2 TTL Loads)
- Three-State Data Output for OR-Ties
- Mask Programmable Chip Selects
- TTL Compatible
- Maximum Access Time 200 ns from Selection 450 ns from Address
- Pin Compatible with 8K, 16K, and 32K Mask Programmable ROMs
- Pin Compatible with MCM68766 64K EPROM



This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

## MOS

(N-CHANNEL, SILICON-GATE)

8192×8-BIT **READ ONLY MEMORY** (BANK SELECT)



P SUFFIX ASTIC PACKAGE CASE 709

PIN ASSIGNM	IENT
A7 1 1 •	24 VCC
A6 <b>□</b> 2	23 <b>1</b> A8
A5 <b>□</b> 3	22 <b>1</b> A9
A4 <b>[</b> 4	21 <b>1</b> S2
A3 <b>[</b> 5	20 <b>1</b> S1
A1 <b>[</b> 6	19 <b>1</b> A10
A2 <b>[</b> 7.	18 A11
A0 <b>[</b> 8	17 07
<b>σ</b> ο <b>μ</b> a	16 06
Q1 <b>[</b> 10	15 <b>)</b> Q5
Q2 <b>[</b> 11	14 04
V <sub>SS</sub> <b>C</b> 12	13 1 03

A0-A11	PIN NA	MES
	S1, S2 Q0-Q7+5 V	Chip Selects Data Output Power Supply

#### ABSOLUTE MAXIMUM RATINGS (See Note)

Reting	Symbol	Value	Unit
Supply Voltage Relative to VSS	Vcc	-1.0 to +7.0	V
Voltage on Any Pin Relative to VSS	V <sub>in</sub> , V <sub>out</sub>	-1.0 to +7.0	V
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Power Dissipation	PD	1.0	W

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

#### DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted)

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Nom	Max	Unit	Notes
Supply Voltage (V <sub>CC</sub> Must be Applied at Least 100 μs	Vcc	4.5	5.0	5.5	V	_
Before Proper Device Operation is Achieved) Input High Voltage	VIH	2.0		Vcc+1	,,	
Input Low Voltage	VIL	-0.5	-	0.8	٧	_

#### **OPERATING CHARACTERISTICS**

Characteristic	Symbol	Min	Тур	Max	Unit	Notes
input Current (Vin = 0 to 5.5 V)	lin	- 10		10	μΑ	1
Output High Voltage (I <sub>OH</sub> = -205 μA)	Voн	2.4	-	-	V	
Output Low Voltage (IOL = 3.2 mA)	VOL			0.4	V	_
Output Leakage Current (Three-State) (S1 or S2=Not Selected, V <sub>Out</sub> =0.4 V to 2.4 V)	lLO	- 10	-	10	μΑ	2
Supply Current (V <sub>CC</sub> =5.5 V)	Icc	_		80	mA	3

## **CAPACITANCE** (f = 1.0 MHz, $T_A = 25 ^{\circ}\text{C}$ , periodically sampled rather than 100% tested)

Characteristic	Symbol	Max	Unit
Input Capacitance	C <sub>in</sub>	7.5	pF
Output Capacitance	Cout	12.5	pF

NOTES: 1. Measured a) forcing VCC on one input pin at a time, while all others are grounded (VSS), and

b) maintaining 0.0 V (VSS) on one pin at a time, while all others are at VCC=4.5 V and 5.5 V.

Measured a) with A0-A11=VSS and forcing 0.4 V on one output at a time while all others are held at 2.4 V, and
 with A0-A11=VSS and forcing 2.4 V on one output at a time while all others are held at 0.4 V (VCC=4.5 V and

5.5 V).

3. Measured with the chip selected (S1, S2= true), addresses cycling and the outputs unloaded.

## AC OPERATING CONDITIONS AND CHARACTERISTICS

READ CYCLE (See Notes 4, 5)

	Syn	Symbol				
Parameter	Standard	Alternate	Min	Max	Unit	Notes
Address Valid to Address Don't Care (Cycle Time when Chip Selects are Held Active)	tavax	tCYC	450	-	ns	_
Address Valid to Output Valid (Access)	tAVQV.	tAA	_	450	ns	
Chip Select High to Output Valid (Access)	tshav	tAS		200	ns	-
Address Valid to Output Invalid	tAVQX	tDHA	10	-	ns	
Chip Select High to Output Invalid	tshqx	tSLZ	10		ns	_
Chip Select Low to Output High Z	tSLQZ	<sup>t</sup> SHZ	0	175	ns	-
Address Valid to Chip Select High	†AVSH	tAS	250	-	ns	6

Notes: 4. S1, S2 represented as active high for illustrative purposes.

5. AC Test Conditions

Input transition times: 5 ns  $\leq t_r = t_f \leq 20$  ns.

Temperature: T<sub>A</sub>=0°C to 70°C Load Shown in Figure 1

V<sub>CC</sub>=5.0 V±10%

Input Pulse Levels:  $V_{IL} = -0.5 \text{ V to } 0.8 \text{ V}$ 

 $V_{IH} = 2.0 \text{ V to VCC}$ 


Measurement Levels: Input = 1.5 V

Output High = 2.0 V


Output Low = 0.8 V


6. A faster minimum time is allowed, but the timing must then be referenced to  $t_{AVQV}$  and  $t_{AVQX}$ .

## FIGURE 1 - AC TEST LOAD



\*Includes Jig Capacitance





# ROM

### FUNCTIONAL DESCRIPTION (Reference Block Diagram)

The MCM68368 is organized into 8K  $\times$  8 bit bytes. Twelve address lines are available and 4k bytes can be addressed at a time. A paging system is used which segments the memory into eight 1K banks. The upper 1K banks are always resident and the other 7 banks are accessed through pointers. The pointers contain three bits which define the internal 3 upper address bits (A12i, A11i, A10i). Note that these 3 bits are not directly accessable to the user. There are a total of 3 pointers.

The pointers are loaded as follows: A11 through A5 are set to logic 1s; A4 and A3 select the pointer (see Table 1). A2, A1, A0 are the contents loaded to the pointer which determine which bank is to be selected (see Table 2).

#### TABLE 1

		D-I	
Α4	A3	Pointer	
0	0	: 0	
0	1	1	
1	0	2	
1	1	X (No Pointer Will Be Loaded	4١

### TABLE 2

A2	A1	A0	Bank	
0	0	0	0	
0	0	1	1	
0	1	0	2	
0	1	1	3	
1	0	. 0	4	
1 -	0	1	5	
1	1	0	6	
1	· 1	1	7 (Resid	le:

Example 1: Suppose FF3 (Hexadecimal) is addressed

A11	<b>A10</b>	Α9	<b>A8</b>	<b>A7</b>	<b>A5</b>	Α4	A3	A2	<b>A1</b> .	A0
1	1	1	1	1	1	1	0	0	1	1

This will load the information for selecting bank 3 (A2=0, A1=1, A0=1) into pointer 2 (A4=1, A3=0). Note that the outputs seen from this address will be from the resident bank, not from bank 3. This means that when A11 through A5 are logic 1s that this is a write only condition for the pointer. Also, when A11 and A10=1, the internal address bits A12<sub>i</sub>, A11<sub>i</sub>, A10<sub>i</sub> are set to logic 1s which denotes the resident bank.

The banks are accessed as follows: A11 and A10 determine which pointer is used to choose the bank (see Table 3), A9-A0 determine the address in the bank.

#### TABLE 3

A11	A10	Pointer
0	. 0	0
0	1	. 1
1	0	2
1	1	None (Resident Bank Only)

Example 2: Suppose that on the following cycle, after that of Example 1, the address 900 (hex) is loaded to the ROM.

A11	A10	Α9	A8	A7	A6	Α5	Α4	А3	A2	Α1	A0
1	0	0	1	0	0	0	0	0	0	0	0
	2	]	1		(	)		ì	(	)	

Pointer 2 will be chosen (A11 = 1, A10 = 0). Thus, bank 3 is accessed because the code for the particular bank was contained in pointer 2. The address 100 is accessed in bank 3.

## Chip Select (Reference Block Diagram)

This device utilizes two chip selects to create four different select codes. The selects serve as two gating functions: (1) both selects must be active true to enable the outputs; otherwise, the outputs are in a high impedance state (see AC Operating Conditions and Waveforms); (2) both selects must be active to write to a pointer; thus, the device cannot be deselected while loading contents into the pointers.



## Advance Information

## 64K BIT READ ONLY MEMORY

The MCM68369 is a MOS mask programmable byte-oriented, Read-Only Memory (ROM). The MCM68369 is organized as 8K × 8 and is fabricated using Motorola's high performance N-channel silicon gate technology. This device is designed to provide maximum circuit density and reliability with the highest possible performance. It remains fully compatible with TTL inputs and outputs while maintaining low power dissipation and wide operating margins. The MCM68369 also contains circuitry for current surge suppression which maintains the chip in an internal deselect mode until VCC approaches 2.5 volts, at which time the chip is internally selected.

The active level of the Chip Selects, along with the memory contents, are defined by the user.

- Single + 5 Volt (± 10%) Supply
- Fully Static Periphery − No Clocking Required on Chip Selects
- Power Dissipation

80 mA Active (Maximum) (Unloaded)

- Program Layer Late in Process for Quick Turnaround Time
- Maximum Access from Address

100 ns - MCM68369P20


120 ns - MCM68369P25

150 ns - MCM68369P30

- Maximum Access from Chip Select
  - 80 ns MCM68369P20

100 ns - MCM68369P25

- 120 ns MCM68369P30
- The Active Level of All Four Chip Selects are Mask Programmable, with a Don't Care Mask Option on Chip Selects S1 and S2
- 28-Pin JEDEC Standard Package and Pinout




are subject to change without notice.

## **NMOS**

(N-CHANNEL, SILICON GATE)

8192 × 8 BIT READ ONLY MEMORY



DIN ACCICAINATHIT

N/C 1 1 ●	28] <sub>VCC</sub>
A12 02	27 <b>)</b> \$ 1
A7 <b>[</b> 3	26 🗖 🗟 💆
A6 <b>[</b> ]4	25 A8
A5 <b>[</b> 5]	<b>24</b> 🗖 A9
A4 <b>[</b> 6	23 🗖 A11
АЗ 🗖 7	22 🗖 📆
A2 <b>[</b> 8	21 <b>1</b> A10
A1 <b>口</b> 9	20 S 4
A0 🗖 10	19 🖸 🖸 7
Q0 <b>[</b> 11	18 🗖 🗅 🗅
01 🗖 12	17 <b>)</b> Q5
02 🗖 13	<b>16</b> □ Q4
۷ <sub>SS</sub> <b>ರ</b> 14	15 <b>1</b> 03

PIN NAMES
A0-A12 Address \$\overline{5}\$1, \$\overline{5}\$2, \$\overline{5}\$3, \$\overline{5}\$4 Chip Selects Q0-Q7 Data Output VCC +5 V Power Supply VSS Ground

#### **ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit
Supply Voltage Relative to VSS	Vcc	-1.0 to +7.0	V
Voltage on Any Pin Relative to VSS	Vin, Vout	-1.0 to +7.0	V
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T <sub>stq</sub>	-65 to +150	°C
Power Dissipation	PD	1.0	W

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDI-TIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit.

## DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted)

## RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Nom	Max	Unit	Notes
Supply Voltage (V <sub>CC</sub> must be applied at least 100 μs before proper device operation is achieved)	Vcc	4.5	5.0	5.5	٧	-
Input High Voltage	VIH	2.0	` —	VCC	\	_
Input Low Voltage	VIL	-0.5		0.8	]	

## DC OPERATING CHARACTERISTICS

Characteristic	Symbol	Min	Тур	Max	Unit	Notes
Input Current (V <sub>in</sub> = 0 to 5.5 V)	lin	- 10	-	10	μА	1
Output High Voltage (I <sub>OH</sub> = -205 μA)	Voн	2.4	T -	_	٧	-
Output Low Voltage (I <sub>OL</sub> = 3.2 mA)	VOL	-		0.4	V	_
Output Leakage Current (Output three-stated) (\$1 to \$4≥2.0 V, Vout=0.4 V to 2.4 V)	ILO	- 10	-	10	μА	2,4
Supply Current - Active (V <sub>CC</sub> =5.5 V)	1cc	-	-	80	mΑ	3,4

## **CAPACITANCE** (f = 1.0 MHz, $T_A = 25 \,^{\circ}\text{C}$ , periodically sampled rather than 100% tested)

Characteristic	Symbol	Max	Unit
Input Capacitance	Cin	8	рF
Output Capacitance	Cout	15	pF

#### Notes:

- Measured a) with the chip powered up forcing V<sub>CC</sub> on one input pin at a time while all others are grounded, and
   b) maintaining 0.0 V on one pin at a time while all others are at V<sub>CC</sub>.
   Measured a) with A0-A12=V<sub>SS</sub> and forcing 0.4 V on one output at a time while all others are held at 2.4 V, and
- Measured a) with A0-A12=VSS and forcing 0.4 V on one output at a time while all others are held at 2.4 V, and
   with A0-A12=VSS and forcing 2.4 V on one output at a time while all others are held at 0.4 V (VCC=4.5 V and 5.5 V).
- 3. Measured with the Chip Selected ( $\overline{S} = V_{\parallel}L$ ), addresses cycling (tAVAX = 300 ns), and the outputs unloaded.
- Chip Select (S) is represented by active low for illustrative purposes.
   (The active level of the Chip Select is defined by the user.)

#### AC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted.)

READ CYCLE (See Notes 4, 5)

Mes in the second of the secon		Syr	nbol	MCM(		MCM(		MCM 3			
Parameter		Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Address Valid to Address Don't Care	25.00	tAVAX	tCYC	200	_	250	-	300		ns	_
Address Valid to Output Valid (Access)		tAVQV	tAA	-	200	_	250	_	300	ns	_
Address Valid to Output Invalid		tAVQX	tDHA	20		20	_	20	_	ns	_
Chip Select Low to Output Valid		tSLQV	tSA	_	100	_	120	_	150	ns	_
Chip Select Low to Output Invalid		tSLQX	tSLZ	10	_	10	_	10	-	ns	_
Chip Select High to Output High Z	Brest est	tSHQZ	tSHZ	_	80	_	80	_	80	ns	-

Notes: 5. AC Test Conditions:

Input Transition Times: 5 ns  $\leq t_f = t_f \leq 20$  ns.


Temperature: T<sub>A</sub> = 0°C to 70°C Load Shown in Figure 1
VCC=5.0 V±10%

Input Pulse Levels:  $V_{IL} = -0.5 \text{ V}$  to 0.8 V

V<sub>IH</sub> = 2.0 V to V<sub>CC</sub> Measurement Levels: Input = 1.5 V. Output High = 2.0 V.


Output Low = 0.8 V.

## FIGURE 1 - AC TEST LOAD




\*Includes Jig Capacitance

## READ CYCLE TIMING 1 (Note 6)



# READ CYCLE TIMING 2 $\overline{S} = V_{1L}$



Note 6. Addresses valid prior to or coincident with Chip Select (\$\overline{5}\$) transition low.

# RON

#### **CUSTOM PROGRAMMING**

By the programming of a single photomask for the MCM68369, the customer may specify the content of the memory and the method of enabling the outputs.

Information on the general options of the MCM68369 should be submitted on an Organizational Data form such as that shown in Figure 2.

Information for customer memory contents may be sent to Motorola in one of two forms (shown in order of preference):

- 1. EPROMs one 64K or two 32K.
- Magnetic Tape
   track, 800 bpi, odd parity written in EBCDIC character Code. Motorola's R.O.M.S. format.

FIGURE 2 - FORMAT FOR PROGRAMMING GENERAL OPTIONS

ORGANIZATIO	DNAL DATA
MCM68369 MOS REA	
Customer:	
Company	Motorola Use Only:
Part No	Quote:
Originator	Part No:
Phone No	Specif. No:
Enable Options: Active High Active Low Don't (	Care
S4 Pin 20	
\$3 Pin 22	
\$2 Pin 26	
\$1 Pin 27	
Device Marking Requirements The customer marking requirements	are restricted to those limites
1) Four lines maximum (including	
2) Not more than 16 characters p	er line



## **Advance Information**

## 64K BIT READ ONLY MEMORY


The MCM68370 is a MOS mask programmable byte-oriented, Read Only Memory (ROM). The MCM68370 is organized as 8K imes 8 and is fabricated using Motorola's high performance N-channel silicon gate technology. This device is designed to provide maximum circuit density and reliability with the highest possible performance. It remains fully compatible with TTL inputs and outputs while maintaining low power dissipation and wide operating margins. The MCM68370 also contains circuitry for current surge suppression which maintains the chip in an internal deselect mode until VCC approaches 2.5 volts, at which time the chip is internally selected.

The active levels of the Chip Enable and the Chip Selects, along with the memory contents, are defined by the user.

The Chip Enable input controls the automatic power down feature which deselects the outputs and reduces the power consumption.

- Single + 5 Volt (± 10%) Supply
- Fully Static Periphery No Clocking Required on Chip Enable
- Power Dissipation
  - 80 mA Active (Maximum) (Unloaded)
  - 15 mA Standby (Maximum)
- Program Layer Late in Process for Quick Turnaround Time
- Maximum Access from Address and Chip Enable
  - 200 ns MCM68370P20
  - 250 ns MCM68370P25
- 300 ns MCM68370P30 Maximum Access from Chip Select
  - 100 ns MCM68370P20

  - 120 ns MCM68370P25 150 ns - MCM68370P30
- The Active Level of Chip Enable and Chip Selects is Mask Programmable, with a Don't Care Mask Option on Chip Selects \$1 and \$2
- 28-Pin JEDEC Standard Package and Pinout




are subject to change without notice


## NMOS

(N-CHANNEL, SILICON GATE)

8,192×8 BIT READ ONLY MEMORY



# PIN ASSIGNMENT



PIN NA	MES
A0-A12 E	Chip EnableChip SelectsData Output + 5 V Power Supply

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Supply Voltage Relative to VSS	Уcc	-1.0 to +7.0	V
Voltage on Any Pin Relative to VSS	Vin, Vout	-1.0 to +7.0	V
Operating Temperature Range	TA	0 to +70	∘ °C
Storage Temperature Range	T <sub>stq</sub>	- 65 to + 150	°C
Power Dissipation	PD	1.0	W

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this highimpedance circuit.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDI-TIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

#### DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted)

## RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Nom	Max	Unit	Notes
Supply Voltage (VCC must be applied at least 100 µs before proper device operation is achieved)	VCC	4.5	5.0	5.5	V	-
Input High Voltage	VIH	2.0	_	VCC	V	
Input Low Voltage	V <sub>IL</sub>	-0.5	-	0.8	] ` j	

#### DC OPERATING CHARACTERISTICS

Characteristic	Symbol	Min	Тур	Max	Unit	Notes
Input Current (V <sub>in</sub> =0 to 5.5 V)	lin	- 10	-	10	μА	1
Output High Voltage (I <sub>OH</sub> = -205 μA)	Voн	2.4	-	_	٧	
Output Low Voltage (I <sub>OL</sub> = 3.2 mA)	VOL	-	-	0.4	V	_
Output Leakage Current (Output High Z; V <sub>OUt</sub> =0.4 V to 2.4 V) Ē≥2.0 V, S=Don't Care S≥2.0 V, E=Don't Care	ILO	- 10	-	10	μΑ	2, 5
Supply Current - Active (V <sub>CC</sub> =5.5.V)	<sup>1</sup> CC	-	35	80	mΑ	3, 5
Supply Current — Standby (V <sub>CC</sub> =5.5 V)	ISB		6	15	mΑ	4, 5

## CAPACITANCE (f = 1.0 MHz, T<sub>A</sub> = 25 °C, periodically sampled rather than 100% tested)

Characteristic	Symbol	Max	Unit
Input Capacitance	Cin	8	pF
Output Capacitance	` C <sub>out</sub>	15	pF

- Notes: 1. Measured a) with the chip powered up forcing V<sub>CC</sub> on one input pin at a time while all others are grounded, and b) maintaining 0.0 V on one pin at a time while all others are at V<sub>CC</sub>.
  - 2. Measured a) with A0-A12 = VSS and forcing 0.4 V on one output at a time while all others are held at 2.4 V, and b) with A0-A12 =  $V_{SS}$  and forcing 2.4 V on one output at a time while all others are held at 0.4 V  $(V_{CC} = 4.5 \text{ V and } 5.5 \text{ V}).$
  - 3. Measured with the Chip Enabled ( $\bar{E}=V_{|L}$ ), addresses cycling ( $t_{AVAX}=300$  ns), and the outputs unloaded
  - 4. Measured with the Chip Disabled  $(\overline{E} = V_{IH})$  and the outputs unloaded.
  - 5. Chip Enable (E) and Chip Select (S) are represented by active low for illustrative purposes. (The active level of the Chip Enable and the Chip Select are defined by the user.)

## AC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted.)

READ CYCLE (See Notes 5, 6)

	Symbol		MCM68370- 20		MCM68370- 25		MCM68370- 30			
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit	Notes
Address Valid to Address Don't Care (Cycle Time when Chip Enable is Held Active)	†AVAX	tcyc	200	-	250	-	300	-	ns	-
Chip Enable Low to Chip Enable High	t <sub>ELEH</sub>	tEW	200	-	250	-	300	-	ns	-
Address Valid to Output Valid (Access)	tAVQV	t <sub>AA</sub>	<b>—</b>	200	-	250	-	300	ns	-
Chip Enable Low to Output Valid (Access)	tELQV	t <sub>EA</sub>	-	200	_	250	-	300	ns	-
Address Valid to Output Invalid	tAVQX	tDHA	20	-	20	-	20	-	ns	-
Chip Enable Low Output Invalid	tELQX	t <sub>ELZ</sub>	20	_	20	-	20	-	ns	_
Chip Enable High to Output High Z	tEHQZ	tehZ	T -	80	-	80	-	80	ns	-
Chip Select Low to Output Valid	tSLQV	tSA	-	100	_	120	-	150	ns	-
Chip Select Low to Output Invalid	tSLQX	tSLZ	10	_	10	-	10	_	ns	-
Chip Select High to Output High Z	<sup>t</sup> SHQZ	tSHZ	T -	80	_	80	-	80	ns	

Note:


6. AC Test Conditions
Input Transition Times: 5 ns≤t<sub>r</sub> = t<sub>f</sub>≤20 ns
Temperature: T<sub>A</sub> = 0°C to 70°C
Load Shown in Figure 1


 $V_{CC} = 5.0 V \pm 10\%$ 

Input Pulse Levels: V<sub>IL</sub> = -0.5 V to 0.8 V V<sub>IH</sub> = 2.0 V to V<sub>CC</sub> Measurement Levels: Input = 1.5 V

Output High = 2.0 V Output Low = 0.8 V

## FIGURE 1 - AC TEST LOAD





Note: 7. Addresses valid prior to or coincident with Chip Enable (E) transition low.

# ROM

#### **CUSTOM PROGRAMMING**

By the programming of a single photomask for the MCM68370, the customer may specify the content of the memory and the method of enabling the outputs.

Information on the general options of the MCM68370 should be submitted on an Organizational Data form such as that shown in Figure 2.

Information for custom memory contents may be sent to Motorola in one of two forms (shown in order of preference):

- 1. EPROMs one 64K or two 32K.
- Magnetic Tape
   9 track, 800 bpi, odd parity written in EBCDIC character Code. Motorola's R.O.M.S. format.

#### FIGURE 2 - FORMAT FOR PROGRAMMING GENERAL OPTIONS

ORGANIZATIONAL DATA MCM68370 MOS READ ONLY MEN Customer:	IORY
Customer.	
Company	Motorola Use Only:
Part No	Quote:
Originator	Part No:
Phone No.	Specif. No:
Frione No.	
Enable Options: Active High Active Low Don't Care	
E (Chip Enable, Pin 20)	
S3 (Chip Select, Pin 22)	
S2 (Chip Select, Pin 26)	
S1 (Chip Select, Pin 27)	
Device Marking Requirements	
The customer marking requirements are restricted 1) Four lines maximum (including date code) 2) Not more than 16 characters per line.	to these limits:



## **Product Preview**

#### **80K BIT READ ONLY MEMORY**


The MCM68380 is an 81,920 bit mask-programmable read only memory with 4 banks organized as 2048 by 10 bit words, designed to operate as program memory for systems using a General Instrument CP1600 series microprocessor. It is fabricated with N-channel silicongate technology. For ease of use, the device operates from a single power supply, and is TTL compatible. It has 16 bi-directional pins, DB0 through DB15, for a 16 bit address into the device and a 16 bit data out of the device. Three mode control pins, BC1, BC2, and BDIR, enable proper chip select logic.

- Address and Data Use a Common 16-Bit Three-State Bus
- 5-Bit Programmable Memory Map Using Upper Order Address (DB11-DB15) to Place 8K ROM Page Within 65K Word Memory Space
- External Address Status and Internal Data Output State is Latched with the Help of Control Strobes (BC1, BC2, and BDIR)
- Designed to Operate with Reduced External Logic in a Practical Microprocessor Application
- 300 ns Typical Data Access Time
- TTL Compatible I/O
- Single 5 Volt ± 10% Power Supply
- Totally Automated Custom Programming


## MOS

(N-CHANNEL, SILICON-GATE)

8192×10-BIT READ ONLY MEMORY



P SUFFIX PLASTIC PACKAGE CASE 709



This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

#### PIN ASSIGNMENT V<sub>CC</sub> 4 1 24 D BDIR DB15 🗖 2 23 DB0 N.C. **d** з 22 DB1 DB14 D 4 21 DB2 DB13 🗖 20 BC2 DB12 **1** 6 19 DB3 DB11 **d** 7 18 DB4 DB10 **4** 8 17 DB5 N.C. 🛛 9 16 BC1 DB9 10 15 DB6 DB8 **1**11 14 DB7 N.C. 13 0 V<sub>SS</sub>

Pin Names

DB0-DB15 ... Common Address/Data Out
BC1, BC2, BDIR ... Bus Mode Control and
Chip Read/Select Logic Enable
VCC ... +5 V Power Supply
VSS ... Ground

#### **ABSOLUTE MAXIMUM RATINGS (See Note)**

Rating	Symbol	Value	Unit
Supply Voltage (with Respect to VSS)	Vcc	-0.3 to +7.0	٧
Input Voltage (with Respect to VSS)	Vin	-0.3 to $+7.0$	V
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

## DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted.)

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Nom	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	Y
(V <sub>CC</sub> must be applied at least 100 μs before proper device operation is achieved)	1			L _	
Input High Voltage	VIH	2.0	-	Vcc	V
Input Low Voltage	VIL	-0.3	_	0.8	V

#### DC OPERATING CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit
Output High Voltage (Source Current = - 100 μA)	Voн	2.4	_	V
Output Low Voltage (Sink Current = + 1.6 mA)	VOL	_	0.4	V
Supply Current (Operating) (V <sub>CC</sub> = Max)	¹cc	-	100	mA
Input Leakage (V <sub>in</sub> =0 V to V <sub>CC</sub> )	l <sub>in</sub>	- 10	+ 10	μΑ
Output Leakage	<sup>1</sup> LO	- 10	+ 10	μΑ

## **CAPACITANCE** (f = 1.0 MHz, $T_A = 25 \,^{\circ}\text{C}$ , periodically sampled rather than 100% tested.)

	Characteristic	Symbol	Max	Unit
Input Capacitance	 	Cin	5	pF
Output Capacitance		Cout	12.5	pF

## AC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted)


Input Pulse Levels	.3 Volts	Input Timing Levels	1.5 Volts
Input Rise and Fall Times	20 ns	Output Timing Levels	/olt and 2.0 Volts
		Output Load	See Figure 1

## OPERATING CHARACTERISTICS

				MCM	68380		
	Parameter		Symbol	Min	Max	Unit	Notes
Address Setup		and the second	tAS	300		ns	
Address Overlap (Address Hold)			tAH	65		ns	
Data Turn On Delay		. 1997	tDO		350	ns	1
Data Hold			tDH :	80	_	ns	1
Control Code Stable			tccs	885	T -	ns	
NACT Code Stable	and the second second		tNACT	885	-	ns	
Data Float Delay			t <sub>FL</sub>	_	300	ns	1
Control Signals Skew			tcss		40	ns	

NOTES: 1. One TTL load and 100 pF.

FIGURE 1 - AC TEST LOAD



#### **OPERATING DESCRIPTION**

From initialization, the ROM waits for the first address code; i.e., BAR. For this address code and all subsequent address sequences, the ROM reads the 16 bit external bus and latches the value into its address register.

The ROM contains a programmable memory location for its own 8K page, and if a valid address is detected, the particular address located will transfer its contents to the chip output buffers. If the control code following the address cycle was a read, the ROM will output the 10 bits of addressed data and drive logic zero on the top six bits of the bus.

#### RESPONSES

- A. No Action. Waiting state. Signals may be propagating internally, but I/O pins are in a high-impedance state and are not being read.
- B. Ignored by ROM. Basically same response as A.


- C. Output and Input. Output buffers drive I/O pins (if there is a valid add map from address previously loaded), and whatever appears on the I/O pins is loaded into the address register. If there is not a valid add map from address previously loaded, I/O pins are in a high-impedance state and whatever appears on the I/O pins is loaded into the address register.
- D. Data to Bus. Output buffers drive I/O pins according to data in output register (if there is a valid add map). I/O pins are not read. Address previously loaded into address register remains unchanged. If there is not a valid add map from address previously loaded, I/O pins are in a high-impedance state and are not read.
- E. Bus to Address Register. Output buffers are in highimpedance state. Address present on I/O pins is loaded into address register.

### TRUTH TABLE


## INPUT CONTROL SIGNALS


Responses	BDIR	BC1	BC2	Equivalent Signal	Decoded Function
Α	0	0	0	NACT	No Action, D0-D15 = High Impedance
В	0	0	1	IAB	No Action
C	0 .	1	0	ADAR	Address Data to Address Register, D0-D15=High Impedance
D	0	1	1	DTB (Read)	Data To Bus, D0-D15= Input
E	1	0 :	- 0	BAR	Bus to Address Register
В	1	0	1	DWS	No Action
В	1	1	0	DW	No Action
E	1	1	1	INTAK	Interrupt Acknowledge

## TIMING WAVEFORMS



## BAR/INTAK - DTB TIMING





#### NOTES:

- If there are no valid address map inputs during BAR or INTAK instruction, I/O pins are in high-impedance state and are not read during DTB instruction.
- If there are no valid address map inputs during BAR or INTAK instruction, I/O pins are in high-impedance and whatever appears on the I/O pins is loaded into the address register during ADAR instruction.
- 4. If there are valid address map inputs during BAR or INTAK instruction, memory data are outputted and whatever appears on the I/O pins is loaded into the address register.
- 5. If there are valid address map inputs during ADAR instruction, memory data are outputted, but if there are no valid address map inputs during ADAR instruction, I/O pins are in high-impedance and are not read during DTB instructions.



## **Advance Information**


#### 128K BIT READ ONLY MEMORY

The MCM63128 is a MOS mask programmable, byte-oriented, Read-Only Memory (ROM). The MCM63128 is organized as  $16K \times 8$  and is fabricated using Motorola's high performance N-channel silicon gate technology (HMOS). This device is designed to provide maximum circuit density and reliability with the highest possible performance. It remains fully compatible with TTL inputs and outputs while maintaining low power dissipation and wide operating margins. The MCM63128 also contains circuitry for current surge suppression which maintains the chip in an internal deselect mode until  $V_{CC}$  approaches 2.5 volts, at which time the chip is internally selected.

There are numerous logical NOR or NAND combinations between Chip Enable  $(\overline{\mathbb{G}})$ , Chip Select  $(\overline{\mathbb{S}})$ , and Output Enable  $(\overline{\mathbb{G}})$  that three state the device. This feature is selected by the user and placed into effect with the mask programming. The active level of the Chip Enable  $(\overline{\mathbb{E}})$ , Chip Select  $(\overline{\mathbb{S}})$ , and the Output Enable  $(\overline{\mathbb{G}})$ , along with the memory contents, are defined by the user.

The Chip Enable input controls the automatic power down feature which deselects the outputs and reduces the power consumption.

- Single + 5 Volt (±10%) Supply
- Fully Static Periphery No Clocking Required on Chip Enable
- Power Dissipation
  - 100 mA Active (Maximum) (Unloaded) 15 mA Standby (Maximum)
- Program Layer Late in Process for Quick Turnaround Time
- Maximum Access from Address and Chip Enable 150 ns — MCM63128P15
  - 200 ns MCM63128P20
- Maximum Access from Output Enable
  - 60 ns MCM63128P15 80 ns - MCM63128P20
- Active Level for Chip Enable, Chip Select, and Output Enable are User Selectable.
- 28-Pin JEDEC Standard Package and Pinout




This document contains information on a new product. Specifications and information herein are subject to change without notice.

## **HMOS**

(N-CHANNEL, SILICON GATE)

16,384 × 8 BIT READ ONLY MEMORY



#### PIN ASSIGNMENT 28ti Vcc N/C **[**1 27 5 A12 12 26 A13 A7 🗖 3 25 A8 A6 🛮 4 24 A9 A5 **11**5 23 A11 Α4 АЗ 22 🗖 👨 21 A10 A2 20h E A1 [19 19 07 A0 110 18**1** Q6 Q0 **[**11 17 Q5 Q1 [12 16 Q4 Q2 **[**]13 15**b** Q3

PIN NAMES
A0-A13         Address           E         Chip Enable           G         Output Enable           S         Chip Selec           00-07         Data Output           VCC         +5 V Power Supply           VSS         Ground

#### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Supply Voltage Relative to VSS	Vcc	- 1.0 to + 7.0	V
Voltage on Any Pin Relative to VSS	Vin, Vout	- 1.0 to + 7.0	٧
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T <sub>stq</sub>	-65 to +150	°C
Power Dissipation	PD	1.0	W

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDI-TIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this highimpedance circuit.

#### DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted)

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Nom	Max	Unit	Notes
Supply Voltage (VCC must be applied at least 100 µs before proper device operation is achieved)	VCC	4.5	5.0	5.5	٧	
Input High Voltage	ViH	2.0	-	Vcc	\ \ \ .	
Input Low Voltage	VIL	- 0.5		0.8		_

#### DC OPERATING CHARACTERISTICS

Characteristic	Symbol	Min	Тур	Max	Unit	Notes
Input Current (V <sub>in</sub> = 0 to 5.5 V)	lin .	- 10	I - I	10	μA	1
Output High Voltage (I <sub>OH</sub> = -205 μA)	VOH	2.4	- 1	_	V	
Output Low Voltage (I <sub>OL</sub> = 3.2 mA)	VOL	-	- 1	0.4	V	_
Output Leakage Current (Output High Z; V <sub>Out</sub> = 0.4 V to 2.4 V) Ē≥2.0 V, S=G=Don't Care S=G≥2.0 V, E=Don't Care	ILO	- 10		10	μΑ	2, 5
Supply Current - Active (V <sub>CC</sub> =5.5 V)	lcc		1-1	100	mΑ	3, 5
Supply Current — Standby (V <sub>CC</sub> =5.5 V)	ISB	: -	-	15	mΑ	4, 5

## **CAPACITANCE** (f = 1.0 MHz, $T_A = 25 ^{\circ}\text{C}$ , periodically sampled rather than 100% tested)

Characteristic	Symbol	Max	Unit
Input Capacitance	Cin	8	pF
Output Capacitance	C <sub>out</sub>	15	pF

- Notes: 1. Measured a) with the chip powered up forcing VCC on one input pin at a time while all others are grounded, and b) maintaining 0.0 V on one pin at a time while all others are at V<sub>CC</sub>.
  - 2. Measured a) with A0-A13 = VSS and forcing 0.4 V on one output at a time while all others held at 2.4 V, and b) with A0-A13=VSS and forcing 2.4 V on one output at a time while all others are held at 0.4 V ( $V_{CC}$ =4.5 V and 5.5 V). 3. Measured with the Chip Enabled ( $\overline{E}$ =V<sub>IL</sub>), addresses cycling ( $t_{AVAX}$ =150 ns), and the outputs unloaded. 4. Measured with the Chip Disabled ( $\overline{E}$ =V<sub>IH</sub>) and the outputs unloaded.

  - 5. Chip enable (E), Chip Select (S), and Output Enable (G) are represented by active low for illustrative purposes. (The active level of the Chip Enable, Chip Select and Output Enable are defined by the user.)

#### AC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted.)

## READ CYCLE (See Notes 5, 6)

	Syn	nbol	мсм6	3128-15	мсм6	3128-20		T
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Address Valid to Address Don't Care (Cycle Time when Chip Enable is Held Active)	tAVAX	tCYC	150		200	-	ns	-
Chip Enable Low to Chip Enable High	t <sub>ELEH</sub>	tEW	150	_	200	_	ns	<b>–</b>
Address Valid to Output Valid (Access)	†AVQV	<sup>t</sup> AA	-	150	-	200	ns	-
Chip Enable Low to Output Valid (Access)	t <sub>ELQV</sub>	t <sub>EA</sub>		150	_	200	ns	<b>–</b> .
Address Valid to Output Invalid	tAVQX	<sup>t</sup> DHA	20		20	-	ns	-
Chip Enable Low to Output Invalid	t <sub>ELQX</sub>	t <sub>ELZ</sub>	20		20	-	ns	-
Chip Enable High to Output High Z	t <sub>EHQZ</sub>	t <sub>EHZ</sub>		60		80	ns	l –
Output Enable Low to Output Valid	t <sub>GLQV</sub>	tGA	_	60	_	80	ns	-
Output Enable Low to Output Invalid	<sup>t</sup> GLQX	t <sub>GLZ</sub>	10	-	10		ns	- T
Output Enable High to Output High Z	tGHQZ	t <sub>GHZ</sub>	-	60	-	80	ns	T -
Chip Select Low to Output Valid	tSLQV	t <sub>SA</sub>	-	60	-	80	ns	-
Chip Select Low to Output Invalid	tSLQX	tSLZ	10		10	_	ns	<u> </u>
Chip Select High to Output High Z	tSHQZ	tSHZ	-	60	_	80	ns	-

Note: 6. AC Test Conditions


Input transition times:  $5 \text{ ns} \le t_r = t_f \le 20 \text{ ns}$ . Temperature:  $T_A = 0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$  Load Shown in Figure 1

Load Shown in Figure .  $V_{CC} = 5.0 \text{ V} \pm 10\%$  Input Pulse Levels:  $V_{IL} = -0.5 \text{ V}$  to 0.8 V  $V_{IH} = 2.0 \text{ V}$  to  $V_{CC}$   $V_{IH} = 1.5 \text{ V}$ 


Measurement Levels: Input= 1.5 V
Output High = 2.0 V

Output Low = 0.8 V

FIGURE 1 - AC TEST LOAD




#### READ CYCLE TIMING 1 (Note 7)




#### **READ CYCLE TIMING 2**

 $\overline{E} = V_{IL}$ ,  $\overline{G} = V_{IL}$ ,  $\overline{S} = V_{IL}$  (Note 7)



## READ CYCLE TIMING 3


 $\overline{G} = V_{IL}$ ,  $\overline{S} = V_{IL}$  (Notes 7, 8)



Notes: 7. When Chip Enable  $\overline{(E)}$  is Low, the address input must be valid.

8. Addresses valid prior to or coincident with Chip Enable (E) transition low.

#### **USER OPTIONS**



- \* Active level defined by the user
- \*\* Pin defined by user

#### Notes:

- 9. No Option on Pin.
- 10. Chip Enable (E) controls Power up and Power Down.
- 11. Chip Enable (E) and Chip Select (S) may not have the same Pin Assignment.
- 12. Either Pin 20 and Pin 22 will be Don't Care or Pin 22 and Pin 27 will be Don't Care but the one remaining pin controls Power Up and Power Down (E).

# WO

#### **CUSTOM PROGRAMMING**

By the programming of a single photomask for the MCM63128, the customer may specify the content of the memory and the method of enabling the outputs.

Information on the general options of the MCM63128 should be submitted on an Organizational Data form such as that shown in Figure 2.

Information for custom memory contents may be sent to Motorola in one of two forms (shown in order of preference):

- 1. EPROMs one 128K, two 64K, or four 32K.
- Magnetic Tape
   9 track, 800 bpi, odd parity written in EBCDIC character Code. Motorola's R.O.M.S. format.

## FIGURE 2 - FORMAT FOR PROGRAMMING GENERAL OPTIONS

ORGANIZATIONAL DATA MCM63128 MOS READ ONLY MEN	MORY
Customer:	
Company	Motorola Use Only:  Quote:
Originator	Part No:
Phone No	Specif. No:
Enable Options: (Please Refer to User Options)  Active High Active Low 20 22  Chip Enable	Pin User Option 1 27 User Option 2
Output Enable	User Option 3
Device Marking Requirements The customer marking requirements are restricted 1) Four lines maximum (including date code) 2) Not more than 16 characters per line	to these limits:



## MCM63256

## Advance Information


#### 256K BIT READ ONLY MEMORY

The MCM63256 is a MOS mask programmable byte-oriented, Read-Only Memory (ROM). The MCM63256 is organized as 32K × 8 and is fabricated using Motorola's High performance N-channel silicon gate technology (HMOS). This device is designed to provide maximum circuit density and reliability with the highest possible performance. It remains fully compatible with TTL inputs and outputs while maintaining low power dissipation and wide operating margins. The MCM63256 also contains circuitry for current surge suppression which maintains the chip in an internal deselect mode until V<sub>CC</sub> approachs 2.5 volts, at which time the chip is internally selected.

The active level of the Chip Enable and the Output Enable, along with the memory contents, are defined by the user. The user can also define the pinout assignment for address (A14) to either pin 27 or pin 1.

The Chip Enable input controls the automatic power down feature which deselects the outputs and reduces the power consumption.

- Single + 5 Volt (±10%) Supply
- Fully Static Periphery No Clocking Required on Chip Enable
- Power Dissipation 100 mA Active (Maximum) (Unloaded) 15 mA Standby (Maximum)
- Program Layer Late in Process for Quick Turnaround Time
- Maximum Access from Address and Chip Enable 150 ns - MCM63256P15 200 ns-MCM63256P20
- Maximum Access from Output Enable 60 ns - MCM63256P15 80 ns-MCM63256P20
- Address (A14) is User Selectable for Either Pin 27 or Pin 1
- Active Level for Chip Enable and Output Enable is User Selectable
- 28-Pin JEDEC Standard Package and Pinout




This document contains information on a new product. Specifications and information herein

are subject to change without notice

## HMOS

(N-CHANNEL, SILICON GATE)

32,768 × 8 BIT **READ ONLY MEMORY** 



PIN ASSIGNMENT			
N/C[1 •		28 D VCC	
A12 2		27 A14	
A7 🖸 3		26 A13	
A6 🗖 4		25 <b>1</b> A8	
A5 <b>d</b> 5		24 <b>1</b> A9	
A4 <b>d</b> 6		23 <b>3</b> A11	
A3 <b>[</b> ] 7		22 <b>d</b> G	
A2 <b>[</b> 8		21 <b>1</b> A10	
A1 🗖 9		20  ⊒€	
A0 🗖 10		19 🗖 07	
Q0 <b>[</b> 11		18 1 06	
01 🗖 12		<sub>17</sub> <b>1</b> Q5	
Q2 <b>[</b> 13	1 Sec.	16 104	
V <sub>SS</sub> <b>[</b> 14		15 <b>1</b> 03	

PIN NAMES	
A0-A14         Address           E         Chip Enable           G         Output Enable           Q0-Q7         Data Output           VCC         + 5 V Power Supply           VSS         Ground	e e t

## MOK MOM

#### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Supply Voltage Relative to VSS	Vcc	-1.0 to $+7.0$	V
Voltage on Any Pin Relative to VSS	Vin, Vout	-1.0 to +7.0	V
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	. °C
Power Dissipation	PD	1.0	W

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit.

#### DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted)

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Nom	Max	Unit	Notes
Supply Voltage (VCC must be applied at least 100 µs before proper device operation is achieved)	Vcc	4.5	5.0	5.5	٧	_
Input High Voltage	VIH	! 2.0	-	Vcc	,	
Input Low Voltage	VIL	- 0.5	- 1	0.8	*	_

#### DC OPERATING CHARACTERISTICS

Characteristic	Symbol	Min	Тур	Max	Unit	Notes
Input Current (V <sub>in</sub> = 0 to 5.5 V)	lin	- 10	_	10	μΑ	1
Output High Voltage ( $I_{OH} = -205 \mu A$ )	Voн	2.4	_	_	٧	-
Output Low Voltage (IOL = 3.2 mA)	VOL		-	0.4	٧	_
Output Leakage Current (Output High Z; V <sub>Out</sub> =0.4 V to 2.4 V)  1. Ē≥2.0 V, G=Don't Care 2. G≥2.0 V, E=Don't Care	ILO	- 10	-	10	μА	2, 5
Supply Current — Active (V <sub>CC</sub> =5.5 V)	lcc	_	1.	100	mA	3, 5
Supply Current — Standby (VCC=5.5 V)	ISB	-	_	15	mΑ	4, 5

**CAPACITANCE** (f = 1.0 MHz,  $T_A = 25 ^{\circ}\text{C}$ , periodically sampled rather than 100% tested)

	Characteristic	Symbol	Max	Unit
Input Capacitance		C <sub>in</sub>	8 .	pF
Output Capacitance		Cout	15	pF

NOTES: 1. Measured a) with the chip powered up forcing  $V_{CC}$  on one input pin at a time while all others are grounded, and

b) maintaining 0.0 V on one pin at a time while all others are at  $\ensuremath{\text{V}_{\text{CC}}}$ 

Measured a) with A0-A14=V<sub>SS</sub> and forcing 0.4 V on one output at a time while all others are held at 2.4 V, and
 b) with A0-A14=V<sub>SS</sub> and forcing 2.4 V on one output at a time while all others are held at 0.4 V (V<sub>CC</sub>=4.5 V and 5.5 V).

3. Measured with the Chip Enabled ( $\overline{E} = V_{IL}$ ), addresses cycling ( $t_{AVAX} = 150$  ns), and the outputs unloaded.

4. Measured with the Chip Disabled  $(\overline{E} = V_{IH})$  and the outputs unloaded.

Chip Enable (E) and Output Enable (G) are represented by active low for illustrative purposes.
 (The active level of the Chip enable and the Output Enable are defined by the user.)

#### AC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted.)

## READ CYCLE (See Notes 5, 6)

	Symbol		Symbol MCM63256-15 MCM63256-2		3256-20			
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Address Valid to Address Don't Care (Cycle Time when Chip Enable is Held Active)	tAVAX	tCYC	150	-	200	-	ns	-
Chip Enable Low to Chip Enable High	t <sub>ELEH</sub>	<sup>t</sup> EW	150	:: — ·	200	-	ns	
Address Valid to Output Valid (Access)	tAVQV	tAA	-	150	-	200	ns	-
Chip Enable Low to Output Valid (Access)	tELQV	tEA		150	-	200	ns	-
Address Valid to Output Invalid	tAVQX	tDHA	20	_	20	-	ns	-
Chip Enable Low to Output Invalid	tELQX	tELZ	20	-	20	-	ns	-
Chip Enable High to Output High Z	tEHQZ	tEHZ		60	-	: 80	ns	-
Output Enable Low to Output Valid	tGLQV	tGA		. 60	-	80	ns	-
Output Enable Low to Output Invalid	tGLQX	tGLZ	10	-	10	-	ns	_
Output Enable High to Output High Z	tGHQZ-	, <sup>t</sup> GHZ		60		80	ns	$\Box = \Box$

Note:

6. AC Test Conditions


Input transition times:  $5 \text{ ns} \le t_f = t_f \le 20 \text{ ns}$ . Temperature:  $T_A = 0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$  Load Shown in Figure 1


lnput Pulse Levels:  $V_{IL} = -0.5 \text{ V to } 0.8 \text{ V}$   $V_{IH} = 2.2 \text{ V to } V_{CC}$ 

Measurement Levels: Input = 1.5 V

Output Low = 0.8 V Output High = 2.0 V

## FIGURE 1 - AC TEST LOAD






High Z


## READ CYCLE TIMING 2 $\overline{E} = V_{IL}$ , $\overline{G} = V_{IL}$ (Note 7)

Q (Data Out)



Data Valid

## READ CYCLE TIMING 3 $\overline{G} = V_{IL}$ (Notes 7, 8)



#### Notes:

- 7. When Chip Enable  $(\overline{E})$  is Low, the address input must be valid.
- 8. Addresses valid prior to or coincident with Chip Enable (E) transition low.

# ROM

#### **CUSTOM PROGRAMMING**

By the programming of a single photomask for the MCM63256, the customer may specify the content of the memory and the method of enabling the outputs.

Information on the general options of the MCM63256 should be submitted on an Organizational Data form such as that shown in Figure 2.

Information for custom memory contents may be sent to Motorola in one of two forms (shown in order of preference):

1. EPROMS — one 256K, two 128K, or four 64K.

2. Magnetic Tape

9 track, 800 bpi, odd parity written in EBCDIC character Code. Motorola's R.O.M.S. format.

#### FIGURE 2 - FORMAT FOR PROGRAMMING GENERAL OPTIONS

ORGANIZATIONAL DATA MCM63256 MOS READ ONLY M	
Customer:	
Company	Motorola Use Only:
Part No	Quote:
Originator	Part No:
Phone No.	Specif. No:
Enable Options:  Active High Active Low  Chip Enable	Pinout Options: Pin 27 Pin 1 Address A14
Device Marking Requirements  The customer marking requirements are restricte 1) Four lines maximum (including date code) 2) Not more than 16 characters per line	ed to these limits:



## MCM65256

## **Product Preview**

#### 256K BIT READ ONLY MEMORY

The MCM65256 is a complementary MOS mask-programmable byteorganized Read Only Memory (ROM). The MCM65256 is organized as 32,768 bytes of 8 bits and is fabricated using Motorola's High performance silicon gate CMOS technology (HCMOS). This device is designed to provide maximum circuit density and reliability with highest possible performance while maintaining low-power dissipation and wide operating margins. The MCM65256 offers low-power operation from a single + 5 volt supply and is fully TTL compatible on all inputs and outputs.


The active level of the Chip Enable and the Output Enable, along with the memory contents, are defined by the user. The Chip Enable input deselects the outputs and puts the chip in a power-down mode. The user can also define the pinout assignment for Address (A14) to either pin 27 or pin 1.

- Single +5 Volt ± 10% Power Supply
- Fully Static Periphery No Clocking Required on Chip Enable
- Maximum Access Time from Address and Chip Enable is 350 ns
- Automatic Power Down
- Low Power Dissipation

50 mA Maximum (Active, Unloaded, 1 μs Cycle Rate) — Decreases with Increasing Cycle Time
5 mA Maximum (Standby, TTL Inputs)

50 μA Maximum (Standby, Full Rail Inputs)

- Program Layer Late in Process for Fast Turnaround Time
- Address (A14) is User Selectable for Either Pin 27 or Pin 1
- Active Level for Chip Enable and Output Enable Are User Selectable
- 28 Pin JEDEC Standard Package and Pinout




This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

## HCMOS

COMPLEMENTARY MOS

32,768×8 BIT READ ONLY MEMORY



PIN ASSIGNMENT

#### 28 VCC 27 A14 A12 [ 26 A13 A6 [ 25 A8 24 L A9 A5 [ 23 DA11 A4 🏻 АЗП 22 **b** G A2 🗖 21 DA10 20 DE 19 07 A0 🗖 Q0.**rl** 18 06 11 17 DQ5 Q1 T 12 Q2 **T** 13 16 04 15 DQ3 VSS 🗖 14

PIN NAMES
A0-A14         Address           Ē         Chip Enable           Ğ         Output Enable           Q0-Q7         Data Output           VCC         +5 V Power Supply           VSS         Ground

## MCM65256

#### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Supply Voltage Relative to VSS	Vcc	-0.3 to $+7.0$	V
Voltage on Any Pin Relative to VSS	Vin, Vout	-0.3  to  +7.0	V
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	- 55 to + 125	°C
Power Dissipation	PD	1.0	W

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this highimpedance circuit.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDI-TIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

#### DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted)

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Nom	Max	Unit	Notes
Supply Voltage (V <sub>CC</sub> must be applied at least 100 µs before proper device operation is achieved)	Vcc	4.5	5.0	5.5	\ \	_
Input High Voltage	V <sub>iH</sub>	2.2		Vcc	\ \	
Input Low Voltage	VIL	-0.3	-	0.8	1 * .	_

#### DC CHARACTERISTICS

Characteristic	Symbol	Min	Тур	Max	Unit	Notes
Input Current (Vin=0 to 5.5 V)	lin	- 10	T -	10	μA	1
Output High Voltage (IOH = -400 μA)	Voн	2.4	-		V	-
Output Low Voltage (IOL = 2.0 mA)	V <sub>OL</sub>	-		0.4	V	_
Output Leakage Current (Output High Z; V <sub>Out</sub> =0.4 V to 2.4 V) E≥2.2 V, G=Don't Care G≥2.2 V, E=Don't Care	ILO	- 10	-	10	μΑ	2, 5
Supply Current - Active (V <sub>CC</sub> =5.5 V) (1 µs Cycle Rate)	¹cc	_	-	50	mA	3, 5
Supply Current — Standby (E=V <sub>CC</sub> )	ISB1	T =		50	μΑ	4
Supply Current — Standby (E=V <sub>IH</sub> , Outputs Unloaded)	I <sub>SB2</sub>	-	-	5	mA	5

#### **CAPACITANCE** (f = 1.0 MHz, $T_A = 25 ^{\circ}\text{C}$ , periodically sampled rather than 100% tested)

Characteristic	Symbol	Max	Unit
Input Capacitance	Cin	10	pF
Output Capacitance	Cout	15	pF

Notes: 1. Measured a) with the chip powered up forcing VCC on one input pin at a time while all others are grounded, and b) maintaining 0.0 V on one pin at a time while all others are at VCC.

- 2. Measured a) with A0-A14 = VSS and forcing 0.4 V on one output at a time while all others are held at 2.4 V, and b) with A0-A14=VSS and forcing 2.4 V on one output at a time while all others are held at 0.4 V (V<sub>CC</sub>=4.5 V and 5.5 V).

  3. Measured with the Chip Enabled (E=V<sub>IL</sub>), addresses cycling (t<sub>AVAX</sub>=1 μs), and the outputs unloaded.

  4. Measured with the Chip Disabled (E=V<sub>CC</sub>) and the outputs unloaded.

- 5. Chip Enable (E) and Output Enable (G) are represented by active low for illustrative purposes. (The active level of the Chip Enable and the Output Enable are defined by the user.)

## AC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted.)

#### READ CYCLE (See Notes 5, 6)

	Syr	Symbol		5256-35		
Parameter	Standard	Alternate	Min	Max	Unit	Notes
Address Valid to Address Don't Care (Cycle Time when Chip Enable is Held Active)	<sup>t</sup> AVAX	tcyc	350	-	ns	-
Chip Enable Low to Chip Enable High	teleh	t <sub>EW</sub>	350	T -	ns	- T
Address Valid to Output Valid (Access)	t <sub>A</sub> VQV	tAA	_	350	ns	
Chip Enable Low to Output Valid (Access)	tELQV	tEA	_	350	ns	_
Address Valid to Output Invalid	tAVQX	tDHA	20	-	ns	
Chip Enable Low to Output Invalid	tELQX	tELZ	20	_	ns	
Chip Enable High to Output High Z	†EHQZ	t <sub>EHZ</sub>	_	80	ns	_
Output Enable Low to Output Valid	†GLQV	†GA	-	100	ns	-
Output Enable Low to Output Invalid	tGLQX	tGLZ	10	_	ns	_
Output Enable High to Output High Z	tGHQZ	t <sub>GHZ</sub>	-	80	ns	_

Note: 6. AC Test Conditions

Input transition times:  $5 \text{ ns} \le t_f = t_f \le 20 \text{ ns}$ Temperature:  $T_A = 0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ Load shown in Figure 1


 $V_{CC} = 5.0 \text{ V } \pm 10\%$ 

Input Pulse Levels:  $V_{IL} = -0.5 \text{ V to } 0.8 \text{ V}$ 


V<sub>IH</sub>=2.2 V to V<sub>CC</sub> Measurement Levels:Input=1.5 V

Output Low=0.8 V Output High = 2.0 V


## FIGURE 1 - AC TEST LOAD




#### READ CYCLE TIMING 1 (Note 7)



## READ CYCLE TIMING 2 $\overrightarrow{E} = V_{IL}$ , $\overrightarrow{G} = V_{IL}$ (Note 7)



## 



Notes: 7. When Chip Enable ( $\overline{E}$ ) is Low, the address input must be valid.

8. Addresses valid prior to or coincident with Chip Enable (E) transition low.

# ROP

## **CUSTOM PROGRAMMING**

By the programming of a single photomask for the MCM65256, the customer may specify the content of the memory and the method of enabling the outputs.


Information on the general options of the MCM65256 should be submitted on an Organizational Data form such as that shown in Figure 2.

Information for custom memory contents may be sent to Motorola in one of two forms (shown in order of preference):

- 1. EPROMs one 256K, two 128K, or four 64K.
- 2. Magnetic Tape
  - 9 track, 800 bpi, odd parity written in EBCDIC character Code. Motorola's R.O.M.S. format.

FIGURE 2 — FORMAT FOR PROGRAMMING GENERAL OPTIONS

ORGANIZATIONAL DATA MCM65256 MOS READ ONLY MEN	MORY
Customer:	the second of the second of
Company	Motorola Use Only:
Part No	Quote:
Originator	Part No:
Phone No	
Enable Options: Active High Active Low	Pinout Options: Pin 27 Pin 1
Chip Enable	Address A14
Device Marking Requirements	
The customer marking requirements are restricted 1) Four lines maximum (including date code) 2) Not more than 16 characters per line	to these limits:



## Other MOS Memories



## **MCM68HC34**

## **Advance Information**

#### **DUAL-PORT RAM MEMORY UNIT**

The MCM68HC34 is a dual-port RAM memory (DPM) unit which enables two processors, arbitrarily referred to as "A" and "B", operating on two separate buses to exchange data without interfering with devices on the other bus. It contains 256 bytes of dual-port RAM which is the medium actually used for the interchange of data.


The dual-port memory unit contains six semaphore registers that provide a means for controlling access to the dual-port RAM or any other shared resources. It also contains interrupt registers which provide a means for the processors to interrupt each other.

- High-Speed CMOS (HCMOS) Structure
- Six Read/Write Semaphore Registers
- 256 Bytes of Dual-Port RAM
- Eight Address Lines

## **HCMOS**


(HIGH DENSITY CMOS SILICON-GATE)

DUAL-PORT RAM MEMORY UNIT



	<u> </u>
Vçc <b>[</b> 1 ●	40 T CS1b
RESET [2	39 <b>д</b> ЕЬ
<u>⊂5</u> 7a <b>□</b> 3	<b>38 ∏</b> RSb
Ea <b>0</b> 4	37 <b>□</b> R/Wb
R/₩a <b>[</b> 5	36 🗖 ASb
RSa <b>[</b> 6	35 <b>þ</b> A0
ASa 🕻 7	34 <b>月</b> A1
MODE <b>(</b> 8	33 <b>1</b> A2
AD0 <b>[9</b>	32 <b>1</b> A3
AD1 <b>[</b> 10	31 <b>1</b> A4
AD2 <b>[</b> 11	30 <b>1</b> A5
AD3 🖸 12	29 🗖 A6
AD4 🕻 13	28 <b>)</b> A7
AD5 014	27 <b>)</b> D7
AD6 🕻 15	26 <b>1</b> D6
AD7 <b>[</b> 16	25 <b>0</b> D5
IRQa <b>[</b> 17	24 <b>1</b> D4
V <sub>SS</sub> <b>(</b> 18	23 <b>1</b> D3
īRQb <b>[</b> 19	22 <b>1</b> D2
D0 <b>[</b> 20	. 21 <b>1</b> D1

This document contains information on a new product. Specifications and information herein are subject to change without notice.



1.4

## MCM68HC34

ABSOLUTE MAXIMUM RATINGS


ABSOLUTE MAXIMUM NATINGS							
Rating	Symbol	Value	Unit				
Supply Voltage	Vcc	-0.3 to 7.0	V				
Input Voltage, All Inputs	.V <sub>in</sub>	$V_{SS} = 0.3$ to $V_{CC} + 0.5$	٧				
Operating Temperature	T <sub>A</sub>	0 to 70	°C				
Storage Temperature	T <sub>stg</sub>	- 55 to 150	°C				

#### THERMAL CHARACTERISTICS

THE MINE OF A TOTAL OF THE THE							
Characteristic	Symbol	Value	Unit				
Thermal Resistance							
Ceramic	θ <sub>JA</sub>	50	°C/W				
Plastic		100	i				

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. Unused inputs must be tied to an appropriate logic level (either V<sub>CC</sub> or V<sub>SS</sub>) to reduce leakage currents and increase reliability.

FIGURE 2 - BUS TIMING LOAD



DC ELECTRICAL CHARACTERISTCS ( $V_{CC} = 5.0 \text{ Vdc} \pm 5\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = 0$ °C to 70°C unless otherwise noted)

Characteristics	Symbol	Min	Max	Unit
Input High Voltage (see Note 1)	VIH	2.0	V <sub>CC</sub> +0.3	٧
Input Low Voltage (see Note 2)	ViL	V <sub>SS</sub> -0.3	0.8	V
Input Current				
$(V_{in} = 0 \text{ to } V_{CC})$	lin		1.0	μΑ
Output Leakage Current	loz		10.0	μΑ
Output High Voltage				
$(I_{Load} = -100 \mu\text{A})$	Vон	2.4	_	V
$(I_{Load} = < 10.0 \mu\text{A})$		V <sub>CC</sub> - 0.1		<u> </u>
Output Low Voltage				
(I <sub>Load</sub> = ¶.6 mA)	VOL	-	0.4	V
$(I_{Load} = < 10.0 \mu\text{A})$			0.1	
Current Drain - Outputs Unloaded				
Standby - CEa and CEb at VSS	IDDS	- '	0.1	mA
Operating - Ea, Eb=1 MHz, Both Sides Active	IDD		30	mA
Input Capacitance	C <sub>in</sub>	-	10	pF
Output Capacitance				
(AD0-AD7 and D0-D7)	C <sub>out</sub>	l –	12	pF

#### NOTES:

- 1. Input high voltage as stated is for all inputs except MODE. In the case of MODE, input high voltage is tied to  $V_{CC}$ .
- Input low voltage as stated is for all inputs except MODE. In the case of MODE, input low voltage is tied to VSS or is floating. If floating, the voltage will be internally pulled to VSS.

## **MCM68HC34**

BUS TIMING (See Notes 1 and 2 and Figure 2)


ldent Number	Characteristics	Symbol	Min	Max	Unit
1	Cycle Time	t <sub>cyc</sub>	800		ns
2	Pulse Width, E Low	PWEL	300	_	ns
3	Pulse Width, E High	PWEH	325		ns
4	Input Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>		30	ns
8	Read/Write Hold Time	tRWH	10		ns
9	Non-Multiplexed Address, RS Hold Time	tAH	10	_	ns
12	Non-Multiplexed Address, RS Valid Time to Eb	_ t <sub>AV</sub>	20		ns
13	R/W, Chip Select Setup Time	tRWS	20	_	ns
15	Chip Select Hold Time	t <sub>C</sub> H	0		ns
18	Read Data Hold Time	t <sub>DHR</sub>	20	75	ns
21.	Write Data Hold Time	tDHW	10		ns
24	Address Setup Time for Latch	†ASL	20	_	ns
25	Address Hold Time for Latch	tAHL	20	_	ns
27	Pulse Width, AS High	PWASH	110		ns
28	Address Strobe to E Delay	tASED	20	-	ns
30	Read Data Delay Time	t <sub>DDR</sub>	_	240	ns
31	Write Data Setup Time	tDSW	100		ns

#### NOTES:

- 1. Timing numbers relative to one side only. No numbers are intended to be cross-referenced from one side to the other.

  2. Measurement points shown for ac timing are 0.8 V and 2.0 V, unless otherwise specified.

## BUS TIMING DIAGRAMS



#### SIGNAL DESCRIPTION

The following paragraphs cont the input and output signals.

#### VCC AND VSS

These pins supply power to the DPM. V<sub>CC</sub> is  $\pm 5$  volts  $\pm 5\%$  and V<sub>SS</sub> is 0 volts or ground.

#### E CLOCK INPUTS (Ea AND Eb)

These are the input clocks from the respective processors and are positive during the latter portion of the bus cycle.

#### REGISTER SELECT INPUTS (RSa AND RSb)

These inputs function as register select inputs. A high on the RSa for side A or RSb for side B input allows selection of the semaphore and interrupt registers respectively for side A and side B by the lower three address bits. A low on RSa or RSb selects 256 bytes of RAM from side A or side B respectively.

#### CHIP SELECT INPUTS (CS1a AND CS1b)

These inputs function as chip select inputs for their respective sides.  $\overline{CS1}a$  must be low to select side A and  $\overline{CS1}b$  must be low to select side B. If  $\overline{CS1}a$  is high, side A is deselected. If  $\overline{CS1}b$  is high, side B is deselected.

#### MODE SELECT (MODE)

In normal operation, this pin should always be connected to  $V_{CC}$  (MODE=1). Each side has three states controlled by RSa and  $\overline{CS1}a$  for side A and RSb and  $\overline{CS1}b$  for side B.

If CS1a is high, side A cannot be accessed. If CS1a is low, side A accesses either 256 bytes of RAM or the six semaphore registers and the two interrupt registers depending on the level of RSa. If RSa is low, 256 bytes of RAM are accessed and if RSa is high, the six semaphores and two interrupt registers are accessed.

The six semaphore and two interrupt registers are redundantly mapped in the 256 byte mode. That is, only the low order three bits select one of eight registers and the upper five bits of address are not decoded. Refer to Table 1.

TABLE 1 - SIDE A CONTROL SIGNAL OPERATION

• • • • •	TABLE ! GIBE A GOTT THE CHANGE OF EACH THOSE					
Mode	ĈS1a	RSa	Operation			
1	0	0	Access 256 Byte RAM Side A			
1	0	1	Access Semaphore/IRQ Side A on Lower Three Bits of Address			
1	1	X	Side A Not Selected			

The three states for side B in the 256 byte mode are controlled in the manner as side A using RSb and  $\overline{\text{CS1}}\text{b}$  except that side B uses separated address and data inputs. Refer to Table 2.

TABLE 2 - SIDE B CONTROL SIGNAL OPERATION

			-	THE B CONTINUE CHANGE OF THE CONTINUE C				
		RSb	Operation					
i				0	Access 256 Byte RAM Side B			
i		. 1.	Access Semaphore/IRQ Side B					
					on Lower Three Bits of Address			
-	- 1 S		1	X :	Side B Not Selected			

#### INTERRUPT REQUEST OUTPUTS (IRQa AND IRQb)

These pins are active low open-drain outputs. A write to address F9 from one side asserts an interrupt, if not masked. On the other side, a write to address F9 sets this pin low.

## B SIDE ADDRESS BUS INPUTS (A0-A7) AND B SIDE BIDIRECTIONAL DATA BUS (D0-D7)

When the B side is run from a multiplexed bus processor, the B side address pins are connected to the B side data pins, respectively (A0 to D0, A1 to D1, etc.).

#### SYSTEM RESET INPUT (RESET)

A low level on this input causes the semaphore registers to be set to the states shown in Table 5 under **SEMAPHORE REGISTERS** and clears both bits of both IRQ registers to zeros. The RAM data is unaffected by RESET.

#### ADDRESS STROBE INPUTS (ASa AND ASb)

The ASa input demultiplexes the eight low order address lines from the data lines on the A side. The falling edge of ASa latches the A side address within the DPM. The ASb input is used in the same manner when the B side is connected to a multiplexed bus. It must be connected to a high level when the B side is connected to a non-multiplexed bus.

#### A SIDE MULTIPLEXED ADDRESS/ BIDIRECTIONAL DATA BUS (AD0-AD7)

The A side can only be used with a multiplexed address/data bus. The A side addresses are on these lines during the time ASa is high. The lines are used as bidirectional data lines during the time Ea is high.

#### **DUAL-PORT RAM**

... The dual-port memory unit contains 256 bytes of dual-port RAM that is accessed from either processor. It is selected in either case by eight address lines, register select, and chip select inputs. The direction of data transfer is controlled by the respective read/write (R/ $\overline{W}$ a or R/ $\overline{W}$ b) line. The dual-port RAM enables the processors to exchange data without interfering with devices on the other bus.

Simultaneous accesses by both sides of different locations of dual-port RAM will cause no ambiguities. Simultaneous reads by both sides of the same dual-port RAM location gives the proper data to both sides. On a simultaneous write and read of the same location, the data written is put into RAM but the data read is undefined. Simultaneous writes to

Other

the same RAM location result in undefined data being stored. Thus, simultaneous writes and simultaneous write and read to the same location should be avoided. The semaphore registers provide a tool for determining when the shared RAM is available.

#### SEMAPHORE REGISTERS

The dual-port memory unit contains six read/write semaphore registers. Only two bits of each register are used. Bit 7 is the semaphore (SEM) bit and bit 6 is the ownership (OWN) bit. The remaining six bits will read all zeros.

Each semaphore register is able to arbitrate simultaneous accesses to it. The semaphore register bits provide a mechanism for controlling accesses to the shared RAM but there are no hardware controls of the dual-port RAM by the semaphore registers.

Table 3 is the truth table for when a semaphore register is accessed by one of the processors. When a semaphore register is written, the actual data written is disregarded but the SEM bit is set to zero. When the register is read, the resulting SEM bit is one (for the next read). The data obtained from the read is interpreted as: SEM bit equals zero — resource available, SEM bit equals one — resource not available.

TABLE 3 - ONE PROCESSOR SEMAPHORE BIT TRUTH TABLE

	Original SEM Bit	R/W	Data Read	Resulting SEM Bit
Г	0	R	0*	1
l	1	R	1*	1
ı	0	w	_	. 0
L	_ 1	₩ .		0

<sup>\*0=</sup> Resource Available

Table 4 shows the truth table if both processors read or read and write the same semaphore register at the same time. The A processor always reads the actual SEM bit. The B processor reads the SEM bit except during the simultaneous read of a clear SEM bit. This insures that during a simultaneous read, only the A processor reads a clear SEM bit and therefore has priority to the shared RAM.

TABLE 4 — SIMULTANEOUS ACCESS OF OF SEMAPHORE REGISTER TRUTH TABLE

Origi	nal	A Processor		rocessor B Processor		Resulting
SEM	Bit	Ř/₩	Data Read	R/W	Data Read	SEM Bit
0		R.	0*	R	1*	1
1		R	1*	W	-	0
1		. W		R	1.	0
1		R	1*	R	1*	1

<sup>\*0 =</sup> Resource Available

The ownership bit is a read-only bit that indicates which processor last set the SEM bit. The OWN bit is set to a one whenever the SEM bit is set from zero to one. The OWN bit as read by one processor is the complement of the bit read by the other processor.

The reset state of the semaphore registers is defined in Table 5. The A processor owns all of the semaphore registers


except the second semaphore register which is owned by the B processor.

TABLE 5 - RESET STATE OF SEMAPHORE REGISTERS

Semaphore Register A Proc		A Processor		ocessor
Number	SEM Bit	OWN Bit	SEM Bit	OWN Bit
1	1	1	1	0
2	1	0 .	11	1
3 `	1	1	1.	0
4	1	1.	1	0
5	.1	. 1	1.	0
6	1	1	1	0

A state diagram for a semaphore register is shown in Figure 3.

FIGURE 3 - STATE DIAGRAM FOR SEMAPHORE REGISTER



## NOTES:

- Writes to a semaphore register are valid only if SEM = 1 and OWN = 1.
- When A and B simultaneously read a semaphore register, the hardware handles it as a read by A followed by a read by B.

#### INTERRUPT REGISTERS

The dual-port memory unit contains two addressable locations at F8 and F9 on both sides that control the interrupt (IRQ) operation between the processors. Although there is only one hardware register for each side, for purposes of explanation the register accessed at location F8 is referred to

<sup>1 =</sup> Resource Not Available

<sup>1 =</sup> Resource Not Available

as the IRQX status register and the register accessed at location F9 is referred to as the IRQX control register (refer to Table 6). The registers each consisting of two bits have identical bit arrangements. Bit 6 is the enable bit and bit 7 is the flag bit. The other six bits are not used and always read as zero. When RESET is asserted, both bits are cleared to zero.

Table 7 summarizes the bits involved when reading or writing to the status or control registers at F8 or F9. The enable bits on either side (A or B) track the data that is written into the status register from that side. Writes to the control register do not alter data. The actual data written is disregarded but the action sets the flag bit in the other side's register and asserts an interrupt signal if enabled.

The following describes how the B side interrupt is asserted from the A side. The A side interrupt is controlled in a similar manner.

When the enable bit in the IRQb status register is set (bit 6=1), a write to IRQa control register sets the flag bit in the IRQb status register (bit 7=1) and causes an interrupt on the B side by setting the IRQb pin low. Reading the IRQb status

register reads the state of the B side enable and flag bits. Reading the IROb control register also reads the enable and flag bits but in addition, clears the B side flag bit (bit 7 = 0) and clears the B side interrupt by removing the low condition on the IROb pin.

The enable bit in the IRQb status register (bit 6) is changed by writing the proper data to bit 6 of the IRQb status register. If the B side enable bit is zero, interrupts are prevented on the B side. However, a write to the IRQa control register still sets the B side flag bit.

#### INTERNAL REGISTER ADDRESSES

Table 8 shows the address of the RAM, IRQ, and semaphore registers. The addresses to these registers are the same whether accessed from the A or B side. The address and data buses are multiplexed on the A side. The B side has separate address and data buses. The B side can be used on a multiplexed bus by connecting the corresponding address and data bit pins together (A0 to D0, A1 to D1, etc.) and using the B side address strobe input pin.

TABLE 6 - IRQ REGISTERS

i	Location	Register Name	Bit 7	Bit 6	Bits 5 to 0
	A Side F8	IRQa Status	Flag	Enable	Not Used
	A. Side F9	IRQa Control	Flag	Enable	Not Used
	B Side F8	IRQb Status	Flag	Enable	Not Used
	B Side F9	IRQb Control	Flag	Enable	Not Used

TABLE 7 - INTERRUPT OPERATION

Operation	Action Taken
A Reads IRQa Status at F8	Read EA and FA
A Writes IRQa Status at F8	Writes to EA
A Reads IRQa Control at F9	Read EA and FA; Clear FA
A Writes IRQa Control at F9	Set FB; Assert IRQB if Enabled
B Reads IRQb Status at F8	Read EB and FB
B Writes IRQb Status at F8	Writes to EB
B Reads IRb Control at F9	Read EB and FB, Clear FB
B Writes IRQb Control at F9	Set FA; Assert IRQA if Enabled

F8 and F9 are Address Locations EA and FA are A Side Enable and Flag Bits EB and FB are B Side Enable and Flag Bits

#### TABLE 8 - REGISTER LOCATIONS

		TABLE 0 - NEGIOTER EGOA
RS	Address	Register Name
0	00-FF	Dual Ported RAM
1	00-07	IRQ and Semaphore
1	08-0F	IRQ and Semaphore
1 1	10-17	IRQ and Semaphore
1	18-1F	IRQ and Semaphore
1	•	1
1	•	IRQ and Semaphore
{	•	
1 "	E0-E7	IRQ and Semaphore
1	E8-EF	IRQ and Semaphore
1.1	F0-F7	IRQ and Semaphore
1	F8-FF	IRQ and Semaphore

#### Where:

X is 0 through F of the upper four bits of the address (note that only the lower three bits of the address are decoded):

X0 and X8 IRQa or IRQb Status X1 and X9 IRQa or IRQb Control X2 and XA Semaphore 1

X3 and XB Semaphore 2 X4 and XC Semaphore 3

X5 and XD Semaphore 4 X6 and XE Semaphore 5

X7 and XF Semaphore 6



# MCM6836R16

## **Advance Information**

#### 128K-BIT COMBINATION ROM/EEPROM MEMORY UNIT

The MCM6836E16/MCM6836R16 Combination ROM/EEPROM Memory (CREEM) is a 16K byte combination memory device with 14K bytes of mask programmable ROM and 2K bytes of electrically erasable programmable ROM (EEPROM). It is designed for handling data in applications requiring nonvolatile memory and in-system reprogramming to a portion of the memory. The MCM6836 saves time and money because of the in-system erase and reprogram capability of its 2K bytes of EEPROM. The industry standard pinout in a 28-pin dual-in-line package makes the MCM6836() 116 compatible with 128K-bit ROMs and EPROMS.

For easy use, the MCM6836() 116 device operates in the read mode from a single power supply and has a static power down mode. The MCM6836R16 version has a 256 byte user programmable redundancy EEPROM on chip. It can be programmed by the user to replace any page of 256 bytes of memory in the mask ROM or EEPROM sections. The following are some of the major features of the MCM6836() 116.

- 128K-Bit ROM/EEPROM Combination Memory Organized as 16.384 × 8 Bytes
- Lowest Order 2K Bytes are Bulk Erasable EEPROM
- Remaining 14K Bytes are Mask Programmed ROM
- Packaged in Standard 28-Pin DIP
- Pin Compatible with 128K-Bit ROMs and EEPROMs
- In the Read Operating Mode Only +5 V Power Supply is Required
- +21 Vdc Programming Power Supply
- Bulk Erase
- 256 Bytes of Spare Memory are Included on Chip (MCM6836R16 Only)
- Seven Operating Modes: Read, Standby, Program, Erase, Verify, Replace (MCM6836R16 Only), and Erase-of-Replace (MCM6836R16 Only)

## ORDERING INFORMATION (TA=0°C to 70°C)

Package Type	Order Number
Cerdip	MCM6836E16S
S Suffix	MCM6836R16S
Plastic	MCM6836E16P
P Suffix	MCM6836R16P

This document contains information on a new product. Specifications and information herein are subject to change without notice.

## **HMOS**

MCM6836E16

HIGH-DENSITY N-CHANNEL PROCESS

128K-BIT COMBINATION ROM/EEPROM MEMORY



S SUFFIX CERDIP PACKAGE CASE 733

THE PROPERTY OF THE PARTY OF TH

P SUFFIX LASTIC PACKAGE CASE 710

#### PIN ASSIGNMENT

V <sub>PP</sub> [	1 •	28	vcc
A12	2	27	D₩
A7 🖸	3	26	A13
A6 🕻	4	25	<b>3</b> A8
A5 🕻	5	24	<b>1</b> A9
A4 🕻	6	23	A11
АЗ 🗖	7	22	<b>១</b> ៤
A2 🕻	8 .	21	<b>1</b> A10
A1 🖸	9	20	ÞĒ
A0 🕻	10	19	<b>D</b> DQ7
. DQ0[	11	18	<b>D</b> DQ6
DQ1	12	17	DQ5
DQ2	13	16	DQ4
v <sub>ss</sub> [	14	15	D DQ3

#### Pin Names

A0-A13 Address
Ē
G Output Enable
$\overline{\mathbb{W}}$
DQ0-DQ7 Data
VppProgram Voltage
V <sub>CC</sub> + 5 V Power Supply
Vee

FIGURE 1 - MCM6836( )16 EEPROM MEMORY UNIT BLOCK DIAGRAM





FIGURE 2 - AC TEST LOAD



#### MAXIMUM RATINGS (Voltages Referenced to VSS)

Ratings	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3  to  +7.0	V
Programming Voltage	VPP	-0.3 to $+22$	V
Input Voltage			1
Mode Programming Pin	VIHH	-0.3 to $+19$	V
All Other Inputs	V <sub>in</sub>	-0.3 to $+7$	V
Operating Temperature Range	TA	0 to 70	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages of electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V<sub>in</sub> and V<sub>out</sub> be constrained to the range VSS ≤ (V<sub>in</sub> or V<sub>out</sub>) ≤ V<sub>CC</sub>. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>CC</sub>).

#### THERMAL CHARACTERISTICS

Characteristics	Symbol	Value	Unit
Thermal Resistance			
Cerdip	$\theta_{JA}$	60	°C/W
Plastic	1	100	

#### POWER CONSIDERATIONS

The average chip-junction temperature, T.J., in °C can be obtained from:

 $T_J = T_A + (P_D \bullet \theta_{JA})$ 

(1)

Where:

T<sub>A</sub> ≡ Ambient Temperature, °C

 $\theta_{JA} \equiv Package Thermal Resistance, Junction-to-Ambient, °C/W$ 

PD = PINT + PPORT

PINT≡ICC×VCC, Watts - Chip Internal Power

PPORT≡Port Power Dissipation, Watts — User Determined

For most applications PPORT ≪PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

 $P_D = K \div (T_J + 273 ^{\circ}C)$ 

value of TA.

Solving equations 1 and 2 for K gives:

 $K = P_D \bullet (T_A + 273 \circ C) + \theta_{JA} \bullet P_D^2$ 

(2)

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P<sub>D</sub> (at equilibrium) for a known T<sub>A</sub>. Using this value of K the values of P<sub>D</sub> and T<sub>J</sub> can be obtained by solving equations (1) and (2) iteratively for any

OPERATING DC ELECTRICAL CHARACTERISTICS (Voc. = Voc. = 5.0.V. + 10%, Voc. = 0.V.do, T. = -0.9 to 70.9C (unless otherwise potent)

Characteristic	Symbol	Min	Max	Unit
Output High Voltage (I <sub>Load</sub> = -400 μA)	Voн	2.4		٧
Output Low Voltage (I <sub>Load</sub> = 2.1 mA)	VOL	-	0.4	V
Input High Voltage	VIH	2.0	Vcc	. V
Input Low Voltage All Inputs (Except Vpp)	VIL	-0.1	0.8	V
Input High Voltage Vpp (Normal Operating Mode)	VIH	Vcc	Vcc	V
Supply Current Measured at TA = 0°C in Read Mode Operation (VCC = 4.5 to 5.5 V)	Icc		100	mA
Input Low Current (V <sub>IL</sub> = 0)	١١L		- 10	μA
Input High Current (VIH=5.25 V)	ΙΗ	_	10	μA
Hi-Z Output Leakage Current Low (Vout=0.4 V)	lozL	-	-10	μΑ
Hi-Z Output Leakage Current High (V <sub>Out</sub> =5.5 V)	lozh	_	10	μA
Capacitance Output (V <sub>out</sub> =0) Input (V <sub>in</sub> =0)	C <sub>out</sub>	_	12 10	pF pF
Vpp Current	Ipp.		12	mA
Supply Current During Standby, Measured at T <sub>A</sub> = 0°C (V <sub>CC</sub> = 4.5 to 5.5 V, E≥V <sub>IH</sub> , G≥V <sub>IH</sub> )	ICC(SB)	_	25	mA


NOTES: 1. In normal read operation, if the Vpp pin is connected to VCC, then the total ICC current will be the sum of the total supply and the Vpp current.

In all cases, V<sub>CC</sub> and V<sub>IHH</sub> must be applied simultaneously with or prior to V<sub>PP</sub>, V<sub>CC</sub> and V<sub>IHH</sub> must be switched off simultaneously with or after V<sub>PP</sub>.

READ MODE AC ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = 0 \text{ to } 70 ^{\circ}\text{C}$ )

Characteristic	Symbol	Min	Max	Unit
Access Time (From Chip Enable)	†ELQV	-	250	ns
Access Time (From Output Enable)	tGLQV	-	100	ns
Address Hold Time (From Chip Enable)	tEHAZ	0		ns
Address Setup Time	†AVEL	0		ns
Disable Time (From Output Enable)	tGHQZ	0	80	ns
Disable Time (From Chip Enable)	t <sub>EHQZ</sub>	10	80	ns

#### READ MODE TIMING DIAGRAM



NOTES: 1. Voltage levels shown are VOL  $\leq$  0.4 V and VOH  $\geq$  2.4 V unless otherwise specified

2. Timing level measurement points are 0.8 V and 2.0 V unless otherwise specified.

3.  $\overline{G}$  may be delayed up to telov-talov after the falling edge of  $\overline{E}$  without impact on telov.


## **PROGRAMMING OPERATION DC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5.0 \text{ Vdc} \pm 10\%$ , $V_{SS} = 0 \text{ Vdc}$ , $T_A = 25 ^{\circ}\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Programming Voltage (VPP Pin)	V <sub>PP</sub>	20	21	22	V
Input High Voltage For Data	VIH	2.0	-	Vcc	V
Input Low Voltage	V <sub>IL</sub>	- 0.1	_	0.8	V
Address, E, G, and W Sink Current (Vin=5.25 V/0.4 V)	l leak	. –		10	μΑ
Vpp Supply Current (Vpp=21±1-V, $\overline{W}$ =V <sub>IH</sub> )	I <sub>PP1</sub>	_		10	mΑ
Vpp Programming Pulse Supply Current (Vpp=21±1 V, W=V <sub>IL</sub> )	IPP2	-	-	10	mΑ
V <sub>CC</sub> Supply Current	¹cc	-		115	mA

PROGRAMMING OPERATION AC TIMING CHARACTERISTICS (V<sub>CC</sub> = 5.0 Vdc ± 10%, V<sub>SS</sub> = 0 Vdc, V<sub>PP</sub> = 21 ± 1 V, T<sub>A</sub> = 25°C)

Characteristic	Symbol	Min	Max	Unit
Vpp Rise Time	<sup>t</sup> PLPH	50		ns
Vpp Fall Time	tPHPL	50		ns
Vpp Setup Time	t <sub>PHWL</sub>	2.0		μS
Vpp Hold Time	tWHPL	2.0		μS
Address Setup Time	t <sub>AVWL</sub>	2.0	_	μS
Address Hold Time	tWHAX	2.0	-	μs
Output Enable High to Program Pulse	<sup>t</sup> GHWL	2.0	_	μS
Output Enable Hold Time	tWHGL	2.0		μS
Chip Enable Setup Time	<sup>t</sup> EHWL	2.0	_	μS
Output Disable to Hi-Z Output	<sup>t</sup> GHQX	0.1	100	ns
Data Setup Time	tDVWL	2.0		μS
Data Hold Time	tWHDX	2.0	-	μS
Program Pulse Width	tW(WL)1	1.0	10	ms
Output Enable to Valid Data	tGLDV	-	200	ns

#### PROGRAMMING OPERATION TIMING DIAGRAM




 $\textbf{ERASE OPERATION DC ELECTRICAL CHARACTERISTICS} \ (V_{CC} = 5.0 \ \text{Vdc} \ \pm 10\%, V_{SS} = 0 \ \text{Vdc}, \ V_{PP} = 21 \pm 1 \ \text{Vdc}, \ T_{A} = 25 \ \text{°C}$ 

Characteristic	Symbol	Min	Тур	Max	Unit
Input Current for Any Input @ Vin	lleak	_	_	10	μΑ
V <sub>CC</sub> Supply Current (Outputs Open, W= V <sub>IL</sub> )	l'cc l		-	115	· mA
Vpp Supply Current ( $\overline{W} = V_{ L}$ )	IPP	_	5	10	mA
Input Low Level	VIL	- 0.1		0.8	V
Input High Level	VIH	2.0	-	Vcc	V .
Input Mode Select High	VIHH	12	15	19	V

<b>ERASE OPERATION AC TI</b>	MING CHARACTERISTICS (VCC=5.0 Vdc ± 10%,	$V_{CC} = 0 \text{ Vdc. } V_{DD} = 21 + 1 \text{ Vdc. } T_A = 25^{\circ}C)$

Characteristic	Symbol	Min	Тур	Max	Unit
Vpp Rise Time	tPLPH	50	_	-	ns
Vpp Fall Time	tPHPL	50		_	ns
Vpp Setup Time	t <sub>PHWL</sub>	2.0		-	μS
Vpp Hold Time	tWHPL	2.0	-	-	μS
Address Delay Time	tWHAV	2.0	_	-	μS
Output Enable Setup Time	tGHHWL	2.0			μS
Output Enable Hold Time	tWHGH	2.0		_	μS
Chip Enable Setup Time	t <sub>EHWL</sub>	2.0			μS
Erase Pulse Width	tW(WL)2	1.0	10	100	ms
Output Enable to Invalid Data	<sup>t</sup> GLDV			200	ns


## **ERASE OPERATION TIMING DIAGRAM**



**ERASE-OF-REPLACE OPERATION AC TIMING CHARACTERISTICS** ( $V_{CC} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $V_{PP} = 21 \pm 1 \text{ Vdc}$ ,  $T_A = 25 \, ^{\circ}\text{C}$ )

Characteristic	Symbol	Min	Тур	Max	Unit
Vpp Rise Time	t <sub>r(P)</sub>	50		-	ns
Vpp Fall Time	t <sub>f(P)</sub>	50	-	_	ns
Vpp Setup Time	tPHWL	2.0	-	:	μS
Vpp Hold Time	tWLPL	2.0		_	μS
Output Enable Setup Time	t <sub>G</sub> HWHH	2.0	_	_	μS
Output Enable Hold Time	tWHGL	2.0	-		μS
Chip Enable Setup Time	tehWHH.	2.0		-	μS
Chip Enable Hold Time	tWHEL	2.0	_	_	μS
Erase-of-Replace Pulse Width	tw(WHH)	10	T -	_	ms


#### **ERASE-OF-REPLACE OPERATION TIMING DIAGRAM**



REPLACE OPERATION AC TIMING CHARACTERISTICS (V<sub>CC</sub>=5.0 Vdc  $\pm$  10%, V<sub>SS</sub>=0 Vdc, V<sub>PP</sub>=21 $\pm$  1 Vdc, T<sub>A</sub>=25°C)

	Characteristic		Symbol	Min	Тур	Max	Unit
Vpp Setup Time			tPHWL	2.0	-		μS .
Address Setup Time			tAVWL	2.0		-	μS
Address Hold Time			tWHAX	2.0	-	-	μS
Output Enable Setup Time			<sup>†</sup> GHWL	2.0	-	- 1	μS
Chip Enable Setup Time		1.4	t <sub>EHHWL</sub>	2.0	-	-	μS
Chip Enable Hold Time			tWHEH	2.0		-	μS
Replace Pulse Width			t <sub>w</sub> (WL)3	50	100 .		ms

#### REPLACE OPERATION TIMING DIAGRAM



#### **FUNCTIONAL DESCRIPTION**

#### INTRODUCTION

The MCM6836()16 Combination ROM/EEPROM (CREEM) is a 128K bit memory device containing 2K bytes of EEPROM and 14K bytes of mask programmed ROM. The EEPROM is located in the lower 2K byte section of memory at addresses \$0000 to \$07FF, and the mask ROM is located in the upper 14K byte section of memory at addresses \$0800 to \$3FFF. The MCM6836R16 contains an additional 256 bytes of spare memory. This redundant memory allows for the replacement of a 256 byte block of memory in either mask ROM or EEPROM. The MCM6836E16, without redundancy, is also available. The MCM6836() 116 is contained in a standard 28-pin dual in-line package.

The MCM6836() 116 incorporates several operating modes which make the device easy to use and test. These modes which are illustrated in Figure 3 include: Read, Standby, Program, Erase, Verify, Replace, and Erase-Of-Replace (Replace and Erase-Of-Replace modes are used in the MCM6836R16 only). The pin voltages (signals) required for each mode are also illustrated in Figure 3 and a functional description of each operating mode is provided below. The read and standby modes allow the device to be used as a conventional ROM, the program mode allows programming of individual bytes in the EEPROM, and the erase mode allows the entire EEPROM contents to be erased to the logic high state in approximately 10 milliseconds.

In the MCM6836R16, the replace mode allows substitution of any 256-byte page in the mask ROM or EEPROM memory space with an erased page of EEPROM which can then be programmed. The substitution is performed as a single block of memory, and on-chip logic determines if mask ROM or EEPROM has been replaced. If EEPROM has been replaced, the redundant memory and the memory it has replaced are erased when the standard EEPROM is erased. If the substitution is for mask ROM, the spare memory is erased only by the erase replace mode which has unique control functions. This allows the spare memory to contain the same characteristics as the normal memory for which it is substituted

#### OPERATING MODES

The MCM6836E16/MCM6836R16 (CREEM) incorporates five common operating modes, plus two more modes for the MCM6836R16, which make the device easy to use and test. The following paragraphs provide a detailed discussion of

each of these modes. In addition, Figure 3 provides a chart illustrating how the various pins are affected during each of the operating modes.

#### NOTE

It is possible to erase spare EEPROM even if it is used as ROM (or isn't being used) when the following erroneous pin connections are made: E and  $G = V_{IHH}$ ,  $V_{PP} = V_{PP}$ , and  $W = V_{II}$ .

**Read Mode** — this mode allows the MCM6836() 116 to be used like any conventional mask ROM. In order to read the device in this mode, E and  $\overline{G}$  must be held low (V<sub>IL</sub>), Vpp is connected to V<sub>CC</sub>, and a valid address accessed for data output. The W pin can be in either state (don't care). Some characteristics of the read mode are:

- 1. Data is available 250 nanoseconds after valid addresses or after the falling edge of  $\overline{E}$ .
- 2. Data is valid 100 nanoseconds after the trailing edge of  $\overline{G}$  provided  $\overline{E}$  and stable addresses have been present for 150 nanoseconds or more.
- 3. Current is less than 100 milliamperes at 0°C.

Standby Mode — In this mode the MCM6836( )16 is disabled. In order to enter this mode,  $\overline{\mathsf{E}}$  and  $\overline{\mathsf{G}}$  must be at a logic high level (V1H), and Vpp must be connected to VCC. The  $\overline{\mathsf{W}}$  and address line can be at any state ("don't care") and the data bus will be in the high-impedance state. (Hi-Z). Some characteristics of the standby mode are:

- 1. Data outputs are high impedance.
- 2. Current is reduced 75% to less than 25 milliamperes at  $0\,^{\circ}\mathrm{C}$

**Program Mode** — In this mode, individual bytes (memory locations) in the EEPROM may be programmed in approximately 10 milliseconds. (A memory location must be erased to the all ones state before it can be programmed.) In order to enter this mode and program the EEPROM,  $\overline{E}$  must be at a logic low (V<sub>IL</sub>),  $\overline{G}$  at a logic high (V<sub>IH</sub>), and Vpp must be held at  $\pm 21$  Vdc. A 10 millisecond negative-going pulse on  $\overline{W}$  will then allow the input data to be programmed into the addresses accessed in the EEPROM. Some characteristics of the program mode are:

- 1. Although only zeros are programmed into the device, both ones and zeros can be present in the data word.
- 2. Requires +21 Vdc programming voltage supply.

FIGURE 3 - OPERATING MODES AND CONTROL VOLTAGES

	Ē	G	VPP	₩	Address	Data
Read	.VIL	VIL	Vcc	X	Valid	D <sub>out</sub>
Standby	VIH	VIH	Vcc	X	X	Hi-Z
Program	VIL	ViH	V <sub>PP</sub>	ViH	Valid	Din
Erase	VIL	VIHH	Vpp	V <sub>IH</sub> .	X	Hi-Z
Verify	V <sub>IL</sub>	VIL	Vpp	VIH	Valid	D <sub>out</sub>
Replace#	VIHH	VIH	VPP		Valid	Hi-Z
Erase-of-Replace#	ViH	ViH	Vpp	√ ViHH	X	Hi-Z

# Indicates used in MCM6836R only.

NOTE: It is possible to erase spare EPROM even if it is used as ROM (or isn't being used) when the following erroneous pin connections are made:  $\overline{E}$  and  $\overline{G} = V_{IHH}$ ,  $V_{PP} = V_{PP}$ , and  $\overline{W} = V_{IL}$ .

**Erase Mode** — This mode allows the contents of the EEPROM to be erased to all ones. In order to enter this mode and erase the EEPROM,  $\overline{\textbf{E}}$  must be held low (V)<sub>L</sub>),  $\overline{\textbf{G}}$  must be held at V)<sub>H</sub>H, and VPP must be held at +21 Vdc. A 10 millisecond negative-going pulse on  $\overline{\textbf{W}}$  will then erase the EEPROM to the all ones state. Address lines can be in any state and the data bus will be in the high-impedance state (Hi-Z). Some characteristics of the erase mode are:

- 1. Bulk erase returns the entire EEPROM array to all ones.
- 2. A +21 Vdc programming voltage supply is required.

Verify Mode — In this mode the contents of the EEPROM can be verified as all ones after erasure and the contents of the data byte can be verified after programming. In order to enter this mode and verify EEPROM and/or data byte contents,  $\overline{\mathsf{E}}$  and  $\overline{\mathsf{G}}$  must be held at  $\mathsf{V}_{|\mathsf{L}|}$ , and  $\mathsf{Vpp}$  must be held at  $+21\,\mathsf{Vdc}$ . The  $\overline{\mathsf{W}}$  line must be held high (V\_IH) and a valid address must be applied to the address lines accessing the EEPROM locations (to obtain data output). Some characteristics of the verify mode are:

- 1. Allows quick verification of the data byte which was written during the previous cycle.
- Verification may be performed after each program or erase cycle.
- Verification is accomplished by performing a read cycle with Vpp at +21 Vdc and W held at V<sub>1</sub>H.

Replace Mode (MCM6836R16 only) — The replace mode allows for substitution of any 256 byte page in the mask ROM or EEPROM memory with an erased page of EEPROM which can then be programmed. The substitution is performed as a single block of memory and on-chip logic determines if mask ROM or EEPROM is to be replaced. If EEPROM is replaced, the redundant memory and the memory it has replaced is erased when the standard EEPROM is erased. If the substitution is for mask ROM, the spare memory can be erased only in the erase-of-replace mode, which has unique control functions. Thus, the spare memory assumes the same characteristics as the normal memory for which it was substituted.

To replace a block of memory,  $\overline{E}$  must be held at V<sub>IH</sub>,  $\overline{G}$  must be held at V<sub>IH</sub>, and V<sub>PP</sub> must be held at +21 Vdc. Then, a 100 millisecond negative-going pulse on  $\overline{W}$  will substitute the spare memory when the beginning address of the section of memory to be replaced is set on address lines A8-A13.

The replace operation programs special EEPROM devices which: (1) program replacement addresses into a spare row decoder, (2) determine if the address space is in mask ROM or EEPROM, (3) enable the spare memory, and (4) prevent "overprogramming" the replacement address. Data is then programmed into the spare memory by using the program mode. If this section of memory is addressed during the read or program mode, a signal is generated that disables all normal row decoders.

Some characteristics of the replace mode are:

- Substitutes 256 bytes of spare EEPROM for 256 bytes of either mask ROM or EEPROM.
- 2. Performed as a single block of memory.
- On-chip logic determines if mask ROM or EEPROM is to be replaced.
- 4. When in the replace mode, special EEPROM devices are programmed which:

- A. Program replacement addresses into a spare row decoder.
- B. Determine if the address space is in mask ROM or EEPROM,
- C. Enable the spare memory, and
- D. Prevent "overprogramming" the replacement address.

Data is then programmed into spare memory using the program mode.

**Erase-Of-Replace Mode (MCM6836R16 only).** — This mode is used, when spare memory (redundancy) is being used, to erase the replace mask ROM. To erase the spare memory to all ones,  $\overline{E}$  and  $\overline{G}$  must be held at  $V_{IH}$ , and  $V_{PP}$  must be held at +21 Vdc. Then, a 10 millisecond positive-going (to  $V_{IHH})$  pulse on  $\overline{W}$  will erase the spare memory to the all ones state. This mode also erases the programmed address to the redundancy EEPROM. During the erase-of-replace mode, the address lines can be at any state and the data bus is in the high-impedance state. Some characteristics of the erase-of-replace mode are:

- Returns the device to its original condition by erasing the replace circuitry, spare decoder, and spare memory.
- Needed only for a device which contains redundancy as a user option.
- 3. False erasure of redundancy memory is unlikely due to unique control function (W pulse).

#### NOTE

The erase-of-replace mode need only be used if spare memory is being used to replace a section of mask ROM. This operation erases the replacement circuitry, spare decoder, and spare memory after which the device is returned to its original condition.

#### **FUNCTIONAL PIN DESCRIPTION**

#### VPP

This pin is used as the +21 Vdc input voltage during EEPROM programming and erasing operations. It is connected to V<sub>CC</sub> in the normal operating read and standby modes. Vpp should not, in any case, be applied before the device has been powered by V<sub>CC</sub> or after V<sub>CC</sub> has been removed from the device.

#### WRITE (W)

The active low state ( $V_{IL}$ ) of this input pin is used to program and erase the EEPROM. It is also used as a mode select pin for the erase-of-replace mode when  $V_{IHH}$  is applied to its input. In the normal read and standby operating modes, this pin is a "don't care".

#### CHIP ENABLE (E)

The active low state (V<sub>|L</sub>) of this input pin is used as a chip select signal for the read, program, erase, and verify operating modes. It is also used as a mode select input signal for the replace mode when V<sub>|HH</sub> is applied. It is used as a mode select signal for the standby and erase-of-replace modes when V<sub>|H</sub> is applied.

## OUTPUT ENABLE (G)

The active low state (V $_{IL}$ ) of this input pin is used in conjunction with  $\overline{E}$  to enable the output buffer of this device. It is also used as a mode select signal for the erase mode when V $_{IHH}$  is applied.

#### DATA BUS (DQ0-DQ7)


These eight pins provide a bidirectional data link to the system bus.

#### ADDRESS INPUTS (A0-A13)

These 14 address inputs allow any of the 14K bytes of mask ROM and 2K bytes of EEPROM to be uniquely selected in the read mode. Addresses \$0000 to \$07FF are designated as EEPROM, and addresses \$0800 to \$3FFF are designated as the mask programmable ROM. These address inputs are also used to select an address byte for programming, verifying, and replacing.

Other

# TTL RAMs





### **1024-BIT RANDOM ACCESS MEMORY**

The MCM93415 is a 1024-bit Read/Write RAM organized 1024 words by 1 bit.

The MCM93415 is designed for buffer control storage and high performance main memory applications, and has a typical access time of 35 ns.


The MCM93415 has full decoding on-chip, separate data input and data output lines, and an active low chip select. The device is fully compatible with standard DTL and TTL logic families and features an uncommitted collector output for ease of memory expansion.

- Uncommitted Collector Output
- TTL Inputs and Output
- Non-Inverting Data Output
- High Speed —

Access Time – 35 ns Typical Chip Select – 15 ns Typical

- Power Dissipation Decreases with Increasing Temperature
- Power Dissipation 0.5 mW/Bit Typical
- Organized 1024 Words X 1 Bit

### **BLOCK DIAGRAM**



# MCM93415

TTL 1024 X 1 BIT RANDOM ACCESS MEMORY

### PIN ASSIGNMENT Vсс Din \_\_\_\_ 15 **-**¬ 14 1 A 1 WE **-** 13 42 Δ9 43 **1**2 Δ8 Α4 Α7 **3** 11 **--** 10 Dout Α6 Gnd Α5 Pin Designation CS Chip Select A0-A9 Address Inputs WE Write Enable Data Input Din Data Output Dout

### **FUNCTIONAL DESCRIPTION**

The MCM93415 is a fully decoded 1024-bit Random Access Memory organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address, A0 to A9.

The Chip Select input provides for memory array expansion. For large memories, the fast chip select access time permits the decoding of Chip Select  $\overline{(CS)}$  from the address without affecting system performance.

The read and write operations are controlled by the state of the active low Write Enable ( $\overline{WE}$ ,  $\overline{Pin}$  14). With  $\overline{WE}$  held low and the chip selected, the data at  $D_{in}$  is written into the addressed location. To read,  $\overline{WE}$  is held high and the chip selected. Data in the specified location is presented at  $D_{out}$  and is non-inverted.

Uncommitted collector outputs are provided to allow wired-OR applications. In any application an external pull-up resistor of RL value must be used to provide a high at the output when it is off. Any RL value within the range specified below may be used.

$$\frac{V_{CC}(Min)}{I_{OL} - FO(1.6)} \le R_L \le \frac{V_{CC}(Min) - V_{OH}}{n(I_{CEX}) + FO(0.04)}$$

B<sub>1</sub> is in kΩ

n = number of wired-OR outputs tied together

FO = number of TTL Unit Loads (UL) driven ICEX = Memory Output Leakage Current

VOH = Required Output High Level at Output Node

IOL = Output Low Current

The minimum  $R_L$  value is limited by output current sinking ability. The maximum  $R_L$  value is determined by the output and input leakage current which must be supplied to hold the output at  $V_{\mbox{OH}}$ . One Uhit Load = 40  $\mu A$  High/1.6 mA Low.

### **ABSOLUTE MAXIMUM RATINGS (Note 1)**

Storage Temperature  Ceramic Package (D and F Suffix)  Plastic Package (P Suffix)	-55°C to +165°C -55°C to +125°C
Operating Junction Temperature, T	00 0 10 1 120 0
Ceramic Package (D and F Suffix) Plastic Package (P Suffix)	< 165 <sup>o</sup> C < 125 <sup>o</sup> C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5 V to +7.0 V
Input Voltage (dc)	-0.5 V to +5.5 V
Voltage Applied to Outputs (Output High)	-0.5 V to +5.5 V
Output Current (dc) (Output Low)	+20 mA
Input Current (dc)	-12 mA to +5.0 mA

### TRUTH TABLE

	Inputs		Output	
cs	WE	D <sub>in</sub>	Open Collector	Mode
Н	X	×	н	Not Selected
) L [	L	L	Ĥ	Write "0"
L	L	Н	Н :	Write "1"
L	н	Х	D <sub>out</sub>	Read

H = High Voltage Level

L = Low Voltage Level X = Don't Care (High.or Low)

NOTE 1: Device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

### **GUARANTEED OPERATING RANGES (Note 2)**

	Suppl	y Voltage	(V <sub>CC</sub> )	
Part Number	Min	Nom	Max	Ambient Temperature (TA)
MCM93415DC, PC	4.75 V	5.0 V	5.25 V	0°C to +75°C
MCM93415FM, DM	4.50 V	5.0 V	5.50 V	-55 <sup>0</sup> C to +125 <sup>0</sup> C

### DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted)

		Lit	nits		
Symbol	Characteristic	Min	Max	Unit	Conditions
VOL	Output Low Voltage		0.45	Vdc	V <sub>CC</sub> = Min, I <sub>OL</sub> = 16 mA
VIH	Input High Voltage	2.1		Vdc	Guaranteed Input High Voltage for All Inputs
VIL	Input Low Voltage		8.0	Vdc	Guaranteed Input Low Voltage for All Inputs
IIL	Input Low Current	,	-400	μAdc	V <sub>CC</sub> = Max, V <sub>in</sub> = 0.4 V
ΊΗ	Input High Current		40	μAdc	V <sub>CC</sub> = Max, V <sub>in</sub> = 4.5 V
			1.0	mAdc	V <sub>CC</sub> = Max, V <sub>in</sub> = 5.25 V
CEX	Output Leakage Current		100	μAdc	V <sub>CC</sub> = Max, V <sub>out</sub> = 4.5 V
VCD	Input Diode Clamp Voltage		-1.5	Vdc	V <sub>CC</sub> = Max, I <sub>in</sub> = -10 mA
Icc	Power Supply Current		130	mAdc	T <sub>A</sub> = Max
	}		155	mAdc	T <sub>A</sub> = 0°C V <sub>CC</sub> = Max, All Inputs Grounded
			170	mAdc	T <sub>A</sub> = Min


### AC OPERATING CONDITIONS AND CHARACTERISTICS


(Full operating voltage and temperature unless otherwise noted)

### AC TEST LOAD AND WAVEFORM

### **Loading Condition**

### Input Pulses







		MCM934	15DC,PC	MCM934	15DM, FM	1		
Symbol	Characteristic (Notes 2, 3)	Min Max		Min	Max	Unit	Conditions	
READ MODE	DELAY TIMES					ns		
t <sub>ACS</sub>	Chip Select Time		35		45	- 1	See Test Circuit	
<sup>t</sup> RCS	Chip Select Recovery Time		35		50	. }	and Waveforms	
t <sub>AA</sub>	Address Access Time		45		60	į		
WRITE MODE	DELAY TIMES					ns		
tws	Write Disable Time	}	35		45		See Test Circuit	
twn	Write Recovery Time	ļ	40		50	i_	and Waveforms	
	INPUT TIMING REQUIREMENTS					ns		
t <sub>W</sub>	Write Pulse Width (to guarantee write)	30		40	!	{	See Test Circuit	
<sup>t</sup> wsD	Data Setup Time Prior to Write	5		5		- 1	and Waveforms	
<sup>t</sup> WHD	Data Hold Time After Write	. 5		5		1		
<sup>t</sup> WSA	Address Setup Time (at tw = Min)	10		15	}	)		
twha	Address Hold Time	10		10		.		
twscs	Chip Select Setup Time	5		5				
twncs	Chip Select Hold Time	5		5		ſ		

NOTE 2: DC and AC specifications limits guaranteed with 500 linear feet per minute blown air. Contact your Motorola Sales Representative if extended temperature or modified operating conditions are desired.

NOTE 3: The AC limits are guaranteed to be the worst case bit in the memory.


### READ OPERATION TIMING DIAGRAM





(All Time Measurements Referenced to 1.5 V)

### WRITE CYCLE TIMING



θ<sub>JA</sub> (Junction to Ambient) Package Blown Still  $\theta$  JC (Junction to Case) D Suffix 50°C/W 85°C/W 15°C/W 55°C/W F Suffix 90°C/W 15°C/W 65°C/W P Suffix 100°C/W 25°C/W




### 1024-BIT RANDOM ACCESS MEMORY

The MCM93422/MCM93L422 are 1024-bit Read/Write RAMs, organized 256 words by 4 bits, designed for high performance main memory and control storage applications.

They have full decoding on-chip, separate data input and data output lines, an active low-output enable, write enable, and two chip selects, one active high, one active low. These memories are fully compatible with standard TTL logic families. A three-state output is provided to drive bus-organized systems and/or highly capacitive loads

- Three-State Outputs
- TTL Inputs and Outputs
- Non-Inverting Data Outputs
- High Speed —
   Access Time 30 ns Typical
   Chip Select 15 ns Typical
- Power Dissipation 0.26 mW/Bit Typical
- Standard 22-Pin, 400 Mil Wide Package
- Power Dissipation Decreases with Increasing Temperature
- Organized 256 Words × 4 Bits
- Two Chip Select Lines for Memory Expansion



# MCM93422 MCM93L422

### TTL 256 × 4-BIT RANDOM ACCESS MEMORY

MCM93422 — THREE-STATE: MCM93L422 — THREE-STATE

### PIN ASSIGNMENT ⊐ 22 1 = Α1 vcc F A2 **=** 21 2 🗆 AΟ WE **=** 20 3 = Α3. ⊐ 19 CS1 4 ⊏ Δ4 5 🗖 ŌĒ **⊐** 18 Δ5 6 = CS2 □ 17 Α6 ⊐ 16 7 = Α7 04 **15** 8 = Gnd D4 9 😅 01 03 14 10 🗖 01 D3 = 13 11 C D2 02 =

### Pin Description

CS1, CS2	Chip Selects
A0-A7	Address Inputs
ŌĒ	Output Enable
WE	Write Enable
D1-D4	Data Inputs
01-04	Data Outputs

### **FUNCTIONAL DESCRIPTION**

The MCM93422/MCM93L422 are fully decoded 1024-bit random access memories organized 256 words by 4 bits. Word selections are achieved by means of an 8-bit address, AO-A7.

The Chip Select (CS1 and CS2) inputs provide for memory array expansion. For large memories, the fast chip select time permits the decoding of chip select from the address without increasing address access time.

The read and write operations are controlled by the state of the active low Write Enable ( $\overline{WE}$ , Pin 20). With  $\overline{WE}$  and  $\overline{CS1}$  held low and the CS2 held high, the data at  $D_n$  is written into the addressed location. To read,  $\overline{WE}$  and CS2 are held high and  $\overline{CS1}$  is held low. Data in the specified location is presented at the output (O1–O4) and is non-inverted.

The three-state outputs of the MCM93422/MCM93L422 provide drive capability for higher speeds with capacitive load systems. The third state (high impedance) allows bus-organized systems where multiple outputs are connected to a common bus.

During writing, the output is held in a high-impedance state.

### **ABSOLUTE MAXIMUM RATINGS (Note 1)**

Storage Temperature	
Ceramic Package (D Suffix)	-65°C to +150°C
Plastic Package (P Suffix)	-55°C to +125°C
Operating Junction Temperature, Tj.	
Ceramic Package (D.Suffix)	<165°C
Plastic Package (P Suffix)	<125°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5 V to +7.0 V
Input Voltage (dc)	-0.5 V to +5.5 V
Voltage Applied to Outputs (Output High)	-0.5 V to +5.5 V
Output Current (dc) (Output Low)	+20 mA
Input Current (dc)	-12 mA to +5.0 mA

NOTE 1: Device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

### **GUARANTEED OPERATING RANGES**

Part Number	Suppl	y Voltage	(Vcc)	Ambient Temperature (T <sub>A</sub> )
Tart rediffeet	Min	Nom	Max	Ambient Temperature (TA)
MCM93422DC, PC MCM93L422DC, PC	4.75 V	5.0 V	5.25 V	0°C to +75°C

### DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range)

Symbol	Oha		Lin	nits	11	O and distance		
Symbol	Charac	teristic	Min	Max	Units	Conditions		
VOL	Output Low Voltage		0.45	Vdc	V <sub>CC</sub> = Min	, I <sub>OL</sub> = 8.0 mA		
ViH	Input High Voltage	2.1	_	Vdc	Guarantee	d Input High Voltage for all Inputs		
V <sub>IL</sub>	Input Low Voltage	_	0.8	Vdc	Guarantee	d Input Low Voltage for all Inputs		
IIL	Input Low Current	_	-300	μAdc	V <sub>CC</sub> = Max	c, V <sub>in</sub> = 0.4 V		
ΊΗ	Input High Current		40 1.0	μAdc mAdc	V <sub>CC</sub> = Max, V <sub>in</sub> = 4.5 V V <sub>CC</sub> = Max, V <sub>in</sub> = 5.25 V			
l <sub>off</sub>	Output Current (High Z)			50 -50	μAdc	V <sub>CC</sub> = Max, V <sub>out</sub> = 2.4 V V <sub>CC</sub> = Max, V <sub>out</sub> = 0.5 V		
los	Output Current Short C	rcuit to Ground	T	-70	mAdc	V <sub>CC</sub> = Max (Note 2)		
Vон	Output High Voltage		2.4	. –	Vdc	V <sub>CC</sub> = Min	, I <sub>OH</sub> = -5.2 mA	
VIK	Input Diode Clamp Volta	ige	_	-1.5	Vdc	VCC = Max, Iin = -10 mA		
	3,3,1	MCM93422	_	130	mAdc	T <sub>A</sub> = Max		
	D	WICW93422		155	mAdc	TA = Min	V <sub>CC</sub> = Max,	
cc	Power Supply Current	MCM93L422	_	75	mAdc	T <sub>A</sub> = Max	All Inputs Grounded	
	WICIVI93L422		80	mAdc	T <sub>A</sub> = Min	1		

TRUTH TABLE

		Inputs			Output					
ŌĒ	CS1	CS2	WĚ	D1-D4	01-04	Mode				
X	Н	×	X	×	High Z	Not Selected				
x	Х	L	×	×	High Z	Not Selected				
X	L	н	L	L	High Z	Write "0"				
X	L	н	L	н	High Z	Write "1"				
н	Х	×	X	×	High Z	Output Disabled				
L	L	Н !	Н	×	01-04	Read				

H = High Voltage Level

L = Low Voltage Level

X = Don't Care (High or Low)


### AC OPERATING CONDITIONS AND CHARACTERISTICS


(Full operating voltage and temperature range)

### AC TEST LOAD AND WAVEFORMS

### **Loading Conditions**

### Input Pulses






Symbol	Characteristic (Notes 2, 3, 4, 5)	MCM9342	22DC,PC	MCM93L4	22DC,PC	Units	Conditions
3,111301	Characteristic (Notes 2, 5, 4, 5)	Min	Max	Min	Max	011113	Conditions
READ MODE	DELAY TIMES					ns	
tACS	Chip Select Time	_	30	] – [	35		See Test Circuit
tzrcs	Chip Select to High Z		30	— ·	35		and Waveforms
tAOS	Output Enable Time	}	30		35		
TZROS	Output Enable to High Z	ļ <u> </u>	. 30		35		
<sup>t</sup> AA	Address Access Time	-	45	·	60		1
WRITE MODE	DELAY TIMES					. ns	See Test Circuit
tzws	Write Disable to High Z	_	35		40		and Waveform
tWR	Write Recovery Time		40		45		
-	INPUT TIMING REQUIREMENTS					ns	
tw	Write Pulse Width (to guarantee write)	. 30	-	45	í – !		See Test Circuit
tWSD	Date Setup Time Prior to Write	5.0	-	5.0			and Waveforms
tWHD	Data Hold Time After Write	5.0	_	5.0	-		
tWSA	Address Setup Time (at tw = Min)	10		10	_		
tWHA	Address Hold Time	5.0	_	5.0	-		
twscs	Chip Select Setup Time	5.0		5.0			
tWHCS	Chip Select Hold Time	5.0		5.0	-		


- NOTE 2: Output short circuit conditions must not exceed 1 second duration.
  - 3: The maximum address access time is guaranteed to be the worst-case bit in the memory.
  - Load A used to measure transitions between logic levels and from High Z state to logic Low state.
     Load B used to measure transitions between High Z state to logic High state.
     Load C used to measure transitions from either logic High or Low state to High Z state.
  - 5: All time measurements are referenced to +1.5 Vdc except transitions into the High Z state where outputs are referenced to a delta of 0.5 Vdc from the logic level using Load C.

### READ OPERATION TIMING DIAGRAM


### (All Time Measurements Referenced to 1.5 V)




### Propagation Delay from Output Enable



### WRITE CYCLE TIMING



### WRITE ENABLE TO HIGH Z DELAY



### Propagation Delay from Chip Select to High Z


# CS2 Chip Select CS1 Chip Select 1.5 V 1.5 V 1.5 V 1.5 V 1.5 V 01-04 Data Output 0.5 V High Z High Z

### Propagation Delay from Output Enable to High Z

High Z

0.5 V High Z

1.5 V



(All tZXXX parameters are measured at a delta of 0.5 V from the logic level and using Load C.)

Package	Package 0JA (Junction to Ambie		θ <sub>JC</sub> (Junction to Case)
	Blown*	Still	
D Suffix	50°C/W	85°C/W	15°C/W
P Suffix	50°C/W	85°C/W	15°C/W

<sup>\*500</sup> linear ft. per minute blown air



### 1024-BIT RANDOM ACCESS MEMORY

The MCM93425 is a 1024-bit Read/Write RAM, organized 1024 words by 1 bit.

The MCM93425 is designed for high performance main memory and control storage applications and has a typical address time of 35 ns.

The MCM93425 has full decoding on-chip, separate data input and data output lines, and an active low-chip select and write enable. The device is fully compatible with standard DTL and TTL logic families. A three-state output is provided to drive bus-organized systems and/or highly capacitive loads.

- Three-State Output
- TTL Inputs and Output
- Non-Inverting Data Output
- High Speed -

Access Time -35 ns Typical Chip Select -15 ns Typical


- Power Dissipation 0.5 mW/Bit Typical
- Power Dissipation Decreases With Increasing Temperature

## BLOCK DIAGRAM Sense Amp and Write Drivers Word 32 X 32 Drivers Array 1 of 32 1 of 32 Decoder Decoder VCC = Pin 16 3 4 5 6 9 10 11 12 Gnd = Pin 8 A1 A2 A3 A4 A5 A6 A7 A8

NOTE: Logic driving sense amp/write drivers depicts negative-only write used on C4m.

# MCM93425

### TTL 1024 X 1 BIT RANDOM ACCESS MEMORY



### **FUNCTIONAL DESCRIPTION**

The MCM93425 is a fully decoded 1024-bit Random Access Memory organized 1024 words by one bit. Word selection is achieved by means of a 10-bit address, A0—A9.

The Chip Select  $(\overline{\text{CS}})$  input provides for memory array expansion. For large memories, the fast chip select time permits the decoding of chip select from the address without increasing address access time.

The read and write operations are controlled by the state of the active low Write Enable ( $\overline{WE}$ , Pin 14). With  $\overline{WE}$  and  $\overline{CS}$  held

low, the data at  $D_{in}$  is written into the addressed location. To read,  $\overline{WE}$  is held high and  $\overline{CS}$  held low. Data in the specified location is presented at  $D_{out}$  and is non-inverted.

The three-state output provides drive capability for higher speeds with capacitive load systems. The third state (high impedance) allows bus organized systems where multiple outputs are connected to a common bus.

During writing, the output is held in the high-impedance state.

### ABSOLUTE MAXIMUM RATINGS (Note 1)

Storage Temperature	
Ceramic Package (D and F Suffix)	-55°C to +165°C
Plastic Package (P Suffix)	-55°C to +125°C
Operating Junction Temperature, TJ	
Ceramic Package (D and F Suffix)	< 165°C
Plastic Package (P. Suffix)	< 125°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5 V to +7.0 V
Input Voltage (dc)	-0.5 V to +5.5 V
Voltage Applied to Outputs (Output High)	-0.5 V to +5.5 V
Output Current (dc) (Output Low)	+20 mA
Input Current (dc)	-12 mA to +5.0 mA

### TRUTH TABLE

	Inputs		Output	
cs	WE	Din	Dout	Mode
Н	X	X	High Z	Not Selected
L	L	L	High Z	Write "0"
L	L	н	High Z	Write "1"
L	н	×	D <sub>out</sub>	Read

H = High Voltage Level

L = Low Voltage Level

X = Don't Care (High or Low)

NOTE 1: Device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

### **GUARANTEED OPERATING RANGES** (Notes 2 and 3)

ſ		Suppl	y Voltage	(Vcc)	
1	Part Number	Min	Nom.	Max	Ambient Temperature (TA)
	MCM93425DC, PC	4.75 V	5.0 V	5.25 V	0°C to +75°C
Г	MCM93425FM, DM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

### DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted)

			Limit	ts		·
Symbol	Characteristic		Min	Max	Units	Conditions
VOL	Output Low Voltage			0.45	Vdc	V <sub>CC</sub> = Min, I <sub>OL</sub> = 16 mA
VIH	Input High Voltage		2.1		Vdc	Guaranteed Input High Voltage for all Inputs
VIL	Input Low Voltage			0.8	Vdc	Guaranteed Input Low Voltage for all Inputs
IIL	Input Low Current			-400	μAdc	V <sub>CC</sub> = Max, V <sub>in</sub> = 0.4 V
, lih	Input High Current			40	μAdc	V <sub>CC</sub> = Max, V <sub>in</sub> = 4.5 V
				1.0	mAdc	V <sub>CC</sub> = Max, V <sub>in</sub> = 5.25 V
loff	Output Current (High	Z)		50	μAdc	V <sub>CC</sub> = Max, V <sub>out</sub> = 2.4 V
-				-50	1	V <sub>CC</sub> = Max, V <sub>out</sub> = 0.5 V
los	Output Current Short	Circuit to Ground		-100	mAdc	V <sub>CC</sub> = Max
VOH	Output High Voltage	MCM93425DC, PC	2.4		Vdc	I <sub>OH</sub> = -10.3 mA, V <sub>CC</sub> = 5.0 V ± 5%
		MCM93425FM, DM	2.4		Vdc	I <sub>OH</sub> = -5.2 mA
VCD	Input Diode Clamp Vo	ltage		-1.5	Vdc	V <sub>CC</sub> = Max, I <sub>in</sub> = -10 mA
1 <sub>CC</sub>	Power Supply Current			130	mAdc	T <sub>A</sub> = Max
•				155	mAdc	$T_A = 0^{\circ}C$ VCC = Max,
			1.00	170	mAdc	T <sub>A</sub> = Min All Inputs Grounded


### AC OPERATING CONDITIONS AND CHARACTERISTICS


(Full operating voltage and temperature unless otherwise noted)

### AC TEST LOAD AND WAVEFORMS

### **Loading Conditions**

### Input Pulses





		MCM934	MCM93425DC, PC MCM93425DM, FM				
Symbol	Characteristic (Notes 2, 4)	Min	Max	Min	Max	Units	Conditions
READ MODE	DELAY TIMES					nş	
<sup>t</sup> ACS	Chip Select Time		35		45		See Test Circui
<sup>t</sup> ZRCS	Chip Select to High Z	1	35	ì	50		and Waveforms
tAA	Address Access Time		45		60		
WRITE MODE	DELAY TIMES					ns	
<sup>t</sup> zws	Write Disable to High Z	Ĭ	. 35	1	45		See Test Circuit
tw R	Write Recovery Time	1	40		50		and Waveform
	INPUT TIMING REQUIREMENTS					ns	
tw	Write Pulse Width (to guarantee write)	30		40			See Test Circui
twsp	Data Setup Time Prior to Write	- 5		5			and Waveform
tWHD	Data Hold Time After Write	5		-6	-		
<sup>t</sup> WSA	Address Setup Time (at t <sub>W</sub> = Min)	10		15			
<sup>t</sup> WHA	Address Hold Time	10		10			
twscs	Chip Select Setup Time	5	l	5			
twics	Chip Select Hold Time	5	1	5	1 1		

NOTE 2: DC and AC specifications limits guaranteed with 500 linear feet per minute blown air. Contact your Motorola Sales Representative if extended temperature or modified operating conditions are desired.


NOTE 3: Output short circuit conditions must not exceed 1 second duration.

NOTE 4: The maximum address access time is guaranteed to be the worst case bit in the memory.

### READ OPERATION TIMING DIAGRAM


# CS Chip Select Pout High Z Load A tACS Load B High Z

Propagation Delay from Chip Select




(All time measurements referenced to 1.5 V)

### WRITE CYCLE TIMING




(All above measurements reference to 1.5 V)

### WRITE ENABLE TO HIGH Z DELAY




### Propagation Delay from Chip Select to High Z



(All  $t_{ZXXX}$  parameters are measured at a delta of 0.5 V from the logic level and using Load C)

	θ JA (Junctio	n to Ambient)	
Package	Blown	Still	θ JC (Junction to Case)
D Suffix	50°C/W	85°C/W	15°C/W
F Suffix	55°C/W	90°C/W	15 <sup>0</sup> C/W
P Suffix	65°C/W	100°C/W	25°C/W

# TTL PROMs





### 2048-BIT PROGRAMMABLE READ ONLY MEMORY

The MCM7621 and MCM7621A, together with various other 76xx series TTL PROMS, have common de electrical characteristics and identical programming requirements. They are fully decoded, high-speed, field-programmable ROMs and are available with three-state outputs. All bits are manufactured storing a logical "1" (outputs high), and can be selectively programmed for logical "0" (outputs low).

The field-programmable PROM can be custom-programmed to any pattern using a simple programming procedure. Schottky bipolar circuitry provides fast access time.

All pinouts are compatible to industry-standard PROMs and ROMs  $\,$ 

In addition to the conventional storage array, extra test rows and columns are included to assure high programmability, and guarantee parametric and ac performance. Fuses in these test rows and columns are blown prior to shipment.

- Common dc Electrical Characteristics and Programming Procedure
- Simple, High-Speed Programming Procedure (1.0 Second per 1024 Bits, Typical)
- Expandable Three-State Outputs and Chip Enable Inputs
- Inputs and Outputs TTL-Compatible
   Low Input Current 250 μA Logic "0", 40 μA Logic "1"

   Full Output Drive 16 mA Sink, 2.0 mA Source
- Fast Access Time Guaranteed for Worst-Case N<sup>2</sup> Sequencing, Over Commercial Temperature and Voltage Ranges
- Pin-Compatible with Industry-Standard PROMs and ROMs

### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Operating Supply Voltage	Vcc	+7.0	Vdc
Input Voltage	Vin	+5.5	Vdc
Operating Output Voltage	Voн	+7.0	Vdc
Supply Current	Icc	650	mAdc
Input Current	lin	-20	mAdc
Output Sink Current	· lo	100	mAdc
Operating Temperature Range MCM7621xxx	ТА	0 to +75	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C
Maximum Junction Temperature	TJ	+175	°C

### NOTE:


Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability. (While programming, follow the programming specifications.)

# MCM7621 MCM7621A

TTL

# 2048-BIT PROGRAMMABLE READ ONLY MEMORIES

MCM7621,A - 512 × 4 THREE-STATE



### GUARANTEED OPERATING RANGE (TA = 0°C to +75°C)

Parameter	Symbol	Min	Nom	Max	Unit
Supply Voltage	v <sub>cc</sub>	4.75	5.0	5.25	Vdc
Input High Voltage	VIH	2.0	_	-	Vdc
Input Low Voltage	VIL	_	_	0.8	Vdc

OC OPERATING CONDITIONS AND CHARACTERISTICS			Thr				
Symbol	Parameter		Test Conditions	Min	Тур	Max	Unit
lн llг	Address/Enable Input Current	1	VIH = VCC Max VIL = 0.45 V		 -0.1	40 -0.25	μAdc mAdc
Voн VoL	Output Voltage	"1" "0"	I <sub>OH</sub> = -2.0 mA, V <sub>CC</sub> Min I <sub>OL</sub> = +16 mA, V <sub>CC</sub> Min	2.4	3.4 0.35	 0.45	Vdc Vdc
OLE	Output Disabled Current	"1" "0"	V <sub>OH</sub> = +5.25 V, V <sub>CC</sub> Max V <sub>OL</sub> = +0.3 V, V <sub>CC</sub> Max	_	_	40 -40	μAdc μAdc
VIK	Input Clamp Voltage		I <sub>in</sub> = -18 mA		:	-1.2	Vdc
los	Output Short Circuit Current		V <sub>CC</sub> Max, V <sub>out</sub> = 0.0 V One Output Only for 1.0 s Max	-15		-70	mAdo
lcc	Power Supply Curren	t	V <sub>CC</sub> Max All Inputs Grounded	_	60	100	mAdd


### CAPACITANCE (f = 1.0 MHz, T<sub>A</sub> = 25°C, periodically sampled rather than 100% tested.)


Characteristic	Symbol	Тур	Unit
Input Capacitance	C <sub>in</sub>	8.0	pF
Output Capacitance	C <sub>out</sub>	10.	pF

### AC OPERATING CONDITIONS AND CHARACTERISTICS (Full operating voltage and temperature)

	MCM76		17621	MCM	7621A	
		0 to	+75°C	0 to +	75°C	
Characteristic	Symbol	Тур	Max	Тур	Max	Unit
Address to Output Access Time	†AA	45	70	45	60	ns
Chip Enable Access Time	t <sub>EA</sub>	15	25	15	25	ns

NOTE: AC limits guaranteed for worst case N<sup>2</sup> sequential with maximum test frequency of 5.0 MHz.





\*Includes Scope and Te Fixture Capacitance

### **PROGRAMMING**

The PROMs are manufactured with all bits/outputs Logical "1" (Output High). Any desired bit/output can be programmed to a Logical "0" (Output Low) by following the simple procedure shown below. One may build his own programmer to satisfy the specifications described in Table 1, or buy any of the commercially available programmers which meet these specifications. These PROMs can be programmed automatically or by the manual procedure shown below.

### PROGRAMMING PROCEDURE

- Address the PROM with the binary address of the selected word to be programmed. Address inputs are TTL-compatible. An open circuit should not be used to address the PROM.
- Disable the chip by applying input high (V<sub>IH</sub>) to the CS input. CS input must remain at V<sub>IH</sub> for programming. The chip select is TTL-compatible. An open circuit should not be used to disable the chip.
- Disable the programming circuitry by applying an Output Voltage Disable of less than VOPD to the output of the PROM. The output may be left open to achieve the disable.
- 4. Raise VCC to VpH with rise time equal to tr.
- 5. After a delay equal to or greater than  $t_d$ , apply a pulse with amplitude of VOPE and duration of  $t_p$  to the output selected


- for programming. Note that the PROM is supplied with fuses intact generating an output high. Programming a fuse will cause the output to go low in the verify mode.
- Other bits in the same word may be programmed while the V<sub>CC</sub> input is raised to VPH by applying output enable pulses to each output which is to be programmed. The output enable pulses must be separated by a minimum interval of td.
- 7. Lower V<sub>CC</sub> to 4.5 Volts following a delay of t<sub>d</sub> from the last programming enable pulse applied to an output.
- Enable the PROM for verification by applying a logic "O" (V<sub>IL</sub>) to the CS input.
- 9. If any bit does not verify as programmed, repeat Steps 2 through 8 until the bit has received a total of 1.0 ms of programming time. Bits which do not program within 1.0 ms may be considered programming rejects. Multiple pulse of durations shorter than 1.0 ms may be used to enhance programming speed.
- Repeat Steps 1 through 9 for all other bits to be programmed in the PROM.
- 11. Programming rejects returned to the factory must be accompanied by data giving address with desired and actual output data of a location in which a programming failure has occured.

### TABLE 1 - PROGRAMMING SPECIFICATIONS

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>IH</sub> V <sub>IL</sub>	Address Input Voltage (1)	2.4 0.0	5.0 0.4	5.0 0.8	V
V <sub>P</sub> H V <sub>P</sub> L	Programming/Verify Voltage to VCC	11.75 4.5	12.0 4.5	12.25 5.5	V
ICCP	Programming Voltage Current Limit with VpH Applied	600	600	650	mA
t <sub>r</sub> t <sub>f</sub>	Voltage Rise and Fall Time	1.0 1.0	1.0 1.0	10 10	μs μs
td	Programming Delay	10	10	. , 100	μS
tp	Programming Pulse Width	100	_	1000	μS
DC	Programming Duty Cycle		50	90	%
VOPE VOPD	Output Voltage Enable Disable (2)	10.0 4.5	10.5 5.0	11.0 5.5	V V
IOPE	Output Voltage Enable Current	2.0	4.0	. 10	mA
TA	Ambient Temperature	_	25	75	°C


<sup>(1)</sup> Address and chip select should not be left open for VIH.

FIGURE 1 - TYPICAL PROGRAMMING WAVEFORMS



<sup>(2)</sup> Disable condition will be met with output open circuit

### MCM7621/21A BLOCK DIAGRAM





### 4096-BIT PROGRAMMABLE READ ONLY MEMORY

The MCM7641 and MCM7641A, together with various other 76xx series TTL PROMS, comprise a complete and compatible family having common dc electrical characteristics and identical programming requirements. They are fully decoded, high-speed, field-programmable ROMs and are available in commonly used organizations, with three-state outputs. All bits are manufactured storing a logical "1" (outputs high), and can be selectively programmed for logical "0" (outputs low).

The field-programmable PROM can be custom-programmed to any pattern using a simple programming procedure. Schottky bipolar circuitry provides fast access time.

All pinouts are compatible to industry-standard PROMs and ROMs.

In addition to the conventional storage array, extra test rows and columns are included to assure high programmability, and guarantee parametric and ac performance. Fuses in these test rows and columns are blown prior to shipment.

- Common dc Electrical Characteristics and Programming Procedure
- Simple, High-Speed Programming Procedure (1.0 Second per 1024 Bits, Typical)
- Expandable Three-State Outputs and Chip Enable Inputs
- Inputs and Outputs TTL-Compatible
   Low Input Current 250 μA Logic "0", 40 μA Logic "1"
   Full Output Drive 16 mA Sink, 2.0 mA Source
- Fast Access Time Guaranteed for Worst-Case N<sup>2</sup> Sequencing, Over Commercial Temperature and Voltage Ranges
- Pin-Compatible with Industry-Standard PROMs and ROMs

### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Operating Supply Voltage	Vcc	+7.0	Vdc
Input Voltage	Vin	+5.5	Vdc
Operating Output Voltage	Voн	+7.0	Vdc
Supply Current	lcc	650	mAdc
Input Current	lin	-20	mAdc
Output Sink Current	I <sub>o</sub>	100	mAdc
Operating Temperature Range MCM7641xxx	TA	0 to +75	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C
Maximum Junction Temperature	Tj	+175	°C

### NOTE

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability. (While programming, follow the programming specifications.)

# MCM7641 MCM7641A

TTI

# 4096-BIT PROGRAMMABLE READ ONLY MEMORIES

MCM7641.A -- 512 × 8 THREE-STATE

PIN ASSIGNMENT

MCM7641DC/ADC MCM7641PC/APC



\*No Connection

### **GUARANTEED OPERATING RANGE** (TA = 0°C to +75°C)

Parameter	Symbol	Min	Nom	Max	Unit
Supply Voltage	Vcc	4.75	5.0	5.25	Vdc
Input High Voltage	VIH	2.0	_	_	Vdc
Input Low Voltage	VIL	_		0.8	Vdc

### DC OPERATING CONDITIONS AND CHARACTERISTICS

### Three-State Output

Symbol	Parameter		Test Conditions	Min	Тур	Max	Unit
IIН IIL	Address/Enable Input Current	"1" "0"	V <sub>IH</sub> = V <sub>CC</sub> Max V <sub>IL</sub> = 0.45 V	_	-0.1	40 -0.25	μAdc mAdc
V <sub>OH</sub> V <sub>OL</sub>	Output Voltage	"1"	I <sub>OH</sub> = -2.0 mA, V <sub>CC</sub> Min I <sub>OL</sub> = +16 mA, V <sub>CC</sub> Min	2.4	3.4 0.35	0.45	Vdc Vdc
OLE	Output Disabled Current	"1"	V <sub>OH</sub> = +5.25 V, V <sub>CC</sub> Max V <sub>OL</sub> = +0.3 V, V <sub>CC</sub> Max	_	=	40 40	μAdc μAdc
ViK	Input Clamp Voltage		l <sub>in</sub> = -18 mA	_		-1.2	Vdc
los	Output Short Circuit C	urrent	V <sub>CC</sub> Max, V <sub>out</sub> = 0.0 V One Output Only for 1.0 s Max	-15	-	-70	mAdc
<sup>1</sup> cc	Power Supply Current		V <sub>CC</sub> Max All Inputs Grounded	_	60	140	mAdc


### CAPACITANCE (f = 1.0 MHz, T<sub>A</sub> = 25°C, periodically sampled rather than 100% tested.)


Characteristic	Symbol	Тур	Unit
Input Capacitance	C <sub>in</sub>	8.0	pF
Output Capacitance	Cout	10	pF

### AC OPERATING CONDITIONS AND CHARACTERISTICS (Full operating voltage and temperature)

	MCM7641		17641	MCM7641 A 0 to +75°C		
	Ī	0 to +75°C				
Characteristic	Symbol	Тур	Max	Тур	Max	Unit
Address to Output Access Time	tAA	45	70	45	60	ns
Chip Enable Access Time	tEA	30	40	30	40	ns

NOTE: AC limits guaranteed for worst case N<sup>2</sup> sequential with maximum test frequency of 5.0 MHz.





\*Includes Scope and Tes Fixture Capacitance

### MCM7641/MCM7641A

### **PROGRAMMING**

The PROMs are manufactured with all bits/outputs Logical "1" (Output High). Any desired bit/output can be programmed to a Logical "0" (Output Low) by following the simple procedure shown below. One may build his own programmer to satisfy the specifications described in Table 1, or buy any of the commercially available programmers which meet these specifications. These PROMs can be programmed automatically or by the manual procedure shown below.

### PROGRAMMING PROCEDURE

- Address the PROM with the binary address of the selected word to be programmed. Address inputs are TTL-compatible. An open circuit should not be used to address the PROM.
- Disable the chip by applying input high (V<sub>IH</sub>) to the CS input. CS input must remain at V<sub>IH</sub> for programming. The chip select is TTL-compatible. An open circuit should not be used to disable the chip.
- Disable the programming circuitry by applying an Output Voltage Disable of less than V<sub>OPD</sub> to the output of the PROM. The output may be left open to achieve the disable.
- 4. Raise V<sub>CC</sub> to V<sub>PH</sub> with rise time equal to t<sub>r</sub>.
- 5. After a delay equal to or greater than  $t_d$ , apply a pulse with amplitude of  $V_{OPE}$  and duration of  $t_p$  to the output selected


- for programming. Note that the PROM is supplied with fuses intact generating an output high. Programming a fuse will cause the output to go low in the verify mode.
- Other bits in the same word may be programmed while the V<sub>CC</sub> input is raised to VP<sub>H</sub> by applying output enable pulses to each output which is to be programmed. The output enable pulses must be separated by a minimum interval of t<sub>H</sub>.
- Lower V<sub>CC</sub> to 4.5 Volts following a delay of t<sub>d</sub> from the last programming enable pulse applied to an output.
- Enable the PROM for verification by applying a logic "0"
  (VIL) to the CS input.
- 9. If any bit does not verify as programmed, repeat Steps 2 through 8 until the bit has received a total of 1.0 ms of programming time. Bits which do not program within 1.0 ms may be considered programming rejects. Multiple pulse of durations shorter than 1.0 ms may be used to enhance programming speed.
- Repeat Steps 1 through 9 for all other bits to be programmed in the PROM.
- 11. Programming rejects returned to the factory must be accompanied by data giving address with desired and actual output data of a location in which a programming failure has occured.


TABLE 1 — PROGRAMMING SPECIFICATIONS

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>IH</sub> V <sub>IL</sub>	Address Input Voltage (1)	2:4 0.0	5.0 0.4	5.0 0.8	V
V <sub>PH</sub> V <sub>PL</sub>	Programming/Verify Voltage to V <sub>CC</sub>	11.75 4.5	12.0 4.5	12.25 5.5	V V
ICCP	Programming Voltage Current Limit with VpH Applied	600	600	650	mA
t <sub>r</sub> .	Voltage Rise and Fall Time	1.0 1.0	1.0 1.0	10 10	μs μs
td	Programming Delay	10	10	100	μs
tp	Programming Pulse Width	100	_	1000	μS
DC :	Programming Duty Cycle		50	90	%
V <sub>OPE</sub> V <sub>OPD</sub>	Output Voltage Enable Disable (2)	10.0 4.5	10.5 5.0	11.0 5.5	V V.
OPE	Output Voltage Enable Current	2.0	4.0	10	mA
TA	Ambient Temperature		25	75	°C

<sup>(1)</sup> Address and chip select should not be left open for VIH.

<sup>(2)</sup> Disable condition will be met with output open circuit







### 4096-BIT PROGRAMMABLE READ ONLY MEMORY

The MCM7643 and MCM7643A, together with various other 76xx series TTL PROMS, comprise a complete and compatible family having common de electrical characteristics and identical programming requirements. They are fully decoded, high-speed, field-programmable ROMs and are available in commonly used organizations, with three-state outputs. All bits are manufactured storing a logical "1" (outputs high), and can be selectively programmed for logical "0" (outputs low).

The field-programmable PROM can be custom-programmed to any pattern using a simple programming procedure. Schottky bipolar circuitry provides fast access time.

All pinouts are compatible to industry-standard PROMs and ROMs.

In addition to the conventional storage array, extra test rows and columns are included to assure high programmability, and guarantee parametric and ac performance. Fuses in these test rows and columns are blown prior to shipment.

- Common dc Electrical Characteristics and Programming Procedure
- Simple, High-Speed Programming Procedure (1.0 Second per 1024 Bits, Typical)
- Expandable Three-State Outputs and Chip Enable Inputs
- Inputs and Outputs TTL-Compatible
   Low Input Current 250 μA Logic "0", 40 μA Logic "1"

   Full Output Drive 16 mA Sink, 2.0 mA Source
- Fast Access Time Guaranteed for Worst-Case N<sup>2</sup> Sequencing, Over Commercial Temperature and Voltage Ranges
- Pin-Compatible with Industry-Standard PROMs and ROMs

### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Operating Supply Voltage	Vcc	+7.0	Vdc
Input Voltage	V <sub>in</sub>	+5.5	Vdc
Operating Output Voltage	Voн	+7.0	Vdc
Supply Current	Icc	650	mAdc
Input Current	lin	-20	m Adc
Output Sink Current	1 <sub>o</sub>	100	mAdc
Operating Temperature Range MCM7643xxx	TA	0 to +75	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C
Maximum Junction Temperature	Tj	+175	°C

### NOTE:

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability. (While programming, follow the programming specifications.)

# MCM7643 MCM7643A


TTL

# 4096-BIT PROGRAMMABLE READ ONLY MEMORIES

MCM7643.A - 1024 × 4 THREE-STATE

# PIN ASSIGNMENT

MCM7643DC/ADC MCM7643PC/APC



### **GUARANTEED OPERATING RANGE (TA = 0°C to +75°C)**

Parameter	Symbol	Min	Nom	Max	Unit
Supply Voltage	Vcc	4.75	5.0	5.25	Vdc
Input High Voltage	V <sub>IH</sub>	2.0		_	Vdc
Input Low Voltage	VIL		_	0.8	Vdc

DC OPERATING CONDITIONS AND CHARACTERISTICS		Three-State Output			]		
Symbol	Parameter		Test Conditions	Min	Тур	Max	Unit
ļΗ	Address/Enable Input Current	"1" "0"	V <sub>IH</sub> = V <sub>CC</sub> Max V <sub>IL</sub> = 0.45 V		_ -0.1	40 -0.25	μAdc mAdc
V <sub>OL</sub>	Output Voltage	"1" "0"	I <sub>OH</sub> = -2.0 mA, V <sub>CC</sub> Min I <sub>OL</sub> = +16 mA, V <sub>CC</sub> Min	2.4	3.4 0.35	0.45	Vdc Vdc
OLE	Output Disabled Current	"1" "0"	V <sub>OH</sub> = +5.25 V, V <sub>CC</sub> Max V <sub>OL</sub> = +0.3 V, V <sub>CC</sub> Max		_	40 -40	μAdc μAdc
VIK	Input Clamp Voltage		l <sub>in</sub> = -18 mA		<del>-</del> -	-1.2	Vdc
los	Output Short Circuit Cu	irrent	V <sub>CC</sub> Max, V <sub>out</sub> = 0.0 V One Output Only for 1.0 s Max	-15	. –	-70	mAdc
lcc	Power Supply Current	-	V <sub>CC</sub> Max All Inputs Grounded	-	100	140	mAdc


### CAPACITANCE (f = 1.0 MHz, T<sub>A</sub> = 25°C, periodically sampled rather than 100% tested.)


Characteristic	Symbol	Тур	Unit
Input Capacitance	Cin	8.0	pF
Output Capacitance	Cout	10	pF

### AC OPERATING CONDITIONS AND CHARACTERISTICS (Full operating voltage and temperature)

		мсм	7643	MCM	7643A	
war in		0 to +	75°C	0 to +	<b>75</b> °C	
Characteristic	Symbol	Тур	Max	Тур	Max	Unit
Address to Output Access Time	tAA	50	70	40	50	ns
Chip Enable Access Time	t <sub>EA</sub>	25	30	25	30	ns

NOTE: AC limits guaranteed for worst case N<sup>2</sup> sequential with maximum test frequency of 5.0 MHz.





### **PROGRAMMING**

The PROMs are manufactured with all bits/outputs Logical "1" (Output High). Any desired bit/output can be programmed to a Logical "0" (Output Low) by following the simple procedure shown below. One may build his own programmer to satisfy the specifications described in Table 1, or buy any of the commercially available programmers which meet these specifications. These PROMs can be programmed automatically or by the manual procedure shown below.

### PROGRAMMING PROCEDURE

- Address the PROM with the binary address of the selected word to be programmed. Address inputs are TTL-compatible. An open circuit should not be used to address the PROM.
- Disable the chip by applying input high (V<sub>IH</sub>) to the CS input. CS input must remain at V<sub>IH</sub> for programming. The chip select is TTL-compatible. An open circuit should not be used to disable the chip.
- Disable the programming circuitry by applying an Output Voltage Disable of less than V<sub>OPD</sub> to the output of the PROM. The output may be left open to achieve the disable.
- 4. Raise VCC to VpH with rise time equal to tr.
- After a delay equal to or greater than t<sub>d</sub>, apply a pulse with amplitude of VOPE and duration of t<sub>p</sub> to the output selected

- for programming. Note that the PROM is supplied with fuses intact generating an output high. Programming a fuse will cause the output to go low in the verify mode.
- Other bits in the same word may be programmed while the V<sub>CC</sub> input is raised to V<sub>PH</sub> by applying output enable pulses to each output which is to be programmed. The output enable pulses must be separated by a minimum interval of t<sub>d</sub>.
- Lower V<sub>CC</sub> to 4.5 Volts following a delay of t<sub>d</sub> from the last programming enable pulse applied to an output.
- Enable the PROM for verification by applying a logic "O" (VIL) to the CS input.
- 9. If any bit does not verify as programmed, repeat Steps 2 through 8 until the bit has received a total of 1.0 ms of programming time. Bits which do not program within 1.0 ms may be considered programming rejects. Multiple pulse of durations shorter than 1.0 ms may be used to enhance programming speed.
- programming speed.


  10. Repeat Steps 1 through 9 for all other bits to be programmed in the PROM.
- 11. Programming rejects returned to the factory must be accompanied by data giving address with desired and actual output data of a location in which a programming failure has occured.

**TABLE 1 — PROGRAMMING SPECIFICATIONS** 

Symbol	Parameter	Min	Тур	Max	Unit
VIH VIL	Address Input Voltage (1)	2.4 0.0	5.0 0.4	5.0 0.8	V V
V <sub>PH</sub> V <sub>PL</sub>	Programming/Verify Voltage to VCC	11.75 4.5	12.0 4.5	12.25 5.5	V
ICCP	Programming Voltage Current Limit with V <sub>PH</sub> Applied	600	600	650	mA
t <sub>r</sub>	Voltage Rise and Fall Time	1.0 1.0	1.0 1.0	10 10	μs μs
t <sub>d</sub>	Programming Delay	10	10	100	μS
tp	Programming Pulse Width	100		1000	μS
DC	Programming Duty Cycle		50	90	%
V <sub>OPE</sub> V <sub>OPD</sub>	Output Voltage Enable Disable (2)	10.0 4.5	10.5 5.0	11.0 5.5	<b>V</b>
IOPE	Output Voltage Enable Current	2.0	4.0	10	mA
TA	Ambient Temperature	_	25	75	°C

<sup>(1)</sup> Address and chip select should not be left open for VIH.

<sup>(2)</sup> Disable condition will be met with output open circuit.





# MCM7649 MCM7649A

### 4096-BIT PROGRAMMABLE READ ONLY MEMORY

The MCM7649 and MCM7649A, together with various other 76xx series TTL PROMs, comprise a complete and compatible family having common dc electrical characteristics and identical programming requirements. They are fully decoded, high-speed, field-programmable ROMs and are available in commonly used organizations, with three-state outputs. All bits are manufactured storing a Logic "1" (outputs high), and can be selectively programmed for Logic "0" (outputs low).

The field-programmable PROM can be custom-programmed to any pattern using a simple programming procedure. Schottky bipolar circuitry provides fast access time.

All pinouts are compatible to industry-standard PROMs and ROMs. In addition to the conventional storage array, extra test rows and columns are included to assure high programmability, and guarantee parametric and ac performance. Fuses in these test rows and columns are blown prior to shipment.

- Common DC Electrical Characteristics and Programming Procedure
- Simple, High-Speed Programming Procedure (1.0 Second per 1024 Bits, Typical)
- Expandable Three-State Outputs and Chip Enable Inputs
- Inputs and Outputs TTL-Compatible
   Low Input Current 250 μA Logic "0", 25 μA Logic "1"
   Full Output Drive 16 mA Sink, 2.0 mA Source
- Pin-Compatible with Industry-Standard PROMs and ROMs
- Fast Access Time Guaranteed for Worst-Case N<sup>2</sup> Sequencing, Over Commercial Temperature and Voltage Ranges
   MCM7649 60 ns Maximum

MCM7649A 45 ns Maximum

### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit	
Operating Supply Voltage	Vcc	+7.0	Vdc	
Input Voltage	Vin	+5.5	Vdc	
Operating Output Voltage	Voн	+7.Q	Vdc	
Supply Current	lcc	650	mAdc	
Input Current	lin	-20	mAdc	
Output Sink Current	I <sub>o</sub>	100	mAdc	
Operating Temperature Range MCM7649xxx	TA	0 to +75	°C	
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C	
Maximum Junction Temperature	Tu	+175	°C	

### NOTE

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability. (While programming, follow the programming specifications.)

### TTL

# 4096-BIT PROGRAMMABLE READ ONLY MEMORIES


MCM7649, A - 512 × 8 THREE-STATE



P SUFFIX PLASTIC PACKAGE CASE 738-02

### PIN ASSIGNMENT

### MCM7649PC/APC



### PIN DESIGNATION

AO-A8 Address Inputs
O1-O8 Data Outputs
CE Chip Enable

### MCM7649/MCM7649A

### GUARANTEED OPERATING RANGE (TA = 0°C to +75°C)

Parameter	Symbol	Min	Nom	Max	Unit
Supply Voltage	Vcc	4.75	5.0	5.25	Vdc
Input High Voltage	V <sub>IH</sub>	2.0			Vdc
Input Low Voltage	VIL		_	0.8	Vdc

### DC OPERATING CONDITIONS AND CHARACTERISTICS

Three-State	Output
-------------	--------

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
IH IIL	Address/Enable "1" Input Current "0"	V <sub>IH</sub> = V <sub>CC</sub> Max V <sub>IL</sub> = 0.45 V	=	_ -0.1	25 -0.25	μAdc mAdc
VOH VOL	Output Voltage "1" "0"	I <sub>OH</sub> = -2.0 mA, V <sub>CC</sub> Min I <sub>OL</sub> = +16 mA, V <sub>CC</sub> Min	2.4	3.4 0.35	0.50	Vdc Vdc
OHE OLE	Output Disabled "1" Current "0"	V <sub>OH</sub> = +5.25 V, V <sub>CC</sub> Max V <sub>OL</sub> = +0.3 V, V <sub>CC</sub> Max	= -	_	40 -40	μAdc μAdc
Vik	Input Clamp Voltage	I <sub>in</sub> = -18 mA	_	_	-1.2	Vdc
los	Output Short Circuit Current	V <sub>CC</sub> Max, V <sub>out</sub> = 0.0 V One Output Only for 1.0 s Max	-20	-	-100	mAdc
'cc	Power Supply Current	V <sub>CC</sub> Max All Inputs Grounded	_	120	170	mAdc


### **CAPACITANCE** (T<sub>A</sub> = 25°C, periodically sampled rather than 100% tested.)


Parameter	Test Conditions	Symbol	Тур	Unit
Input Capacitance	V <sub>CC</sub> = 5.0 V, V <sub>in</sub> = 2.0 V, f = 1.0 MHz	Cin	8.0	pF
Output Capacitance	V <sub>CC</sub> = 5.0 V, V <sub>in</sub> = 2.0 V, f = 1.0 MHz	Cout	10	pF

### AC OPERATING CONDITIONS AND CHARACTERISTICS (Full operating voltage and temperature)

		MCM7649 0 to +75°C		MCM7649A 0 to +75°C		7	
	Ī						
Characteristic	Symbol	Тур	Max	Тур	Max	Unit	
Address to Output Access Time	t <sub>AA</sub>	40	60	35	45	ns	
Chip Enable Access Time	†EA	30	40	25	35	ns	

NOTE: AC limits guaranteed for worst case N2 sequential with maximum test frequency of 5.0 MHz.





\*Includes Scope and Test Fixture Capacitance

### MCM7649/MCM7649A

### **PROGRAMMING**

The PROMs are manufactured with all bits/outputs Logical "1" (Output High). Any desired bit/output can be programmed to a Logical "O" (Output Low) by following the simple procedure shown below. One may build his own programmer to satisfy the specifications described in Table 1, or buy any of the commercially available programmers which meet these specifications. These PROMs can be programmed automatically or by the manual procedure shown below.

### PROGRAMMING PROCEDURE

- 1. Address the PROM with the binary address of the selected word to be programmed. Address inputs are TTL-compatible. An open circuit should not be used to address the
- Disable the chip by applying input high (V<sub>IH</sub>) to the CS input. CS input must remain at V<sub>IH</sub> for programming. The chip select is TTL-compatible. An open circuit should not be used to disable the chip.
- 3. Disable the programming circuitry by applying an Output Voltage Disable of less than VOPD to the output of the PROM. The output may be left open to achieve the disable.
- 4. Raise V<sub>CC</sub> to V<sub>PH</sub> with rise time equal to t<sub>F</sub>.
- 5. After a delay equal to or greater than  $t_d$ , apply a pulse with amplitude of VOPE and duration of tp to the output selected

for programming. Note that the PROM is supplied with fuses intact generating an output high. Programming a fuse will cause the output to go low in the verify mode.


- 6. Other bits in the same word may be programmed while the VCC input is raised to VpH by applying output enable pulses to each output which is to be programmed. The output enable pulses must be separated by a minimum interval of td.
- 7. Lower VCC to 4.5 Volts following a delay of td from the last programming enable pulse applied to an output.
- Enable the PROM for verification by applying a Logic "O" (VIL) to the CS input.
- If any bit does not verify as programmed, repeat Steps 2 through 8 until the bit has received a total of 1.0 ms of programming time. Bits which do not program within 1.0 ms may be considered programming rejects. Multiple pulse of durations shorter than 1.0 ms may be used to enhance programming speed.
- 10. Repeat Steps 1 through 9 for all other bits to be programmed in the PROM.
- 11. Programming rejects returned to the factory must be accompanied by data giving address with desired and actual output data of a location in which a programming failure has occurred

TABLE 1 - PROGRAMMING SPECIFICATIONS


Symbol	Parameter	Min	Тур	Max	Unit
VIH VIL	Address Input Voltage (1)	2.4 0.0	5.0 0.4	5.Ó 0.8	V
VPH VPL	Programming/Verify Voltage to V <sub>CC</sub>	11.75 4.5	12.0 4.5	12.25 5.5	> >
1CCP	Programming Voltage Current Limit with VPH Applied	600	600	650	mA
t <sub>r</sub> t <del>f</del>	Voltage Rise and Fall Time	1.0 1.0	1.0 1.0	10 10	μs μs
td	Programming Delay	10	10	100	μs
tp	Programming Pulse Width	100	_	1000	μS
DC	Programming Duty Cycle	_	50	90	%
V <sub>OPE</sub> V <sub>OPD</sub>	Output Voltage Enable Disable (2)	10.0 4.5	10.5 5.0	11.0 5.5	V V
IOPE	Output Voltage Enable Current	2.0	4.0	10	mA
TA	Ambient Temperature		25	75	°C

<sup>(1)</sup> Address and chip select should not be left open for  $V_{IH}$ 

### FIGURE 1 — TYPICAL PROGRAMMING WAVEFORMS



<sup>(2)</sup> Disable condition will be met with output open circuit





### 8192-BIT PROGRAMMABLE READ ONLY MEMORY

The MCM7681 and MCM7681A, together with various other 76xx series TTL PROMS, comprise a complete and compatible family having common do electrical characteristics and identical programming requirements. They are fully decoded, high-speed, field-programmable ROMs and are available in commonly used organizations, with three-state outputs. All bits are manufactured storing a logical "1" (outputs high), and can be selectively programmed for logical "0" (outputs low).

The field-programmable PROM can be custom-programmed to any pattern using a simple programming procedure. Schottky bipolar circuitry provides fast access time.

Pinouts are compatible to industry-standard PROMs and ROMs. In addition, the MCM7681 is a pin compatible replacement for the  $512 \times 8$  with Pin 22 connected as A9 on the  $1024 \times 8$ .

In addition to the conventional storage array, extra test rows and columns are included to assure high programmability, and guarantee parametric and ac performance. Fuses in these test rows and columns are blown prior to shipment.

- Common dc Electrical Characteristics and Programming Procedure
- Simple, High-Speed Programming Procedure (1.0 Second per 1024 Bits, Typical)
- Expandable Three-State Outputs and Chip Enable Inputs
- Inputs and Outputs TTL-Compatible
   Low Input Current 250 μA Logic "0", 40 μA Logic "1"
   Full Output Drive 16 mA Sink, 2.0 mA Source
- Fast Access Time Guaranteed for Worst-Case N<sup>2</sup> Sequencing, Over Commercial Temperature Ranges and Voltage Ranges
- Pin-Compatible with Industry-Standard PROMs and ROMs

### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit	
Operating Supply Voltage	Vcc	+7.0	Vdc	
Input Voltage	V <sub>in</sub>	+5.5	Vdc	
Operating Output Voltage	Voн	+7.0	Vdc	
Supply Current	¹cc	650	mAdc	
Input Current	lin	-20	mAdc	
Output Sink Current	I <sub>o</sub>	100	mAdc	
Operating Temperature Range MCM7681xxx	TA	0 to +75	°C	
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C	
Maximum Junction Temperature	TJ	+175	°C	

### NOTE:

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability. (While programming, follow the programming specifications.)

# MCM7681 MCM7681A


TTL

# 8192-BIT PROGRAMMABLE READ ONLY MEMORIES

MCM7681,A - 1024 × 8 THREE-STATE

### PIN ASSIGNMENT

MCM7681DC/ADC MCM7681PC/APC



# GUARANTEED OPERATING RANGE (TA = 0°C to +75°C)

Parameter	Symbol	Min	Nom	Max	Unit
Supply Voltage	Vcc	4.75	5.0	5.25	Vdc
Input High Voltage	VIH	2.0	_	_	Vdc
Input Low Voltage	VIL	_	_	0.8	Vdc

DC OPERATING CONDITIONS AND CHARACTERISTICS		Th	1			
Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
liH liL	Address/Enable "" Input Current ""	1 11 100 1100		-0.1	40 -0.25	μAdc mAdc
V <sub>OH</sub> V <sub>OL</sub>	Output Voltage "	IOH5:0 MA, ACC MILL	2.4	3.4 0.35	 0.45	Vdc Vdc
OLE	Output Disabled "" Current "(	1 0 H 0.20 1, 100 11.00			40 -40	μAdc μAdc
VIK	Input Clamp Voltage	I <sub>in</sub> = -18 mA	T -		-1.2	Vdc
los	Output Short Circuit Curre	One Output Only for 1.0 s Max	-15	-	-70	mAdo
<sup>1</sup> CC	Power Supply Current	V <sub>CC</sub> Max All Inputs Grounded	<del>-</del>	110 .	150	mAdo


# CAPACITANCE (f = 1.0 MHz, TA = 25°C, periodically sampled rather than 100% tested.)


Characteristic	Symbol	Тур	Unit
Input Capacitance	Cin	8.0	pF
Output Capacitance	Cout	10	pF

# AC OPERATING CONDITIONS AND CHARACTERISTICS (Full operating voltage and temperature)

	'	MCM7681 0 to +75°C		MCM7681A 0 to +75°C		
Characteristic	Symbol	Тур	Max	Тур	Max	Unit
Address to Output Access Time	tAA .		70		50	ns
Chip Enable Access Time	tEA	30	40	30	40	ns

NOTE: AC limits guaranteed for worst case N<sup>2</sup> sequential with maximum test frequency of 5.0 MHz.





\*Includes Scope and Test Fixture Capacitance

# MCM7681/MCM7681A

#### **PROGRAMMING**

The PROMs are manufactured with all bits/outputs Logical "11" (Output High). Any desired bit/output can be programmed to a Logical "0" (Output Low) by following the simple procedure shown below. One may build his own programmer to satisfy the specifications described in Table 1, or buy any of the commercially available programmers which meet these specifications. These PROMs can be programmed automatically or by the manual procedure shown below.

#### PROGRAMMING PROCEDURE

- Address the PROM with the binary address of the selected word to be programmed. Address inputs are TTL-compatible. An open circuit should not be used to address the PROM.
- Disable the chip by applying input high (V<sub>IH</sub>) to the CS input. CS input must remain at V<sub>IH</sub> for programming. The chip select is TTL-compatible. An open circuit should not be used to disable the chip.
- Disable the programming circuitry by applying an Output Voltage Disable of less than VOPD to the output of the PROM. The output may be left open to achieve the disable.
- 4. Raise V<sub>CC</sub> to V<sub>PH</sub> with rise time equal to t<sub>r</sub>.
- 5. After a delay equal to or greater than  $t_d$ , apply a pulse with amplitude of VOPE and duration of  $t_p$  to the output selected


- for programming. Note that the PROM is supplied with fuses intact generating an output high. Programming a fuse will cause the output to go low in the verify mode.
- Other bits in the same word may be programmed while the V<sub>CC</sub> input is raised to V<sub>PH</sub> by applying output enable pulses to each output which is to be programmed. The output enable pulses must be separated by a minimum interval of t<sub>M</sub>.
- Lower V<sub>CC</sub> to 4.5 Volts following a delay of t<sub>d</sub> from the last programming enable pulse applied to an output.
- Enable the PROM for verification by applying a logic "O" (VIL) to the CS input.
- 9. If any bit does not verify as programmed, repeat Steps 2 through 8 until the bit has received a total of 1.0 ms of programming time. Bits which do not program within 1.0 ms may be considered programming rejects. Multiple pulse of durations shorter than 1.0 ms may be used to enhance programming speed.
- Repeat Steps 1 through 9 for all other bits to be programmed in the PROM.
- 11. Programming rejects returned to the factory must be accompanied by data giving address with desired and actual output data of a location in which a programming failure has occured.

TABLE 1 - PROGRAMMING SPECIFICATIONS


Symbol	Parameter	Min	Тур	Max	Unit
V <sub>IH</sub> V <sub>IL</sub>	Address input Voltage (1)	2.4 0.0	5.0 0.4	5.0 0.8	V V
V <sub>PH</sub> V <sub>PL</sub>	Programming/Verify Voltage to VCC	11.75 4.5	12.0 4.5	12.25 5.5	V V
ICCP	Programming Voltage Current Limit with VpH Applied	600	600	650	mA
t <sub>r</sub> tf	Voltage Rise and Fall Time	1.0 1.0	1.0 1.0	10 10	μs μs
td	Programming Delay	10	10	100	μS
tp	Programming Pulse Width	100	_	1000	μS
DC	Programming Duty Cycle	_	50	90	%
V <sub>OPE</sub> V <sub>OPD</sub>	Output Voltage Enable Disable (2)	10.0 4.5	10.5 5.0	11.0 5.5	V
IOPE	Output Voltage Enable Current	2.0	4.0	10	mA
TA	Ambient Temperature	T	25	75	°C

<sup>(1)</sup> Address and chip select should not be left open for VIH.

FIGURE 1 - TYPICAL PROGRAMMING WAVEFORMS



<sup>(2)</sup> Disable condition will be met with output open circuit





### 8192-BIT PROGRAMMABLE READ ONLY MEMORY

The MCM7685 and MCM7685A, together with various other 76xx series TTL PROMS, comprise a complete and compatible family having common de electrical characteristics and identical programming requirements. They are fully decoded, high-speed, field-programmable PROMs and are available in commonly used organizations, with three-state outputs. All bits are manufactured storing a logical "1" (outputs high), and can be selectively programmed for logical "0" (outputs low).

The field-programmable PROM can be custom-programmed to any pattern using a simple programming procedure. Schottky bipolar circuitry provides fast access time.

Pinouts are compatible to industry-standard PROMs and ROMs. The MCM7685 is a pin compatible replacement for the  $1024 \times 4$  organization with Pin 8 connected as A10 on the  $2048 \times 4$ .

In addition to the conventional storage array, extra test rows and columns are included to assure high programmability, and guarantee parametric and ac performance. Fuses in these test rows and columns are blown prior to shipment.

- Common dc Electrical Characteristics and Programming Procedure
- Simple, High-Speed Programming Procedure (1.0 Second per 1024 Bits, Typical)
- Expandable Three-State Outputs and Chip Enable Inputs
- Inputs and Outputs TTL-Compatible
   Low Input Current -- 250 μA Logic "0", 40 μA Logic "1"
   Full Output Drive 16 mA Sink, 2.0 mA Source
- Fast Access Time Guaranteed for Worst-Case N<sup>2</sup> Sequencing, Commercial Temperature Ranges and Voltage Ranges
- Pin-Compatible with Industry-Standard PROMs and ROMs

### ABSOLUTE MAXIMUM RATINGS (See Note)

Symbol	Value	Unit
Vcc	+7.0	Vdc
Vin	+5.5	Vdc
Voн	+7.0	Vdc
<sup>1</sup> cc	650	mAdc
lin	-20	mAdc
I <sub>o</sub>	100	mAdc
TA	0 to +75	°C
T <sub>stg</sub>	-55 to +150	°C
TJ	+175	°C
	VCC Vin VOH ICC Iin Io TA	VCC +7.0  Vin +5.5  VOH +7.0  ICC 650  Iin -20  Io 100  TA 0 to +75  Tstg -55 to +150

#### NOTE

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability. (While programming, follow the programming specifications.)

# MCM7685 MCM7685A

TTL

# 8192-BIT PROGRAMMABLE READ ONLY MEMORIES

MCM7685,A - 2048 × 4 THREE-STATE

PIN ASSIGNMENT MCM7685DC/ADC MCM7685PC/APC Vcc Α5 Α7 Α4 Α8 АЗ 49 ⊐ 15 ΑO 01 □ 14 6 ⊏ Α1 02 ⊐ 13 Δ2 03 ⊐ 12 8 🗆 A10 04 **11** cs Gnd **10** 

# **GUARANTEED OPERATING RANGE** (TA = 0°C to +75°C)

Parameter	Symbol	Min	Nom	Max	Unit
Supply Voltage	Vcc	4.75	5.0	5.25	Vdc
Input High Voltage	VIH	2.0			Vdc
Input Low Voltage	V <sub>IL</sub>	_	I -	0.8	Vdc

DC OPERATING CONDITIONS AND CHARACTERISTICS		Thr	7				
Symbol	Parameter		Test Conditions	Min	Тур	Max	Unit
lih lil	Address/Enable Input Current	"1" "0"	V <sub>IH</sub> = V <sub>CC</sub> Max V <sub>IL</sub> = 0.45 V	_	-0.1	40 -0.25	μAdc mAdc
V <sub>OH</sub> V <sub>OL</sub>	Output Voltage	"1" "0"	I <sub>OH</sub> = -2.0 mA, V <sub>CC</sub> Min I <sub>OL</sub> = +16 mA, V <sub>CC</sub> Min	2.4	3.4 0.35	— 0.45	Vdc Vdc
OHE OLE	Output Disabled Current	"1" "0"	V <sub>OH</sub> = +5.25 V, V <sub>CC</sub> Max V <sub>OL</sub> = +0.3 V, V <sub>CC</sub> Max		_	40 -40	μAdc μAdc
V <sub>IK</sub>	Input Clamp Voltage		I <sub>in</sub> = -18 mA	_	T	-1.2	Vdc
los	Output Short Circuit Cu	rrent	V <sub>CC</sub> Max, V <sub>out</sub> = 0.0 V One Output Only for 1.0 s Max	-15	-	-70	mAdc
lcc	Power Supply Current		V <sub>CC</sub> Max All Inputs Grounded	_	80	150	mAdc


# **CAPACITANCE** (f = 1.0 MHz, $T_A$ = 25°C, periodically sampled rather than 100% tested.)


Characteristic	Symbol	Тур	Unit
Input Capacitance	Cin	8.0	pF
Output Capacitance	Cout	10	pF

# AC OPERATING CONDITIONS AND CHARACTERISTICS (Full operating voltage and temperature)

		MCM7685 0 to +75°C		MCM7685A 0 to +75°C		
Characteristic						
	Symbol	Тур	Max	Тур	Max	Unit
Address to Output Access Time	†AA	45	70	40	55	ns
Chip Enable Access Time	†EA	30	40	30	40	ns

NOTE: AC limits guaranteed for worst case N<sup>2</sup> sequential with maximum test frequency of 5.0 MHz.





Fixture Capacitance

# MCM7685/MCM7685A

#### **PROGRAMMING**

The PROMs are manufactured with all bits/outputs Logical "1" (Output High). Any desired bit/output can be programmed to a Logical "0" (Output Low) by following the simple procedure shown below. One may build his own programmer to satisfy the specifications described in Table 1, or buy any of the commercially available programmers which meet these specifications. These PROMs can be programmed automatically or by the manual procedure shown below.

#### PROGRAMMING PROCEDURE

- Address the PROM with the binary address of the selected word to be programmed. Address inputs are TTL-compatible. An open circuit should not be used to address the PROM.
- Disable the chip by applying input high (V<sub>IH</sub>) to the CS input. CS input must remain at V<sub>IH</sub> for programming. The chip select is TTL-compatible. An open circuit should not be used to disable the chip.
- Disable the programming circuitry by applying an Output Voltage Disable of less than V<sub>OPD</sub> to the output of the PROM. The output may be left open to achieve the disable.
- 4. Raise VCC to VPH with rise time equal to tr.
- 5. After a delay equal to or greater than  $t_d$ , apply a pulse with amplitude of  $V_{OPE}$  and duration of  $t_p$  to the output selected

- for programming. Note that the PROM is supplied with fuses intact generating an output high. Programming a fuse will cause the output to go low in the verify mode.
- Other bits in the same word may be programmed while the V<sub>CC</sub> input is raised to V<sub>PH</sub> by applying output enable pulses to each output which is to be programmed. The output enable pulses must be separated by a minimum interval of t<sub>A</sub>.
- 7. Lower V<sub>CC</sub> to 4.5 Volts following a delay of t<sub>d</sub> from the last programming enable pulse applied to an output.
- Enable the PROM for verification by applying a logic "O" (VIL) to the CS input.
- 9. If any bit does not verify as programmed, repeat Steps 2 through 8 until the bit has received a total of 1.0 ms of programming time. Bits which do not program within 1.0 ms may be considered programming rejects. Multiple pulse of durations shorter than 1.0 ms may be used to enhance programming speed.
- programming speed.

  10. Repeat Steps 1 through 9 for all other bits to be programmed in the PROM.
- 11. Programming rejects returned to the factory must be accompanied by data giving address with desired and actual output data of a location in which a programming failure has occured.

TABLE 1 — PROGRAMMING SPECIFICATIONS

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>I</sub> H V <sub>I</sub> L	Address Input Voltage (1)	2.4 0.0	5.0 0.4	5.0 0.8	V
V <sub>PH</sub> V <sub>PL</sub>	Programming/Verify Voltage to V <sub>CC</sub>	11.75 4.5	12.0 4.5	12.25 5.5	V
ICCP	Programming Voltage Current Limit with VpH Applied	600	600	650	mA
t <sub>r</sub>	Voltage Rise and Fall Time	1.0	1.0 1.0	10 10	μS μS
t <sub>d</sub>	Programming Delay	10	10	100	μS
tp	Programming Pulse Width	100	_	1000	μS
DC	Programming Duty Cycle	_	50	90	%
V <sub>OPE</sub> V <sub>OPD</sub>	Output Voltage Enable Disable (2)	10.0 4.5	10.5 5.0	11.0 5.5	V
IOPE	Output Voltage Enable Current	2.0	4.0	10	mA
TA	Ambient Temperature		25	75	°C

<sup>(1)</sup> Address and chip select should not be left open for VIH.

FIGURE 1 – TYPICAL PROGRAMMING WAVEFORMS

VPH

VCC

VPL

10%

10%

tr


tr

td

Data-1

Data-1

<sup>(2)</sup> Disable condition will be met with output open circuit.





#### 16384-BIT PROGRAMMABLE READ ONLY MEMORY

The MCM76161 and MC76161A, together with various other 76xx series TTL PROMS, comprise a complete and compatible family having common de electrical characteristics and identical programming requirements. They are fully decoded, high-speed, field-programmable ROMs and are available in commonly used organizations, with three-state outputs. All bits are manufactured storing a logical "1" (outputs high), and can be selectively programmed for logical "0" (outputs low).

The field-programmable PROM can be custom-programmed to any pattern using a simple programming procedure. Schottky bipolar circuitry provides fast access time.

Pinouts are compatible to industry-standard PROMs and ROMs. The MCM76161 is a pin compatible replacement for the  $1024 \times 8$  with Pin 21 connected as A10 on the  $2048 \times 8$ .

In addition to the conventional storage array, extra test rows and columns are included to assure high programmability, and guarantee parametric and ac performance. Fuses in these test rows and columns are blown prior to shipment.

- Common dc Electrical Characteristics and Programming Procedure
- Simple, High-Speed Programming Procedure (1.0 Second per 1024 Bits, Typical)
- Expandable Three-State Outputs and Chip Enable Inputs
- Inputs and Outputs TTL-Compatible
   Low Input Current 250 μA Logic "0", 40 μA Logic "1"
   Full Output Drive 16 mA Sink, 2.0 mA Source
- Fast Access Time Guaranteed for Worst-Case N<sup>2</sup> Sequencing, Over Commercial Temperature and Voltage Ranges
- Pin-Compatible with Industry-Standard PROMs and ROMs

#### **ABSOLUTE MAXIMUM RATINGS (See Note)**

Rating	Symbol	Value	Unit
Operating Supply Voltage	v <sub>cc</sub>	+7.0	Vdc
Input Voltage	Vin	+5.5	Vdc
Operating Output Voltage	VOH	+7.0	Vdc
Supply Current	¹cc	650	mAdc
Input Current	lin	-20	mAdc
Output Sink Current	I <sub>o</sub>	100	mAdc
Operating Temperature Range MCM76161xxx	TA	0 to +75	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C
Maximum Junction Temperature	TJ	+175	°C

Note

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability. (While programming, follow the programming specifications.)

# MCM76161 MCM76161A

TTL

# 16384-BIT PROGRAMMABLE READ ONLY MEMORIES

MCM76161,A - 2048 × 8 THREE-STATE

PIN ASSIGNMENT MCM76161DC/ADC MCM76161PC/APC ⊐ 23 2 C A6 A8 A9 22 3 📥 A5 4 🖂 A4 A10. **=** 21 CS1 \_\_\_\_20 5 🖂 A3 6 C A2 **—** 19 CS2 \_\_\_\_18 **∃** A 1 CS3 7 0 08 <u>—</u> 17 ΑÓ **---** 16 9 🗖 01 07 10 🗖 02 06 **—** 15 11 = **1**4 03 05 **d**Gna

# MCM76161/MCM76161A

# GUARANTEED OPERATING RANGE (TA = 0°C to +75°C)

Parameter	Symbol	Min	Nom	Max	Unit
Supply Voltage	Vcc	4.75	5.0	5.25	Vdc
Input High Voltage	VIH	2.0		_	Vdc
Input Low Voltage	VIL		_	0.8	Vdc

OC OPERATING CONDITIONS AND CHARACTERISTICS			Three-State Output			] .	
Symbol	Paramete	r	Test Conditions	Min	Тур	Max	Unit
lн lг	Address/Enable Input Current	"0"	V <sub>IH</sub> = V <sub>CC</sub> Max V <sub>IL</sub> = 0.45 V		_ -0.1	40 -0.25	μAdc mAdc
VOL VOH	Output Voltage	"1" "0"	I <sub>OH</sub> = -2.0 mA, V <sub>CC</sub> Min I <sub>OL</sub> = +16 mA, V <sub>CC</sub> Min	2.4	3.4 0.35	 0.45	Vdc Vdc
OLE	Output Disabled Current	1	V <sub>OH</sub> = +5.25 V, V <sub>CC</sub> Max V <sub>OL</sub> = +0.3 V, V <sub>CC</sub> Max	_	= .	40 -40	μAdc μAdc
VIK	Input Clamp Voltage		I <sub>in</sub> = -18 mA	-	-	-1.2	Vdc
los	Output Short Circuit	Current	V <sub>CC</sub> Max, V <sub>out</sub> = 0.0 V One Output Only for 1.0 s Max	-15		-70	mAdc
lcc	Power Supply Curren	it	V <sub>CC</sub> Max All Inputs Grounded	-	130	180	mAdc


# **CAPACITANCE** (f = 1.0 MHz, $T_A$ = 25°C, periodically sampled rather than 100% tested.)


Characteristic	Symbol	Тур	Unit
Input Capacitance	Cin	8.0	pF
Output Capacitance	Cout	10	pF

# AC OPERATING CONDITIONS AND CHARACTERISTICS (Full operating voltage and temperature)

		MCM76161		MCM76161A		
		0 to +75°C		0 to +75°C		
Characteristic	Symbol	Тур	Max	Тур	Max	Unit
Address to Output Access Time	t <sub>AA</sub>	45	70	35:	60	ns
Chip Enable Access Time	tEA	30	40	30	40	ns

NOTE: AC limits guaranteed for worst case N<sup>2</sup> sequential with maximum test frequency of 5.0 MHz.





\*Includes Scope and Test Fixture Capacitance

# MCM76161/MCM76161A

#### **PROGRAMMING**

The PROMs are manufactured with all bits/outputs Logical "1" (Output High). Any desired bit/output can be programmed to a Logical "0" (Output Low) by following the simple procedure shown below. One may build his own programmer to satisfy the specifications described in Table 1, or buy any of the commercially available programmers which meet these specifications. These PROMs can be programmed automatically or by the manual procedure shown below.

# PROGRAMMING PROCEDURE

- Address the PROM with the binary address of the selected word to be programmed. Address inputs are TTL-compatible. An open circuit should not be used to address the PROM.
- Disable the chip by applying input high (V<sub>IH</sub>) to the CS input. CS input must remain at V<sub>IH</sub> for programming. The chip select is TTL-compatible. An open circuit should not be used to disable the chip.
- Disable the programming circuitry by applying an Output Voltage Disable of less than V<sub>OPD</sub> to the output of the PROM. The output may be left open to achieve the disable.
- 4. Raise VCC to VPH with rise time equal to tr.
- After a delay equal to or greater than t<sub>d</sub>, apply a pulse with amplitude of V<sub>OPE</sub> and duration of t<sub>p</sub> to the output selected

- for programming. Note that the PROM is supplied with fuses intact generating an output high. Programming a fuse will cause the output to go low in the verify mode.
- Other bits in the same word may be programmed while the V<sub>CC</sub> input is raised to V<sub>PH</sub> by applying output enable pulses to each output which is to be programmed. The output enable pulses must be separated by a minimum interval of t<sub>d</sub>.
- Lower V<sub>CC</sub> to 4.5 Volts following a delay of t<sub>d</sub> from the last programming enable pulse applied to an output.
- 8. Enable the PROM for verification by applying a logic "O" (V<sub>IL</sub>) to the CS input.
- 9. If any bit does not verify as programmed, repeat Steps 2 through 8 until the bit has received a total of 1.0 ms of programming time. Bits which do not program within 1.0 ms may be considered programming rejects. Multiple pulse of durations shorter than 1.0 ms may be used to enhance programming speed.
- Repeat Steps 1 through 9 for all other bits to be programmed in the PROM.
- 11. Programming rejects returned to the factory must be accompanied by data giving address with desired and actual output data of a location in which a programming failure has occured.

**TABLE 1 — PROGRAMMING SPECIFICATIONS** 

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>IH</sub>	Address Input Voltage (1)	2.4 0.0	5.0 0.4	5.0 0.8	V
V <sub>PH</sub> V <sub>PL</sub>	Programming/Verify Voltage to VCC	11.75 4.5	12.0 4.5	12.25 5.5	v v
ICCP	Programming Voltage Current Limit with VPH Applied	600	600	650	mA
t <sub>r</sub>	Voltage Rise and Fall Time	1.0	1.0 1.0	10 10	μS μS
· t <sub>d</sub>	Programming Delay	. 10	10	100	μς
tp	Programming Pulse Width	100		1000	μS
DC	Programming Duty Cycle		50	90	%
V <sub>OPE</sub> V <sub>OPD</sub>	Output Voltage Enable Disable (2)	10.0 4.5	10.5 5.0	11.0 5.5	V V
IOPE	Output Voltage Enable Current	2.0	4.0	10	mA
TA	Ambient Temperature	T -	25	75	°C

<sup>(1)</sup> Address and chip select should not be left open for VIH.

FIGURE 1 – TYPICAL PROGRAMMING WAVEFORMS

VPH

VCC

VPL

10%

10%


t<sub>d</sub>

Data-1

Data-1

<sup>(2)</sup> Disable condition will be met with output open circuit.

# MCM76161/161A BLOCK DIAGRAM





# Advance Information

### 16384-BIT PROGRAMMABLE READ ONLY MEMORIES

The MCM76165 and MCM76165A, together with various other 76xx series TTL PROMs, comprise a complete and compatible family having common de electrical characteristics and identical programming requirements. They are fully decoded, high-speed, field-programmable ROMs and are available in commonly used organizations, with three-state outputs. All bits are manufactured storing a Logical "1" (outputs high), and can be selectively programmed for Logical "0" (outputs low).

The field-programmable PROM can be custom-programmed to any pattern using a simple programming procedure. Schottky bipolar circuitry provides fast access time.

In addition to the conventional storage array, extra test rows and columns are included to assure high programmability, and guarantee parametric and ac performance. Fuses in these test rows and columns are blown prior to shipment.

- 4096 Words x 4 Bits Organization
- TTL Compatible Inputs and Outputs
- Ultra Fast Read Access Time: 35 ns MCM76165A
   50 ns MCM76165
- Three-State Outputs
- Two Chip Select Inputs for Memory Expansion
- Proven Reliable NiCr Fuse Technology and Extra Test Words Insure High Programming Yields
- MOSAIC Oxide Isolate Technology Provides Optimum Speed-Power Characteristics
- Standard 20-Pin, 300 Mil Wide, Dual-In-Line Package

#### **ABSOLUTE MAXIMUM RATINGS (See Note)**

Rating	Symbol	Value	Unit
Operating Supply Voltage	Vcc	+7.0	Vdc
Input Voltage	V <sub>in</sub>	+ 5.5	Vdc
Operating Output Voltage	Voн	+7.0	Vdc
Supply Current	lcc	650	mAdc
Input Current	lin	-20	mAdc
Output Sink Current	l <sub>o</sub>	100	mAdc
Operating Temperature Range MCM76165 xxx	TA	0 to +75	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C .
Maximum Junction Temperature	TJ	+ 175	.0.

#### Note:

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability. (While programming, follow the programming specifications.)

MOSAIC is a trademark of Motorola Inc.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

# MCM76165 MCM76165A

# TTL

# 16384-BIT PROGRAMMABLE READ ONLY MEMORIES


MCM76165,A — 4096 x 4 THREE-STATE OUTPUTS



P SUFFIX PLASTIC PACKAGE CASE 738-02



### PIN ASSIGNMENT



#### ORDERING INFORMATION

Device	Package
MCM76165DC MCM76165ADC	Ceramic Dual-in-Line
MCM76165PC MCM76165APC	Plastic Dual-in-Line

# MCM76165/MCM76165A

Address to Output Access Time
Chip Select Access Time

Chip Disable Access Time

# **GUARANTEED OPERATING RANGE (TA = 0°C to +75°C)**

Parameter	Symbol	Min	Nom	Max	Unit
Supply Voltage	VCC	4.75	5.0	5.25	Vdc
Input High Voltage	V <sub>IH</sub>	2.0	-	_	Vdc
Input Low Voltage	VIL			0.8	Vdc

DC OPERATING CONDITIONS AND CHARACTERISTICS			Three-State Output			
Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
IIH IIL	Address/Enable "1" Input Current "0"	V <sub>IH</sub> = V <sub>CC</sub> Max V <sub>IL</sub> = 0.45 V	=	— -0.1	40 -0.25	μAdc mAdc
V <sub>OL</sub>	Output Voltage "1" "0"	I <sub>OH</sub> = -2.0 mA, V <sub>CC</sub> Min I <sub>OL</sub> = +16 mA, V <sub>CC</sub> Min	2.4	3.4 0.35	 0.45	Vdc Vdc
OHE	Output Disabled "1" Current "0"	V <sub>OH</sub> = +5.25 V, V <sub>CC</sub> Max V <sub>OL</sub> = +0.3 V, V <sub>CC</sub> Max	=	_	40 40	μAdc μAdc
VIK	Input Clamp Voltage	I <sub>in</sub> = -18 mA	_		-1.2	Vdc
los	Output Short Circuit Current	V <sub>CC</sub> Max, V <sub>out</sub> = 0.0 V One Output Only for 1.0 s Max	- 15		- 70	mAdc
lcc	Power Supply Current	V <sub>CC</sub> Max All Inputs Grounded	_	110	165	mAdc


CAPACITANCE (T<sub>A</sub> = 25°C, periodically sampled rather than 100% tested.)

Parameter	Test Conditions	Symbol	Тур	Unit
Input Capacitance	V <sub>CC</sub> = 5.0 V, V <sub>in</sub> = 2.0 V, f = 1.0 MHz	C <sub>in</sub>	8.0	pF
Output Capacitance	V <sub>CC</sub> = 5.0 V, V <sub>out</sub> = 2.0 V, f = 1.0 MHz	Cout	10	pF


AC OPERATING CONDITIONS AND CHARACTERIS	TICS	M
(Full operating voltage and temperature)		0 1
Characteristic	Symbol	Tvn

s	MCM	76165	MCM	6165A	
Ī	0 to +75°C		0 to +75℃		
Symbol	Тур	Max	Тур	Max	Unit
tAA	_	50		35	ns
tSA	-	25		25	ns
tDA	_	25	_	25	ns

NOTE: AC limits guaranteed for worst case N<sup>2</sup> sequential with maximum test frequency of 5.0 MHz.



Symbol	Parameter	S1
t <sub>AA</sub>	Address Access Time	Closed
tEA <sub>1</sub>	Chip Select Access Time from "Three State" to VOH	Open
tEA <sub>2</sub>	Chip Select Access Time from "Three State" to VOL	Closed
<sup>t</sup> DA <sub>1</sub>	Chip Disable Access Time from VOH to "Three State"	Open
tDA <sub>2</sub>	Chip Disable Access Time from VOL to "Three State"	Closed



#### **PROGRAMMING**

The PROMs are manufactured with all bits/outputs Logical "1" (Output High). Any desired bit/output can be programmed to a Logical "0" (Output Low) by following the simple procedure shown below. One may build his own programmer to satisfy the specifications described in Table 1, or buy any of the commercially available programmers which meet these specifications. These PROMs can be programmed automatically or by the manual procedure shown below.

#### PROGRAMMING PROCEDURE

- Address the PROM with the binary address of the selected word to be programmed. Address inputs are TTL-compatible. An open circuit should not be used to address the PROM.
- Disable the chip by applying input high (V<sub>IH</sub>) to the CS<sub>X</sub> input. CS<sub>X</sub> input must remain at V<sub>IH</sub> for programming. The chip select is TTL-compatible. An open circuit should not be used to disable the chip.
- Disable the programming circuitry by applying an Output Voltage Disable of less than V<sub>OPD</sub> to the output of the PROM. The output may be left open to achieve the disable.
- 4. Raise V<sub>CC</sub> to V<sub>PH</sub> with rise time equal to t<sub>r</sub>.
- After a delay equal to or greater than t<sub>d</sub>, apply a pulse with amplitude of V<sub>OPE</sub> and duration of t<sub>p</sub>


- to the output selected for programming. Note that the PROM is supplied with fuses intact generating an output high. Programming a fuse will cause the output to go low in the verify mode.
- 6. Other bits in the same word may be programmed while the V<sub>CC</sub> input is raised to V<sub>PH</sub> by applying output enable pulses to each output which is to be programmed. The output enable pulses must be separated by a minimum interval of t<sub>d</sub>.
- Lower V<sub>CC</sub> to 4.5 Volts following a delay of td from the last programming enable pulse applied to an output.
- Enable the PROM for verification by applying a Logic "0" (V<sub>IL</sub>) to the CS<sub>X</sub> inputs.
- 9. If any bit does not verify as programmed, repeat Steps 2 through 8 until the bit has received a total of 1.0 ms of programming time. Bits which do not program within 1.0 ms may be considered programming rejects. Multiple pulse of durations shorter than 1.0 ms may be used to enhance programming speed.
- Repeat Steps 1 through 9 for all other bits to be programmed in the PROM.
- Programming rejects returned to the factory must be accompanied by data giving address with desired and actual output data of a location in which a programming failure has occurred.

TABLE 1 — PROGRAMMING SPECIFICATIONS


Symbol	Parameter	Min	Тур	Max	Unit
V <sub>IH</sub> V <sub>IL</sub>	Address Input Voltage(1)	2.4 0.0	5.0 0.4	5.0 0.8	V V
V <sub>PH</sub> V <sub>PL</sub>	Programming/Verify Voltage to VCC	11.75 4.5	12.0 4.5	12.25 5.5	V V
ICCP	Programming Voltage Current Limit with VPH Applied	600	600	650	mA
t <sub>r</sub>	Voltage Rise and Fall Time	1.0 1.0	1.0 1.0	10 10	μs μs
td	Programming Delay	10	10	100	μs
tp	Programming Pulse Width	100		1000	μs
DC	Programming Duty Cycle		50	90	%
V <sub>OPE</sub> V <sub>OPD</sub>	Output Voltage Enable Disable(2)	10.0 4.5	10.5 5.0	11.0 5.5	V V
OPE	Output Voltage Enable Circuit	2.0	4.0	10	mA
TA	Ambient Temperature	-	25	75	°C

<sup>(1)</sup> Address and chip select should not be left open for VIH.

<sup>(2)</sup> Disable condition will be met with output open circuit.



# MECL RAMs





# MCM10143

# 8 x 2 MULTIPORT REGISTER FILE (RAM)

The MC10143 is an 8 word by 2 bit multiport register file (RAM) capable of reading two locations and writing one location simultaneously. Two sets of eight latches are used for data storage in this LSI circuit.

#### WRITE

The word to be written is selected by addresses  $A_0-A_2$ . Each bit of the word has a separate write enable to allow more flexibility in system design. A write occurs on the positive transition of the clock. Data is enabled by having the write enables at a low level when the clock makes the transition. To inhibit a bit from being written, the bit enable must be at a high level when the clock goes low and not change until the clock goes high. Operation of the clock and the bit enables can be reversed. While the clock is low a positive transition of the bit enable will write that bit into the address selected by  $A_C-A_D$ .

#### READ

When the clock is high any two words may be read out simultaneously, as selected by addresses  $B_0\!-\!B_2$  and  $C_0\!-\!C_2$ , including the word written during the preceding half clock cycle. When the clock goes low the addressed data is stored in the slaves. Level changes on the read address lines have no effect on the output until the clock again goes high. Read out is accomplished at any time by enabling output gates  $(B_0\!-\!B_1),\,(C_0\!-\!C_1).$ 

tpd:
Clock to Data out = 5 ns (typ)
(Read Selected)
Address to Data out = 10 ns (typ)
(Clock High)
Read Enable to Data out = 2.8 ns (typ)
(Clock high, Addresses present)
PD = 610 mW/pkg (typ no load)

	TRUTH TABLE												
*MODE	E INPUT								OUT	PUT			
	**Clock	**Clock WEO WE1 DO D1 REB REC							QB <sub>1</sub>	ac <sub>0</sub>	QC <sub>1</sub>		
Write	L→H	L.	L	н	н	н	н	L	L	L	L		
Read	н	φ	o o	φ .	φ	L	L	н	н	н	н		
Read	H→L	φ	φ	φ	φ	L	L	н	н	н	Н		
Read	L→H→L	H	н	φ	Φ	L	L	н	н	н	н		
Write	L→H	L	L	L	н	н	н	L	L	L	L		
Read	н	φ	φ	φ	φ	L	L	L	н	L	н		


\*\*Note: Clock occurs sequentially through Truth Table


\*Note: A0-A2, B0-B2, and C0-C2 are all set to same address location throughout Table.

φ = Don't Care


# **MECL**

8 x 2 MULTIPORT REGISTER FILE (RAM)





#### **BLOCK DIAGRAM**



# **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Power Supply Voltage (V <sub>CC</sub> = 0)	VEE	-8 to 0	Vdc
Base Input Voltage (VCC = 0)	Vin	0 to VEE	Vdc
Output Source Current - Continuous - Surge	10	< 50 < 100	mAdc
Junction Operating Temperature	TJ	< 165	°c
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

# **ELECTRICAL CHARACTERISTICS**

	VALUES				
Test Temperature	V <sub>IHmax</sub>	VILmin	VIHAmin	VILAmax	VEE
0°C	-0.840	-1.870	-1.145	-1.490	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+75°C	-0.720	-1.830	-1.045	-1.450	-5.2


# **ELECTRICAL CHARACTERISTICS**

Each MECL Memory circuit has been designed to meet the dc and ac specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to ~2.0 volts.


		0,	°c		+25°C	:	+7!	5°C	
Characteristics	Symbol	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	lΕ	-	150	_	118	150	-	150	mAdc
Input Current	linH								μAdc
Pins 10, 11, 19		- 1	245	- 1	- 1	245	-	245	}
All other pins		_	200	- 1		200	-	200	
Switching Times ①									ns
Read Mode			1	İ		1			ł
Address Input	<sup>t</sup> B ± QB ±	4.0	15.3	4.5	10	14.5	4.5	15.5	
Read Enable	tRE-QB+	1.1	5.3	1.2	3.5	5.0	1.2	5.5	
Data	tClock+QB-	1.7	7.3	2.0	5.0	7.0	2.0	7.6	İ
Setup									
Address	tsetup (B - Clock -)	-	-	8.5	5.5	-	-	-	
Hold									
Address	thold(Clock-B+)			-1.5	-4.5		-		
Write Mode									
Setup		[	1	ĺ		İ			
Write Enable	tsetup (WE - Clock +)	j –	-	7.0	4.0	-	-	-	
υ	tsetup(WE+Clock-)	-	-	1.0	-2.0	-	-	i —	
Address	tsetup (A - Clock +)	-	-	8.0	5.0	-	-	- '	
Data	tsetup(D-Clock+)			5.0	2.0	-			
Hold									
Write Enable	thold(Clock-WE+)	-	-	5.5	2.5	-	-	- 1	
	thold(Clock+WE-)	-	-	1.0	-2.0	-	-	- 1	
Address	thold(Clock+A+)	-	ł –	1.0	-3.0	-	-	- 1	
Data	thold(Clock+D+)			1.0	-2.0				
Write Pulse Width	PWWE	-		8.0	5.0		_	_	
Rise Time, Fall Time	t <sub>r</sub> , t <sub>f</sub>	1.1	4.2	1.1	2.5	4.0	1.1	4.5	
(20% to 80%)		<u> </u>		L	L	L			

<sup>1</sup> AC timing figures do not show all the necessary presetting conditions.

# **READ TIMING DIAGRAMS**



# WRITE TIMING DIAGRAM '





# MC10H145

# **Advance Information**

### MECL 10KH HIGH-SPEED EMITTER-COUPLED LOGIC

The MC10H145 is a member of Motorola's new MECL family. The MC10H145 is a  $16 \times 4$  bit register file. The active-low chip select allows easy expansion.

The operating mode of the register file is controlled by the WE input. When WE is "low" the device is in the write mode, the outputs are "low" and the data present at Dn input is stored at the selected address. when WE is "high", the device is in the read mode — the data state at the selected location is present at the  $\mathbf{Q}_{\mathbf{n}}$  outputs.

- Address Access Time, 3.5 ns Typical
- Power Dissipation, 700 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

16 × 4 BIT REGISTER FILE



CERAMIC PACKAGE CASE 620



P SUFFIX PLASTIC PACKAGE

# **MAXIMUM RATINGS**

Characteristic	Symbol	Rating	Unit
Power Supply (V <sub>CC</sub> = 0)	VEE .	-8.0 to 0	Vdc
Input Voltage (V <sub>CC</sub> = 0)	VI	O to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T <sub>stg</sub>	-55 to +150 -55 to +165	°C

# ELECTRICAL CHARACTERISTICS ( $V_{EE}$ = -5.2 V $\pm$ 5%) (See Note)

				25°		7		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	165	_	150		165	mA
Input Current High	linH	_	375	-	220		220	μΑ
Input Current Low	linL	0.5		0.5	_	0.3	_	μΑ
High Output Voltage	Voн	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc .
Low Output Voltage	VOL	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
High Input Voltage	VIH	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
Low Input Voltage	VIL	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

This document contains information on a new product. Specifications and information herein are  $subject to change without notice. \, MECL, MECL 10K \, and \, MECL 10KH \, are trademarks of \, Motorola \, lnc. \,$ 

# PIN ASSIGNMENT 16 Q0 🗀 02 cs 🗀 \_\_\_ a3 ☐ WE D1 🗖 13 D0 🖂 □ D3 A3 🗔 D2 A2 [ 10 VEE [

#### TRUTH TABLE

MODE	INPUT			OUTPUT
	CS	WE	Dn	Q <sub>n</sub>
Write "0"	L	L	L	L
Write "1"	L	L	Н	L
Read	L	Н	φ	Q
Disabled	н	φ	φ	L

φ = Don't Care

Q-State of Addressed Cell


# **AC PARAMETERS**


		TA = 0 to	0H145 o +75°C, 2 Vdc ±5%		
Characteristics	Symbol	Min	Max	Unit	Conditions
Read Mode				ns	Measured from 50% of input to 50% of
Chip Select Access Time	tACS	1.0	4.0	1	output. See Note 2.
Chip Select Recovery Time	tRCS	1.0	4,0	ì	
Address Access Time	<sup>t</sup> AA	2.0	6.0	1	
Write Mode				ns	twsA = 3.5 ns
Write Pulse Width	tw	4.0		f	Measured at 50% of input to 50% of
Data Setup Time Prior to Write	twsp	0		4	output. tw = 4.0 ns.
Data Hold Time After Write	tWHD	1.5		{	
Address Setup Time Prior to Write	tWSA	3.5		Į.	
Address Hold Time After Write	tWHA	0.5	_	Į.	
Chip Select Setup Time Prior to Write	twscs	0	_		
Chip Select Hold Time After Write	twics	1.5		1	the state of the s
Write Disable Time	tws	1.0	6.0	1	
Write Recovery Time	twe	1.0	6.0	1	
Chip Enable Strobe Mode				ns	Guaranteed but not tested on
Data Setup Prior to Chip Select	tCSD	0	<u> </u>	}	standard product. See Figure 1.
Write Enable Setup Prior to Chip Select	tcsw	. 0	<u> </u>	1	1 F
Address Setup Prior to Chip Select	tCSA	0	_	1	l and the same of
Data Hold Time After Chip Select	tCHD	1.0	_		·
Write Enable Hold Time After Chip Select	tCHW	0		1	
Address Hold Time After Chip Select	tCHA	2.0	_	4	
Chip Select Minimum Pulse Width	tcs	10	_	l	l i
Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>			ns	Measured between 20% and 80%
Address to Output		0.7	2.5	1	points.
CS to Output		0.7	2.5	ł	
Capacitance				pF	Measured with a pulse technique.
Input Capacitance	Cin		6.0	l	·
Output Capacitance	Cout		8.0	ł	, N

- NOTES: 1. Test circuit characteristics:  $R_T = 50 \,\Omega$ , MC10H145.  $C_L \le 5.0 \, pF$  (including jig and Stray Capacitance). Delay should
  - be derated 30 ps/pF for capacitive loads up to 50 pF.

    The maximum Address Access Time is guaranteed to be the worst-case bit in the memory.
    For proper use of MECL in a system environment, consult MECL System Design Handbook.

# FIGURE 1 — CHIP ENABLE STROBE MODE








# MCM10145

# 64-BIT REGISTER FILE (RAM)


The MCM10145 is a 64-Bit RAM organized as a 16 x 4 array. This organization and the high speed make the MCM10145 particularly useful in register file or small scratch pad applications. Fully decoded inputs, together with a chip enable, provide expansion of memory capacity. The Write Enable input, when low, allows data to be entered; when high, disables the data inputs. The Chip Select input when low, allows full functional operation of the device; when high, all outputs go to a low logic state. The Chip Select, together with open emitter outputs allow full wire-ORing and data bussing capability. On-chip input pulldown resistors allow unused inputs to remain open.


- Typical Address Access Time = 10 ns
- Typical Chip Select Access Time = 4.5 ns
- Operating Temperature Range = 0° to +75°C
- 50 kΩ Pulldown Resistors on All Inputs
- Fully Compatible with MECL 10,000
- Pin-for-Pin Compatible with the F10145





F SUFFIX CERAMIC PACKAGE CASE 650





MODE		INPUT		OUTPUT
	CS	WE	Dn	Q <sub>n</sub>
Write "0"	L	L	Ĺ	L
Write "1"	L	L	Η	L
Read	L	Н	φ	Q
Disabled	н	φ	φ	L

# MECL RAM

#### FUNCTIONAL DESCRIPTION:

The MCM10145 is a 16 word x 4-bit RAM. Bit selection is achieved by means of a 4-bit address A0 thru A3.

The active-low chip select allows memory expansion up to 32 words. The fast chip select access time allows memory expansion without affecting system performance.

The operating mode of the RAM ( $\overline{CS}$  input low) is controlled by the  $\overline{WE}$  input. With  $\overline{WE}$  low the chip is in the write mode—the output is low and the data present at  $D_n$  is stored at the selected address. With  $\overline{WE}$  high the chip is in the read mode—the data state at the selected memory location is presented non-inverted at  $Q_n$ .

# **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Power Supply Voltage (V <sub>CC</sub> = 0)	VEE	-8 to 0	Vdc
Base Input Voltage (V <sub>CC</sub> = 0)	Vin	0 to VEE	Vdc
Output Source Current — Continuous — Surge	10	< 50 < 100	m Adc
Junction Operating Temperature	Τj	< 165	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°С

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

		DC TES	T VOLTAGE (Volts)	VALUES						
Test Temperature	VIHmax	VIHmax VILmin VIHAmin VILAmax								
0°C	-0.840	-1.870	-1.145	-1.490	-5.2					
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2					
+75°C	-0.720	-1.830 ·	-1.045	-1.450	-5.2					

# **ELECTRICAL CHARACTERISTICS**

Each MECL Memory circuit has been designed to meet the de and as specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.


				MCM1014	5 Test Lim	its			
		0	°C	+2!	5°C	+75	5°C	1	the first of the second
DC Characteristics	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
Power Supply Drain Current	IEE		130		125	-	120	mAdc	Typ IEE @ 25°C = 90 mA All outputs and inputs open. Measure pin 8.
Input Current High	linH		220		220	-	220	μAdc	Test one input at a time, all other inputs are open.  Vin = VIH.
Input Current Low	linL	0.5	-	0.5	-	0.3		μAdc	Test one input at a time, all other inputs are open.  Vin ** VIL.
Logic "1" Output Voltage	Voн	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	Load 50 Ω to -2.0 V
Logic ''0'' Output Voltage	VOL	-1.870	-1.665	-1.850	-1.650	-1.830	-1.625	Vdc	
Logic ''1'' Threshold Voltage	VOHA	-1.020		-0.980	-	-0.920	-	Vdc	Threshold testing is performed and guaranteed on one input at
Logic ''0'' Threshold Voltage	VOLA	-	-1.645	-	-1.630	-	-1.605	Vdc	a time, $V_{in} = V_{IHA}$ or $V_{ILA}$ . Load 50 $\Omega$ to -2.0 $V$ .


**SWITCHING CHARACTERISTICS** ( $T_A = 0^\circ$  to  $+75^\circ$ C,  $V_{EE} = -5.2$  Vdc  $\pm 5^\circ$ ; Output Load see Figure 1; see Note 2.)


			Test Limit	S		
Characteristic	Symbol	Min	Тур	Max	Unit	Conditions
Read Mode						See Figures 2 and 3.
Chip Select Access Time	tACS	2.0	4.5	8.0	ns	Measured from 50% of input to 50% of
Chip Select Recovery Time	† RCS	2.0	5.0	8.0	ns	output. See Note 1.
Address Access Time	tAA	4.0	10	15	ns	
Write Mode						
Write Pulse Width	tw	8.0	_	_	ns	tWSA = 5 ns
Data Setup Time Prior to Write	twsp	0	-6.0	-	ns	Measured at 50% of input to 50% of
Data Hold Time After Write	twHD	3.0	0	-	ns	output.
Address Setup Time Prior to Write	twsA	5.0	1.0		ns	tw = 8 ns. See Figure 4.
Address Hold Time After Write	tWHA	1.0	-3.0		ns	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Chip Select Setup Time Prior to Write	twscs	0	-5.0	-	ns	, 4v
Chip Select Hold Time After Write	twhcs	.0	-6.0	_	ns	
Write Disable Time	tws	2.0	5.0	8.0	ns	
Write Recovery Time	twR	2.0	5.0	8.0	ns	
Chip Enable Strobe Mode						
Data Setup Prior to Chip Select	tcsp	0	-6.0	-	ns	Guaranteed but not tested on standard
Write Enable Setup Prior to Chip Select	tCSW	0	-3.0	-	ns	product. See Figure 5.
Address Setup Prior to Chip Select	tCSA	. 0	-3.0	i –	ns	
Data Hold Time After Chip Select	tCHD.	2.0	-1.0	-	ns	
Write Enable Hold Time After Chip Select	tCHW	0	-6.0	_	ns	
Address Hold Time After Chip Select	tCHA	4.0	-1.0	-	. ns	
Chip Select Minimum Pulse Width	tcs	18	12	-	ns	
Rise and Fall Time	1					Measured between 20% and 80% points.
Address to Output	tr, tf	1.5	3.0	7.0	ns	
CS to Output	t <sub>r</sub> , t <sub>f</sub>	1.5	3.0	5.0	ns	•
Capacitance						
Input Capacitance	Cin	-	4.0	6.0	рF	
Output Capacitance		_	5.0	8.0	pF	·
CS to Output Capacitance Input Capacitance	t <sub>r</sub> , t <sub>f</sub>	1.5	3.0	6.0	ns pF	


# Notes:


- 1. The maximum Address Access Time is guaranteed to be the worst-case bit in the memory.
- 2. For proper use of MECL Memories in a system environment, consult MECL System Design Handbook.



















# MCM10144

# 256 x 1-BIT RANDOM ACCESS MEMORY

The MCM10144 is a 256 word x 1-bit Read/Write Random Access Memory. Data is accessed or stored by means of an 8-bit address decoded on chip. It has a non-inverting data out, a separate data in line and 3 active-low chip select lines. It has a typical access time of 17 ns and is designed for high-speed scratch pad, control, cache, and buffer storage applications.

- Typical Address Access Time = 17 ns
- Typical Chip Select Access Time = 4.0 ns
- Operating Temperature Range = 0° to +75°C
- Open Emitter Output Permits Wired-OR for Easy Memory Expansion
- 50 kΩ Input Pulldown Resistors on Chip Select
- Power Dissipation Decreases with Increasing Temperature
- Fully Compatible with MECL 10,000 Logic Family
- Pin-for-Pin Replacement for F10410







F SUFFIX CERAMIC PACKAGE CASE 650

# 

CS Chip Select Input
A0 thru A7 Address Inputs
Din Data Input
Dout Data Output

TRUTH TABLE

Write Enable Input

MODE		ОПТРОТ		
	cs•	WE	Din	Dout
Write "0"	L	L	L	Ļ
Write "1"	L	L	н	L
Read	L	н	φ.	Q
Disabled	н	φ	φ	L

•  $\overline{\text{CS}}$  =  $\overline{\text{CS1}}$  +  $\overline{\text{CS2}}$  +  $\overline{\text{CS3}}$   $\phi$  = Don't Care.

WE

# FUNCTIONAL DESCRIPTION:

The MCM10144 is a 256 word x 1-bit RAM. Bit selection is achieved by means of an 8-bit address A0 thru A7.

The active-low chip select allows memory expansion up to 2048 words. The fast chip select access time allows memory expansion without affecting system performance.

The operating mode of the RAM  $(\overline{CS})$  inputs low) is controlled by the  $\overline{WE}$  input. With  $\overline{WE}$  low the chip is in the write mode—the output is low and the data present at  $D_{in}$  is stored at the selected address. With  $\overline{WE}$  high the chip is in the read mode—the data state at the selected memory location is presented non-inverted at  $D_{out}$ .

# **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit	
Power Supply Voltage (V <sub>CC</sub> = 0)	VEE	-8 to 0	Vdc	
Base Input Voltage (V <sub>CC</sub> = 0)	Vin	0 to VEE	Vdc	
Output Source Current — Continuous — Surge	10	< 50 < 100	m Adc	
Junction Operating Temperature	TJ	< 165	°c	
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C	

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

		DC TES	ST VOLTAGE (Volts)	VALUES						
Test Temperature	VIHmax	VIHmax VILmin VIHAmin VILAmax V								
0°C	-0.840	-1.870	-1.145	-1.490	-5.2					
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2					
+75°C	-0.720	-1.830	-1.045	-1,450	-5.2					

# **ELECTRICAL CHARACTERISTICS**

Each MECL Memory circuit has been designed to meet the de and as especifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

				VCM10144	Test Lim	its			
	1	0	°C	+2	5°C	+7!	5°C	1	
DC Characteristics	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
Power Supply Drain Current	IEE	-	130	-	125	-	120	mAdc	Typ I <sub>EE</sub> @ 25°C = 90 mA All outputs and inputs open. Measure pin 8.
Input Current High	l <sub>in</sub> H	-	220	_	220	-	220	μAdc	Test one input at a time, all other inputs are open.  Vin = VIH.
Input Current Low	l <sub>in</sub> L	0.5	_	0.5	_	0.3	-	μAdc	Test one input at a time, all other inputs are open. Vin = VIL.
Logic "1" Output Voltage	Voн	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	Load 50 Ω to -2.0 V
Logic ''0'' Output Voltage	VOL	-1.870	-1.665	-1.850	-1.650	-1.830	-1.625	Vdc	
Logic "1" Threshold Voltage	Vона	-1.020	_	-0.980	-	-0.920	-	Vdc	Threshold testing is performed and guaranteed on one input at
Logic ''0'' Threshold Voltage	VOLA	-	-1.645	-	-1.630	-	-1.605	Vdc	a time, $V_{in} = V_{iHA}$ or $V_{iLA}$ . Load 50 $\Omega$ to -2.0 $V$ .


SWITCHING CHARACTERISTICS (T<sub>A</sub> =  $0^{\circ}$  to +75°C, V<sub>EE</sub> = -5.2 Vdc ± 5%; Output Load see Figure 1; see Note 1 & 3.)


	- Page 1		rest Limi	ts		
Characteristic	Symbol	Min	Тур	Max	Unit	Conditions
Read Mode		1 8		1000		See Figures 2 and 3.
Chip Select Access Time	tACS	2.0	4.0	10	ns	Measured from 50% of input to 50% of
Chip Select Recovery Time	tRCS	2.0	4.0	10	ns	output. See Note 2.
Address Access Time	<sup>t</sup> AA	7.0	17	26	ns	
Write Mode						
Write Pulse Width	tw	25	6.0	(	ns	tWSA = 8.0 ns
Data Setup Time Prior to Write	twsp	2.0	-3.0	-	ns	Measured at 50% of input to 50% of
Data Hold Time After Write	tWHD	2.0	-3.0	} -	ns	output.
Address Setup Time Prior to Write	twsa	8.0	0	<b>\</b> '	ns	tw = 25 ns. See Figure 4.
Address Hold Time After Write	tWHA	0.0	-4.0	- '	ns	
Chip Select Setup Time Prior to Write	twscs	2.0	-3.0	- :	ns	the second of the second of the second
Chip Select Hold Time After Write	twncs	2.0	-3.0	- 1	ns	
Write Disable Time	tws	2.5	5.0	10	ns	3.70
Write Recovery Time	twR	2.5	5.0	10	ns	<u> </u>
Rise and Fall Time						Measured between 20% and 80% points.
Output Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>	1.5	3.0	7.0	ns	When driven from Address inputs.
Output Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>	1.5	3.0	5.0	ns	When driven from CS or WE inputs.
Capacitance						
Input Capacitance	Cin	_	4.0	5.0	pF	
Output Capacitance	Cout		7.0	8.0	рF	

Notes: (1) Contact your Motorola Sales Representative for details if extended temperature operation is desired.

- (2) The maximum Address Access Time is guaranteed to be the Worst-Case Bit in the Memory.
- (3) For proper use of MECL Memories in a system environment, consult: "MECL System Design Handbook."

### FIGURE 1 - SWITCHING TIME TEST CIRCUIT





All timing measurements referenced to 50% of input levels.  $R_{T}\,=\,50~\Omega$ 

C<sub>L</sub> ≤ 5.0 pF (including jig and stray capacitance)

Delay should be derated 30 ps/pF for capacitive load up to 50 pF

FIGURE 2 - CHIP SELECT ACCESS TIME




FIGURE 3 - ADDRESS ACCESS TIME





FIGURE 4 - WRITE MODE






# MCM10152


# 256 x 1-BIT RANDOM ACCESS MEMORY

The MCM10152 is a 256 word x 1-bit Read/Write Random Access Memory. Data is accessed or stored by means of an 8-bit address decoded on chip. It has a non-inverting data out, a separate data in line and 3 active-low chip select lines. It has a typical access time of 11 ns and is designed for high-speed scratch pad, control, cache, and buffer storage applications.

- Typical Address Access Time = 11 ns
- Typical Chip Select Access Time = 4.0 ns
- Operating Temperature Range = 0° to +75°C
- Open Emitter Output Permits Wired-OR for Easy Memory Expansion
- 50 kΩ Input Pulldown Resistors on All Inputs
- Power Dissipation Decreases with Increasing Temperature
- Fully Compatible with MECL 10,000 Logic Family

# **BLOCK DIAGRAM** Dout CS1 CS2 CS3 Data Out Chip Buffer Select Sense d Address Buffer/ 1/32 Decoder And Buffer - WE 14 32 x 8 Memory Cell Write / Array . Din 13 Rit Address Buffer/ 1/8 Decoder VCC = Pin 16 VEE = Pin 8 Α5 Α6 Α7





# TRUTH TABLE

MODE		ОИТРИТ		
	cs•	WE	Din	D <sub>out</sub>
Write "0"	L	L	L	L
Write "1"	L	L	Н	L
Read	L.	н	φ	۵
Disabled	н	φ	φ	L

 $^{\bullet}\overline{\text{CS}} = \overline{\text{CS1}} + \overline{\text{CS2}} + \overline{\text{CS3}}$   $\phi = \text{Don't Care}.$ 

# FUNCTIONAL DESCRIPTION:

The MCM10152 is a 256 word x 1-bit RAM. Bit selection is achieved by means of an 8-bit address A0 thru A7.

The active-low chip select allows memory expansion up to 2048 words. The fast chip select access time allows memory expansion without affecting system performance.

The operating mode of the RAM  $(\overline{CS})$  inputs low) is controlled by the  $\overline{WE}$  input. With  $\overline{WE}$  low the chip is in the write mode—the output is low and the data present at  $D_{in}$  is stored at the selected address. With  $\overline{WE}$  high the chip is in the read mode—the data state at the selected memory location is presented non-inverted at  $D_{out}$ .

# **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Power Supply Voltage (V <sub>CC</sub> = 0)	VEE	-8 to 0	Vdc
Base Input Voltage (V <sub>CC</sub> = 0)	Vin	0 to VEE	Vdc
Output Source Current — Continuous — Surge	10	< 50 < 100	m Adc
Junction Operating Temperature	Tj	< 165	°c
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

	DC TEST VOLTAGE VALUES (Volts)										
Test Temperature	VIHmax	VIHmax VILmin VIHAmin VILAmax VE									
0°C	-0.840	-1.870	-1.145	-1.490	-5.2						
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2						
+75°C	-0.720	-1.830	-1.045	-1.450	-5.2						

#### **ELECTRICAL CHARACTERISTICS**

Each MECL Memory circuit has been designed to meet the de and as specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

			٨	ICM10152	Test Limi	ts		ſ		
	}	0'	°C	+2!	5°C	+75	5°C	Ì		
DC Characteristics	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions	
Power Supply Drain Current	IEE		135		130	-	125	mAdc	Typ I <sub>EE</sub> @ 25°C = 110 mA All outputs and inputs open. Measure pin 8.	
Input Current High	I <sub>in</sub> H	-	220	_	220	_	220	μAdc	Test one input at a time, all other inputs are open.  Vin = VIH.	
Input Current Low	l <sub>in</sub> L	0.5	-	0.5		0.3		μAdc	Test one input at a time, all other inputs are open.  Vin * VIL.	
Logic "1" Output Voltage	Voн	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	Load 50 Ω to -2.0 V	
Logic ''0'' Output Voltage	VOL	-1.870	-1.665	-1.850	-1.650	-1.830	-1.625	Vdc		
Logic "1" Threshold Voltage	Vона	-1.020	-	-0.980	_	-0.920	-	Vdc	Threshold testing is performed and guaranteed on one input at	
Logic "0" Threshold Voltage	VOLA	-	-1.645	-	-1.630	-	-1.605	Vdc	a time. $V_{in} = V_{IHA}$ or $V_{ILA}$ . Load 50 $\Omega$ to -2.0 $V$ .	

SWITCHING CHARACTERISTICS (TA = 0° to +75°C, VEE = -5.2 Vdc ± 5%; Output Load see Figure 1; see Note 1 & 3.)

Property and the second second	Service of	Test Limits			1.	the Control of the August August 1997
Characteristic	Symbol	Min	Тур	Max	Unit	Conditions
Read Mode						See Figures 2 and 3.
Chip Select Access Time	tACS	2.0	4.0	7.5	ns	Measured from 50% of input to 50% of :
Chip Select Recovery Time	tRCS	2.0	4.0	7.5	ns	output. See Note 2.
Address Access Time	t <sub>AA</sub>	7.0	11	15	ns	
Write Mode						
Write Pulse Width	tw	10	6.0	-	ns	twsA = 5.0 ns
Data Setup Time Prior to Write	twsp	2.0	-3.0	_	ns	Measured at 50% of input to 50% of
Data Hold Time After Write	tWHD	2.0	-2.0		ns	output.
Address Setup Time Prior to Write	tWSA	5.0	3.0	_	ns	t <sub>W</sub> = 10 ns. See Figure 4.
Address Hold Time After Write	tWHA	3.0	0	—·	ns	
Chip Select Setup Time Prior to Write	twscs	2.0	-3.0		ns	
Chip Select Hold Time After Write	twhcs	2.0	-3.0		ns	
Write Disable Time	tws	2.5	5.0	7.5	ns	the state of the s
Write Recovery Time	twr.	2.5	5.0	7.5	ns	
Rise and Fall Time						Measured between 20% and 80% points.
Output Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>	1.5	3.0	5.0	ns	
Capacitance						
Input Capacitance	Cin	- '	4.0	5.0	рF	
Output Capacitance	Cout		7.0	8.0	pF	

Notes: (1) Contact your Motorola Sales Representative for details if extended temperature operation is desired.

- (2) The maximum Address Access Time is guaranteed to be the Worst-Case Bit in the Memory.
- (3) For proper use of MECL Memories in a system environment, consult: "MECL System Design Handbook."

FIGURE 1 — SWITCHING TIME TEST CIRCUIT




FIGURE 2 - CHIP SELECT ACCESS TIME




FIGURE 3 - ADDRESS ACCESS TIME





FIGURE 4 - WRITE MODE





# 1024 x 1-BIT RANDOM ACCESS MEMORY

The MCM10415 is a 1024-bit Read/Write Random Access Memory organized 1024 words by 1 bit. Data is selected or stored by means of a 10-bit address (A0 through A9) decoded on the chip. The chip is designed with a separate data in line, a noninverting data output, and an active-low chip select.

This device is designed for use in high-speed scratch pad, control, cache and buffer storage applications.

• Address Access Time: MCM10415-20

MCM10415-20 20 ns (Max) MCM10415-15 15 ns (Max)

• Fully Compatible with MECL 10K/10KH

• Temperature Range of 0° to 75°C

• Emitter-Follower Output Permits Full Wire-ORing

• Power Dissipation Decreases with Increasing Temperature

### **BLOCK DIAGRAM** Dout CS 1 14 Data Out Chip Buffer Select Sense Amplifier Word Address Write And Data In Buffer //32 Word Addre Buffer/Decoder 32 x 32 Memory Cell Array 15 1/32 Bit Address Buffer/Decoder VEE = Pin 8 10 11 VCC = Pin 16 A5 A6 A7 A8 A9

# MCM10415-15 MCM10415-20

### MECL 1024-BIT RANDOM ACCESS MEMORY



L SUFFIX CERAMIC PACKAGE CASE 620



F SUFFIX CERAMIC PACKAGE CASE 650

### ORDERING INFORMATION


Suffix Denotes

MCM10415L15 — Ceramic Dual-in-Line Package MCM10415F15 — Ceramic Flat Package

MCM10415115 — Ceramic Plat Fackage
MCM10415L20 — Ceramic Dual-in-Line Package

MCM10415F20 — Ceramic Flat Package

### PIN ASSIGNMENT



### PIN DESIGNATION

CS Chip Select Input
A0 to A9 Address Inputs
Din Data Inputs

Dout Data Output

WE Write Enable Input

### MCM10415-15 • MCM10415-20

### **FUNCTIONAL DESCRIPTION:**

This device is a 1024 x 1-bit RAM. Bit selection is achieved by means of a 10-bit address, A0 to A9.

The active-low chip select is provided for memory expansion up to 2048 words.

The operating mode of the RAM (CS input low) is controlled by the  $\overline{WE}$  input. With  $\overline{WE}$  low, the chip is in the write mode, the output,  $D_{out}$ , is low and the data state present at  $D_{in}$  is stored at the selected address. With  $\overline{WE}$  high, the chip is in the read mode and the data stored at the selected memory location will be presented noninverted at  $D_{out}$ . (See Truth Table)

### TRUTH TABLE

MODE		OUTPUT								
	CS	WE	D <sub>in</sub>	Dout						
Write "0"	L	L	L	L						
Write "1"	L	L	Н	L						
Read	L	Н	φ	Q						
Disabled	Н	φ	φ	L						

 $\phi = Don't Care.$ 

### **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Power Supply Voltage (V <sub>CC</sub> = 0)	VEE	-8 to 0	Vdc
Base Input Voltage (V <sub>CC</sub> = 0)	Vin	0 to VEE	Vdc
Output Source Current — Continuous — Surge	10	<50 <100	mAdc
Junction Operating Temperature	TJ	< 165	°C
Storage Temperature Range	T <sub>stg</sub>	- 55 to + 150	°C.

	DC TEST VOLTAGE VALUES (Volts)									
Test Temperature	V <sub>IHmax</sub>	V <sub>ILmin</sub>	VIHAmin	VILAmax	VEE					
0°C	- 0.840	- 1.870	- 1.145	- 1.490	-5.2					
+ 25°C	-0.810	- 1.850	- 1.105	- 1.475	-5.2					
+ 75°C	-0.720	- 1.830	- 1.045	- 1.450	-5.2					

### **ELECTRICAL CHARACTERISTICS**

Each MECL Memory circuit has been designed to meet the dc and ac specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

			M	CM10415	Test Lim	its				
		0	°C	+2	5°C	+7	5°C	٠.,	* *	
DC Characteristics	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions	
Power Supply Drain Current	IEE	_	150	1	145	_	125	mAdc	Typ I <sub>EE</sub> @ 25°C = 100 mA All outputs and inputs open. Measure Pin 8.	
Input Current High	linH		220	-	220	_	220	μAdc	Test one input at a time, all other inputs are open. Vin = VIH.	
Input Current Low (CS only) Input Curent Low (All Others)	linL	0.5 - 50	<u> </u>	0.5 - 50	_	0.3 -50		μAdc	Test one input at a time, all other inputs are open.  Vin = VIL.	
Logic "1" Output Voltage	VOH	- 1.000	- 0.840	- 0.960	- 0.810	- 0.900	-0.720	Vdc	Load 50 Ω to -2.0 V	
Logic "0" Output Voltage	VOL	- 1.870	- 1.665	- 1.850	- 1.650	- 1.830	- 1.625	Vdc		
Logic "1" Threshold Voltage	VOHA	- 1.020	_	- 0.980	-	-0.920	_	Vdc	Threshold testing is performed and guaranteed	
Logic "0" Threshold Voltage	VOLA	_	- 1.6 <b>4</b> 5	_	- 1.630	_	- 1.605	Vdc	on one input at a time. $V_{in} = V_{iHA}$ or $V_{iLA}$ . Load 50 $\Omega$ to $-2.0$ V.	


Guaranteed with  $V_{EE} = -5.2 \text{ Vdc } \pm 5.0\%$ ,  $T_{A} = 0^{\circ}\text{C}$  to 75°C (see Note 1). Output Load see Figure 1.

		MCM1	0415-20	MCM1	0415-15	1 40	
Characteristic	Symbol	Min	Max	Min	Max	Unit	Conditions
Read Mode							See Figures 2 and 3.
Chip Select Access Time	tACS		8.0		7.0	ns	Measured at 50% of input to 50% of output.
Chip Select Recovery Time	tRCS	_	8.0		7.0	ns	See Note 2.
Address Access Time	tAA		20	_	15	ns	
Write Mode					[		See Figure 4.
Write Pulse Width (To guarantee writing)	tW	14	_	12	_	ns	twsA = 3.0 ns — MCM10415-20 twsA = 2.0 ns — MCM10415-15 Measured at 50% of input to 50% of output.
Data Setup Time Prior to Write	tWSD	3.0	_	2.0	١ —	ns	
Data Hold Time After Write	tWHD	3.0	_	1.0	_	ns	·
Address Setup Time Prior to Write	tWSA	3.0	-	2.0	- '	ns	tw = 14 ns — MCM10415-20 tw = 12 ns — MCM10415-15
Address Hold Time After Write	twha	3.0	_	1.0	l —	ns	( ' )
Chip Select Setup Time Prior to Write	twscs	3.0	_	2.0	_	ns	,
Chip Select Hold Time After Write	tWHCS	3.0	<b>-</b>	1.0	) —	ns	
Write Disable Time	tws	-	8.0		7.0	ns	
Write Recovery Time	twr		8.0		7.0	ns	
Rise and Fall Time						,	Measured between 20% and 80% points.
Output Rise and Fall Time	tr, tf	1.5	4.0	1.5	4.0	ns	When driven from CS or WE inputs.
Output Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>	1.5	8.0	1.5	8.0	ns	When driven from Address inputs.
Capacitance							Measured with a pulse technique. See Note 4.
Input Lead Capacitance	Cin	_	5.0	_	5.0	рF	
Output Lead Capacitance	Cout	_	8.0	-	8.0	рF	

### Notes:

- (1) Contact your Motorola Sales Representative for details if extended temperature operation is desired.
- (2) The maximum Address Access Time is guaranteed to be the Worst-Case Bit in the Memory.
- (3) For proper use of MECL Memories in a System environment, consult: "MECL System Design Handbook."
- (4) Typical ratings are 3.0 pF for Cin and 5.0 pF for Cout.

FIGURE 1 — SWITCHING TEST CIRCUIT AND WAVEFORMS





# MCM10422-10 MCM10422-15

### **Advance Information**

### 256 x 4-BIT RANDOM ACCESS MEMORY

The MCM10422 is a high-speed 1024-bit Read/Write RAM organized 256 words by 4 bits, designed for high speed scratch pad, control, cache, and buffer storage applications. Four independent active-low Block Selects permit use in  $1024 \times 1$  and  $512 \times 2$ -bit applications. It has full address decoding on chip, separate data inputs, noninverting data outputs, and an active-low Write Enable.


- Address Access Time:
   MCM10422-15 15 ns (Max)
- Power Dissipation Decreases with Increasing Temperature
- Fully Compatible with MECL 10K and 10KH
- Operating Temperature Range 0°C to 75°C

MCM10422-10 10 ns (Max)

- Four Independent Block Selects
- Emitter-Follower Outputs Permits Full Wire-OR'ing
- Standard 24-Pin, 400 Mil Wide, Dual In-Line Package

### **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Power Supply Voltage (V <sub>CC</sub> = 0)	VEE	-8 to 0	Vdc
Base Input Voltage (V <sub>CC</sub> = 0)	Vin	0 to VEE	Vdc
Output Source Current	lo	< 50	mAdc
Junction Operating Temperature	Tj	< 165	°C
Storage Temperature Range	T <sub>stg</sub>	- 65 to + 150	°C



This document contains information on a new product. Specifications and information herein are subject to change without notice.

### **MECL**

256 x 4-BIT RANDOM ACCESS MEMORY



L SUFFIX
CERAMIC PACKAGE
CASE 748-01

### ORDERING INFORMATION

Suffix Denotes

MCM10422L10 — Ceramic Dual-in-Line Package MCM10422L15 — Ceramic Dual-in-Line Package

#### PIN ASSIGNMENT 10 VCC0 Vcc **├** 24 2 🗆 Q1 04 = 23 BS4 **== 22**. 3 = BS<sub>1</sub> 03 **--** 21 Q2 BS2 **=** 20 D1 **19** D4 | 7 🗂 D2 DЗ **18** 8 = WE Α4 **-** 17 9 = АЗ **1**6 **A5** 10 🗆 A2 **1**5 A6 11 = Δ7 Α1 **14** 12 □ A0 **1**3 ₹VEE **PIN DESIGNATION** BS<sub>1</sub> BS4 **Block Select Inputs** Address Inputs A0 A7 Din Data Inputs Qout **Data Outputs**

### TRUTH TABLE

Write Enable Input

WF

MODE		INPUT							
	BSn	WE	Din	Qout					
Write "0"	L	L	L	L					
Write "1"	L	L	Н	L					
Read	L	Н	φ	Q					
Block Disabled	н	φ	φ	L					

### **FUNCTIONAL DESCRIPTION:**

This device is a 256 x 4-bit RAM. Word selection is achieved by means of an 8-bit address, A0-A7.

The operating mode of each block ( $BS_n$  input low) is controlled by the  $\overline{WE}$  input. With  $\overline{WE}$  low, the block is in the write mode, the output  $Q_{out}$  is low and the data state present at  $D_{in}$  is stored at the selected address in block n. With  $\overline{WE}$  high, the block is in the read mode and the data stored at the selected memory location will be presented non-inverted at  $Q_{out}$ .

The independent, active-low Block Selects and the wire-OR capability of the emitter-follower outputs permit use as a 1024 x 1 or 512 x 2-bit RAM. For example, for use as a 1024 x 1-bit RAM tie all  $D_{in}$  inputs together to form a single  $D_{in},$  wire-OR the  $Q_{out}$  lines together to form a single  $Q_{out}$  line, and drive the Block Selects with a 1-of-4 low decoder.

### DC OPERATING CONDITIONS AND CHARACTERISTICS

	DC TEST VOLTAGE VALUES (Volts)									
Test Temperature	V <sub>IHmax</sub>	V <sub>ILmin</sub>	VIHAmin	VILAmax	VEE					
0°C	- 0.840	- 1.870	- 1.145	- 1.490	- 5.2					
+ 25°C	- 0.810	- 1.850	- 1.105	- 1.475	- 5.2					
+ 75°C	-0.720	- 1.830	- 1.045	- 1.450	-5.2					

### **ELECTRICAL CHARACTERISTICS**

Each MECL Memory circuit has been designed to meet the dc and ac specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

			MC	M10422	Test Lim	nits				
entra de la companya de la companya de la companya de la companya de la companya de la companya de la companya	100	0	c	+2	5°C	+7	5°C			
DC Characteristics	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions	
Power Supply Drain Current	IEE	_	200	1	195	_	185	mAdc	All outputs and inputs open. Measure Pin 12.	
Input Current High	linH		220		220	_	220	μAdc	Test one input at a time, all other inputs are open.  Vin = VIH(max)	
Input Current Low (Block Selects)	linL	0.5	_	0.5	_	0.5	_	μAdc	Test one input at a time, all other inputs are open.	
Input Current Low*	linL	- 50		50	_	- 50	_	μAdc	$V_{in} = V_{iL(min)}$	
Logic "1" Output Voltage	Voн	- 1.000	- 0.840	-0.960	- 0.810	-0.900	- 0.720	Vdc	Load 50 Ω to -2.0 V	
Logic "0" Output Voltage	VOL	- 1.870	- 1.665	- 1.850	- 1.650	-1.830	-1.625	Vdc		
Logic "1" Threshold Voltage	VOHA	- 1.020	_	- 0.980	-	-0.920	_	Vdc	Threshold testing is performed and guaranteed	
Logic "0" Threshold Voltage	VOLA	_	1.645	_	- 1.630		- 1.605	Vdc	on one input at a time. $V_{in} = V_{iHA}$ or $V_{iLA}$ . Load 50 $\Omega$ to $-2.0$ V.	

<sup>\*</sup>Minimum limit equals the maximum negative current the driving circuitry will be required to sink

	θJA (Junction	e <sub>IC</sub>	
Package	Blown*	Still	(Junction to Case)
L Suffix	35°C/W	55°C/W	15°C/W

<sup>500</sup> linear ft. per minute blown air.




FIGURE 1 — SWITCHING TEST CIRCUIT AND WAVEFORMS

### AC OPERATING CONDITIONS AND CHARACTERISTICS

Guaranteed with  $V_{EE} = -5.2 \, \text{Vdc} \pm 5.0\%$ ,  $T_{A} = 0^{\circ}\text{C}$  to 75°C (see Note 1). Output Load see Figure 1.

		MCM10	0422-15	MCM10422-10				
Characterstic	Symbol	Min	Max	Min	Max	Unit	Conditions	
Read Mode							See Figures 2 and 3.	
Block Select Access Time	tABS	_	6.0	_	5.0	ns	Measured at 50% of input	
Block Select Recovery Time	tRBS	l —	6.0	l —	5.0	ns	to 50% of output.	
Address Access Time	tAA	-	15	-	10	ns	See Note 1.	
Write Mode							See Figure 4.	
Write Pulse Width	tw	10	l —	7.0	-	ns	twsa = 2.0 ns. MCM10422-15	
(To guarantee writing)	1	ł	1	l	1		tWSA = 1.0 ns MCM10422-10	
,						!	Measured at 50% of input	
							to 50% of output.	
Data Setup Time Prior to Write	twsp	1.0	l —	1.0	l –	ns		
Data Hold Time After Write	tWHD	4.0	· · · —	2.0	_	ns		
Address Setup Time Prior to Write	twsa	2.0	l —	1.0	_	ns	tw = 10 ns MCM10422-15	
		l	ł		1		tw = 7.0 ns MCM10422-10	
Address Hold Time After Write	tWHA	3.0	_	2.0	-	ns		
Block Select Setup Time Prior to Write	tWSBS	2.0		1.0	_	ns		
Block Select Hold Time After Write	tWHBS	3.0	_	2.0		ns	·	
Write Disable Time	tws		5.0	l —	5.0	ns		
Write Recovery Time	twR	-	9.0	<b>–</b>	9.0	ns		
Rise and Fall Time			TYP	ICAL			Measured between 20% and 80%	
Output Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>		2	.0		ns	points.	
Capacitance	1		TYP	ICAL			Measured with a pulse technique.	
Input Lead Capacitance	Cin			.0		_=	The state of the s	
Output Lead Capacitance	Cout	1		.0		pF pF		
•	1 500	1	5	.0		pr		

### Notes

<sup>(1)</sup> The maximum Address Access Time is guaranteed to be the Worst-Case Bit in the Memory.

<sup>(2)</sup> For proper use of MECL Memories in a system environment, consult: "MECL System Design Handbook."

FIGURE 2 - BLOCK SELECT ACCESS TIME




FIGURE 3 - ADDRESS ACCESS TIME





FIGURE 4 — WRITE STROBE MODE





# MCM10470-15 MCM10470-25

# **Advance Information**

### 4096 x 1-BIT RANDOM ACCESS MEMORY


The MCM10470 is a 4096-bit Read/Write RAM organized for 4096 words by 1 bit. Data is selected or stored by means of a 12-bit address (A0 through A11) decoded on the chip. The chip is designed with a separate data-in line, a noninverting data output, and an active-low chip select.

This device is designed for use in high-speed scratch pad, control, cache and buffer storage applications.

- Fully Compatible with MECL 10K/10KH
- Pin-for-Pin Compatible with the Industry's Standard 10470
- Temperature Range of 0° to 75°C
- Emitter-Follower Output Permits Full Wire-ORing
- Power Dissipation Decreases with Increasing Temperature
- Address Access Time: MCM10470-25 25 ns (Max)
   MCM10470-15 15 ns (Max)

### **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Power Supply Voltage (V <sub>CC</sub> = 0)	VEE	-8.0 to 0	Vdc
Base Input Voltage (V <sub>CC</sub> = 0)	Vin	0 to VEE	Vdc
Output Source Current	10	-30	mAdc
Junction Operating Temperature	TJ	≤ 165	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C



This document contains information on a new product Specifications and information herein are subject to change without notice.

### MECL

4096 x 1-BIT RANDOM ACCESS MEMORY





L SUFFIX CERAMIC PACKAGE CASE 680-06

### ORDERING INFORMATION

Suffix Denotes

MCM10470L15 — Ceramic Dual-in-Line Package MCM10470F15 — Ceramic Flat Package MCM10470L25 — Ceramic Dual-in-Line Package MCM10470F25 — Ceramic Flat Package

### PIN ASSIGNMENT

1 Dout 2 A0 3 A1 4 A2 5 A3	V <sub>CC</sub> = 18 D <sub>in</sub> = 17 CS = 16 WE = 15 A11 = 14
6. A4	A10 🗀 13
7 C A5 8 A6	A9   12 A8   11
9 ⊏ V <sub>EE</sub>	A7 == 10

### PIN DESIGNATION

CS Chip Select
A0-A11 Address Inputs
WE Write Enable
Din Data Input
Dout Date Output

### TRUTH TABLE

MODE		OUTPUT								
	<del>cs</del>	WE	Din	Dout						
Write "0"	L	L	L	L						
Write "1"	L	L	н	L						
Read	L	Н	Φ	٥						
Disabled	н	φ	Φ	L						
	<u> </u>	= Irrelevan		<del></del>						

### **FUNCTIONAL DESCRIPTION:**

This device is a 4096  $\times$  1-bit RAM. Bit selection is achieved by means of a 12-bit address, A0 to A11.

The active-low chip select is provided for memory expansion.

The operating mode of the RAM (CS input low) is controlled by the  $\overline{WE}$  input. With  $\overline{WE}$  low, the chip is in the write mode, the output,  $D_{out}$ , is low and the data state present at  $D_{in}$  is stored at the selected address. With  $\overline{WE}$  high, the chip is in the read mode and the data stored at the selected memory location will be presented non-inverted at  $D_{out}$ . (See Truth Table)

### DC OPERATING CONDITIONS AND CHARACTERISTICS

	DC TEST VOLTAGE VALUES (Volts)									
Test Temperature	VIHmax	VILAmex	VEE							
0°C	-0.840	-1.870	-1.145	-1.490	-5.2					
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2					
+75 <sup>0</sup> C	-0.720	-1.830	-1.045	-1.450	-5.2					

### **ELECTRICAL CHARACTERISTICS**

Each MECL Memory circuit has been designed to meet the dc and ac specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 ffpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

			N	ICM10470	Test Lim	its				
	Ì	0'	°C	+2	5°C	+7!	5°C	1		
DC Characteristics	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions	
Power Supply Drain Current MCM10470 MCM10470A	JEE	=	205 205	-	200 200	=	190 190	mAdc	All outputs and inputs open. Measure Pin 9.	
Input Current High	linH	-	220	-	220	-	220	μAdc	Test one input at a time, all other inputs are open.  Vin = VIH(max)	
Input Current Low Chip Select	linL	0.5	-	0.5	-	0.3	-	μAdc	Test one input at a time, all other inputs are open.	
Input Current Low*	linL	-50		-50		-50	-	μAdc	Vin = VIL(min)	
Logic "1" Output Voltage	∨он	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	Load 50 Ω to -2.0 V	
Logic "0" Output Voltage	VOL	-1.870	-1.665	-1.850	-1.650	-1.830	-1.625	Vdc		
Logic "1" Threshold Voltage	VOHA	-1.020	-	-0.980	-	-0.920	-	Vdc	Threshold testing is performed and guaranteed on one input at	
Logic ''0'' Threshold Voltage	VOLA	_	-1,645	-	-1.630	-	-1.605	Vdc	a time. $V_{in} = V_{IHA}$ or $V_{ILA}$ . Load 50 $\Omega$ to -2.0 $V$ .	

<sup>\*</sup> Minimum limit equals the maximum negative current the driving circultry will be required to sink.




FIGURE 1 - SWITCHING TEST CIRCUIT AND WAVEFORMS

### **AC OPERATING CONDITIONS AND CHARACTERISTICS**

Guaranteed with  $V_{EE} = -5.2 \text{ Vdc} \pm 5.0\%$ ,  $T_A = 0^{\circ}\text{C}$  to 75°C (see Note 1). Output Load see Figure 1.

	ì	MCM1	0470-25	MCM1	0470-15		
Characteristic	Symbol	Min	Max	Min	Max	Unit	Conditions
Read Mode							See Figures 2 and 3.
Chip Select Access Time	tACS	_	10	l —	8.0	ns	Measured at 50% of input to 50%
Chip Select Recovery Time	tRCS	l —	10	l —	8.0	ns	of output.
Address Access Time	tAA		25	_	15	ns	See Note 2.
Write Mode							See Figure 4.
Write Pulse Width	tw	25	_	15	_	ns	twsa = 3.0 ns MCM10470-25
(To guarantee writing)	''	J	ļ		i .		tWSA = 3.0 ns MCM10470-15
		1			{		Measured at 50% of input to 50% of
		Į.					output.
Data Setup Time Prior to Write	tWSD	2.0		2.0		ns	}
Data Hold Time After Write	tWHD	2.0		2.0	i — i	ns	
Address Setup Time Prior to Write	tWSA	3.0	_	3.0	_	ns	tw = 25 ns MCM10470-25
		ļ		}			tw = 15 ns MCM10470-15
Address Hold Time After Write	tWHA	2.0	<b>-</b>	2.0		ns	] "
Chip Select Setup Time Prior to Write	twscs	2.0	_	2.0	_	ns	
Chip Select Hold Time After Write	twhcs	2.0	ĺ <u> </u>	2.0	-	ns	
Write Disable Time	tws	-	10	<u> </u>	8.0	ns	
Write Recovery Time	tWR	l –	10	<u> </u>	8.0	ns	<u> </u>
Rise and Fall Time			Тур	ical			Measured between 20% and 80%
	ļ						points.
Output Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>		. 2	.0		ns	
Capacitance			Тур	ical			Measured with a pulse technique.
Input Lead Capacitance	Cin		3	.0		рF	
Output Lead Capacitance	Cout	l	5	.0		pF	1

### Notes:

- (1) Contact your Motorola Sales Representative for details if extended temperature operation is desired.

  (2) The maximum Address Access Time is guaranteed to be the Worst-Case Bit in the Memory.

  (3) For proper use of MECL Memories in a system environment, consult: "MECL System Design Handbook."

FIGURE 2 - CHIP SELECT ACCESS TIME




FIGURE 3 - ADDRESS ACCESS TIME





FIGURE 4 - WRITE STROBE MODE





# MCM10474-15 MCM10474-25

### Advance Information

### 1024 x 4-BIT RANDOM ACCESS MEMORY

The MCM10474 is a 4096-bit Read/Write RAM organized for 1024 words by 4 bits. Data is selected or stored by means of a 10-bit address (A0 through A9) decoded on the chip. The chip is designed with 4 separate data-in lines, 4 noninverting data outputs, and an active-low chip select.

This device is designed for use in high-speed scratch pad, control, cache and buffer storage applications.

- Fully Compatible with MECL 10K/10KH
- Pin-for-Pin Compatible with the Industry's Standard 10474
- Temperature Range of 0° to 75°C
- Emitter-Follower Output Permits Full Wire-ORing
- Power Dissipation Decreases with Increasing Temperature
- Address Access Time:

MCM10474-25 25 ns (Max)


MCM10474-15 15 ns (Max)

• Chip Select Access Time: MCM10474-25 10 ns (Max)

MCM10474-15 8.0 ns (Max)

### ABSOLUTE MAXIMUM RATINGS

ADOLO IL IMPANIONI IL INTEGO									
Rating	Symbol	Value	Unit						
Power Supply Voltage (V <sub>CC</sub> = 0)	VEE	-8.0 to 0	Vdc						
Base Input Voltage (V <sub>CC</sub> = 0)	Viņ	0 to VEE	Vdc						
Output Source Current	lo	<50	mAdc						
Junction Operating Temperature	TJ	≤ 165	°C						
Storage Temperature Range	T <sub>sta</sub>	-65 to +150	°C						



This document contains information on a new product. Specifications and information herein are subject to change without notice.

### MECL

1024 x 4 BIT RANDOM ACCESS MEMORY

> L SUFFIX CERAMIC PACKAGE CASE 748-01



### ORDERING INFORMATION

Suffix Denotes

MCM10474L15 — Ceramic Dual-in-Line Package MCM10474L25 — Ceramic Dual-in-Line Package

### PIN ASSIGNMENT

1 🖂	vcco	Vcc	== 24
2 🖂	C3	Q2	<b> 23</b>
3 🖂	Q4	Q1	22
4 🖂	A0	D4	21
5 ⊏	A1	D3	20
6 😅	A2	D2	19
7 ==	A3	D1	18
8 💳	A4	CS	<b>=== 17</b>
9 🖂	A5	WE	<b>16</b>
10 🖂	NC	- A9	<b>=</b> 15
11 🖂	A6	A8	<b>14</b>
12 💳	VEE	A7	□ 13

### PIN DESIGNATION

CS Chip Select A0-A9 Address Inputs

WE Write Enable
Din Data Input

Q<sub>out</sub> Data Output

### TRUTH TABLE

MODE		ОИТРИТ						
	<del>CS</del>	WE	Din	Dout				
Write "0"	L	L	L	L				
Write "1"	L	Н	L					
Read	L	н	φ	DO				
Disabled	н	φ	Φ	L				
φ = Irrelevant								

### **FUNCTIONAL DESCRIPTION:**

This device is a 1024 x 4-bit RAM. Bit selection is achieved by means of a 10-bit address, A0 to A9.

The active-low chip select is provided for memory expansion. The operating mode of the RAM ( $\overline{\text{CS}}$  input low) is controlled by the  $\overline{\text{WE}}$  input. With  $\overline{\text{WE}}$  low, the chip is in the write mode, the output,  $Q_{\text{out}}$ , is low and the data state present at  $D_{\text{in}}$  is stored at the selected address. With  $\overline{\text{WE}}$  high, the chip is in the read mode and the data stored at the selected memory location will be presented noninverted at  $Q_{\text{out}}$ . (See Truth Table)

### DC OPERATING CONDITIONS AND CHARACTERISTICS

	DC TEST VOLTAGE VALUES (Volts)									
Test Temperature	V <sub>IHmax</sub>	VILmin	ViHAmin	VILAmax	VEE					
0°C	-0.840	-1.870	-1.145	-1.490	-5.2					
+25 <sup>o</sup> C	-0.810	-1.850	-1.105	-1,475	-5.2					
+75°C	-0.720	-1.830	-1.045	-1.450	-5.2					


### **ELECTRICAL CHARACTERISTICS**

Each MECL Memory circuit has been designed to meet the dc and ac specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 ffpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

St. Shirt St.				MCM10474	Test Limit	S			
	}	00	c	+2	5°C	+7	5°C	1	
DC Characteristics	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
Power Supply Drain Current	IEE	-	200		195		185	mAdc	All outputs and inputs open. Measure Pin 12.
Input Current High	linH	-	220	-	220		220	μAdc	Test one input at a time, all other inputs are open.  Vin VIH(max)
Input Current Low Chip Select	linL	0.5		0.5	-	0.3		μAdc	Test one input at a time, all other inputs are open.
Input Current Low*	linL	-50		-50		-50	-	μAdc	Vin VIL(min)
Logic "1" Output Voltage	∨он	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	Load 50 12 to -2.0 V
Logic ''0'' Output Voltage	VOL	-1.870	-1.665	-1.850	-1.650	-1.830	-1.625	Vdc	
Logic "1" Threshold Voltage	VOHA	-1.020	_	-0.980	-	-0.920	8.7 7 20 40	Vdc	Threshold testing is performed and guaranteed on one input at
Logic "0" Threshold Voltage	VOLA		-1.645		-1.630		-1.605	Vdc	a time. V <sub>in</sub> * V <sub>IHA</sub> or V <sub>ILA</sub> . Load 50  to -2.0 V.

<sup>•</sup> Minimum limit equals the maximum negative current the driving circuitry will be required to sink.

FIGURE 1 - SWITCHING TEST CIRCUIT AND WAVEFORMS



### **AC OPERATING CONDITIONS AND CHARACTERISTICS**

Guaranteed with  $V_{EE}$  = -5.2 Vdc ± 5.0%,  $T_A$  = 0°C to 75°C (see Note 1). Output Load see Figure 1.

	MCM10474-25 MCM10474-15		0474-15				
Characteristic	Symbol	Min	Max	Min	Max	Unit	Conditions
Read Mode							See Figures 2 and 3. Measured at 50% of input to 50% of
Chip Select Access Time	tACS	_	10	_	8.0	ns	output.
Chip Select Recovery Time	tRCS		10	l —	8.0	ns	
Address Access Time	tAA	_	25		15	ns	
Write Mode				-			See Figure 4.
Write Pulse Width	- tw	25		15	-	ns	twsa = 8.0 ns MCM10474-25
(To guarantee writing)	. "						twsa = 3.0 ns MCM10474-15 Measured at 50% of input to 50% of
Data Setup Time Prior to Write	twsp	5.0		2.0		ns	output.
Data Hold Time After Write	tWHD	5.0	-	2.0		ns	tw = 25 ns MCM10474-25
Address Setup Time Prior to Write	tWSA	8.0	<b>-</b> .	3.0		ns	tw = 15 ns MCM10474-15
Address Hold Time After Write	tWHA	5.0	_	2.0		ns	
Chip Select Setup Time Prior to Write	twscs	5.0	-	2.0		ns	
Chip Select Hold Time After Write	tWHCS	5.0	l —	2.0		ns	
Write Disable Time	tws	_	10	-	8.0	ns	
Write Recovery Time	tWR	-	15	_	8.0	ns	
Rise and Fall Time			Тур	ical			Measured between 20% and 80%
Output Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>		2	.5		ns	points.
Capacitance			Тур	ical			Measured with a pulse technique.
Input Lead Capacitance	Cin		4.	.0		рF	
Output Lead Capacitance	Cout		7.	.0		pF	

### Notes:

- (1) The maximum Address Access Time is guaranteed to be the Worst-Case Bit in the Memory.
- (2) For proper use of MECL Memories in a system environment, consult: "MECL System Design Handbook."

FIGURE 2 — CHIP SELECT ACCESS TIME




FIGURE 3 -- ADDRESS ACCESS TIME






FIGURE 4 -- WRITE STROBE MODE



# MECL

# MECL PROMs





### 128 x 1-BIT RANDOM ACCESS MEMORY

The MCM10147 is a 128-word x 1-bit Read/Write Random Access Memory. Data is accessed or stored by means of a 7-bit address decoded on chip. It has a non-inverting data out, a separate data in line and 2 active-low chip select lines. It has a typical access time of 10 ns and is designed for high-speed scratch pads, control, cache, and buffer storage applications.


- Typical Address Access Time = 10 ns
- Typical Chip Select Access Time = 5.0 ns
- Operating Temperature Range = 0° to +75°C
- Open Emitter Output Permits Wired-OR for Easy Memory Expansion
- 50 k $\Omega$  Input Pulldown Resistors on All Inputs
- Power Dissipation Decreases with Increasing Temperature
- Fully Compatible with MECL 10,000 Logic Family
- Similar to F10405.

### **BLOCK DIAGRAM** Dout CS1 CS2 Chip Data Out Select Butter Sense Amplifier Nord Address Buffer Write And Date in Buffer Decoder 16 × 8 mory Cell Array 1/16 **A**3 - Din Bit Address Buffer/ 1/8 Decoder V<sub>CC1</sub> = Pin 1 V<sub>CC2</sub> = Pin 16 = Pin 8


# MCM10147

### MECL

128-BIT RANDOM ACCESS MEMORY



### PIN ASSIGNMENT



### PIN NOTATION

CS Chip Select Input
A0 thru A6 Address Inputs
Din Data Input
Dout Data Output
WE Write Enable Input

### TRUTH TABLE

MODE		OUTPUT		
	₹§•	WE	D <sub>out</sub>	
Write "0"	L	L	L	L
Write "1"	L	L	Н	L
Read	L	H	φ	a
Disabled	н	φ	φ	L

• CS = CS1 + CS2

 $\phi$  = Don't Care.

### FUNCTIONAL DESCRIPTION:

The MCM 10147 is a 128 word x 1-bit RAM. Bit selection is achieved by means of a 7-bit address A0 thru A6.

The active-low chip select allows memory expansion up to 512 words. The fast chip select access time allows memory expansion without affecting system performance.

The operating mode of the RAM  $(\overline{CS})$  inputs low) is controlled by the  $\overline{WE}$  input. With  $\overline{WE}$  low the chip is in the write mode—the output is low and the data present at  $D_{in}$  is stored at the selected address. With  $\overline{WE}$  high the chip is in the read mode—the data state at the selected memory location is presented non-inverted at  $D_{out}$ .

### **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Power Supply Voltage (V <sub>CC</sub> = 0)	VEE	-8 to 0	Vdc
Base Input Voltage (V <sub>CC</sub> = 0)	Vin	0 to VEE	Vdc
Output Source Current — Continuous — Surge	10	< 50 < 100	m Adc
Junction Operating Temperature	TJ	< 165	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

		DC TES	ST VOLTAGE (Volts)	VALUES	
Test Temperature	ViHmax	VILmin	VIHAmin	VILAmex	VEE
0°C	-0.840	-1.870	-1.145	-1.490	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+75°C	-0.720	-1.830	-1.045	·-1.450	-5.2

### **ELECTRICAL CHARACTERISTICS**

Each MECL Memory circuit has been designed to meet the de and ac specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

			N	/CM10144	Test Lim	its			
1	1	0	°C	+29	5°C	+75	5°C		
DC Characteristics	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
Power Supply Drain Current	!EE	-	105		100		95	mAdc	Typ IEE @ 25°C = 80 mA All outputs and inputs open. Measure pin 8.
Input Current High	l <sub>in</sub> H	_	220	-	220	-	220	μAdc	Test one input at a time, all other inputs are open.  Vin = VIH.
Input Current Low	l <sub>in</sub> L	0.5	-	0.5	-	0.3	-	μAdc	Test one input at a time, all other inputs are open.  Vin = VIL.
Logic "1" Output Voltage	Voн	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	Load 50 Ω to -2.0 V
Logic "0" Output Voltage	VOL	-1.870	-1.665	-1.850	-1.650	-1.830	-1.625	Vdc	
Logic "1" Threshold Voltage	Vона	-1.020	-	-0.980	-	-0.920	_	Vdc	Threshold testing is performed and guaranteed on one input at
Logic ''0'' Threshold Voltage	VOLA	-	-1.645	-	-1.630	-	-1.605	Vdc	a time. $V_{in} = V_{IHA}$ or $V_{ILA}$ . Load 50 $\Omega$ to -2.0 $V$ .

SWITCHING CHARACTERISTICS ( $T_A = 0^{\circ}$  to +75°C,  $V_{EE} = -5.2$  Vdc  $\pm$  5%; Output Load see Figure 1; see Note 1 & 3.)

		•	Test Limit	ts		
Characteristic	Symbol	Min	Тур	Max	Unit	Conditions
Read Mode						See Figures 2 and 3.
Chip Select Access Time	tACS	2.0	5.0	8.0	ns	Measured from 50% of input to 50% of
Chip Select Recovery Time	tRCS	2.0	5.0	8.0	ns	output. See Note 2.
Address Access Time	tAA	5.0	10	15	ns	i
Write Mode						
Write Pulse Width	tw	8.0	6.0	-	ns	twsA = 4.0 ns
Data Setup Time Prior to Write	twsp	1.0	-5.0	_	ns	1
Data Hold Time After Write	tWHD	3.0	-2.0	_	ns	
Address Setup Time Prior to Write	tWSA	4.0	0		ns	t <sub>W</sub> = 8.0 ns. See Figure 4.
Address Hold Time After Write	tWHA	3.0	0	_	ns	
Chip Select Setup Time Prior to Write	twscs	1.0	-5.0	_	ns	
Chip Select Hold Time After Write	twhcs	1.0	-5.0	_	ns	
Write Disable Time	tws	2.0	5.0	8.0	ns	Measured at 50% of input to 50%
Write Recovery Time	twR	2.0	5.0	8.0	ns	of output.
Rise and Fall Time						Measured between 20% and 80% points
Output Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>	1.5	3.0	5.0	ns	
Capacitance					<del>                                     </del>	
Input Capacitance	Cin	_	4.0	5.0	pF	
Output Capacitance	Cout	_	7.0	8.0	рF	

Notes: (1) Contact your Motorola Sales Representative for details if extended temperature operation is desired.

- (2) The maximum Address Access Time is guaranteed to be the Worst-Case Bit in the Memory.
- (3) For proper use of MECL Memories in a system environment, consult: "MECL System Design Handbook."

### FIGURE 1 — SWITCHING TIME TEST CIRCUIT




FIGURE 2 - CHIP SELECT ACCESS TIME




FIGURE 3 - ADDRESS ACCESS TIME





FIGURE 4 - WRITE MODE





## MCM10139

# 256-BIT PROGRAMMABLE READ ONLY MEMORY (PROM)

The MCM10139 is a 256-bit programmable read only memory (PROM). The circuit is organized as 32 words of 8 bits. Prior to programming, all stored bits are at logic 0 (low) levels. The logic state of each bit can then be changed by on-chip programming circuitry. The MCM10139 has a single negative logic chip enable. When the chip is disabled ( $\overline{\text{CS}}$  = high), all outputs are forced to a logic 0 (low).

The MCM10139 is fully compatible with the MECL 10,000 logic family. It is designed for use in microprogramming, code conversion, logic simulation, and look-up table storage.

 $P_D = 520 \text{ mW typ/pkg (No Load)}$  $t_{Access} = 15 \text{ ns typ (Address Inputs)}$ 


### **MECL**

32 X 8 BIT PROGRAMMABLE READ-ONLY MEMORY






# LOGIC DIAGRAM



### PIN ASSIGNMENT



### **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Power Supply Voltage (V <sub>CC</sub> = 0)	VEE	-8 to 0	Vdc
Base Input Voltage (V <sub>CC</sub> = 0)	V <sub>in</sub>	0 to VEE	Vdc
Output Source Current — Continuous — Surge	10	<50 <100	mAdc
Junction Operating Temperature	TJ	<165	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

### **ELECTRICAL CHARACTERISTICS**

		DC .	Test Voltage V (Volts)	alues	
Test Temperature	ViHmax	VILmin	VIHAmin	VILAmax	VEE
0°C	-0.840	-1.870	-1.145	-1.490	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+75°C	-0.720	-1.830	-1.045	-1.450	-5.2

Each MECL Memory circuit has been designed to meet the dc and ac specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

			MC	M10139	Test Lir	nits			
		0	°C	+2	5°C	+75	5°C		
DC Characteristics	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
Power Supply Drain Current	IEE	-	150	-	145	_	140	mAdc	Typ IEE @ 25°C = 100 mA. All outputs and inputs open. Measure pin 8.
Input Current High	l <sub>in</sub> H	-	265	-	265	_	265	μAdc	Test one input at a time, all other inputs are open. V <sub>in</sub> = V <sub>IH</sub> .
Input Current Low	linL	0.5		0.5	-	0.3	_	μAdc	Test one input at a time, all other inputs are open. V <sub>in</sub> = V <sub>IL</sub> .
Logic "1" Output Voltage	Vон	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	Load 50 $\Omega$ to –2.0 V.
Logic "0" Output Voltage	VOL	-2.010	-1.665	-1,990	-1.650	-1.970	-1.625	Vdc	
Logic "1" Threshold Voltage	VOHA	-1.020		-0.980	-	-0.920	_	Vdc	Threshold testing is performed and guaranteed on one input at a time.
Logic "0" Threshold Voltage	VOLA	-	-1.645	-	-1.630	-	-1.605	Vdc	$V_{in} = V_{ILH}$ or $V_{ILA}$ . Load 50 $\Omega$ to -2.0 $V$ .


### **SWITCHING CHARACTERISTICS** ( $T_A = 0^{\circ}$ to +75°C, $V_{EE} = -5.2$ Vdc ±5%; Output Load—See Figure 1 and Note 1)


		Test Limits				
Characteristic	Symbol	Min	Тур	Max	Unit	Conditions
Chip Select Access Time Chip Select Recovery Time Address Access Time	tACS tRCS tAA		10 10 15	15 15 20	ns ns ns	See Figures 2 and 3.  Measured from 50% of input to 50% of output. See Note 2.
Output Rise and Fall Time Input Capacitance Output Capacitance	t <sub>r</sub> , t <sub>f</sub> C <sub>in</sub> C <sub>out</sub>	- - -	3.0 4.0 7.0	5.0 8.0	ns pF pF	Measured between 20% and 80% points

Notes: 1. Contact your Motorola Sales Representative for details if extended temperature operation is desired.

 $<sup>\</sup>begin{tabular}{ll} \bf 2. & The \ maximum \ Address \ Access \ Time \ is \ guaranteed \ to \ be \ the \ Worst-Case \ Bit \ in \ the \ memory, \end{tabular}$ 


### FIGURE 1 — SWITCHING TIME TEST CIRCUIT






All timing measurements referenced to 50% of input levels. All outputs loaded 50 ohms to  $-2.0\ \text{Vdc}.$ 

### FIGURE 2 - CHIP SELECT ACCESS TIME



### FIGURE 3 - ADDRESS ACCESS TIME



### **RECOMMENDED PROGRAMMING PROCEDURE\***

The MCM10139 is shipped with all bits at logical "0" (low). To write logical "1s", proceed as follows.

### MANUAL (See Figure 4)

- Step 1 Connect VEE (Pin 8) to -5.2 V and VCC (Pin 16) to 0.0 V. Address the word to be programmed by applying -1.2 to -0.6 volts for a logic "1" and -5.2 to -4.2 volts for a logic "0" to the appropriate address inputs.
- Step 2 Raise V<sub>CC</sub> (Pin 16) to +6.8 volts.
- **Step 3** After  $V_{CC}$  has stabilized at +6.8 volts (including any ringing which may be present on the  $V_{CC}$  line), apply a current pulse of 2.5 mA to the output pin corresponding to the bit to be programmed to a logic "1".
- Step 4 Return V<sub>CC</sub> to 0.0 Volts.

#### CAUTION

To prevent excessive chip temperature rise, V<sub>CC</sub> should not be allowed to remain at +6.8 volts for more than 1 second.

Step 5 Verify that the selected bit has programmed by connecting a 460  $\Omega$  resistor to -5.2 volts and measuring the voltage at the output pin. If a logic "1" is not detected at the output, the procedure should be repeated once. During verification  $V_{1H}$  should be -1.0 to -0.6 volts.

Step 6 If verification is positive, proceed to the next bit to be programmed.

### AUTOMATIC (See Figure 5)

- Step 1 Connect VEE (Pin 8) to -5.2 volts and VCC (Pin 16) to 0.0 volts. Apply the proper address data and raise VCC (Pin 16) to +6.8 volts.
- Step 2 After a minimum delay of 100  $\mu$ s and a maximum delay of 1.0 ms, apply a 2.5 mA current pulse to the first bit to be programmed (0.1  $\leq$  PW  $\leq$  1 ms).
- Step 3 Repeat Step 2 for each bit of the selected word specified as a logic "1". (Program only one bit at a time. The delay between output programming pulses should be equal to or less than 1.0 ms.)
- Step 4 After all the desired bits of the selected word have been programmed, change address data and repeat Steps 2 and 3.
- **NOTE:** If all the maximum times listed above are maintained, the entire memory will program in less than 1 second. Therefore, it would be permissible for  $V_{CC}$  to remain at +6.8 volts during the entire programming time.
- $\begin{array}{ll} \textbf{Step 5} & \textbf{After stepping through all address words, return $V_{CC}$ to} \\ & 0.0 \text{ volts and verify that each bit has programmed. If one} \\ \textbf{or more bits have not programmed, repeat the entire procedure} \\ \textbf{once. During verification $V_{IH}$ should be $-1.0$ to $-0.6$ volts.} \\ \end{array}$

### PROGRAMMING SPECIFICATIONS

			Limits			
Characteristic	Symbol	Min	Тур	Max	Units	Conditions
Power Supply Voltage	VEE	-5.46	-5.2	-4.94	Vdc	
To Program	VCCP	+6.04	+6.8	+ 7.56	Vdc	
To Verify	Vccv	0	0	0	Vdc	
Programming Supply Current	<sup>I</sup> CCP	-	200	600	mA	V <sub>CC</sub> = +6.8 Vdc
Address Voltage	V <sub>IH</sub> Program	-1.2	_	-0.6	Vdc	
Logical "1"	V <sub>IH</sub> Verify	-1.0	_	-0.6	Vdc	
Logical "0"	VIL	-5.2	. –	-4.2	Vdc	
Maximum Time at V <sub>CC</sub> = V <sub>CCP</sub>	_			1.0	sec	
Output Programming Current	IOP	2.0	2.5	3.0	mAdc	
Output Program Pulse Width	tp	0.5	_	1.0	ms	
Output Pulse Rise Time		_	-	10	μs	
Programming Pulse Delay (1)						
Following V <sub>CC</sub> change	t <sub>d</sub>	0.1		1.0	ms	
Between Output Pulses	t <sub>d</sub> 1	0.01	i -	1.0	ms	

NOTE 1. Maximum is specified to minimize the amount of time V<sub>CC</sub> is at +6.8 volts.

<sup>\*</sup>NOTE: For devices that program incorrectly—return serialized units with individual truth tables. Noncompliance voids warranty.

+6.8 V 0.0 V +15 V

Program O Verify


-0.8 V (Momentary)

Test Point

VEE
-5.2 V VEE
-5.2 V VEE
-5.2 V

FIGURE 4 - MANUAL PROGRAMMING CIRCUIT







### MCM10146

### 1024 x 1-BIT RANDOM ACCESS MEMORY

The MCM10146/10415 is a 1024-bit Read/Write Random Access Memory organized 1024 words by 1 bit. Data is selected or stored by means of a 10-bit address (A0 through A9) decoded on the chip. The chip is designed with a separate data in line, a non-inverting data output, and an active-low chip select.

This device is designed for use in high-speed scratch pad, control, cache and buffer storage applications.

- Fully Compatible with MECL 10,000
- Pin-for-Pin Compatible with the 10415
- Temperature Range of 0° to 75°C (see note 1)
- Emitter-Follower Output Permits Full Wire-ORing (see note 3)
- Power Dissipation Decreases with Increasing Temperature
- Typical Address Access of 24 ns
- Typical Chip Select Access of 4.0 ns

### PIN DESIGNATION

CS Chip Select Input
A0 to A9 Address Inputs
Din Data Inputs
Dout Data Output
WE Write Enable Input





### ORDERING INFORMATION


Suffix Denotes


MCM10146 - L Ceramic Dual-in-Line Package

F Ceramic Flat Package

10415 - DC Ceramic Dual-in-Line Package

-- FC Ceramic Flat Package





### TRUTH TABLE

MODE			OUTPUT	
	CS	WÉ	Din	Dout
Write "0"	L	L	L	L
Write "1"	L	L	н	L
Réad	L	н	φ	Q
Disabled	н	φ	Φ	L

 $\phi$  = Don't Care.

### FUNCTIONAL DESCRIPTION:

This device is a 1024  $\times$  1-bit RAM. Bit selection is achieved by means of a 10-bit address, A0 to A9.

The active-low chip select is provided for memory expansion up to 2048 words.

The operating mode of the RAM (CS input low) is controlled by the  $\overline{WE}$  input. With  $\overline{WE}$  low, the chip is in the write mode, the output,  $D_{Out},$  is low and the data state present at  $D_{in}$  is stored at the selected address. With  $\overline{WE}$  high, the chip is in the read mode and the data stored at the selected memory location will be presented non-inverted at  $D_{Out}.$  (See Truth Table)

### **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Power Supply Voltage (V <sub>CC</sub> = 0)	VEE	-8 to 0	Vdc
Base Input Voltage (VCC = 0)	Vin	0 to VEE	Vdc
Output Source Current — Continuous — Surge	10	< 50 < 100	mAdc
Junction Operating Temperature	TJ	< 165	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C

		DC TES	ST VOLTAGE (Volts)	VALUES	
Test Temperature	VIHmax	VILmin	VIHAmin	VILAmax	VEE
0°C	-0.840	-1.870	-1.145	-1.490	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+75°C	-0.720	-1.830	-1.045	-1.450	-5.2

### **ELECTRICAL CHARACTERISTICS**

Each MECL Memory circuit has been designed to meet the dc and ac specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

			N	ACM10146	Test Limi						
	l	0°C		+25°C		+75°C					
DC Characteristics	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions		
Power Supply Drain Current	1EE		150	-	145		125	mAdc	Typ I <sub>EE</sub> @ 25 <sup>o</sup> C = 100 mA All outputs and inputs open. Measure pin 8.		
Input Current High	I <sub>in</sub> H	-	220	-	220	-	220	μAdc	Test one input at a time, all other inputs are open.  V <sub>in</sub> = V <sub>IH</sub> .		
Input Current Low	l <sub>in</sub> L	0.5	-	0.5	-	0.3	_	μAdc	Test one input at a time, all other inputs are open.  Vin = VIL.		
Logic "1" Output Voltage	Voн	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	Load 50 Ω to -2.0 V		
Logic ''0'' Output Voltage	VoL	-1.920	-1.665	-1.900	-1.650	-1.880	-1.625	Vdc			
Logic "1" Threshold Voltage	VOHA	-1.020		-0.980	-	-0.920	-	Vdc	Threshold testing is performed and guaranteed on one input at		
Logic ''0'' Threshold Voltage	VOLA	-	-1.645	-	-1.630	-	-1.605	Vdc	a time. $V_{in} = V_{IHA}$ or $V_{ILA}$ . Load 50 $\Omega$ to -2.0 $V$		

TESTING CONDITIONS INPUT LEVELS GNDQ 16 ΑO Vcc WE Α1 INPUT LEVELS A2 80% АЗ A4 MCM10146 Α5 Α6 Α7 Α8 All Timing Measurements Referenced to 50% of Input Levels VEE CL ≤ 5.0 pF including Jig and Stray Capacitance  $R_T = 50 \Omega$ For Capacitance Loading ≤ 50 pF, Delay Should be Derated by 30 ps/pF -2.0 V

FIGURE 1 - SWITCHING TEST CIRCUIT AND WAVEFORMS

Guaranteed with  $V_{EE}$  = -5.2 Vdc ± 5.0%,  $T_A$  = 0°C to 75°C (see Note 1). Output Load see Figure 1.

		MCM10146 Test Limits				
Characteristic	Symbol	Min	Тур	Max	Unit	Conditions
Read Mode						See Figures 2 and 3.
Chip Select Access Time	†ACS	2.0	4.0	7.0	ns	Measured at 50% of input to 50% of output.
Chip Select Recovery Time	†RCS	2.0	4.0	7.0	ns	See Note 2.
Address Access Time	tAA	8.0	24	29	ns	
Write Mode						See Figure 4.
Write Pulse Width (To guarantee writing)	tw	25	20		ns	tWSA = 8.0 ns. Measured at 50% of input to 50% of output.
Data Setup Time Prior to Write	twsp	5.0	0	-	ns	
Data Hold Time After Write	twHD.	5.0	.0		ns	
Address Setup Time Prior to Write	twsa	8.0	0 .	-	ns	tw = 25 ns
Address Hold Time After Write	tWHA	2.0	0	-	ns	
Chip Select Setup Time Prior to Write	twscs	5.0	0	-	n's	
Chip Select Hold Time After Write	twncs	5.0	. 0	_	ns	
Write Disable Time	tws	2,8	5.0	7.0	ns	
Write Recovery Time	twR	2.8	5.0	7.0	ns	
Rise and Fall Time						Measured between 20% and 80% points.
Output Rise and Fall Time	tr, tf	1.5	2.5	4.0	ns	When driven from CS or WE inputs.
Output Rise and Fall Time	tr, tf	1.5	4.0	8.0	ns	When driven from Address inputs.
Capacitance						Measured with a pulse technique.
Input Lead Capacitance	Cin	N = 55	4.0	5.0	pF	No. 1 at 1
Output Lead Capacitance	Cout		7.0	8.0	ρF	

### Notes:

- (1) Contact your Motorola Sales Representative for details if extended temperature operation is desired.
- (2) The maximum Address Access Time is guaranteed to be the Worst-Case Bit in the Memory.
- (3) For proper use of MECL Memories in a system environment, consult: "MECL System Design Handbook."
- (4) Typical limits are at  $V_{EE}$  = -5.2 Vdc,  $T_A$  = 25°C and standard loading.

FIGURE 2 - CHIP SELECT ACCESS TIME




FIGURE 3 - ADDRESS ACCESS TIME





FIGURE 4 - WRITE STROBE MODE





# MCM10149


# 256 x 4-BIT PROGRAMMABLE READ-ONLY MEMORY


This device is a 256-word x 4-bit field programmable read only memory (PROM). Prior to programming, all stored bits are at logic 1 (high) levels. The logic state of each bit can then be changed by on-chip programming circuitry. The memory has a single negative logic chip enable. When the chip is disabled ( $\overline{\text{CS}}$  = high), all outputs are forced to a logic 0 (low).


- Typical Address Access Time of 20 ns
- Typical Chip Select Access Timeof 8.0 ns
- 50 kΩ Input Pulldown Resistors on All Inputs
- Power Dissipation (540 mW typ @25°C)
   Decreases with Increasing Temperature

### **MECL**

1024-BIT PROGRAMMABLE READ-ONLY MEMORY







### **ELECTRICAL CHARACTERISTICS**

		-5	5°C	0	С	+29	5°C	+ 7!	5°C	+12	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	IEE	-	160	-	155	-	150	-	145	-	145	mAdc
Input Current High	linH	-	450	-	2 <b>6</b> 5		265	=	265	-	265	μAdc

-55°C and +125°C test values apply to MC105xx devices only

Forcing Function	Parameter	55°C	o°c 2	25°C ②	25°C ①	75°C	125°C
		MCM10500	MCM10100	MCM10100	MCM10500	MCM10100	MCM10500
V <sub>IHmax</sub>	V <sub>OHmax</sub>	-0.880 -1.080	-0.840 -1.000	-0.810 -0.960	-0.780 -0.930	-0.720 -0.900	-0.630 -0.825
	VOHAmin	-1.100	∸1.020	-0.980	-0.950	-0.920	-0.845
V <sub>1HAmin</sub>		-1.175	-1.130	-1.105	-1.105	-1.045	-1.000
V <sub>ILAmax</sub>		-1.510	-1.490	-1.475	-1.475	1.450	-1.400
	$V_{OLAmax}$	-1.635	-1.645	1.630	-1.600	-1.605	-1.525
	$V_{OLmax}$	-1.655	1.665	1.650	-1.620	-1.625	-1.545
VILmin	V <sub>OLmin</sub>	-1.920	-1.870	-1.850	-1.850	-1.830	-1.820
V <sub>I1.min</sub>	NLmin	0.5	0.5	0.5	0.5	0.3	0.3

NOTES: ① MCM10500 series specified driving 100 $\Omega$  to -2.0 V.

@ Memories (MCM10100) specified 0 -  $75^{0}$ C for commercial temperature range,  $50\Omega$  to -2.0V. Military temperature range memories (MCM10500) specified per Note 1.

### **SWITCHING CHARACTERISTICS (Note 1)**

		MCM	110149	MCM	110549			
			to +75 <sup>0</sup> C, .2 Vdc ∗5%		to +125°C, .2 Vdc · 5%		Conditions	
Characteristics	Symbol	Min	Max	Min	Max	Unit		
Read Mode					1	ns	Measured from 50% of	
Chip Select Access Time	tACS	2.0	10	*			input to 50% of output,	
Chip Select Recovery Time	tRCS	2.0	10				See Note 1.	
Address Access Time	tAA	7.0	25	٠				
Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>	1.5	7.0	•		ns	Measured between 20% and 80% points.	
Capacitance						pF	Measured with a pulse	
Input Capacitance	Cin		5.0	_	5.0		technique.	
Output Capacitance	Cout	-	8.0		8.0			

NOTES: 1. Test circuit characteristics:  $R_T = 50 \Omega$ , MCM10149; 100  $\Omega$ , MCM10549.

C<sub>L</sub> ≤ 5.0 pF (including jig and stray capacitance)

Delay should be derated 30 ps/pF for capacitive load up to 50 pF

- 2. The maximum Address Access Time is guaranteed to be the Worst-Case Bit in the Memory.
- 3. For proper use of MECL Memories in a system environment, consult MECL System Design Handbook.
- 4. V<sub>CP</sub> = V<sub>CC</sub> = Gnd for normal operation.

### PROGRAMMING THE MCM10149

During programming of the MCM 10149, input pins 7, 9, and 10 are addressed with standard MECL 10K logic levels. However, during programming input pins 2, 3, 4, 5, and 6 are addressed with 0 V  $\leq$  V  $_{IH}$   $\leq$  + 0.25 V and VEE  $\leq$  V  $_{IL}$   $\leq$  - 3.0 V. It should be stressed that this deviation from standard input levels is required only during the programming mode. During normal operation, standard MECL 10,000 input levels must be used.

With these requirements met, and with V<sub>CP</sub> = V<sub>CC</sub> =

0 V and V  $_{EE}$  = -5.2 V  $\pm$ 5%, the address is set up. After a minimum of 100 ns delay, V  $_{CP}$  (pin 1) is ramped up to +12 V  $\pm$  0.5 V (total voltage V  $_{CP}$  to V  $_{EE}$  is now 17.2 V, +12 V - [ -5.2 V]). The rise time of this V  $_{CP}$  voltage pulse should be in the 1-10  $\mu s$  range, while its pulse width ( $t_{W1}$ ) should be greater than 100  $\mu s$  but less than 1 ms. The V  $_{CP}$  supply current at +12 V will be approximately 525 mA while current drain from V  $_{CC}$  will be approximately 175 mA. A current limit should therefore be

<sup>\*</sup>To be determined; contact your Motorola representative for up-to-date information.

set on both of these supplies. The current limit on the V<sub>CP</sub> supply should be set at 700 mA while the V<sub>CC</sub> supply should be limited to 250 mA. It should be noted that the V<sub>EE</sub> supply must be capable of sinking the combined current of the V<sub>CC</sub> and V<sub>CP</sub> supplies while maintaining a voltage of  $-5.2\ V\pm5\%$ .

Coincident with, or at some delay after the V<sub>CP</sub> pulse has reached its 100% level, the desired bit to be fused can be selected. This is done by taking the corresponding output pin to a voltage of  $\pm 2.85 \ V \pm 5\%$ . It is to be noted that only one bit is to be fused at a time. The other three unselected outputs should remain terminated through their 50 ohm load resistor (100 ohm for MCM 10549) to  $\pm 2.00 \ V$ . Current into the selected output is 5 mA maximum.


After the bit select pulse has been applied to the appropriate output, the fusing current is sourced out of the chip select pin 13. The 0% to 100% rise time of this current pulse should be 250 ns max. It pulse width should be greater than 100  $\mu$ s. Pulse magnitude is 50 mA  $\pm$  5.0 mA. The voltage clamp on this current source is to be - 6.0 V.

After the fusing current source has returned 0 mA, the bit select pulse is returned to it initial level, i.e., the output is returned through its load to  $-2.0\,\mathrm{V}$ . Thereafter,  $\mathrm{V_{CP}}$  is returned to 0 V. Strobing of the outputs to determine success in programming should occur no sooner than 100 ns after  $\mathrm{V_{CP}}$  has returned to 0 V. The remaining bits are programmed in a similar fashion.

† NOTE: For devices that program incorrectly, return serialized units with individual truth tables. Non compliance voids warranty.

### PROGRAMMING SPECIFICATIONS

The following timing diagrams and fusing information represent programming specifications for the MCM10149.




The timing diagram is shown for programming one bit. Note that only one bit is blown at a time. All addressing must be done 100 ns prior to the beginning of the  $V_{CP}$  pulse, i.e.,  $V_{CP} = 0$  V. Likewise, strobing of the outputs to determine success in programming should occur no sooner than 100 ns after  $V_{CP}$  returns to 0 V.


Note that the fusing current is defined as a positive current out of the chip select, pin 13. A programming duty cycle of  $\leq$  15% is to be observed.

Definitions and values of timing symbols are as follows.

Symbol	Definition	Value
tr1	Rise Time, Programming Voltage	≥ 1 μs
t <sub>w1</sub>	Pulse Width, Programming Voltage	≥ 100 μs < 1 ms
<sup>t</sup> D1	Delay Time, Programming Voltage Pulse to Bit Select Pulse	≥ 0
tw2	Pulse Width, Bit Select	≥ 100 μs
tD2	Delay Time, Bit Select Pulse to Programming Voltage Pulse	≥ 0
<sup>t</sup> D3	Delay Time, Bit Select Pulse to Programming Current Pulse	≥ 1 μs
t <sub>r3</sub>	Rise Time, Programming Current Pulse	250 ns max
t <sub>w</sub> 3	Pulse Width, Programming Current Pulse	≥ 100 μs
<sup>t</sup> D4	Delay Time, Programming Current Pulse to Bit Select Pulse	≥ 1 μs

### MANUAL PROGRAMMING CIRCUIT





# **Bubble Memories and Associated Products**



# **MBM2256**

# **Advance Information**

#### **GENERAL DESCRIPTION**


The MBM2256 is a 262,144 ( $2^{18}$ ) bit magnetic bubble memory device. All required magnetic components including the permanent magnets, the drive field coils and protective magnetic shield are integral parts of the device. The package is a 1.15 x 1.1 x 0.36 inch 16-pin DIP.

The MBM2256 features a dual block-replicate organization with swap gates on the input track. Data storage is organized as 256 storage loops of 1024-bits each. Additional loops are provided to store the error correction code and as redundant loops. In one of two dedicated map loops on-chip the redundant map loop data is stored.

The MBM2256 can be operated synchronously or asynchronously. Average access time to a page of data is less than 7.0 ms at 100 kHz. Data transfer rate is 125 kilobits per second at 125 kHz. Average power dissipation at 125 kHz is 0.8 Watts. The device will operate over a case temperature range of 0°C to 70°C, and data is retained without power from -40°C to 100°C.

The device is fabricated using a pseudo-planar process to improve operating margins as well as to enhance reliability. The use of CrCuCr in the conductor elements ensures excellent conductivity while greatly increasing resistance to problems associated with electromigration.

# 256 K x 1-BIT MAGNETIC BUBBLE MEMORY DEVICE



#### **FEATURES**


- Non-volatile
- High Density
- Solid State
- Low Power
- Start/Stop Capability
- Page-Oriented Access

- On-Chip Redundant Loop Map
- Swap Gates
- Block Replicate
- Error Correction Code Storage
- 16-Pin Dual-in-Line Package

# Pin Assignment 16 Replicate -X Coil -X Coil + 15 SWAP + Y Coil -14 Generate -Y Coil + 13 Generate + (AC Gnd) 12 SWAP -Active Detector Map Replicate -Reference Detector 10 Map Replicate Detector Common (+) 9 Replicate +

This document contains information on a new product. Specifications and information herein are subject to change without notice.

FIGURE 1 - BLOCK DIAGRAM



#### **ABSOLUTE MAXIMUM RATINGS**

Rating	Mi	in	Max	Unit
Operating Temperature (Case) (T <sub>C</sub> )		) - 311	. 70	°C
Non-Volatile Storage Temperature		<b>1</b> 0	100	C
Storage Temperature	- 4	10	120	°C
External Magnetic Field	_		20	Oe
Peak Current In X Coil*	_	7	.,, ,, ,, , , , 900 ,	mA
Peak Current In Y Coil*	_		1,100	mA
Peak Current In Z Coil*	1 10	15574	3,000	mAdc
Peak Replicate Current	_	- 100	40	mAdc
Peak Generate Current	_		40	mAdc
Peak Swap Current	A -		30	mAdc
Peak Detector Current	_		6.0	mAdc
Maximum Coil Disturb Current With Data Retention			10	mA
Maximum Pin To Pin Voltage	_	_	55	Volts

<sup>\*</sup>These peak currents are allowed subject to the device temperature not exceeding the temperature limits.

# **ELECTRICAL CHARACTERISTICS** ( $T_C = 0^{\circ}C$ to $70^{\circ}C$ , rotating field frequency ( $f_0$ ) = 125 kHz unless otherwise noted). **FUNCTION CURRENTS**

Parameter	Symbol	Min	Тур	Max	Unit
Generate Current	IG	180	. –	220	mA
Swap Current	Is	25	_	31	mA
Replicate Cut Current	IRC	75	-	95	mA
Replicate Transfer Current	I <sub>RT</sub>	28	_	42	mA
Map Replicate Cut Current	IRCM	75	_	95	mA
Map Replicate Transfer Current	<sup>I</sup> RTM	28	_	42	mA
Map Transfer In Current	· ITM	- 24	_	- 30	mA
Detector Current	IDA, IDR		5.0	5.8	mA

### X,Y COIL DRIVE (See Figure 2.)

Parameter	Symbol	Min	Тур	Max	Unit
Coil Driver Supply Voltage	$V_{x}, V_{y}$	11.4	. 12	12.6	. V
Coil Driver Switch On Resistance (2 Switches In Series)	R <sub>on</sub>	0.7	_	1.8	Ohms
Coil Driver Clamp Diode Drop (2 Diodes In Series)	V <sub>clamp</sub>	* <u>*-</u>	2.2	1.6	V
X Coil Peak Current $(L_X = nom, V_X = nom, R_{on}, V_{clamp} = nom)$	IXP		630	_	mA
Y Coil Peak Current $(L_{\gamma} = \text{nom}, V_{\gamma} = \text{nom})$ $(R_{On}, V_{clamp} = \text{nom})$	lyp	_	770	_	mA
Coil Current Offset	Ixo, Iyo	10	-	+ 10	, r
Stop Current Overshoot	I <sub>so</sub>	-	1.5-	+ 10 - 0	
Total Coil Power	Pc	_		7	

# Z COIL DRIVE

Z Coil Sensitivity		_	25
Z Coil Current Simultaneously Erase All Data Stored (Rotating Field On) (Rotating Field Off)	<sup>1</sup> zap	2.0 3 ′	7
Duration of Erase Current	tZAP		


#### **SCOPE**

This specification describes the magnetic, electrical, mechanical and environmental parameters of the 256K bit magnetic bubble device, MBM2256, as manufactured by Motorola Inc.

#### **DEVICE ORGANIZATION**

The 256K bit bubble memory chip uses a block-replicate organization with true swap gates on the input track. The storage area is arranged as 256 storage loops each with 1,024 bit locations. Additional loops are provided for error correction (6) and defect tolerance (20 giving a total of 282 loops. Data is written and read at the clock frequency which is the rotating field frequency. Figure 1 is a schematic diagram of the 256K bit chip.

FIGURE 2 — X, Y COIL DRIVE



(a.) TYPICAL DRIVE CIRCUIT

#### Data Input

The device is organized into two halves — odd and even. To write into the device the same data pattern is written simultaneously into both the odd and even input tracks. Due to the spacing between minor loops only alternate bits can be aligned with adjacent minor loops. An extra bit propagation delay on the odd input track causes odd bits to align with odd loops and even bits

with even loops such that the correct bit is written into each loop. The swap gate automatically clears the old data as new data is written into the loops.

#### **Data Output**

To read the data, one bit is replicated from each minor loop into the output track, again arranged as an odd and even half. The alternate bit data streams are then interleaved prior to entering the detector. The data is therefore written in and read out of the bubble device at the clock frequency although the data does divide and recombine within the chip.


#### Redundancy

Of the 282 storage loops 256 are allocated for data, 6 for error correction and 20 for redundancy. These 20 loops are used to mask inoperable minor loops and improve performance. Twenty loops are always declared redundant. Data should not be written into the redundant loops.

#### Redundancy Map

In addition to the 282 storage loops the chip contains two map loops. These loops have their own transfer-in and replicate gates but share the generator and detector with the storage loops. Only one loop is required and is chosen at final test. The chosen loop is used to store the data which identifies the redundant loop map. A "one" designates a usable loop; a "zero" a non-usable loop. Preceding this map code is a stream of 64 "zeros" followed by a "one" and a "zero" which may be used to synchronize the external control circuitry with the memory. The map loop used for storage of the redundancy information is also identified in the code (see Coding of Redundancy Map). Since only alternate bit positions are written into the map loop to enhance reliability, intervening bits are always zero and are ignored during read (see Map Read Operation paragraph).

The redundancy map is also printed on the label of each device using hexadecimal format. Two digits are used per loop. Instead of providing the absolute loop number, the incremental difference between non-usable loops is printed. For example, if the first bad loop is #7, and the next two are 19 and 23, the sequence



(b.) TYPICAL RISE/FALL IMBALANCE DUE TO DRIVE CIRCUIT

070C04 will be printed on the label. This format allows for an incremental difference between two non-usable loops of up to 255 (FF).

Coding of Redundancy Map (The map loop contains 512 bits of information in five fields.)

Pattern	Field	Number of Bits	Note
MMMM	Map Data	282	(1)
EEEE	Error Correction	12	(2)
LL .	Loop	2	(3)
UUUU	User	150	(4)
000010	Sync	66	(5)

#### NOTE:

- (1) Each bit corresponds to a data loop in sequence
   M = 1 identifies a usable loop (262).
   M = 0 identifies a redundant loop (20).
- (2) Error correction code used is a fire code applied only to the map data.
- (3) Identifies which map loop contains the redundancy information 01 loop #1, 10 loop #2.
- (4) This field may contain factory-pertinent information. It will not contain a duplicate of the sync pattern.
- (5) The sync pattern is used to locate the beginning of the map data field and identifies data page zero.

#### **Organizational Specifications**

Bits/Loop	1,024
Total Data Loops	282
Usable Data Loops	262
Error Correction Loops	6
User Data Loops	256
Total User Storage	262,144 Bits
Map Loops	2

#### **FUNCTIONAL DESCRIPTION**

#### Write Data Operation

Writing data is accomplished by generating the new data with a series of pulses applied to pins 13 and 14, starting tpGSp before the swap operation. As the device continues to cycle after all data is generated, the new data and the old will be aligned at the swap gates after tpGSL. A swap pulse is applied to pins 12 and 15 at this time, swapping the new data in and the old data out. Unused bits from the even and odd sides along with the old data are propagated out and discarded beyond the active area.

#### **Read Data Operation**

To read data, the device must be cycled until the desired page is aligned with the replicate gates on the output side of the storage loops. A replicate cut pulse is applied to pins 9 and 16 to duplicate the page. This is immediately followed by a replicate transfer pulse which causes the duplicate bubbles to propagate into alternate positions on the two output tracks.

Propagation along the output tracks occurs during tpRD. During this time, the odd and even output bits are merged.

Detection occurs when a bubble passes under the magnetoresistive detector element. The bubble's magnetic field causes the detector element to change resistance. By passing a constant current through the detector, this is converted to a voltage signal. A dummy detector which is not influenced by magnetic bubbles is used to cancel the background magnetoresistive signal.

Output bubbles are discarded beyond the active area after detection. A complete page is read in tpRDL.

#### INTERFACE IMPEDANCES

Parameter	Symbol	Min	Тур	Max	Unit
Generate (1)	rG	4.5	_	18	Ω
Swap (1)	rs	180	_	540	Ω
Replicate (1)	rR	130	_	320	Ω
Map Replicate (1) (Includes Map Transfer-In-)	rM	18	_	56	Ω
Detector (Active and Reference) (1)	rDS, rDR	950	_	2000	Ω
Detector Active/Reference Ratio		0.985	— ·	1.015	_
X Coil Inductance	L <sub>X</sub>	34	_	37	μН
Y Coil Inductance	Ly	27	_	30	μН
Z Coil Inductance	L <sub>z</sub>	25	_	35	μН
X Coil dc Resistance Non-operating, 25°C	r <sub>X</sub> dc		2.7		Ω
Y Coil dc Resistance Non-operating, 25°C	r <sub>γ</sub> de	_	1.1	_	Ω
Z Coil dc Resistance Non-operating, 25°C	r <sub>z</sub> dc	_	0.75	_	Ω
X Coil ac Resistance (1)	r <sub>X</sub> ac	2.5	_	4.0	Ω
Y Coil ac Resistance (1)	r <sub>V</sub> ac	1.5	_	2.5	Ω

#### NOTE:


<sup>(1)</sup> Minimum value is at  $T_C = 0^{\circ}C$ , device non-operating, maximum value is at  $T_C = 70^{\circ}C$ , device operating.

OUTPUT SIGNALS (T<sub>C</sub> = 0°C to 70°C, f<sub>O</sub> = 125 kHz)

Parameter	Symbol	Min	Тур	Max	Unit
Common-Mode Output Signal (IDA = IDR = 5.0 mA) Differential Peak-to-Peak Output Voltage (1) (Id = 5.0 mA. See Figure 1 for measurement details.)	V <sub>cm</sub>	<del>-</del>	- <del>-</del>	50	mV
Logic 1 (Bubble Present)	VOH	TBD		_	mV
Logic 0 (No Bubble)	V <sub>OL</sub>	_	_	TBD	mV
Signal Strobe Leading Edge Phase	t <sub>so</sub>	_	191	_	Degrees
Signal Strobe Trailing Edge Phase	t <sub>sc</sub>		258		Degrees
Logic 1 Valid Window	t <sub>1V</sub>	50			ns

#### NOTE:

<sup>(1)</sup> VOH is defined as the difference between the most negative and the most positive signal excursions which occur within the phase window tso totsc when a bubble is being detected. VOL is similarly defined for the case of no bubble being detected. See Figure 3.



# MBM2256

#### **Map Read Operation**

To read the contents of the map, a series of alternate cycle replicate pulses, identical to data replicate pulses, is applied to pins 10 and 11. Data will be available after tpMRD. Since map data is only loaded into alternate positions in the loop, one pass may result in no data. This procedure is then repeated after delaying one cycle. The outputs from the two map loops are merged, but only one loop contains data. See "Coding of Redundancy Map Loops" for decoding information.

#### Map Write Operation

Writing the map loop is accomplished by generating map information as normal data on alternate cycles. After tpGT1 or tpGT2, pins 10 and 11 are pulsed with a series of negative map transfer pulses on alternate cycles. Selecting tpGT1 writes into map loop 1, selecting tpGT2 writes into map loop 2.

**TIMING CHARACTERISTICS** ( $T_C = 0^{\circ}C$ ,  $f_0 = 125$  kHz unless otherwise noted. See Figure 4 for test conditions).\*

#### WRITE CYCLE TIMING

Parameter	Symbol	Min	Тур	Max	Unit
Generate First Bit to Swap In (1)	tPGS(F)	_	294	Γ-	Cycles
Generate Last Bit to Swap In (1)	tPGS(L)	T -	13	_	Cycles
Swap In to Replicate Out (1)	tPSR	T -	514	T -	Cycles
Swap In to Non-Volatile Storage (2)	tPS	T -	2	T -	Cycles
Generate Delay Time (3)	tDG	- 70	_	120	Degrees
Generate Pulse Width (4)	tWG	140	210	280	ns
Generate Fall Time (10%–90% of pk Amplitude)	tFG	200	_	400	ns
Swap Delay Time (3)	tDS	270		330	Degrees
Swap Pulse Width	tws	340	370	400	Degrees

#### **READ CYCLE TIMING**


Replicate Out to Detect First Bit (1)	tPRD(F)		180	_	Cycles
Replicate Out to Detect Last Bit (1)	tPRD(L)	_	461		Cycles
Replicate Out to Swap In (1)	tprs		510	,	Cycles
Replicate Delay Time (3)	<sup>t</sup> DR	- 10	_	20	Degrees
Replicate Cut Pulse Width	twrc	210	280	350	ns
Replicate Transfer Pulse Width	twrt	80	100	120	Degrees


#### MAP READ AND WRITE CYCLE TIMING

Parameter	Symbol	Min	Тур	Max	Unit
Map Replicate to Detect	tPMRD	T -	188	_	Cycles
Generate to Map Loop #1 Transfer	TPGT1		308	_	Cycles
Generate to Map Loop #2 Transfer	tPGT2	_	305	_	Cycles
Map Loop Transfer-In to Replicate	tPTR	_	516	T = -	Cycles
Map Replicate Delay Time (3)	tDRM	- 10	_	20	Degrees
Map Replicate Cut Pulse Width	twrcm	210	280	350	ns
Map Replicate Transfer Pulse Width	twrm	80	100	120	Degrees
Map Transfer-In Delay Time	<sup>t</sup> DTM	270		330	Degrees
Map Transfer-In Pulse Width	twtm	200	220	240	Degrees


# NOTES:

- \* All pulses to have rise and fall times ≤ 80 ns (10%-90% of peak amplitude) unless otherwise noted.
- (1) Propagation times are defined from the beginning of the cycle in which the first signal occurs to the beginning of the cycle in which the second signal occurs.
- (2) Data is non-volatile at the end of the cycle in which the swap current is turned off.
- (3) These parameter limits are guaranteed when the device is driven with the X and Y current shown in Figure 4. Deviations from these drive conditions may cause these limits to change in absolute angle, but the phase range (max-min) will remain as specified.
- (4) Generate pulse width is defined from 50% amplitude on the rising edge to 90% amplitude on the falling edge.





# FIGURE 5







FIGURE 6 - X, Y COIL TIMING



TIMING OF PULSES WITHIN A CYCLE

#### **MECHANICAL SPECIFICATION**

# Package

The MBM2256 device is a 16-pin dual-in-line package. The die is mounted on a printed circuit board carrier attached to a beryllium copper leadframe and encapsulated in plastic compound. Two orthogonal coils and a pair of permanent magnets enclose the die and the whole device is molded into a Mumetal shield. A Z coil is included in the device to facilitate testing and extended temperature range operation.

#### Mechanical Data

Package Size

1.15 x 1.10 x 0.36 in

(29.2 x 27.9 x 9.14) mm

Package Weight 28 gm.

#### **ENVIRONMENTAL SPECIFICATION**

#### **Temperature Ranges**

Continuous operation at 125 kHz. Case temperature 0° to 70°C. Non-operating, non-volatile storage -40° to 100°C.

#### **External Magnetic Fields**

When subjected to an external magnetic field of 20 Oe maximum in any direction, the device will continue to operate satisfactorily as long as the parameters are kept within the range specified in this document.

Screen	Tests

All Parts 100% Die Visual

100X Inspection consistent with MIL-883B, Method 2010, Cond. B

Stabilization Bake

As per MIL-STD-883B, Method 1008, Condition C, 150°C for 24 hours As per MIL-STD-883B, Method 1010, Condition B, 10 cycles -55°C →

Temperature Cycling

**External Visual** MIL-883B, Method 2009

125°C

#### **Qualification Testing**

**Bond Strength** 

MIL-883B, Method 2011.3, Condi-

tion D

Mechanical Shock

Variable

Frequency

MIL-883B, Method 2002, Condition B: 1,500G for 0.5 ms MIL-883, Method 2007, Condition

A: 20-2,000 Hz for 4 mins.; peak at

20 G's. Thermal Shock MIL-883, Method 1011.3, Condition B: -55°C to 125°C, 15 cycles

Moisture Resistance

Resistance to Solvent

Solderability Lead Integrity Flammability

MIL-883B, Method 2015.1

MIL-883B, Method D 1004.3

MIL-883B, Method 2003.2 MIL-883B, Method 2004.3 Needle Flame, IEC 695-2-2

12-12



# MBM2011A

**1M X 1 BIT** 

**MAGNETIC BUBBLE** 

**MEMORY DEVICE** 

# **Advance Information**

#### **GENERAL DESCRIPTION**

The MBM2011A is a 1,048,576  $(2^{20})$  bit magnetic bubble memory device. All required magnetic components, including permanent magnets, the drive field coils and protective magnetic shield are integral parts of the device. The package is a 1.15 x 1.10 x 0.36 inch 16-pin DIP.

The architecture of the MBM2011A features a double-period block-replicate organization with swap gates on the input track. Data storage is organized as 512 storage loops of 2,048 bits each. Additional loops are provided to store the error correction code and as redundant loops. In one of two dedicated map loops onchip the redundant map loop data is stored.

The MBM2011A magnetic bubble memory can be operated synchronously or asynchronously. Average access time to a page of data is less than 11.5 ms at 100 kHz. Data transfer rate is 100 kilobits per second at 100 kHz. Average power dissipation at 100 kHz is 1.0 W. The device will operate over a case temperature range of 0°C to 70°C, and data is retained without power from  $-40^{\circ}\text{C}$  to  $100^{\circ}\text{C}$ .

The device is fabricated using a pseudo-planar process to improve operating margins as well as to enhance reliability. The use of CrCuCr in the conductor elements insures excellent conductivity while greatly increasing resistance to problems associated with electromigration.



#### **FEATURES**


- Non-volatile
- High Density
- Solid State
- Low Power
- Start/Stop Capability
- Page-Oriented Access

- On-Chip Redundant Loop Map
- Swap Gates
- Block Replicate
- Error Correction Code Storage
- 16-pin Dual-in-Line Package

# PIN ASSIGNMENTS 16 Replicate -X Coil -X Coil + SWAP + Y Coil -Generate -Y Coil + Generate + Case (AC Gnd) SWAP -Active 6 Map Replicate -Reference 7 Map Replicate + Detector 8 Replicate +

This document contains information on a new product. Specifications and information herein are subject to change without notice.

FIGURE 1 -- BLOCK DIAGRAM



# **ABSOLUTE MAXIMUM RATINGS**

Characteristics	Min	Max	Units
Operating Temperature (Case) (T <sub>C</sub> )	0	70	°C
Non-Volatile Storage Temperature	- 40	100	°C
Storage Temperature	- 40	120	°C
External Magnetic Field	_	20	Oe
Peak Current in X Coil*	_	900	mA
Peak Current in Y Coil*		1,100	mA
Peak Current in Z Coil*	_	3,000	mAdc
Peak Replicate Current		25	mAdc
Peak Generate Current		35	mAdc
Peak Swap Current	_	15	mAdc
Peak Detector Current		5.0	mAdc
Coil Disturb Current with Data Retention		10	mAdc
Interelement Voltage		55	V

<sup>\*</sup>These peak currents are allowed subject to the device temperature not exceeding the temperature limits.

# **ELECTRICAL CHARACTERISTICS** ( $T_C = 0^{\circ}C$ , rotating field frequency ( $f_0$ ) = 100 kHz) **FUNCTION CURRENTS**

Characteristics	Symbol	Min	Тур	Max	Units
Generate Current	l <sub>G</sub>	190	_	230	mA
Swap Current	Is	16	<del>-</del>	20	mA
Data Replicate Cut Current at T <sub>C</sub> = 25°C (Note 1)	<sup>I</sup> RC(25)	134	144	154	mA
Data Replicate Transfer Current	IRT	30	_	40	mA
Map Replicate Cut Current at T <sub>C</sub> = 25°C (Note 1)	<sup>1</sup> RCM(25)	67	72	77	mA
Map Replicate Transfer Current	IRTM	16		20	mA
Map Transfer In Current	ITM	- 16		- 20	mA
Detector Current	IDA, IDR	3.8	4.0	4.2	mA
Temperature Coefficient of Cut Current (Map and Data) Referenced to Value at $T_C=25^{\circ}C$ (Note 1)	αRC	- 0.32	-0.34	- 0.36	%/°C

Note 1: Map and Data replicate cut currents require temperature compensation. The current at any case temperature, T<sub>C</sub>, is given by:  $|RC(T)| = |RC(25)| + \frac{\alpha RC}{100} (T-25)| \quad 0 \le T \le 70^{\circ}C$   $|RCM(T)| = |RCM(25)| + \frac{\alpha RC}{100} (T-25)| \quad 0 \le T \le 70^{\circ}C$ 

COIL DRIVES (See Figure 2)				11	19
Characteristics	Symbol	Min	Тур	Max	Units
Coil Driver Supply Voltage	V <sub>x</sub> , V <sub>y</sub>	11.4	12	12.6	V
Coil Driver Switch on Resistance (2 switches in series)	R <sub>on</sub>	0.7	-	1.8	Ω
Coil Driver Clamp Diode Drop (2 diodes in series)	V <sub>clamp</sub>	_	_	1.6	٧
X Coil Peak Current $(L_X = nom, V_X = nom)$ $(R_{On}, V_{Clamp} = nom)$	IXP	_	650	_	mA
Y Coil Peak Current $(L_{y} = nom, V_{y} = nom)$ $(R_{on}, V_{clamp} = nom)$	lyp	_	740		mA
Coil Current Offset	lxo, lyo	- 10		10	mA
Stop Current Overshoot	Iso	-	-	+ 10 - 0	mA
Total Coil Power	Pc	T -	_	1.4	w
Z-Coil Sensitivity		_	26.5	_	Oe/A
Z-Coil Current to Simultaneously Erase All Data Stored Rotating Field On Rotating Field Off	Izap	2.0 3.0	_	=	Α
Duration of Erase Current	<sup>t</sup> ZAP	0.5	_	10	ms

# MBM2011A


#### SCOPE

This specification describes the magnetic, electrical, mechanical and environmental parameters of the 1Mbit magnetic bubble device, MBM2011A as manufactured by Motorola Inc.

#### **DEVICE ORGANIZATION**

The 1Mbit bubble memory chip uses a block-replicate organization with swap gates on the input track. The storage area is arranged as 512 storage loops each, with 2,048 bit locations. Additional loops are provided for error correction (12), and defect tolerance (60), giving a total of 584 loops. Data is written and read at the clock frequency which is the rotating field frequency. Figure 1 is a schematic diagram of the 1Mbit chip.

FIGURE 2 - X, Y COIL DRIVE



# Data Input

To write into the device, the single generator is pulsed and the data pattern is propagated along the double period input track until it aligns with the storage loops. Operating the swap gates transfers the new data into the storage loops such that consecutive bits go into adjacent loops and simultaneously transfer out the old data.

#### **Data Output**

To read data, the replicate gate is pulsed and one bit is replicated from each loop into the double period output track. The data then propagates along the output track and through the detector such that data is read out at the clock frequency.


#### Redundancy

Of the 584 storage loops, 512 are allocated for data, 12 for error correction and 60 for redundancy. These 60 loops are used to mask inoperable minor loops and improve performance. Sixty loops are always declared redundant. Data should not be written into the redundant loops.

#### Redundancy Map

In addition to the 584 storage loops, the chip contains two map loops. These loops have their own transfer-in and replicate gates but share the generator and detector with the storage loops. Only one loop is required and is chosen at final test. The chosen loop is used to store the data which identifies the redundant loop map. A 'one' designates a usable loop; a 'zero,' a non-usable loop. Preceding this map code is a stream of 64 'zeros' followed by a 'one' and a 'zero' which may be used to synchronize the external control circuitry with the memory. The map loop used for storage of the redundancy information is also identified in the code (see "Coding of Redundancy Map"). Since only alternate bit positions are written into the map loop to enhance reliability, intervening bits are always zero and are ignored during read (see "Map Read Operation").

The redundancy map is also printed on the label of each device using hexadecimal format. Two digits are used per loop. Instead of providing the absolute loop number, the incremental difference between non-usable loops is printed. For example, if the first bad loop is #7, and the next two are 19 and 23, the sequence 070C04 will be printed on the label. This format allows for an incremental difference between two non-usable loops of up to 255 (FF). Loop #292 is not connected in the 1Mbit device and is always declared bad.



(b.) TYPICAL RISE/FALL IMBALANCE DUE TO DRIVE CIRCUIT

### MBM2011A

Coding of Redundancy Map. The map loop contains 1024 bits of information in five fields.

Pattern	Field	Number of Bits	Notes
MMMM	Map Data	584	(1)
EEEE	Error Correction	12	(2)
LL	Loop	2	(3)
UUUU	User	360	(4)
000010	Sync	66	(5)

- (1) Each bit corresponds to a data loop in sequence
  - M = 1 identifies a usable loop (524).
  - M = 0 identifies a redundant loop (60).
- (2) Error correction code used is a fire code applied only to the map data.
- (3) Identifies which map loop contains the redundancy information 01 loop #1, 10 loop #2.
- (4) This field may contain factory-pertinent information. It will not contain a duplicate of the sync pattern.
- (5) The sync pattern is used to locate the beginning of the map data field and identifies data page zero.

#### **Organizational Specifications**

Bits/Loop	2,048
Total Data Loops	584
Usable Data Loops	524
Error Correction Loops	12
User Data Loops	512
Total User Storage	1,048,576 bits
Map Loops	2

#### **FUNCTIONAL DESCRIPTION**

#### Write Data Operation

Writing data is accomplished by generating a pattern with a series of pulses applied to pins 13 and 14, starting tpgsp before the swap operation. As the device continues to cycle after all data is generated, the new data and the old will be aligned at the swap gates after tpgsl. A swap pulse is applied to pins 12 and 15 at this time, swapping the new data in and the old data out. The old data are propagated out and discarded beyond the active area.

Note: In order to ensure correct device operation, it is essential that at least one empty bit position follows the last bit of a data block.

#### **Read Data Operation**

To read data, the device must be cycled until the desired page is aligned with the replicate gates on the output side of the storage loops. A replicate cut pulse is applied to pins 9 and 16 to duplicate the page. This is immediately followed by a replicate transfer pulse which causes the duplicate bubbles to propagate into the output track.

Detection occurs when a bubble passes under the magnetoresistive detector element. The bubble's magnetic field causes the detector element to change resistance. By passing a constant current through the detector, this is converted to a voltage signal. A dummy detector which is not influenced by magnetic bubbles is used to cancel the background magnetoresistive signal.

Output bubbles are discarded beyond the active area after detection. A complete page is read in tpRDL.

#### **INTERFACE IMPEDANCES**

Characteristics	Symbol	Min	Тур	Max	Units
Generate (2)	rG	4.0	_	11	Ω
Swap (2)	rs	500	_	1150	Ω
Replicate (2)	rR	90		160	Ω
Map Replicate (Includes Map Transfer-In) (2)	rM	28	_	65	Ω
Detector (Active and Reference) (2)	R <sub>DA</sub> , r <sub>DR</sub>	900	_	2000	Ω
Detector Active/Reference Ratio		0.985	_	1.015	
X Coil Inductance	L <sub>x</sub>	41	_	44	μH
Y Coil Inductance	Ly	. 36	_	39	μH
Z Coil Inductance	Lz	25	_	35	μH
X Coil dc Resistance Non-Operating, 25°C	r <sub>X</sub>	_	3.3	_	Ω
Y Coil dc Resistance Non-Operating, 25°C	ry		- 1.5	_	Ω
Z Coil dc Resistance Non-Operating, 25°C	rz	_	0.75	_	Ω
X Coil ac Resistance (2)	r <sub>X</sub>	3.3		5.3	Ω
Y Coil ac Resistance (2)	r <sub>V</sub>	2.1	_	3.1	Ω


NOTE:


(2) T<sub>C(min)</sub> = 0°C, non-operating T<sub>C(max)</sub> = 70° C, operating

**OUTPUT SIGNALS** ( $T_C = 0^{\circ}C$  to  $70^{\circ}C$ ,  $f_O = 100$  kHz)

Characteristic	Symbol	Min	Тур	Max	Units
Common-Mode Output Signal (IDA = IDR = 4.0 mA)	V <sub>cm</sub>	-	_	50	mV
Differential Peak-to-Peak Output Voltage (See Note 1)  Id = 4.0 mA, See Figure 1 for measurement details)					
Logic 1 Bubble Present	Voн	TBD	_	_	mV
Logic O No Bubble	VOL	_	<del>-</del> .	TBD	mV
Signal Strobe Leading Edge Phase	t <sub>so</sub>		191		Degrees
Signal Strobe Trailing Edge Phase	t <sub>sc</sub>		258		Degrees
Logic 1 Valid Window	t <sub>1V</sub>	50			. ns

Note 1: V<sub>OH</sub> is defined as the difference between the most negative and the most positive signal excursions which occur within the phase window t<sub>so</sub> to t<sub>sc</sub> when a bubble is being detected. V<sub>OL</sub> is similarly defined for the case of no bubble being detected. See Figure 3.





# **Map Read Operation**

To read the contents of the map, a series of alternate cycle map replicate pulses is applied to pins 10 and 11. Data will be available after tpMRD. Since map data is only loaded into alternate positions in the loop, one pass may result in no data. In this case, the procedure is repeated after delaying one cycle. The outputs from the two map loops are merged, but only one loop contains data. See "Coding of Redundancy Map Loops" for decoding information.

# MBM2011A

#### **Map Write Operation**

Writing the map loop is accomplished by generating map information as normal data on alternate cycles. After tpGT1 or tpGT2, pins 10 and 11 are pulsed with

a series of negative map transfer pulses on alternate cycles. Selecting tpGT1 writes into map loop 1, selecting tpGT2 writes into map loop 2.

**TIMING CHARACTERISTICS**  $T_C = 0^{\circ}C$  to  $70^{\circ}C$ ,  $f_0 = 100$  kHz. See Figure 4 for test conditions. All control pulses to have rise and fall times  $\leq 80$  ns (10%-90% of pk amplitude) unless otherwise noted. All pulsewidths measured at 50% amplitude unless otherwise noted.

#### WRITE CYCLE TIMING

Characteristic	Symbol	Min	Тур	Max	Units
Generate First Bit to Swap In (1)	tPGS(F)	I -	597	_	Cycles
Generate Last Bit to Swap In (1)	T <sub>PGS(L)</sub>	_	14	_	Cycles
Swap In to Replicate Out (1)	tPSR		1026	_	Cycles
Swap In to Non-Volatile Storage (2)	tps		2	_	Cycles
Generate Delay Time (3)	tDG	70		120	Degrees
Generate Pulse Width (4)	tWG	100	150	200	ns
Generate Fall Time (80%–90% of pk Amplitude)	tFG	200		400	ns
Swap Delay Time (3)	tDS	270		330	Degrees
Swap Pulse Width	tws	340	370	400	Degrees

#### **READ CYCLE TIMING**

Replicate Out to Detect First Bit (1)	tPRD(F)	_	91		Cycles
Replicate Out to Detect Last Bit (1)	<sup>†</sup> PRD(L)	_	674	_	Cycles
Replicate Out to Swap In (1)	tprs	. —	1022	_	Cycles
Replicate Delay Time (3)	t <sub>DR</sub>	0		12	Degrees
Replicate Cut Pulse Width	tWRC	50	75	100	ns
Replicate Transfer Pulse Width	twrt	80	100	120	Degrees

#### MAP READ AND WRITE CYCLE TIMING

Characteristic	Symbol	Min	Тур	Max	Units
Map Replicate to Detect	tPMRD	_	97	_	Cycles
Generate to Map Loop # 1 Transfer	tPGT1	_	608	_	Cycles
Generate to Map Loop #2 Transfer	tPGT2		605	_	Cycles
Map Loop Transfer-In to Replicate	tPTR	-	1028	-	Cycles
Map Replicate Delay Time (3)	<sup>t</sup> DRM	0	_	12	Degrees
Map Replicate Cut Pulse Width	twrcm	50	75	100	ns
Map Replicate Transfer Pulse Width	twrm	80	100	120	Degrees
Map Transfer-In Delay Time	<sup>t</sup> DTM	270	_	330	Degrees
Map Transfer-In Pulse Width	tWTM	200	220	240	Degrees


NOTES: (1) Propagation times are defined from the beginning of the cycle in which the first signal occurs to the beginning of the cycle in which the second signal occurs.

(2) Data is non-volatile at the end of the cycle in which the swap current is turned off.


(4) Generate pulse width is defined from 50% amplitude on the rising edge to 90% amplitude on the falling edge.

<sup>(3)</sup> These parameter limits are guaranteed when the device is driven with the X and Y current shown in Figure 4. Deviations from these drive conditions may cause these limits to change in absolute angle, but the phase range (max.-min.) will remain as specified.

FIGURE 4 — TEST CONDITIONS — X AND Y CURRENT WAVEFORMS



#### FIGURE 5







FIGURE 6 - X, Y COIL TIMING



### MECHANICAL SPECIFICATION

The MBM2011A device is a 16-pin dual-in-line package. The die is mounted on a printed circuit board carrier attached to a beryllium copper leadframe and encapsulated in plastic compound. Two orthogonal coils and a pair of permanent magnets enclose the die and the whole device is molded into a Mumetal shield. A Z coil is included in the device to facilitate testing and extended temperature range operation.

#### **Mechanical Data**

Package Size

1.15 x 1.10 x 0.36 in (29.2 x 27.9 x 9.14) mm

Package Weight

28 gm.

#### **ENVIRONMENTAL SPECIFICATION**

#### **Temperature Ranges**

(See "Absolute Maximum Ratings").

#### **External Magnetic Fields**

When subjected to an external magnetic field of 20 Oe maximum in any direction the device will continue to operate satisfactorily as long as the parameters are kept within the range specified in this document.

#### **Screen Tests**

All Parts 100%

Die Visual

100X Inspection consistent with MIL-883B, Method 2010, Cond. B

Stabilization Bake As per MIL-STD-883B, Method 1008, Condition C, 150°C for 24 hours

Temperature Cycling As per MIL-STD-883B, Method 1010, Condition B, 10 cycles  $-55^{\circ}\text{C} \rightarrow$ 

125°C

External Visual

MIL-883B, Method 2009

**Qualification Testing** 

Bond Strength

MIL-883B, Method 2011.3, Condi-

tion D

Mechanical Shock

Variable Frequency MIL-883B, Method 2002, Condition B: 1,500G for 0.5 ms MIL-883, Method 2007, Condition A: 20-2,000 Hz for 4 mins.; peak at

20 G's.

Thermal Shock

Moisture Resistance

Resistance to Solvent

Solderability Lead Integrity Flammability MIL-883, Method 1011.3, Condition B: -55°C to 125°C, 15 cycles

MIL-883B, Method D 1004.3

MIL-883B, Method 2015.1

MIL-883B, Method 2003.2 MIL-883B, Method 2004.3 Needle Flame, IEC 695-2-2



# **Advance Information**


#### **GENERAL DESCRIPTION**


The MC34044 Bubble Memory Sense Amplifier is a monolithic bipolar linear integrated circuit which amplifies and detects the differential output signal of a magnetic bubble memory device. Peak-to-peak sensing is performed within a selected time window, thus rejecting noise which occurs outside that window. The Sense Amplifier circuit includes two matched, programmable current sinks which provide constant-current detector operation. The Sense threshold is externally selectable. The MC34044 is packaged in a 14-pin dual in-line package.

#### **FEATURES**

- True Peak-to-Peak Sensing
- Independent Time Windows for Negative and Positive Peak **Detection Permit Rejection of Unwanted Signal Noise**
- Constant Current Detector Operation Currents Set by External Precision Resistor
- One of Three Preset Threshold Levels Selectable by User
- Linear Threshold Control from External Source Optional
- Noise Compensation Capacitor Reduces Susceptibility to Power Supply Noise
- Chip Select Input and Three-State Output for Multiple-Bubble Systems

**BUBBLE MEMORY SENSE AMPLIFIER** 






This document contains information on a new product. Specifications and information herein

are subject to change without notice

#### PIN ASSIGNMENT

14-pin Dual In-line Package: 0.3-inch row spacing also 14-lead Flat-Pack



#### **PIN DESCRIPTIONS**

#### Output (three-state)

OUT

- Data Output — following the trailing edge of STROBE, indicates the state of the detected signal during the STROBE - high if the signal exceeded the threshold, low otherwise. Held in high-impedance state when CS is high.

## Supplies and Miscellaneous

 $V_{DD}$ Power supply voltage.

 Reference voltage for bias current and VREF

threshold.

GND(3) - System ground (three pins).

- Detector current set resistor. CSET

**TSET** Threshold select.

COMP - Noise compensation capacitor.

Inputs CS - Chip Select - enables the three-state data

output.

IN+ - Differential sense signal input - negative IN --

peak detect and threshold are with respect to the indicated polarities. Also provides the detector bias currents.

CLAMP - Enables negative peak detection and activates peak hold function.

STROBE — Enables threshold comparator for positive peak detection. Trailing edge resets peakhold function and enables OUT signal change.

#### **ABSOLUTE MAXIMUM RATINGS\***

Characteristic	Value	Unit
Storage Temperature	-65 to +150	°C
Ambient temperature with power applied Commercial Device Extended-temperature Device	0 to +70 -55 to +125	ů ů
Voltage — V <sub>DD</sub> , IN+, IN- to GND	-0.2 to +20	Volts
Voltage — any other pin to GND	-0.2 to +6.0	Volts
Power dissipation	TBD	Watts

<sup>\*</sup>Absolute Maximum Ratings indicate limits beyond which permanent damage may occur to the device. Proper operation of the device requires that it be limited to the conditions specified under DC Electrical Characteristics.

#### DC ELECTRICAL CHARACTERISTICS (TA = 0 to 70°C, VREF = 2.50 V ±1%)

	Parameter	Symbol	Min	Max	Unit
Power Supply Voltage	• •	 V <sub>DD</sub>	10.8	18	Volts
Power Supply Current (Excludes ID)		DD		25	mA
Current from VREF (VREF = 2.525 V)		REF		0.11 <sub>D</sub> +0.2	mA
Logic High In Voltage		VIH	2.0	_	Volts
Logic Low In Voltage		V <sub>IL</sub>	_	0.8	Volts
Logic High Out Voltage (IO = -4.0 mA)		VOH	2.7	_	Volts
Logic Low Out Voltage (IO = 1.6 mA)		V <sub>OL</sub>		0.4	Volts
Logic High In Current (V <sub>I</sub> = 2.7 V)		lН	_	20	μΑ

DC ELECTRICAL CHARACTERISTICS ( $T_A = 0$  to 70°C,  $V_{REF} = 2.50 \text{ V} \pm 1\%$ )

Parameter	Symbol	Min	Max	Unit
Logic Low In Current $(V_1 = 0.4 \text{ V})$	IIL	-	- 1.6	mA
Output Off-State Current (VO = 0.4 - 2.7 V)	loz	- 20	20	μΑ
Detector Current	l <sub>D</sub>	10*	VREF/RSET =	10%
Detector Current Mismatch	l <sub>D</sub> M	T -	2%	_
IN+, IN- DC Voltage	V <sub>ICR</sub>	3.0	V <sub>S</sub> - 3.0	Volts
Differential DC IN Volts	VIND		200	mV
AC Common-Mode IN Volts	VICM	T -	200	mV
Low Threshold Voltage (VTSET = VREF)	VTL	TBD	TBD	mV
Nominal Threshold Voltage (TSET pin open)	V <sub>TN</sub>	TBD	TBD	mV
High Threshold Voltage (VTSET = 0.0 V)	V <sub>TH</sub>	TBD	TBD	mV

Note 1: Includes 1% tolerance on RSET.

#### AC ELECTRICAL CHARACTERISTIC ( $T_A = 0 \text{ to } 70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Max	Unit
CS to OUT	tco	_	300	ns
CS to OUT Disable	tcz		300	ns
STROBE to OUT Change	tso tso		300	ns
Delay Differential IN to Comparator Output	t <sub>d</sub>		300	ns

#### **OPERATION**

Detection of a magnetic bubble within the memory device utilizes the magnetoresistive effect whereby a bubble passing beneath the detector element causes a change in its resistance. By passing a constant current through the detector, this resistance change can be sensed as a voltage change. A matched reference element which is not in the path of the bubble permits the use of differential sensing to cancel noise introduced by the rotating field.

The Sense Amplifier circuit contains matched constant-current sinks for the active and reference detector elements. These elements should be connected beween the supply voltage and the IN+ and IN- pins respectively. These pins are connected internally to the current sinks. The current levels are matched and are set by meeans of a precision resistor connected externally between the CSET pin and ground. A thermistor may be used to provide a temperature-compensated detector current if required for extended-temperature operation of the magnetic bubble memory.


A differential amplifier across the two detector elements amplifies the bubble signal. The difference signal is fed to a negative peak detect-and-hold circuit, and to another difference amplifier. The difference between the signal and the negative peak is fed to a voltage comparator where it is compared to a threshold voltage. A signal which exceeds the threshold indicates the pas-


sage of a bubble beneath the detector. One of three predetermined threshold voltages can be selected by connecting the TSET pin to VREF or to GND or leaving it open. For extended-temperature operation, linear control of the threshold can be accomplished by applying a linear voltage to TSET.

Timing is provided through the CLAMP and STROBE inputs. CLAMP enables the negative-peak detector. The most-negative voltage appearing while CLAMP is high is stored until the trailing edge of STROBE. The output of the threshold comparator is enabled while STROBE is high, if the signal exceeds the negative peak by the threshold amount at any time while STROBE is high, a ONE is detected and latched. The output pin changes state at the trailing edge of STROBE. CLAMP and STROBE may be connected together and driven with a single signal.

The COMP pin may be used to reduce the effect of power supply noise on the detector. A capacitor connected between COMP and  $V_{DD}$  increased the supply rejection performance of the internal regulator with respect to noise present on  $V_{DD}.$  The best value will depend upon the individual system, and is typically  $0.1\,\mu\mathrm{F}.$ 

The Chip Select  $(\overline{CS})$  input is active-low. When  $\overline{CS}$  is false (high) the three-state data output (OUT) is placed in the high-impedance state. Several Sense Amplifiers may have their OUT pins connected together with only one circuit enabled at a time via the  $\overline{CS}$  pin.







# MC34046S MC34047S

# **Advance Information**

#### **GENERAL DESCRIPTION**

The MC34046S and MC34047S Single Bubble Memory Operation Drivers are monolithic bipolar linear integrated circuits which generate controlled-current pulses for the generate, swap, replicate and map-loop operations in a magnetic bubble memory device. The MC34046S and MC34047S are pin-compatible and specifically designed to drive the Motorola MBM2256 (256-kilobit) and MBM2011 (one-megabit) bubble memories respectively. They differ only in the amplitudes of the current pulses generated. Each Operation Driver can drive one bubble memory. Basic control/timing signals are input to the Operation Driver from the bubble memory controller. Each circuit contains a voltage booster to provide the high-voltage required by the swap and replicate circuits. Under-voltage detection prevents operation until this supply has reached its proper level. The circuits are packaged in 28-pin, 0.6-inch wide dual in-line packages.

#### **FEATURES**

- Single Bubble Memory Drive Capability
- Controlled-current Sinks Assure Proper Currents Independent of Variations in Bubble Gate Resistances
- Currents Independently Set by External Precision Resistors
- Temperature Compensation of Currents Via External Thermistor if Desired
- GENERATE Pulse Specially Shaped to Prevent Multiple Bubble Generation
- Pulse Time-out Circuit Protects Against Physical Damage in the Event of a Stuck Input Timing Signal
- On-chip High-voltage Source System Interlocked until Proper Voltage is Present
- Chip Select Input for Multiple-bubble Systems
- Full Map Loop Read and Write Operation


### **ABSOLUTE MAXIMUM RATINGS\***

Characteristic	Value	Unit
Storage Temperature	-65 to +150	°C
Ambient Temperature with power applied Commercial Device Extended-temperature Device	0 to +70 TBD to +85	°C °C
Voltage — VBOOST, IND, IREP, ISWAP	-0.2 to +35	Volts
Voltage — IGEN1, IGEN2, IMAP	-0.2 to +20	Volts
Voltage — V <sub>CC</sub>	-0.2 to +7.0	Volts
Voltage — any other pin to GND	-0.2 to +6.0	Volts
Power dissipation	TBD	Watts

\*Absolute Maximum Ratings indicate limits beyond which permanent damage may occur to the device. Proper operation of the device requires that it be limited to the conditions specified under DC Electrical Characteristics.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

# SINGLE BUBBLE MEMORY OPERATION DRIVERS



#### PIN ASSIGNMENTS 28 SYNC Gen 1 27 CS DIN2 2 26 SWAP DIN1 3 25 RMAP GSET | 4 24 Rep IGEN2 5 23 CUT IGEN1 6 22 PDNO Gnd 21 VREF IND 8 20 VCC VCC 9 19 SWSET VBOOST 10 18 TOSET ISWAP 11 IREP 12 17 Gnd 16 IMAP Gnd 13 RCSET 14 15 Gnd

28-pin Dual In-line Package: 0.6-inch row spacing IREP

IMAP

**PDNO** 

- REPLICATE current pulse.

value.


MAP-REPLICATE current pulse.

Power Down Output — indicates that  $V_{\mbox{BOOST}}$  is below its minimum operating

#### PIN DESCRIPTIONS

Inputs Supplies and Miscellaneous Chip Select - enables the Operation CS **GSET** - GENERATE current set. Driver. SWSET - SWAP current set.  $D_{IN1}$ - REPLICATE-TRANSFER current set. TOSET Data inputs (two channels). D<sub>IN2</sub> - REPLICATE-CUT current set (adds to **RCSET** SYNC Data input clock (rising edge). TRANSFER current). GEN - Trigger for GENERATE current pulses. - Power supply voltage (2 pins). V<sub>CC</sub>(2) SWAP Enable SWAP current pulse. - Reference voltage used to set currents. VREF REP Enable REPLICATE current pulse. VBOOST — High-voltage power supply output. RMAP - Enable MAP-REPLICATE current pulse. - Inductor and diode used in voltage-boost IND Timing for CUT portion of REPLICATE and CUT circuit (see application diagram). MAP-REPLICATE current pulses. GND(4) - System Ground (4 pins). Outputs IGEN1 - GENERATE current pulses (two channels). IGEN2 **ISWAP** - SWAP current pulse.

#### FIGURE 1 -- FUNCTIONAL DIAGRAM



# MC34046S • MC34047S

DC ELECTRICAL CHARACTERISTICS ( $T_A = 0 \text{ to } 70^{\circ}\text{C}$ ,  $V_{REF} = 2.50 \text{ V} \pm 1\%$ )

Parameter	Symbol	Min	Max	Unit	
Power Supply Voltage	Vcc	4.75	5.25	Volts	
Power Supply Current	lcc	_	100	mA	
Current from V <sub>REF</sub> (V <sub>REF</sub> = 2.475 V)	REF	· -	2.0	mA	
Boost Supply Voltage	VBOOST	28	35	Volts	
Logic High In Voltage	ViH	2.0		Volts	
Logic Low In Voltage	VIL		0.8	Volts	
Logic Low Out Voltage (I <sub>O</sub> = 4.0 mA)	V <sub>OL</sub>	_	0.4	Volts	
Logic High In Current (V <sub>I</sub> = 2.7 V)	lн	_	10	μΑ	
Logic Low In Current (V <sub>I</sub> = 0.4 V)	ll.	_	-1.6	mA	
Output Leakage Current (Output Off)	lOL	_	100	μΑ	
IREP, ISWAP Saturation	VSATH	<del>                                     </del>	6.0	Volts	
Saturation Voltage — Other Outs	VSATL		3.0	Volts	

Note: The Bubble Memory Controller WRITE MAP command should not be executed more often than once per second, or the Operation Driver maximum power dissipation limit will be exceeded.

MC34046S ONLY (V<sub>REF</sub> = 2.50 V  $\pm$  1%, Current Set Resistors = 6.04 k $\Omega$   $\pm$  1% each)

Characteristic	Symbol	Min	Max	Unit
Generate Current	l <sub>G</sub>	180	220	mA
SWAP Current	Isw	25	31	mA
REPL-Transfer Current	IRT	28	42	mA
REPL-Cut Current (Note 1)	IRC	75	95	mA
MAP-REP-Transfer Current	IMT	28	42	mA
MAP-REP-CUT Current (Note 1)	IMC	75	95	mA

MC34047S ONLY (V<sub>REF</sub> = 2.50 V  $\pm$  1%, Current Set Resistors = 6.19 k $\Omega$   $\pm$  1% each)

Generate Current	IG	190	230	mA
SWAP Current	<sup>1</sup> sw	16	20	mA
REPL-Transfer Current	IRT	30	40	mA
REPL-CUT Current (Note 1)	IRC	130	150	mA
MAP-REP-Transfer Current	IMT	16	20	mA
MAP-REP-CUT Current (Note 1)	IMCI	65	75	mA

Note 1: CUT current is the sum of the currents determined by the resistors connected to TOSET and RCSET.

### AC ELECTRICAL CHARACTERISTICS ( $T_A = 0$ to $70^{\circ}$ C)

Parameter	Symbol	Min	Max	Unit
DIN Setup Time	t <sub>DSU</sub>	50	_	ns
DIN Hold Time	<sup>t</sup> DH	50		ns
CUT Current Risetime (MC34047S only)	tCR	-	50	ns
Other Out Current Rise	tr	_	100	ns
IGEN Current Fall	tGF	200	400	ns
CUT Current Falltime (MC34047S only)	tcF	-	100	ns
Other Out Current Fall	tr	T	200	ns

# MC34046S • MC34047S

#### AC ELECTRICAL CHARACTERISTICS (Continued)

Parameter	Symbol	Min	Max	Unit
IGEN Pulse Width	tGW	50	200	ns
CS to any Output	tcso	_	250	ns
GEN to IGENx Delay	tGGO		200	ns
SWAP to ISWAP Delay	tsso		160	ns
Other In-Out Delays	t <sub>IO</sub>		100	ns
SWAP Time-out	tSTO	_	80	μS
REPL-Transfer Time-out	tTTO	-	50	μS
REPL-CUT Time-out	tсто		4.0	μS
GEN to SYNC	tGS	1.1		μS

#### **OPERATION**

The magnetic bubble memory device requires a series of current pulses of proper timing, amplitude, and shape to generate and route the bubbles. These pulses are produced by the Operation Driver in response to signals generated by the controller.

The generate pulse creates a bubble in the input track. It is a fixed-width pulse triggered by the rising edge of the GEN input. A controlled fall time prevents multiple-bubble generation which can occur if the trailing edge is too sharp. Two generate outputs, IGEN1 and IGEN2, can drive separate bubble devices. They are independently enabled by data signals received on DIN1 and DIN2 respectively. The DIN signals are latched internally on the rising edge of \$\overline{SYNC}\$ prior to the GEN input. A high level on DINx will enable IGENx.

The Swap Pulse, ISWAP, causes an exchange of bubbles between the input track and the storage-loop tracks. It is on when the SWAP input is high. ISWAP is normally connected to the data swap gate on the bubble device, but if map loop write capability is required, it may be connected via a switch, jumpers, etc. to the map gate.

The replicate function copies bubbles from the storage-loop tracks onto the output track. A two-step pulse is used. A high-current, narrow initial portion cuts the elongated bubble in two; a lower-current, wider trailing portion transfers the trailing bubble onto the output track. Separate outputs are provided for data replicate, IREP, and map replicate, IMAP. These outputs are controlled by three input signals: REP or RMAP when high enables IREP or IMAP respectively; CUT

when high enables the high-current portion of whichever pulse is simultaneously enabled.

The current levels of the various pulses are set by means of precision resistors connected externally between each of four pins and ground:

- GSET controls IGEN1 and IGEN2.
- SWSET controls ISWAP.
- TOSET controls the lower (transfer) level of IREP and IMAP.
- RCSET controls the initial (cut) portion of IREP and IMAP. This current is added to that determined by TOSET.

Temperature compensation of the currents for extended-temperature operation, can be done by using thermistor networks on the SET pins.

The Chip Select (CS) input is active high. When it is false (low) all current outputs are disabled. Since some of the current pulse levels, if sustained would damage the bubble device or the driver, a time-out circuit is included which will shut off any pulse if the input signal should remain active too long.

The higher resistance of the swap and data replicate gates requires a higher drive voltage than the normal power supply, V<sub>DD</sub>. This voltage, V<sub>BOOST</sub>, is provided by an on-chip voltage booster in conjunction with an external inductor, capacitor, and diode. When V<sub>BOOST</sub> is below its specified range the Power Down Output signal PDNO is held low. This is an open-collector output signal and may be externally wire-ored.

# MC34046S • MC34047S

FIGURE 2 -- SIGNAL WAVEFORMS





FIGURE 3 — TYPICAL APPLICATION OPERATION DRIVER





# **SC42468**

# **Advance Information**

#### **GENERAL DESCRIPTION**

THE SC42468 Bubble Memory Coil Pre-driver is a monolithic CMOS integrated circuit which generates control signals for driving the X and Y field coils of a magnetic bubble memory device. The coil currents are switched through bridge configurations of complementary MOS Power FETs which are packaged separately. Basic control/timing signals are input to the coil pre-driver from the bubble memory controller.

The Coil Pre-driver also contains under-voltage sensing circuits for the two bubble memory system power supply voltages. These circuits provide an interlock signal which can be used to provide an orderly shut-down so as to prevent loss of data in the event of a loss of D.C. power. The SC42468 is packaged in a 20-pin dual in-line package.

#### **FEATURES**


- · Level Shift from TTL to Coil Drive Voltage
- High Load-Capacitance Drive Capability for Low-On-Resistance Power FET Coil Drivers
- Coils Grounded When not Operating
- Interlock Disables Operation Driver When Coils are not Being Driven
- Under-Voltage Detection and Interlock
- · Chip Select Input for Multiple-Bubble Systems

#### **ABSOLUTE MAXIMUM RATINGS\***


Characteristic	Value	Unit
Storage Temperature	- 65 to + 150	°C
Ambient temperature with power applied Commercial Device Extended-temperature Device	0 to +70 -55 to +125	°C
Voltage — V <sub>DD</sub> and Coil Drive Outputs	- 0.5 to + 15	Volts
Voltage — any other pin to GND	-0.5 to +7.0	Volts
Output Driver Current	180	mA
Power dissipation	1.2	Watts

\*Absolute Maximum Ratings indicate limits beyond which permanent damage may occur to the device. Proper operation of the device requires that it be limited to the conditions specified under DC Electrical Characteristics.

# **BUBBLE MEMORY COIL PREDRIVER**



#### PIN ASSIGNMENTS




20-pin Dual In-line Package: 0.3-inch row spacing

This document contains information on a new product. Specifications and information herein are subject to change without notice.

# **PIN DESCRIPTIONS**

Inputs CS	Chip Select — enables operation of the coil pre-driver.	Outputs XAO	<ul> <li>X-coil positive-current N-channel driver enable.</li> </ul>
XA XB	<ul> <li>X coil positive current enable.</li> <li>X coil negative current enable.</li> </ul>	XAOC	<ul> <li>X-coil positive-current P-channel driver enable.</li> </ul>
YA YB	<ul> <li>Y coil positive current enable.</li> </ul>	XBO	<ul> <li>X-coil negative-current N-channel driver enable.</li> </ul>
TD	— Y coil negative current enable.	XBOC	<ul> <li>X-coil negative-current P-channel driver enable.</li> </ul>
		YAO	<ul> <li>Y-coil positive-current N-channel driver enable.</li> </ul>
Supplie V <sub>DD</sub>	es and Miscellaneous  — Coil driver supply voltage.	YAOC	<ul> <li>Y-coil positive-current P-channel driver enable.</li> </ul>
V <sub>CC</sub> V <sub>REF</sub>	<ul> <li>Logic supply voltage.</li> <li>Reference voltage for sensing circuits.</li> </ul>	YBO	<ul> <li>Y-coil negative-current N-channel driver enable.</li> </ul>
	E — V <sub>DD</sub> sensing input. — System Ground.	YBOC	<ul> <li>Y-coil negative-current P-channel driver enable.</li> </ul>
52	<b>5,33</b> 2.53	RUN	<ul> <li>Indicates that the X and Y coils are being driven — enables the operation driver.</li> </ul>
		PDNO	<ul> <li>Power Down Output — indicates that at least one of the power supply voltages is below its minimum operating value.</li> </ul>

# FIGURE 1 — FUNCTIONAL DIAGRAM




DC ELECTRICAL CHARACTERISTICS (V<sub>REF</sub> = 2.50 V ± 1%, T<sub>A</sub> = 25°C)

Parameter	Symbol	Min	Max	Unit
Coil Supply Voltage	V <sub>DD</sub>	9.0	14.5	Volts
Logic Supply Voltage	V <sub>CC</sub>	4.75	5.25	Volts
Current from V <sub>DD</sub> (V <sub>DD</sub> = 12.0 V, CS = 0)	I <sub>DD1</sub>	_	TBD	mA
Current from V <sub>DD</sub> (V <sub>DD</sub> = 12.0 V, <del>CS</del> = 1)	I <sub>DD2</sub>	_	TBD	mA
Current from V <sub>CC</sub> (V <sub>CC</sub> = 5.25 V)	lcc	_	TBD	mA
Current from V <sub>REF</sub> (V <sub>REF</sub> = 2.525 V)	IREF	_	TBD	μΑ
Logic High In Voltage (TTL)	VIH	2.0		Volts
Logic Low In Voltage (TTL)	VĮL	_	0.8	Volts
Logic High Out Voltage (TTL) (IO = -0.4 mA)	VOH	2.7		Volts
Logic Low Out Voltage (TTL) (I <sub>O</sub> = 1.6 mA)	V <sub>OL</sub>	_	0.4	Volts
Logic High In Current (V <sub>I</sub> = 2.7 V, V <sub>CC</sub> = 5.0 V)	liн	_	20	μА
Logic Low in Current (V <sub>I</sub> = 0.4 V, V <sub>CC</sub> = 5.0 V)	İIL	_	-40	μΑ
Driver High Out Voltage (CMOS) (IDOH = -10 mA)	VDOH	V <sub>DD</sub> - 0.3		Volts
Driver Low Out Voltage (CMOS) (IDOL = 10 mA)	V <sub>DOL</sub>	_	0.2	Volts
Driver High Out Current	IDOH	- 250		mA
Driver Low Out Current	IDOL	250		mA
Input Capacitance	C <sub>IN</sub> .	_	15	pF
V <sub>CC</sub> Detection Threshold	V <sub>TCC</sub>	TBD	TBD	Volts
VSENSE Detect Threshold	VTS	TBD	TBD	Volts
V <sub>CC</sub> Power Up Enable	VECC	TBD	TBD	Volts
V <sub>DD</sub> Power Up Enable	V <sub>EDD</sub>	TBD	TBD	Volts

AC ELECTRICAL CHARACTERISTICS ( $V_{DD}=10.8\ to\ 13.2\ V,\ T_{A}=25^{\circ}C)$ 

Parameter	Symbol	Min	Max	Unit
Output Rise Time (CL = 450 pF)	t <sub>r</sub>	<u>-</u>	35	ns
Output Fall Time (CL = 450 pF)	t <sub>f</sub>	_	35	ns
CS* to Driver Out (CL = 450 pF)	tDCD	_	300	ns
CS* to RUN Delay	tDCR	_	300	ns
Other In to Driver Out (CL = 450 pF)	<sup>†</sup> DID	_	150	ns
Other In to RUN Out	tDIR	_	TBD	ns

FIGURE 2 — SIGNAL WAVEFORMS



#### **OPERATION**

The magnetic bubble memory device requires a rotating magnetic field which is produced by the interaction of two orthogonal (X,Y) coils mounted inside the package. A uniform rotating field would be produced by driving the coils with sinusoidal currents displaced by 90° in time. In actual practice, an approximately triangular current waveform is produced by applying a voltage pulse to each coil through transistor switches and allowing the inductance of the coil to integrate the voltage into a current ramp. The pulse duration is small relative to the time-constant of the coil and series transistors so that the current ramp is approximately linear.

Timing inputs to the Coil Pre-driver are provided to the XA, XB, YA, and YB pins. These signals are active-high and enable the application of voltage pulses to the coil driver FETs, which in turn enable current flow in the coils. XA and YA enable positive current flow; XB and YB enable negative current flow. Four output drive signals are provided for each coil, one for each of the four switch transistors in the bridge (two P-channel, two N-channel). These correspond to the four inputs and their logical complements except that if both X(Y) inputs go high, all four X(Y) outputs go high. This is the off state wherein all N-channel drivers are turned on thus

grounding both ends of both coils. When either coil is in the off state (XA = XB = high, or YA = YB = high), the RUN output is held low to disable the Operation Driver.

Note that the "X" and "Y" halves of the circuit are identical as are the "A" and "B" portions within each half. This symmetry may be taken advantage of to simplify printed-circuit board layout in some cases by interchanging "X" and "Y" or "A" and "B."

The Chip Select (CS) input is active-low, and when false (high) overrides the timing inputs forcing the coil drivers into the off state, and places the Coil Pre-driver into a standby mode with reduced power consumption. Chip Select may be used to selectively enable one of a parallel-wired group of bubble memories, each with its own set of support circuits.

The Power Down  $\overline{(PDNO)}$  signal is active-low and goes low whenever either  $V_{CC}$  or  $V_{DD}$  drops below its normal operating range.  $V_{CC}$  is sensed internally, but since  $V_{DD}$  is variable (dependent on the operating frequency) it is sensed through the  $V_{SENSE}$  pin using a voltage divider ( $R_1$  and  $R_2$ ) from  $V_{DD}$ . At nominal  $V_{DD}$ ,  $V_{SENSE}$  should be 2.90 volts. When power is applied,  $\overline{PDNO}$  is held low until both  $V_{CC}$  and  $V_{DD}$  have reached their operating values.  $\overline{PDNO}$  has an open-drain output and may be externally wired-ored.

FIGURE 3 — TYPICAL COIL WAVEFORMS (X-COIL IDENTICAL, PHASE SHIFTED) (1) ASSUMING X-COIL ALREADY BEING DRIVEN





FIGURE 4 — TYPICAL APPLICATION





SC42584 SC42585

# **Advance Information**

#### **GENERAL DESCRIPTION**

The SC42584 and SC42585 Bubble Memory controllers are monolithic HMOS integrated circuits which control the operation of the Motorola MBM2256 (256 Kilobit) and MBM2011 (1 Megabit) Magnetic Bubble Memories, respectively. They provide the interface between a Magnetic Bubble Memory (MBM) subsystem and the user system, including data and map loop read and write, redundant loop management, error correction, and all bubble memory timing. The SC42584 and SC42585 are functionally equivalent and pin-compatible. They differ only in data record length and bubble memory control pulse timing. They are packaged in 40-pin dual-in-line packages with 0.6-inch pin row spacing.

#### **FEATURES**

- · Single-Chip Integrated Circuit
- Generation of All Bubble Memory Timing Signals
- Operation of 1 to 8 Bubble Memories in Parallel
- Complete Error Correction/Detection
- Dynamic Data Buffering of 16 Bytes
- Complete Redundant Loop Management
- Direct 8-bit Microprocessor Bus Interface
- Programmed, Interrupt, or DMA Data Transfer
- Power-Failure Interlock
- On-chip Crystal-Controlled Oscillator
- Simple Software Interface with Diagnostic Capability
- Bootloop Write with Mechanical Interlock

#### **ABSOLUTE MAXIMUM RATINGS\***

Characteristics	Value	Unit
Ambient temperature with power applied Commercial device Extended-temperature device	0 to + 70 55 to + 125	ဗင
Storage Temperature	-65 to +150	°C
Voltage — any pin with respect to GND	-0.5 to + 7.0	Volts
Power dissipation	1.0	Watts

\* Absolute Maximum Ratings indicate limits beyond which permanent damage may occur to the device. Proper operation of the device requires that it be limited to the conditions specified under DC Electrical Characteristics.

BUBBLE MEMORY CONTROLLERS




FIGURE 1 — PIN ASSIGNMENTS		
DRQ	40 VCC 39 XIN 38 RESET 37 XOUT 36 STROBE 35 CUT 34 REP 33 SWAP 32 GEN 31 RMAP 30 YB 29 YA 28 XB 27 XA 26 SRCLK 25 SYNC 24 WRMAP 23 CLRMAP 21 DOUT	

40-pin dual in-line package; 0.6-inch row spacing

This document contains information on a new product. Specifications and information herein are subject to change without notice.

#### **PIN DESCRIPTIONS**

and the second of the second o	Date to the second
Wser Interface RESET — If a command is executing, initiates an orderly termination; resets and preconditions internal registers and control logic.	Bubble Memory Interface  DIN — Data In — serial data from MBM sense amplifier (single-MBM bank) or parallel-to-serial shift register (multiple-MBM bank).
Data Bus Bidirectional transfer of data, com- (D7-D0) mands, and status between the user system and the controller.	DOUT — Data Out — serial data to MBM opera- tion driver (single-MBM bank) or to serial-to-parallel shift register (multiple- MBM bank).
Address — Selects one of eight internal registers (A2-A0) for bus transfer.	STROBE — Data timing signal — defines sample
CS — Chip Select — enables the user data-bus interface.	window for sense amplifier. Trailing edge latches detected data in sense am-
RD — Read Enable — enables reading from the addressed register in conjunction	plifier. Leading edge latches data into operation driver in single-MBM bank.
with CS or DACK.  WR — Write Enable — enables writing to the	SYNC — Data timing for multiple-MBM bank.  Loads data from sense amplifiers into a parallel-to-serial shift register. Trailing
addressed register in conjunction with CS or DACK.	(rising) edge clocks data from a serial- to-parallel shift register into the opera-
INT — Interrupt — programmable to indicate data request or command completion.	tion driver(s).  SRCLK — Clock for shift registers used in a mul-
DRQ — Data Request — indicates that the contriller is ready for a data byte transfer to or from the user system.	tiple-MBM bank. Rising edge advances shift registers. Falling edge internally samples data on DIN or changes data
DACK — Data Acknowledge — enables a transfer between the bus and the data buffer in conjunction with RD and WR but inde-	on DOUT.  GEN — Generate Timing signals to operation driver which control the corre-
pendent of A2-A0.	REP — Replicate sponding currents. Cut
	RMAP — Replicate Map Current is produced by
External Map Memory Interface  MAPDATA — Data from external redundancy-map memory.	CUT — Cut the conjunction of CUT and REP or CUT and RMAP.
CLRMAP — Initializes (clears to zero) the redundancy-map memory address counter.	XA — X coil positive cur- rent enable. When the -A and
CLKMAP — Rising edge increments the redundancy-map memory address counter.	XB — X coil negative — B signals are both high, the cor-
WRMAP — Enables writing data from the MBM(s) to the redundancy-map memory.	YA — Y coil positive cur- rent enable. responding coil is off and both ends
	YB — Y coil negative are grounded.
Supplies and Miscellaneous  XIN — Crystal connections for controller clock	current enable.

oscillator. Alternatively, XIN may be driven with an externally-generated square **XOUT** wave at standard TTL levels, in which case, XOUT should be left unconnected. Vcc - Power supply voltage: 5 V ± 5 percent.

GND - System ground.

DC ELECTRICAL CHARACTERISTICS (VCC = 5.0 Volts  $\pm 5\%$  unless otherwise specified.)

Parameter	Symbol	Min	Max	Unit
Input Low Voltage	VIL	- 0.5	0.8	V
Input High Voltage	VIH	2.0	V <sub>CC</sub> + 0.5	V
Output Low Voltage (I <sub>OL</sub> = 2.0 mA)	VOL	_	0.4	V.
Output High Voltage (I <sub>OH</sub> = -500 μA)	Voн	2.4	_	V
V <sub>OH</sub> for XA,XB,YA,YB (1)	Vсон	2.4	_	V
XIN Input Low Voltage	VXINL	-0.5	0.4	V
XIN Input High Voltage	VXINH	2.4	V <sub>CC</sub> + 0.5	V
Input Current (VIN = 0 to VCC)	hL	_	10	μΑ
Output Off-state Current (VOUT = .45 to VCC)	loz	-10	10	μΑ
V <sub>CC</sub> Supply Current (V <sub>CC</sub> = 5.25 V)	¹cc	* <u>_</u> ***	150	mA

(Note 1)

 $V_{CC} = 5 \text{ V},$  $V_{CC} = 2.8 \text{ V},$ 

 $I_{OH} = -0.5 \text{mA}$  $I_{OH} = -0.1 \text{mA}$ 

#### **AC ELECTRICAL CHARACTERISTICS**

Parameter	Symbol	Min	Max	Unit
Clock Period	tcy	100	333	ns
Clock High Time	tсн	0.4	0.6	tCY
Clock Rise Time	tcR	_	25	ns
Clock Fall Time	tCF		25	ns
RESET Pulse Width	tWRE	64	<del>-</del>	tCY
Reset Disable Delay	tDRD		192	tCY
DRQ Turn Of Delay	tDDR	<del>-</del>	300	ns
INT Turn Off Delay	tDIN	_	150	ns
CS & Address Set Up	t <sub>AS</sub>	25	_	ns
CS & Address Hold	t <sub>AH</sub>	0	-	ns
Time Between Successive RD Pulses	tROFF	2.0	_	tCY
Read Data Delay (C <sub>L</sub> = 30 pF) (C <sub>L</sub> = 100 pF)	tDDR		250 300	ns ns
Data Bus Turn Off (C <sub>L</sub> = 20 - 100 pF)	t <sub>DZ</sub>	20	100	ns
WR Pulse Width	tww	200	:	ns
Time Between Successive WR Pulses	tWOFF	2.0	-	tcy
Write Data Set Up	tpsw	25		ns
Write Data Hold	tDHW	25		ns
DIN, MAPDATA Set Up	tDIS	50		ns
DIN, MAPDATA Hold	t <sub>DiH</sub>	50	_	ns
DOUT Delay	tDOD		100	ns

#### **BUBBLE MEMORY DEVICE OPERATION**

The magnetic bubble memory (MBM) device stores data as the presence or absence of locally-polarized domains referred to as bubbles in a thin film of magnetic garnet material. A pattern of magnetic material on the surface defines stable locations for the bubbles and paths between them. A rotating magnetic field is produced in the plane of the film by two orthogonal coils within the MBM package. One cycle of field rotation advances all bubbles one position on their respective tracks. The field may be stopped at the end of any cycle, and the bubbles will remain in place.

The data storage area is organized as a number of closed storage loops. Input and output tracks carry bubbles to and from the storage loops and are interconnected with the loops at opposite ends by swap and replicate gates respectively. One physical page of data consists of one bit from each of the storage loops. Figure 2 is a functional diagram of the MBM. Actual implementation may be different. Table 1 gives the MBM capacities.

A generator creates bubbles in the input track as required to write data into the MBM. When a number of data bits equal to the number of storage loops has been entered into the input track and shifted into alignment with the loops, a swap pulse is applied which interchanges each bit in the input track with one bit in the adjacent storage loop. The bits swapped out are shifted to the end of the input track and annihilated.

To read data non-destructively, a replicate-cut-transfer pulse is applied. This pulse causes a stretched bubble at the replicate gate of each storage loop to be cut into two full-sized bubbles with the trailing bubble transferred to the output track while the leading bubble remains in the storage loop. Bubbles in the output track are then shifted to the detector which consists of a matched pair of magneto-resistive elements. Bubbles pass beneath the active detector element causing a change in its resistance, and are then destroyed. A constant current passed through the detector converts the resistance change into a voltage change. The reference detector element provides cancellation of noise induced by the rotating field, through the use of differential detection.

In order to improve MBM device yields, extra redundant storage loops are provided, and the device is permitted to have a limited number of non-functioning loops. Since data transfer between the controller and the MBM is bit serial, if the controller knows the locations of the non-functioning loops, it can skip over them. For this purpose, two additional storage loops are provided, one of which is loaded at the factory with a map of the useable data loops; the other is empty. The map loops communicate with the same input and output tracks as the data loops, but have separate control inputs for replicate and transfer-in (the map write function does not perform a true swap).

#### SYSTEM DESCRIPTION

The Magnetic Bubble Memory Controller provides the complete interface between a user system and a magnetic bubble memory subsystem. The user communicates with the controller via an eight-bit parallel bidirectional data bus which carries commands, data, status, and associated control information. This data bus is designed to connect directly to a microprocessor system. The controller contains eight internal registers which can be mapped via three address lines directly into memory locations or I/O ports in the user system.

The controller is specifically designed to interface with the following Motorola bubble memory devices and support circuits:

- MBM2256 and MBM2011 Magnetic Bubble Memories
   256 kilobit and one megabit devices respectively.
- SC42468 Coil Pre-driver provides the necessary drive for the X and Y coil drivers (MOS power FETs) and also provides power supply low-voltage detection.
- MC34046 and MC34047 Operation Drivers provide the generate, swap, replicate, and map replicate current pulses for the MBM2256 and MBM2011 respectively.
- MC34044 Sense Amplifier provides the detector bias currents and bubble signal detection.

The controller can operate 1, 2, 4, or 8 MBMs in parallel, each with its own support circuits. Parallel operation multiplies the single-MBM physical page size and data transfer rate by the number of MBMs operated (1, 2, 4, or 8). Consecutive data bits are written to and read from adjacent MBM devices cyclically; therefore each data record is distributed across all the MBMs. Single and multiple MBM systems are shown in Figures 3a and 3h

The controller can be interfaced to several banks of MBMs, each containing multiple MBMs (not necessarily the same number). This is accomplished by using the chip select inputs on the support devices to enable one bank at a time using an externally latched and decoded address. The controller operates the various banks independently, and it must be reinitialized whenever the active bank is changed. A multiple-bank system is shown in Figure 3c.

A multiple-MBM bank requires additional components as follows:

- an eight-bit serial-to-parallel shift register which receives data from DOUT clocked by SRCLK, and from which data is transferred in parallel to the operation drivers by SYNC. Banks of two or four MBMs use the positions corresponding to the first bits shifted in.
- a parallel-to-serial shift register which receives data from the sense amplifiers enabled by SYNC and shifts the data to DIN clocked by SRCLK. The bit length need be only as great as the number of MBMs.

#### SC42584 • SC42585

The controller accepts only the first two or four bits shifted in for corresponding bank sizes.

3) an external redundancy-map memory and address counter (not required for two MBM2256s) to augment the controller's internal map memory. This memory subsystem is connected as shown in Figure 4. It uses the following controller signals which are described under PIN DESCRIPTIONS: CLRMAP, CLKMAP, WRMAP, and MAPDATA. The memory is configured as one bit wide, and is written and read serially. Map memory timing is shown in Figure 9.

In some applications, the user may wish to have the redundancy map data permanently stored in a PROM. This may be done using the configuration described in 3). In this case, the controller's internal map memory is not used.

#### **CONTROLLER OPERATION**

A block diagram of the main functional components of the controller is given in Figure 5.

#### User Interface

The user interface is directly compatible with many 8-bit microprocessors. The data bus provides user communication with any of the eight internal registers as selected by the address input. The INT signal can be used to interrupt the processor to request data or to indicate command termination. The DRQ and DACK signals can interface to a separate Direct-Memory-Access controller. These functions are described in detail under PROGRAMMING INFORMATION.

#### **Data Path**

The DATA BUFFER provides sixteen bytes of dynamic buffering between the user and the bubble memory subsystem. Bytes are transferred in parallel between the buffer and the SHIFTER which performs the serial-to-parallel conversion on data read from the MBM(s) through DIN or the parallel-to-serial conversion on data to be written to the MBM(s) over DOUT.

When writing, the OUTPUT MAPPER inserts zeros into the data stream at positions corresponding to the unused loops. The INPUT MAPPER deletes the corresponding bits from the input stream when reading. The redundant loop map is accessed from the MAP MEMORY during these operations and provided to the mappers. The ERROR CORRECTION circuit generates check bits and inserts them into the data stream when writing, and checks these bits when reading. It is capable of correcting any single burst of errors up to three bits long via the READ CORRECTED command.

The redundancy-map data is usually stored in one of the two separate map loops in the MBM. The controller reads this data during initialization, and stores it in the MAP MEMORY from which it is retrieved during data read and write operations. The controller has on-chip

map memory sufficient to store the map for one MBM2011 or two MBM2256s. For multiple-MBM banks, additional external memory is required; the controller provides all the control signals necessary to operate this external memory.

Alternatively, the map data can be permanently stored in an external PROM or a completely external RAM may be used. In either case, the entire map is read from the external memory, and the internal map memory is not used.

The map loop also contains a synchronization pattern which is used to locate sector/page zero during initialization. The map loop is normally loaded at the factory and need only be read to initialize the controller. However, commands are provided to read and write the map loops for diagnostic purposes or to change the map loop contents. Since the map loop write uses a transferin rather than a swap function, the MBM must be erased using the Z-coil or an external magnetic field prior to a map write. The map transfer-in pulse is generated on the SWAP pin. A switch is required as shown in Figure 6 to properly route the current pulse to the MBM. This switch also protects against accidental destruction of the map data by an unintentional map write.

Redundant loop data are stored in alternate bit positions in one of the map loops in the MBM. The intervening bit positions and the other map loop must contain all zeros (no bubbles). All map operations access only alternate map bits so the intervening zeros are not seen by the controller. (Initialization may start in the wrong phase and read only the intervening zeros. In this case, it automatically shifts one position and rereads.) Data from the two map loops are merged when reading so that loop selection is not required. The WRITE MAP command allows specification of the desired loop.

The format of the map loop data is shown in Table 3.

#### **Bubble Memory Data and Timing**

All the necessary MBM coil drive and function-gate timing signals are generated by the controller. The coil drive timing signals are sequenced on and off so as to start and stop the drive field in the proper phase. Data to and from the MBM(s) are transferred bit-serial. The signals STROBE, SYNC, and SRCLK are provided to clock this data. Control timing is given in Figure 10 and Table 4.

#### Oscillator

An on-chip oscillator provides the internal time base to operate the controller when connected to an external crystal as shown in Figure 7. Alternatively, XIN can be driven from an external oscillator and XOUT not used. The crystal or external oscillator frequency is 64 times the coil drive frequency.

#### Reset and Power-Down

The RESET pin provides internal preconditioning of

the controller logic on power-up or other system reset conditions and also acts as a power-down interrupt which provides an orderly termination of any operation in progress with no loss of data in the MBMs.

RESET initializes the registers as follows (hexadecimal values):

LPC:	0000	a
CMDR:	FF	(TERMINATE)
MSR:	01	
SAR:	0000	
RCR:	00	
SFR:	. 00	and the state of the state of
STR:	C1	(while RESET is active)
	01	(after RESET is removed)

The system must be initialized after a reset to synchronize the MBM(s) with the controller. The user should load the SFR according to the system configuration, and then execute an INITIALIZE command.

When RESET is brought low, the controller ensures that all control pulse and coil drive signals are properly sequenced to the off condition so that no data is destroyed in the MBMs. This will occur within three magnetic cycles after RESET goes low. Data being written will usually not have been swapped in, and will have to be rewritten when the system is restarted. Note that if RESET is generated due to detection of low DC voltage, the power supply voltages may already be out of their specified operating ranges, and proper MBM operation may not be guaranteed. The user should provide input power detection or other means of sustaining DC voltages to minimize the chance of data loss.

#### **Error Detection and Correction**

In order to ensure the integrity of the data stored in the bubble memory system, the controller employs error detection and correction circuitry which operates automatically, and is in general transparent to the user.

During a normal WRITE DATA operation, the controller calculates and appends a 12-bit error correction code (ECC) field onto each block of 512 bits (64 bytes) written. Extra minor loops are provided in the MBMs for this field. The ECC used is a Fire Code which permits the identification and correction of any single burst of errors up to three bits long.

During a READ DATA operation, the controller recalculates the ECC field to verify the data. If an error is detected, the controller stops (provided the Stop on Error bit is set) and indicates the error in the status register. It also saves the ECC syndrome and data block address to enable re-reading (and error correction) of the erroneous block.

Two types of errors can occur:

- Soft errors due to transient phenomena in the detection and sense circuitry. The data in the memory is good and can usually be re-read correctly.
- Hard errors due to incorrect data in the MBM(s).
   The READ CORRECTED command rereads the er-

roneous block and sends corrected data to the user in most cases. The data should then be re-written to the MBM(s) to correct the memory contents.

Soft and uncorrectable errors are detected and indicated only by the READ CORRECTED command. If an error is detected during a READ DATA command with Stop on Error set, the controller saves the calculated ECC syndrome. The READ CORRECTED command uses two separate ECC circuits: one attempts to do error correction using the error syndrome, the other recalculates the syndrome on the raw data received from the MBM(s). This recalculated syndrome is compared to the saved syndrome from the READ DATA. If they are not equal, the Soft Error bit is set indicating that the data reread was not the same as the originally-read data. If the error-correction circuit does not find a correctable error, the Uncorrectable Error bit is set.

If a soft error occurs, the error-correction circuit cannot function properly. However it may have been "fooled" and changed some data. Therefore the data received during READ CORRECTED with a soft error indication should be ignored, and the data reread with the READ DATA command.

Hard errors are rare, and the block structure of the MBM, and interleaved operation of multiple MBMs causes most hard errors to be correctable, i.e. a hard ailure in a single minor loop affects only one bit in any ECC block (except for a single MBM2256 system).

The controller also calculates and inserts an ECC field during a WRITE MAP operation. This field is checked during the INITIALIZE (L=1) and READ MAP (C=1) operations; however error correction is not performed for the man data.

The ECC details and capabilities are summarized in Table 5.

#### PROGRAMMING INFORMATION

Nine basic commands with 24 options provide total control of the bubble memory subsystem. The user stores a command into the command register, transfers data bytes as required, then checks the controller status to verify proper completion of the operation.

#### Registers

Eight registers are directly accessible by the user via the data bus. The desired register is selected by the three-bit address on A2–A0 when  $\overline{CS}$  is true (low). (DATA can also be selected by  $\overline{DACK}$ .) All are read-write except the STR which is read only.

While a command is executing (READY = 0), writing is inhibited except to DATA and to CMDR bits 180; therefore only a Terminate (Immediate) command can be accepted (CMDR bits 7–2 will not be altered). The registers are summarized in Table 6.

(Address)	Name and Use
CMDR	- Command Register - loaded by the
(000)	user with the command to be exe-

cuted by the controller (see Commands).

MSR (001)  Multiple Sector Register — loaded by the user with the number (0 indicates 256) of sectors/pages to be read or written by the subsequent multiple sector READ DATA or WRITE DATA command (not used for single sector commands).

SARL (010) SARH (011)  Sector Address Register, two bytes, L=Low-order 8 bits, H=high-order bits — loaded by the user with the address of the (first) sector/page to be read or written by the subsequent (multiple sector) command.

RCR (100)  Residual Control Register — selects various options which apply to subsequent commands. Individual bits provide specific options as follows:

#### Bit Function

- 7 Not used, always zero.
- 6 Read Buffer Enable used primarily for diagnostic functions. This bit must be set to 1 if it is desired to read from the data buffer when no command is in progress. Otherwise, the buffer may be written into, but not read from. For proper operation, it must be reloaded with a 0 before initiating a subsequent command.
  - 0: Buffer is write-only between commands.
  - 1: Buffer is read-only between commands.
- 5 Stop on Error causes the controller to terminate any READ DATA command at the end of any ECC block in which a data error was detected. The ECC logic, SAR, and MSR are left in the proper state for execution of a READ CORRECTED command.
- 4 Half Buffer causes DRQ to be set only when the buffer is at least half full\* (READ) or half empty (WRITE). When Half Buffer is set to 1, data may be transferred in 8-byte bursts in response to DRQ. The setting of DRQ according to Half Buffer and the number of bytes in the buffer is as follows:

HB READ

WRITE

0: ≥ 1 byte ≤ 15 bytes

- 1: ≥ 8 bytes\* < 8 bytes
- \*or at end of command if buffer is not empty.
- 3 Enable READY Interrupt causes INT

to be activated at the termination of any command. INT is cleared by reading STR or writing CMDR. May be set concurrently with bit 2.

- Enable DRQ Interrupt causes INT to be activated whenever DRQ is true. May be set concurrently with bit 3.
- 1 Page Addressing Mode (see Sector/ Page Addressing)-
  - 0: Sector Addressing Mode (default).1: Page Addressing Mode.
- Write Protect prevents any WRITE command from being executed. A write protect error will be indicated if any WRITE (Map or Data) is attempted with Write Protect = 1.
  - System Features Register defines the system configuration. Functions of the individual bits are as follows:

SFR (101)

#### Bit Function

- 7-3 Not used, always zero.
- 2 External Map indicates that all map data is to be stored or is pre-stored in the external map memory (RAM or PROM). The controller does not use its internal map storage.
- 1, 0 Bank Size specifies the number of MBMs in the active bank as follows:

00: 1 MBM, 01: 2 MBMs, 10: 4 MBMs, 11: 8 MBMs

STR (110) — Status Register (Read Only) — indicates the status of the command in progress or last ended — cleared when CMDR is loaded (except TERMINATE when busy) or by RESET. Certain bits pertain only to specific commands or are defined differently for different commands. The meanings of the bits are as follows:

Bit	Command	Meaning
7	RDC	Soft Error — the recomputed ECC syndrome did not match the previous syndrome (see Error Correction/Detection).
. 6	WRD,WRM	Write Protect bit is set — command not executed.
7&6		RESET pin is active (low).
5	RDD,WRD	Sector/page Address Out of Range for the number of MBMs specified.
	RDM (C = 1)	Map compare error — the data read from the

	INIT	MBM(s) did not match that in the map memory. Initialization error — synchronization pattern could not be found.	Logical Addressing Propagation of the bubbles along the ir track causes the data loops to be shifted tance. Thus, following a replicate and c output track, the physically adjacent pag
· · · · · · · · · · · · · · · · · · ·	RDC	Non-correctable error.	gated well past the replicate gates; a sin
3	all READS	Data Error detected (ECC). For RDC command, indicates that er-	curs during consecutive writes. In order to imum access time when reading or writin pages/sectors, the controller uses a logic scheme such that consecutive logical pag
		ror is in a different block than previous error.	several physical locations apart to accounted tency described above. This spacing is given
2 1	all READS and WRITES	write the data buffer fast	The controller maintains the current sector address in the Logical Page Counte accessible register which is incremented
		enough to keep up with the MBM data transfer rate, or the user at-	priate value during each active MBM cyc compared to the SAR to locate the desire for READ & WRITE commands. To synchi with the MBM contents, the INITIALIZE to
		tempted to read/write the buffer when DRQ = 0.	command should be used. RESET also of
. 1	all RD & WR	Data transfer request (DRQ).	to zero regardless of MBM position. The timing of the WRITE DATA comman
, , , - 0	all	Ready — previous com-	consecutive commands to consecutive dresses (without reloading the SAR) was

mand has terminated

and controller is ready

to receive a new

command.

Data buffer - a 16-byte first-in-first-

out (FIFO) buffer used for all data

#### Sector/Page Addressing

DATA

(111)

A page of data corresponds to a single physical read or write of the MBM(s) - therefore, the page length is determined by the MBM type (256K or megabit) and the number of MBMs specified in the SFR. The number of pages in a bank is independent of the number of MBMs, and is determined only by the MBM type.

transfers

Note: A minimum block size of 64 bytes is required for the ECC. Therefore, a single 256K-bit bank utilizes two physical pages per logical page.

A sector is a fixed-length record independent of the number of MBMs specified in the SFR and is equal to the maximum-length page for the MBM type. Therefore, the number of sectors in a bank is proportional to the number of MRMs.

Sector addressing is selected by default. Page addressing may be selected by setting the Page Mode bit = 1 in the RCR. Sector and page addressing are equivalent for a maximum bank of 8 MBMs.

Regardless of the mode or number of MBMs, error detection/correction is performed on blocks of 512 bits (64 bytes). In general, there are multiple ECC blocks within a sector/page.

Table 7 shows the sector and page sizes and counts for all configurations.

input or output d an equal disclearing of the age has propamilar affect octo provide minna consecutive ical addressing iges are spaced ount for the laiven in Table 8.

t logical page/ er (LPC), a nond by the approcle. The LPC is ed page/sector nronize the LPC or CLEAR LPC clears the LPC

and is such that ve logical addresses (without reloading the SAR) will be accomplished with minimum latency. During a multiple-page/ sector READ DATA command, replicates are performed "on the fly" as each logical page reaches the replicate position; however the extra propagation distance between the replicate gates and the detector means that at the termination of a READ DATA command, the next logical address has passed the replicate position. The POSITION READ command will give minimum access time when consecutive logical pages/sectors are to be read with single-page/sector commands.

#### Commands

The user initiates operation of the controller by writing a command byte into the command register (CMDR). The various commands are described below and summarized in Table 6. For each command, the value to be loaded into the CMDR is given in binary with certain option bits which affect its operation. Use of the SAR and MSR is described where applicable. These registers, when used, as well as the SFR and RCR, must be loaded prior to loading the CMDR.

#### Data Transfer

All data transfers are made to/from the data buffer which is accessed as register 7. During a read or write command execution, when the controller determines that a data transfer is required, it does the following:

- 1) sets the DRQ bit in the status register.
- 2) raises the DRQ pin to the active (high) state.
- 3) if RCR bit 2 (Enable DRQ Interrupt) is set, raises the INT pin to the active (high) state.

Any of these conditions may be recognized by ap-

## SC42584 • SC42585

propriate software or hardware as indicating that data transfer is required. The user then transfers one or more bytes to or from the buffer using  $\overline{WR}$  or  $\overline{RD}$  and either of the following:

- 1) addressing Register 7 ( $\overline{CS} = 0$ , A2,A1,A0 = 111).
- 2) activating  $\overline{DACK}$  ( $\overline{CS}$  = 1,  $\overline{DACK}$  = 0, A2-A0 ignored).

The DRQ and DACK signals may be used with a separate direct memory access (DMA) controller. DRQ and INT (if used) remain active as long as data transfer is required.

If the RCR Half Buffer bit is set to 1, then eight bytes can always be transferred in a burst when a DRQ occurs.

#### Notes

The WRITE DATA (S=0) AND WRITE MAP commands do not begin execution until the first data byte has been written into the data buffer. When using programmed data transfer, the user should always load the first 16 data bytes in a burst as fast as possible so as to provide adequate buffering for the operation. (It is not necessary to check DRQ since the buffer is known to be empty at the start of the command.)

Due to the asynchronous operation of the data buffer, the controller always attempts to keep it full during a write operation. As a result, it may request up to 16 additional bytes at the end of a write depending on the user system response time. Response to these extra DRQs is optional: extra bytes transferred will not be written to the MBM(s); ignoring the DRQ will not cause an error.

#### **Termination and Status**

When the command execution is finished, the controller:

- 1) sets the Ready bit and any other bits which are appropriate in the status register.
- 2) if RCR bit 3 (Enable Ready Interrupt) is set, raises the INT pin to the active (high) state.

The user should read the status register to verify proper completion of the previous command and take any corrective action indicated. Ready indicates that the controller is able to accept a new command.

INT, if used, is cleared by reading the status register or loading the command register.

#### **Command Descriptions**

INITIALIZE (INIT) CMDR = 1111 L100

Read the map loop until the synchronization pattern (64 ZEROs followed by a ONE is detected, then set the logical page counter (LPC) to zero. Then if L=1, load the redundancy map memory with the map data.

If the synchronization pattern is not found after one complete cycle of the map loop, the map loop is shifted

one position and a second attempt is made reading the interleaved bits.

INITIALIZE should be executed after any of the following:

- 1) Power off-on.
- 2) Reset.
- 3) Bank switching or MBM change.

Page synchronization is then maintained until any of the above conditions occurs. The Load Map Memory (L=1) option should be used unless it is not desired to use the redundant-loop map or the map has been prestored in an external PROM.

Register usage: None.

Errors detected:

Initialization error — the synchronization pattern could not be found on either pass.

Data error — an ECC error was detected when reading the map data.

#### CLEAR LPC (CLPC) CMDR = 0010 0000

Clear the Logical Page Counter (LPC) to zero without accessing the MBM(s) or loading the map memory. Permits the user to synchronize the controller to sector/page zero without using the map loop(s), e.g. by recognizing a page with a unique data pattern.

Useful in systems where the map data are stored in an external PROM and the bulk erase capability of the MBM is utilized, since bulk erase will destroy the synchronization pattern along with the data.

#### POSITION (POS) CMDR = 0W10 1000

Position the MBM data for minimum access time for a subsequent READ DATA (W=0) or WRITE DATA (W=1) command. RDD and WRD will automatically position the MBM(s) if required; POS minimizes the latency at the time the RDD or WRD is executed.

Register Usage:

Start:

SAR: Address of sector/page to be read or written by a subsequent

command.

End:

SAR: Unchanged. The SAR should not be reloaded prior to issuing the RDD or WRD command, even with the same address, or the effect of POS will be lost and the RDD or WRD access time will be excessive.

#### WRITE DATA (WRD) CMDR = 010M US00

Write one or more sectors/pages of data. Positioning is performed if the MBM(s) have not been pre-positioned.

M = 0: Write one sector/page.

M = 1:

Number of sectors/pages is specified

in MSR.

# SC42584 • SC42585

U = S = 0: Normal Write — user sends only data

bits; zeros are inserted for redundant loops, and ECC bits are generated and

appended.

U=1,S=0: Unmasked Write — user sends data

for all loops including redundant and

ECC bits.

U = 0,S = 1: Suppress Transfer — the 16 bytes cur-

rently in the buffer are written repeatedly, with redundant loop and ECC bits inserted as in a normal write;

the user does not send data.

U = S = 1: NOT ALLOWED.

#### Register Usage:

Start:

SAR: Address of (first) sector/page

to be written.

MSR: M = 0: Not used.

M = 1: Number of sectors/

pages to be written.

End: Norm: SAR: Address of last sector/page

written + 1.

MSR: M=0: Unchanged.

M = 1: MSR = 1.

Error: SAR: Address of the sector/page

having the error.

MSR: M=0: Unchanged.

M = 1: Number of sectors/ pages still to be written including the one with the error.

#### Errors detected:

Write protect — write protect bit is set; WRD is not executed.

Out of Range — if the initial address is out of range, the command is not executed; if a command attempts to write past the end of the installed memory, the command terminates after the last allowable sector/page.

Overrun — the command is terminated immediately.

#### READ DATA (RDD) CMDR = 000M US00

Read one or more sectors/pages of data. Positioning is performed if the MBM(s) have not been pre-positioned.

M = 0: Read one sector/page.

M = 1: Number of sectors/pages is specified

in MSR.

U=S=0: Normal Read — redundant loops and ECC are masked and remaining bits

are sent to the user; ECC is checked and errors reported.

U=1,S=0: Unmasked Read — all bits are sent to the user; ECC is not checked.

U=0,S=1: Suppress Transfer — data are not sent

to the user; ECC is checked and errors

U=S=1: NOT ALLOWED ( = RDC command).

Register Usage:

Start: SAR: Address of (first) sector/page

to be read.

MSR: M = 0: Not used.

M = 1: Number of sectors/

pages to be read.

End: Norm: SAR: Address of last sector/page

read + 1.

MSR: M=0: Unchanged.

M = 1: MSR = 1.

Error: SAR: Address of sector/page having

the error.

MSR: M=0: Unchanged.

M=1: Number of sectors/ pages still to be read including the one with the error.

#### Errors detected:

Out of Range — if the initial address is out of range, the command is not executed; if a command attempts to read past the end of the installed memory, the command terminates after the last allowable sector/page.

Data Error (ECC) — if Stop on Error is set, data transmission to the user stops immediately following the 64-byte ECC block in which the error is detected.

Overrun — the command is terminated immediately.

#### READ CORRECTED (RDC) CMDR = 0000 1100

Reread the page in which an error was detected and apply error correction to the erroneous block. Only valid immediately following a READ DATA command with a Data Error indication and with the Stop On Error bit set in the RCR.

Corrected data are sent to the user starting at the beginning of the 64-byte ECC block in which the error was detected and continuing to the end of that sector or page; i.e. the last 64 bytes sent by the RDD are repeated with error correction, and the sector or page is completed. A soft or uncorrectable error in the first block or a data error in a subsequent block will be indicated if detected, but the sector/page will be completed regardless of errors or the Stop On Error bit. See Error Detection and Correction.

Register Usage:

Start: No registers may be loaded be-

tween the end of READ DATA and the issuing of READ

CORRECTED.

End: Norm: SAR: Address of next sector/

page.

MSR: Remaining sector/page

count.

Error: SAR & MSR: Unchanged.

## **\$C42584 • SC42585**

#### Errors detected:

Soft error — the recalculated ECC syndrome did not match the saved syndrome.

Uncorrectable error — the error was not correctable. Data error — an error was detected in another ECC block.

Overrun — the command is terminated immediately.

#### TERMINATE (TERM) CMDR = XXXX XX11

Terminate the current operation at the end of the current page (l=0) or terminate immediately (l=1). TER-MINATE permits aborting of any command in progress at any time.

If the controller is not busy, TERMINATE is treated as a no-op, except for resetting the buffer pointers.

Register Usage: Buffer (FIFO) pointers are reset.

Errors detected: Depends upon the command being executed.

#### READ MAP (RDM) CMDR = 1000 C000

Read the map loop data and send to the user. The order of the data read is as shown in Table 3 grouped into 8-bit bytes with the first bit being the most-significant bit in the byte. In a multiple-MBM system, bits from the MBMs are interleaved.

- C=0: The entire map loop contents (64 or 128 bytes) are sent to the user. Error detection is not performed.
- C=1: Check Data only the M-field and ECC-field are sent to the user; ECC checking is performed, and the map data (M-field) are com-

pared to the contents of the map memory. Errors are reported.

Register usage: none.

Errors detected:

Map compare error (C = 1 only) — the data read from the map loop did not match that stored in the map memory.

Data error (C=1 only) — an ECC error was detected (map error correction is not performed by the controller).

Overrun — the command is terminated immediately.

#### WRITE MAP (WRM) CMDR = 1100 N000

Write map loop 1 (N=0) or 2 (N=1) with user-supplied data. The user must supply the entire map loop contents (64 or 128 bytes per MBM) including the sync pattern as described under READ MAP. However, the ECC-field bits are ignored and replaced by ECC bits generated by the controller.

Register usage: None.

Errors detected:

Write protect — the write protect bit is set; WRM is not executed.

Overrun — the command is terminated immediately.

#### Note:

WRITE MAP will execute in a multiple-MBM system but will not generate correct ECC bits for multiple MBMs. It is intended for loading the map in a single MBM only. The MBM must first be erased using the Z-coil or a suitable external magnetic field. The MBM map pins must be connected as shown in Figure 6.

TABLE 1. BUBBLE MEMORY CAPACITIES

		MBM2256	MBM2011
Number of data loops:		282	584
Number of redundant loops:		20	60
Number of loops used for ECC:		6*	12
Number of usable data loops:	ŀ	256	512
Number of bits per loop:	ŀ	1024	2048
Number of bits of data storage:		262,144	1,048,576
Number of map loops:		2	2
Number of bits used in map loops:	· ·	512	1024

<sup>\*</sup> Actually 12 bits in every other physical page.

**TABLE 2. EXTERNAL MEMORY REQUIREMENTS** 

MBM Type	Number of MBMs	External Memo	ory Requir 0	ed (bits) 1
2256	1		0	282
	2		0	564
	4	1	534	1128
	8		1662	2256
2011	1		0 ·	584
	2		574	1168
	4	1	1742	2336
	8		4078	4672

Minimum requirement; additional bits are not used. Memory must be configured one bit wide. Internal Map Memory capacity: 594 bits.

#### TABLE 3. MAP LOOP FORMAT

	Number o			
Pattern:	Field	256K	1M	Note
MM MM	Map Data	282	584	. (1)
EE EE	ECC	12	12	. (2)
UU UU	User	152	362	(3)
00 001	Sync	65	65	(4)
X	×	1	1	(5)

<sup>(1)</sup> Each bit marks the corresponding data loop:

#### TABLE 4. NOMINAL CONTROL PULSE TIMING

	25	6 K	MEG	ABIT
Pulse	Start	Width	Start	Width
XA	33	31	33	31
shut down	12	<u> </u>	12	e se je 🕳 🗀 👢
XB	1	31	1	31
start up (XB off)	46	_	46	<del>-</del>
YA	49	31	49	31
YB	17	31	17	31
start up (YB off)	62		62	_
shut down	60		60	r
GEN	17	2	17	2
SWAP	53	63	53	63
MAP TR-IN (SWAP pin)	53	39	53	39
CUT	0	3	63.5	2
REP	1	20	1	18
RMAP	1	20	1 '	18
STROBE	34	12	34	12
SYNC	0	4	0	4
SRCLK	0,8,	4	0,8,	4
CLRMAP	0	46	0	46
CLKMAP	0,8,	4	0,8,	4
WRMAP	3,11,	4	3,11,	4

1 unit = 1 oscillator cycle.

= 1/64th magnetic cycle.

= 5.625 degrees of rotation.

= 125 ns at 125,000 bits per second.

= 156.25 ns at 100,000 bits per second.

REFERENCE: SRCLK zero (0) transition.

All times ± 50 ns except:

CLRMAP + 100 r

#### TABLE 5. ERROR CORRECTION CODE SUMMARY

Type of code:	Fire Code.
Generator polynomial:	$(x^5+1)\cdot(x^7+x^6+x^5+x^4+x^2+x+1)$
No. of data bits per ECC block:	512 (282 or 584 for Map loop)
No. of check bits per ECC block:	12
Total bits per block:	524 (294 or 596 for Map loop)
Correctable errors:	any burst of 1 to 3 bits.

Redundant loop bits and interleaved zeros in the map field are not included in the ECC operation.

M = 1: good loop.

M = 0: redundant loop.

For correct operation, there should be exactly 262 (256K) or 524 (1M) 1s in this field.

<sup>(2)</sup> Error Correction (Fire) Code — applies only over the Map Data field.

<sup>(3)</sup> May be used for any purpose such as an identification number. However, it must not contain any sequence of 64 zeros followed by a one. Such a pattern will be recognized as a sync pattern and cause incorrect initialization.

<sup>(4)</sup> Synchronization pattern — 64 ZEROs followed by a ONE.

<sup>(5)</sup> This bit is skipped after synchronization is established before reading the first Map Data bit.

#### **TABLE 6. REGISTER AND COMMAND SUMMARY**

Addr	Reg.	Reset	Cmd.	Byte	Option bits
0	CMDR	FF	RDD	000M US00	M = Multiple
. 1	MSR	01	RDC	0000 1100	U = Unmasked
2	SARL	00	WRD	010M US00	S = Suppress transfer
3	SARH	00	POS	0W10 1000	W = Write position
4	RCR	00	RDM	1000 C000	C = Check data
5	SFR	00	WRM	1100 N000	N = Loop #2
6	STR	01*	INIT	1111 L100	L= Load map memory
	[	ĺ	CLPC	0010 0000	1
7	DATA	_	TERM	11	l= Immediate

<sup>\* =</sup> C1 while RESET is active.

Bit	SFR	RCR	STR	(applicable command)
7:	0	0	Soft Error	(RDC)
6:	o	Read Buffer Enable	Write Protect	(WRD,WRM)
5:	.0	Stop on Error	Out of Range	(RDD, RDC, WRD)
			Map Compare Error	(RDM)
			Initialization Error	(INIT)
4:	o	Half Buffer	Non-Correctable Erro	r (RDC)
3:	O	Enable READY Interrupt	Data Error	(all RD, INIT)
2:	External Map	Enable DRQ Interrupt	Overrun	(all RD WR)
1:	J Log2	Page Mode	DRQ (data request)	(all RD WR)
0:	# MBMs	Write Protect	Ready	(all)

#### TABLE 7. SECTOR AND PAGE SIZES

	Number	Number Sector		Pa	
МВМ	of MBMs	Length (Bytes)	Number of Length Sectors (Bytes)		Number of Pages
2256	1	256	128	64*	512
	2	256	256	64	1024
	4	256	512	128	1024
	8	256	1024	256	1024
2011	1	512	256	64	2048
	2	512	512	128	2048
	4	512	1024	256	2048
	8	512	2048	512	2048

<sup>\*</sup> A minimum block size of 64 bytes is required for the ECC. Therefore, a single 256K-bit bank utilizes two physical pages per logical page.

## TABLE 8. PAGE SEPARATION AND LATENCY

	256 K	MEGABIT	UNITS
Physical page length:	282	584	bits
Inter-page gap:	15	17	bits
Logical page separation:	297	601	bits
Page transfer time (incl. gap):	297 (1)	601	cycles
Read and write latency (2)	en en en en en en en en en en en en en e		
READ DATA (RDD)			
after POSITION READ (3)	181	92	cycles
after RDD, next logical address	1024	2048	cycles
random address { min:	463	676	cycles
{ max:	1486	2723	cycles
WRITE DATA (WRD)		4.	
after POSITION WRITE (3)	0	0	
after WRD, next logical address (3)	.0	0	
random address { min:	1	1	cycle
max:	1024	2048	cycles
User peak data transfer rate (4)			
@ 125 kHz:	N*15,625		bytes sec
@ 100 kHz:		N*12,500	bytes sec


<sup>(1) 594</sup> cycles for single MBM2256 (2 physical pages).

<sup>(2)</sup> Number of MBM magnetic cycles before MBM data transfer begins there is an additional overhead delay in the controller of between three and four cycles from the loading of the CMDR (RDD) or first data byte (WRD).

<sup>(3)</sup> Provided that the SAR is not reloaded between commands.

<sup>(4) (</sup>if Field frequency. N = number of MBMs operating in parallel.
This is the peak burst rate; average rate is reduced by the ratio of the number of bits transferred to the total page transfer time.

FIGURE 2 - MAGNETIC BUBBLE MEMORY FUNCTIONAL DIAGRAM






FIGURE 3b — MULTIPLE-MBM SYSTEM






FIGURE 3c - MULTIPLE-BANK SYSTEM




CLKMAP CLRMAP Address CP R CP Counters eg.(3)74LS161 Controller Address MAP MEMORY WRMAP WR (RAM OR PROM) DO DI MAPDATA DIN Data From Sense Amp Or Parallel to Serial Shift Register

FIGURE 4 — EXTERNAL MAP MEMORY CONNECTION

FIGURE 5 — CONTROLLER BLOCK DIAGRAM





- troff -

 $\overline{\mathsf{RD}}$ 

DB -


WR


t<sub>DDR</sub>


READ


WRITE













Mechanical Data

The packaging availability for each device is indicated on the individual data sheets. Dimensions for the packages are given in this section.

## 16-PIN PACKAGES



CERAMIC PACKAGE CASE 620-08



SEATING

#### NOTES:

- 1. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
- 2. PACKAGE INDEX: NOTCH IN LEAD NOTCH IN CERAMIC OR INK DOT.
- 3. DIM "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.




	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	19.05	19.94	0.750	0.785
В	6.10	7.49	0.240	0.295
C	-	5.08	1	0.200
D	0.38	0.53	0.015	0.021
F	1.40	1.78	0.055	0.070
G	2.54	BSC	0.100 BSC	
H	0.51	1.14	0.020	0.045
J	0.20	0.30	0.008	0.012
K	3.18	4.32	0.125	0.170
L	7.62 BSC		0.300	BSC
M		150	_	15 <sup>0</sup>
N	. 0.51	1.02	0.020	0.040

CASE 620-08

- 4. DIM "A" AND "B" DO NOT INCLUDE
- GLASS RUN-OUT.
  5. DIM:"F" MAY NARROW TO 0.76 mm (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.

#### CERAMIC PACKAGE CASE 690-13





#### NOTES:

- 1. -A- AND -B- ARE DATUMS.
- 2. -T- IS SEATING PLANE
- 3. POSITIONAL TOLERANCE FOR LEADS (D). ♦ Ø 0.25 (0.010) M T A M B M
- 4. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 5. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.




	MILLIM	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	20.07	20.57	0.790	0.810
В	7.11	7.74	0.280	0.305
С	2.67	4.19	0.105	0.165
D	0.38	0.53	0.015	0.021
F	0.76	1.52	0.030	0.060
G	2.54	BSC	0.100 BSC	
H	0.76	1.78	0.030	0.070
J	0.20	0.30	0.008	0.012
К	3.18	5.08	0.125	0.200
L	7.62 BSC		0.300 BSC	
M	_	100		100
N	0.38	1.52	0.015	0.060

CASE 690-13

# 16-PIN PACKAGES (Continued)

PLASTIC PACKAGE CASE 648-05



#### NOTES:


- 1. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
- 2. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIMENSION "B" DOES NOT INCLUDE MOLD FLASH.
- 4. "F" DIMENSION IS FOR FULL LEADS. "HALF" LEADS ARE OPTIONAL AT LEAD POSITIONS 1, 8, 9, and 16).
- 5. ROUNDED CORNERS OPTIONAL.



	MILLIM	ETERS	INCHES	
DIM	MIN	MAX	MIN	MAX
Α	18.80	21.34	0.740	0.840
В	6.10	6.60	0.240	0.260
C	4.06	5.08	0.160	0.200
D	0.38	0.53	0.015	0.021
F	1.02	1.78	0.040	0.070
G	2.54	BSC	0.100 BSC	
Н	0.38	2.41	0.015	0.095
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	7.62	BSC	0.300	BSC
M	00	100	Οo	100
N	0.51	1.02	0.020	0.040

CASE 648-05

#### CERAMIC PACKAGE CASE 650-02



- 1. LEAD NO. 1 IDENTIFIED BY TAB ON LEAD OR DOT ON COVER.
- 2. LEADS WITHIN (1.13 mm (0.005) TOTAL OF TRUE POSITION AT MAXIMUM MATERIAL CONDITION.




	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.40	10.16	0.370	0.400
В	6.22	6.60	0.245	0.260
C	1.52	2.03	0.060	0.080
D	0.38	0.48	0.015	0.019
F	0.08	0.15	0.003	0.006
G	1.27	BSC	0.050 BSC	
Н	0.64	0.89	0.025	0.035
K	6.35	9.40	0.250	0.370
L	18.92	-	0.745	
N	_	0.51	_	0.020
R	-	0.38		0.015

CASE 650-02

# 18-PIN PACKAGES

#### CERAMIC PACKAGE CASE 680-06






	MILLIN	IETERS	INCHES	
DIM	MIN	MAX	WIN	MAX
Α	22.48	23.24	0.885	0.915
В	7.16	7.75	0.282	0.305
C	3.18	4.27	0.125	0.168
D	0.38	0.58	0.015	0.023
F	0.76	1.52	0.030	0.060
G	2.54	BSC	0.100 BSC	
H	1.02	1.52	0.040	0.060
J	0.20	0.30	0.008	0.012
K	2.68	4.44	0.105	0.175
L	7.37	7.87	0.290	0.310
М	_	100	_	100
N	0.38	1.40	0.015	0.055

CASE 680-06

#### NOTES:

- 1. LEADS WITHIN 0.13 mm (0.005) RAD OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
- 2. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.

#### PLASTIC PACKAGE CASE 707-02




	MILLIN	ETERS	INCHES	
DIM	MIN	MAX	MIN	MAX
Α	22.22	23.24	0.875	0.915
В	6.10	6.60	0.240	0.260
C	3.56	4.57	0.140	0.180
D	0.36	0.56	0.014	0.022
E	1.27	1.78	0.050	0.070
G	2.54	BSC	0.100 BSC	
H	1.02	1.52	0.040	0.060
J	0.20	0.30	0.008	0.012
K	2.92	3.43	0.115	0.135
	7.62_BSC		0.300	BSC
M	00	150	00	150
N	0.51	1.02	0.020	0.040


CASE 707-02


- 1. POSITIONAL TOLERANCE OF LEADS (D), 2. DIMENSION L TO CENTER OF LEADS SHALL BE WITHIN 0.25mm(0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.

# 18-PIN PACKAGES (Continued)

CERAMIC PACKAGE CASE 747-01







#### NOTES:

- 1. -A-, -B-, AND -T- ARE DATUMS.
- 2. T- IS SEATING PLANE.
- 3. LEADS POSITIONAL TO LERANCE.  $\bigoplus$  0.13 (0.005)  $\bigcirc$  T A  $\bigcirc$  B  $\bigcirc$
- 4. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.


	MILLIN	MILLIMETERS		HES
DIM	MIN	MAX	MIN	MAX
Α		11.43	_	0.450
В	9.14	9.91	0.360	0.390
C	1.52	2.03	0.060	0.080
D	0.41	0.46	0.016	0.018
F	- ,	0.25		0.010
G	1.27	BSC	0.050 BSC	
J	0.10	0.15	0.004	0.006
K		7.75		0.305
N		0.89		0.035

CASE 747-01


# 20-PIN PACKAGES

CERAMIC PACKAGE CASE 729-02






- NOTE: 1. LEADS WITHIN 0.25 mm (0.010) DIA. OF TRUE POSITION AT SEATING PLANE, AT MAXIMUM MATERIAL CONDITION.
  - 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.



	MILLIM	ETERS	INCHES	
DIM	MIN	MAX	MIN	MAX
Α	24.64	25.91	0.970	1.020
В	7.06	8.13	0.278	0.320
C	2.79	4.70	0.110	0.185
D	0.38	0.51	0.015	0.020
F	1.14	1.40	0.045	0.055
G	2.54	BSC	0.100	BSC
Н	0.89	1.52	0.035	0.060
J	0.20	0.30	0.008	0.012
K	3.18	4.57	0.125	0.180
L	7.62	BSC	0.300	BSC
M	00	10°	Oo	100
N	0.51	1.52	0.020	0.060

**CASE 729-02** 

PLASTIC PACKAGE CASE 738-02



- 1. DIM A. IS DATUM.
- 2. POSITIONAL TOL FOR LEADS;
- **♦** Ø 0.25 (0.010)⊛ T A⊛
- 3. T. IS SEATING PLANE.
- 4. DIM "B" DOES NOT INCLUDE MOLD FLASH.
- 5. DIM -L- TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 6. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.




	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	25.65	27.18	1.010	1.070
В	6.10	6.60	0.240	0.260
C	3.94	4.57	0.155	0.180
D	0.38	0.56	0.015	0.022
F	1.27	1.78	0.050	0.070
G	2.5	4 BSC	0.100 BSC	
J	0.20	0.38	0.008	0.015
K	2.79	3.56	0.110	0.140
L	7.62	BSC	0.300	BSC
M	00	15 <sup>0</sup>	00	150
N	0.51	1.02	0.020	0.040

CASE 738-02

# 20-PIN PACKAGES (Continued) :

#### LEADLESS CHIP CARRIER CASE 752B-01






#### NOTES:

- 1. DIMENSIONS A AND L ARE DATUMS.
- 2. T- IS GAUGE PLANE.
- 3. POSITIONAL TOLERANCE FOR TERMINALS (D): 18 PLACES | 0.25 (0.010) | TA | LS
- 4. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	8.77	9.27	0.345	0.365
В	8.13	8.50	0.320	0.335
C	1.25	1.54	0.049	0.061
D	0.39	0.63	0.015	0.025
F	2.42	2.66	0.095	0.105
G	1.27	BSC	0.050 BSC	
H	1.02	1.27	0.040	0.050
L	7.12	7.49	0.280	0.295
N	1.02	1.27	0.040	0.050
R	6.48	6.98	0.255	0.275


CASE 752B-01

#### CERAMIC PACKAGE CASE 732-03



#### NOTES:

- LEADS WITHIN 0.25 mm (0.010)
   DIA , TRUE POSITION AT
   SEATING PLANE, AT MAXIMUM
   MATERIAL CONDITION.
- DIM L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIM A AND B INCLUDES MENISCUS.




	MILLIN	ETERS	INCHES	
DIM	MIN	MAX	MIN	MAX
Α	23.88	25.15	0.940	0.990
В	6.60	7.49	0.260	0.295
C	3.81	5.08	0.150	0.200
D	0.38	0.56	0.015	0.022
F	1.40	1.65	0.055	0.065
G	2.54		0.100 BSC	
H	0.51	1.27	0.020	0.050
J	0.20	0.30	0.008	0.012
K	3.18	4.06	0.125	0.160
L	7.62 BSC		0.30	
M	00	150	00	150
N	0.25	1.02	0.010	0.040

CASE 732-03


# 24-PIN PACKAGES

CERAMIC PACKAGE CASE 716-06



#### NOTE:


- LEADS TRUE POSITIONED WITHIN
   0.25mm (0.010) DIA (AT SEATING
   PLANE) AT MAXIMUM MATERIAL
   CONDITION.
- 2. DIM "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.



	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	27.64	30.99	1.088	1.220
В	14.73	15.34	0.580	0.604
C	2.67	4.32	0.105	0.170
D	0.38	0.53	0.015	0.021
F	0.76	1.40	0.030	0.055
G	2.54	BSC	0,100 BSC	
H	0.76	1.78	0.030	0.070
	0.20	0.30	0.008	0.012
K	2.54	4.57	0.100	0.180
L	14.99	15.49	0.590	0.610
M		100		100
N	1.02	1.52	0.040	0.060

716-06

CERAMIC PACKAGE CASE 748-01



#### NOTES:

- 1. DIMENSIONS A AND B ARE DATUM.
- 2. POSITIONAL TOLERANCES FOR LEADS:

  0 Ø 0.25 (0.010) @ T A @ B @
- 3. T. IS SEATING PLANE.
- 4. DIMENSIONS A AND B INCLUDE MENISCUS.
- 5. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 6. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.




	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	29.21	31.75	1.150	1.250
В	9.40	10.16	0.370	0.400
C		5.72	1	0.225
D	0.38	0.56	0.015	0.022
F	1.27	1.65	0.050	0.065
G	2.54	BSC	0.10	O BSC
J	0.20	0.30	0.008	0.012
K	2.54	4.32	0.100	0.170
L	10.16	BSC	0.400	OBSC
M	00	150	Oo	150
N	0.51	1.27	0.020	0.050

CASE 748-01


# 24-PIN PACKAGES (Continued) =

CERAMIC PACKAGE CASE 716-08



#### NOTES:


- 1. POSITIONAL TOLERANCE FOR LEADS:
- **♦** 0.25 (0.010) ⋈ T A ⋈ B ⋈ 2. DIMENSION L TO CENTER OF
- LEADS WHEN FORMED PARALLEL. 3. DIMENSIONING AND TOLERANCING
- PER ANSI Y14.5, 1973. 4. CONTROLLING DIMENSION: INCH.




	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
A	27.63	30.98	1.088	1.220
В	7.16	7.74	0.282	0.305
C	2.66	4.31	0.105	0.170
D	0.38	0.53	0.015	0.021
F	1.14	1.39	0.045	0.055
G	2.54	BSC	0.100 BSC	
H	0.76	1.77	0.030	0.070
J	0.20	0.30	0.008	0.012
K	3.17	5.08	0.125	0.200
L	7.62 BSC		0.300	BSC
M		100	_	10°
N	1.01	1.52	0.040	0.060

CASE 716-08

FRIT SEAL PACKAGE CASE 623-05



- 1. DIM "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 2. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION. (WHEN FORMED PARALLEL).




	MILLIMETERS		S INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	31.24	32.77	1.230	1.290	
В	12.70	15.49	0.500	0.610	
C	4.06	5.59	0.160	0.220	
D	0.41	0.51	0.016	0.020	
F	1.27	1.52	0.050	0.060	
G	2.54	BSC	0.100	O BSC	
J	0.20	0.30	0.008	0.012	
K	3.18	4.06	0.125	0.160	
L	15.24 BSC		0.60	BSC	
M	00	. 15 <sup>0</sup>	00	15 <sup>0</sup>	
N	0.51	1.27	0.020	0.050	

CASE 623-05

# 24-PIN PACKAGES (Continued)

FRIT SEAL PACKAGE CASE 623A-03



NOTES:


- 1. DIM "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 2. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION. (WHEN FORMED PARALLEL).



		and a factor		
	MILLIMETERS		INCHES	
DIM.	MIN	MAX	MIN	MAX
Α	31.24	32.77	1.230	1.290
В	12.70	15.49	0.500	0.610
C	4.06	5.84	0.160	0.230
D	0.41	0.51	0.016	0.020
F	1.27	1.52	0.050	0.060
G	2.54	BSC	0.100 BSC	
J	0.20	0.30	0.008	0.012
K	3.18	4.06	0.125	0.160
L	15.24 BSC		0.600	D BSC
M	00	15º	00	15º
N	0.51	1.27	0.020	0.050

CASE 623A-03

CERAMIC PACKAGE CASE 652-02



NOTES: 1. LEADS WITHIN 0.25 mm (0.010) TOTAL OF TRUE POSITION AT MAXIMUM MATERIAL CONDITION.




100	MILLIN	MILLIMETERS		HES
DIM	MIN	MAX	MIN	MAX
Α	14.99	15.49	0.590	0.610
8	9.27	9.91	0.365	0.390
C	1.27	2.03	0.050	0.080
D	0.38	0.48	0.015	0.019
F	0.08	0.15	0.003	0.006
G	1.27	BSC	0.050	BSC
Н	0.69	1.02	0.027	0.040
K	6.35	9.40	0.250	0.370
L	21.97	_	0.865	-
N	0.25	0.63	0.010	0.025

CASE 652-02

# Mechanica

# 24-PIN PACKAGES (Continued) =

PLASTIC PACKAGE CASE 709-02



#### NOTES:


- POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25 mm (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
- 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.



	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	31.37	32.13	1.235	1.265
В	13.72	14.22	0.540	0.560
C	3.94	5.08	0.155	0.200
D	0.36	0.56	0.014	0.022
F	1.02	1.52	0.040	0.060
G	2.54	BSC	0.100 BSC	
Н	1.65	2.03	0.065	0.080
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	15.24		0.600	
M	00	15 <sup>0</sup>	00	150
N	0.51	1.02	0.020	0.040

CASE 709-02

#### PLASTIC PACKAGE CASE 724-02






1. LEADS, TRUE POSITIONED WITHIN 0.25 mm (0.010) DIA AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION (DIM D).




	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
· A	31.24	32.13	1.230	1.265
В	6.35	6.86	0.250	0.270
C	4.06	4.57	0.160	0.180
D	0.38	0.51	0.015	0.020
F	1.02	1.52	0.040	0.060
G	2.54	BSC	0.100 BSC	
н	1.60	2.11	0.063	0.083
J	0.18	0.30	0.007	0.012
К	2.92	3.43	0.115	0.135
L	7.37	7.87	0.290	0.310
M	-	100	-	100
N	0.51	1.02	0.020	0.040


CASE 724-02



# 28-PIN PACKAGES

CERAMIC PACKAGE CASE 719-03








#### NOTES:


- 1. LEADS, TRUE POSITIONED WITHIN 0.25 mm (0.010) DIAMETER (AT SEATING PLANE) AT MAXIMUM
- MATERIAL CONDITION.
  2. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.




	MILLIMETERS		ERS INCHES	
DIM	MIN	MAX	MIN	MAX
Α	35.20	35.92	1.386	1.414
В	14.73	15.34	0.580	0.604
C	3.05	4.19	0.120	0.165
D	0.38	0.53	0.015	0.021
F	0.76	1.40	0.030	0.055
G	2.54	BSC	0.100 BSC	
H	0.76	1.78	0.030	0.070
J	0.20	0.30	0.008	0.012
K	2.54	4.19	0.100	0.165
L	14.99	15.49	0.590	0.610
M		100	-	100
N	0.51	1.52	0.020	0.060

CASE 719-03

#### CERDIP PACKAGE CASE 733-03



- 1. DIM -A- IS DATUM.
- 2. POSITIONAL TOL FOR LEADS: ♦ Ø 0.25 (0.010) ⋈ T A ⋈ 3. T. IS SEATING PLANE.
- 4. DIM A AND B INCLUDES MENISCUS.
- 5. DIM -L- TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 6. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.




	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	36.45	37.85	1.435	1.490
В	12.70	15.37	0.500	0.605
C	4.06	5.84	0.160	0.230
D	0.38	0.56	0.015	0.022
F	1.27	1.65	0.050	0.065
G	2.54 BSC		0.100 BSC	
J	0.20	0.30	0.008	0.012
K	3.18	4.06	0.125	0.160
L	15.24 BSC		0.600 BSC	
M	50	15 <sup>0</sup>	50	15 <sup>0</sup>
N	0.51	1.27	0.020	0.050


CASE 733-03

# 28-PIN PACKAGES (Continued) •

PLASTIC PACKAGE CASE 710-02



- POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25mm(0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
- 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
  3. DIMENSION B DOES NOT INCLUDE
- MOLD FLASH.




	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	36.45	37.21	1.435	1.465
В	13.72	14.22	0.540	0.560
C	3.94	5.08	0.155	0.200
D	0.36	0.56	0.014	0.022
F	1.02	1.52	0.040	0.060
G	2.54 BSC		0.100 BSC	
Н	1.65	2.16	0.065	0.085
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	15.24 BSC		0.600 BSC	
М	00	15°	00	15 <sup>0</sup>
N	0.51	1.02	0.020	0.040

CASE 710-02

# 40-PIN PACKAGES

CERAMIC PACKAGE CASE 715-05




#### NOTES:

- 1. DIMENSION -A- IS DATUM.
- 2. POSITIONAL TOLERANCE FOR LEADS:

⊕ 0.25 (0.010) M T AM

- 3. T. IS SEATING PLANE.
- 4. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 5. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.




	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	50.29	51.31	1.980	2,020
В	14.63	15.49	0.576	0.610
C	2.79	4.32	0.110	0.170
D	0.38	0.53	0.015	0.021
F	0.76	1.52	0.030	0.060
G	2.54 BSC		0.100 BSC	
J	0.20	0.33	0.008	0.013
К	2.54	4.57	0.100	0.180
L	14.99	15.65	0.590	0.616
M	_	100	-	100
N	1.02	1.52	0.040	0.060

CASE 715-05


#### PLASTIC PACKAGE CASE 711-03

#### PACKAGE DIMENSIONS (CONTINUED)





- 1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25 mm (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
- 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.



	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	51.69	52.45	2.035	2.065
8	13.72	14.22	0.540	0.560
С	3.94	5.08	0.155	0.200
D	0.36	0.56	0.014	0.022
F	1.02	1.52	0.040	0.060
G	2.54 BSC		0.100 BSC	
Н	1.65	2.16	0.065	0.085
J	0.20	0.38	0.008	0.015
К	2.92	3.43	0.115	0.135
L	15.24 BSC		0.600 BSC	
M	00	150	00	150
N	0.51	1.02	0.020	0.040



MOTOROLA Semiconductor Products Inc.

3501 ED BLUESTEIN BLVD. AUSTIN TEXAS 78721 . A SUBSIDIARY OF MOTOROLA INC