

## M2900 TTL PROCESSOR FAMILY

Circuit diagrams external to Motorola products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information in this brochure has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Motorola Inc. or others.
Motorola reserves the right to change specifications without notice.
MTTL \& MDTL are trademarks of Motorola Inc.

Second Edition<br>© MOTOROLA INC., 1977<br>Previous Edition © 1976<br>"All Rights Reserved"<br>Printed in U.S.A.

## TABLE OF CONTENTS

MC2901 Four-Bit Bipolar Microprocessor Slice ..... 1
MC2902 Look-Ahead Carry Generator ..... 18
MC2909 Microprogram Sequencer ..... 22
MC2911 Microprocessor Sequencer ..... 42
MC2918 Quad D Register ..... 44
M2900 Family Product Preview
MC2905/15 Quad Bus Transceiver ..... 48
MC2906/16 Quad Bus Transceiver ..... 48
MC2907/17 Quad Bus Transceiver ..... 48
Compatible Bipolar Memories
MCM4064 16x4 RAM ..... 49
MCM5303 64×8 PROM ..... 55
MCM7640/41 512x8 PROM ..... 59
MCM7642/43 1024x4 PROM ..... 60
MCM7680/81 1024×4 PROM ..... 61
MCM82707/08 1024x8 PROM ..... 62
MCM93415 1024x1 RAM (O.C.) ..... 63
MCM93425 1024×1 RAM (T.S.) ..... 64

## distinctive characteristics

- Two-address architecture -

Independent simultaneous access to two working registers saves machine cycles.

- Eight-function ALU -

Performs addition, two subtraction operations, and five logic functions on two source operands.

- Flexible data source selection -

ALU data is selected from five source ports for a total of 203 source operand pairs for every ALU function.

- Left/right shift independent of ALU -

Add and shift operations take only one cycle.

- Four status flags -

Carry, overflow, zero, and negative.

- Expandable -

Connect any number of MC2901's together for longer word lengths.

- Microprogrammable -

Three groups of three bits each for source operand, ALU function, and destination control.

## GENERAL DESCRIPTION

The four-bit bipolar microprocessor slice is designed as a high-speed cascadable element intended for use in CPU's, peripheral controllers, programmable microprocessors and numerous other applications. The microinstruction flexibility of the MC2901 will allow efficient emulation of almost any digital computing machine.
The device, as shown in the block diagram below, consists of a 16 -word by 4 -bit two-port RAM, a high-speed ALU, and the associated shifting, decoding and multiplexing circuitry. The nine-bit microinstruction word is organized into three groups of three bits each and selects the ALU source operands, the ALU function, and the ALU destination register. The microprocessor is cascadable with full look-ahead or with ripple carry, has three-state outputs, and provides various status flag outputs from the ALU. Advanced low-power Schottky processing is used to fabricate this 40 -lead LSI chip.

## MICROPROCESSOR SLICE BLOCK DIAGRAM



## ARCHITECTURE

A detailed block diagram of the bipolar microprogrammable microprocessor structure is shown in Figure 1. The circuit is a four-bit slice cascadable to any number of bits. Therefore, all data paths within the circuit are four bits wide. The two key elements in the Figure 1 block diagram are the 16 -word by 4 -bit 2-port RAM and the high-speed ALU.

Data in any of the 16 words of the Random Access Memory (RAM) can be read from the A-port of the RAM as controlled by the 4-bit A address field input. Likewise, data in any of the 16 words of the RAM as defined by the B address field input can be simultaneously read from the B-port of the RAM. The same code can be applied to the $A$ select field and $B$ select field in which case the identical file data will appear at both the RAM A-port and B-port outputs simultaneously.

When enabled by the RAM write enable (RAM EN), new data is always written into the file (word) defined by the B address field of the RAM. The RAM data input field is driven by a 3 -input multiplexer. This configuration is used to shift the ALU output data (F) if desired. This three-input multiplexer scheme allows the data to be shifted up one bit position, shifted down one bit position, or not shifted in either direction.

The RAM A-port data outputs and RAM B-port data outputs drive separate 4 -bit latches. These latches hold the RAM data while the clock input is LOW. This eliminates any possible race conditions that could occur while new data is being written into the RAM.

The high-speed Arithmetic Logic Unit (ALU) can perform three binary arithmetic and five logic operations on the two 4 -bit input words $\mathbf{R}$ and $\mathbf{S}$. The $\mathbf{R}$ input field is driven from a 2 -input multiplexer, while the $S$ input field is driven from a 3 -input multiplexer. Both multiplexers also have an inhibit capability; that is, no data is passed. This is equivalent to a "zero" source operand.

Referring to Figure 1, the ALU R-input multiplexer has the RAM A-port and the direct data inputs (D) connected as inputs. Likewise, the ALU S-input multiplexer has the RAM A-port, the RAM B-port and the $\mathbf{Q}$ register connected as inputs.

This multiplexer scheme gives the capability of selecting various pairs of the A, B, D, Q and " 0 " inputs as source operands to the ALU. These five inputs, when taken two at a time, result in ten possible combinations of source operand pairs. These combinations include AB, AD, AQ, AO, BD, BQ, BO, DQ, DO and OO. It is apparent that $A D, A Q$ and $A O$ are somewhat redundant with $B D, B Q$ and $B O$ in that if the $A$ address and $B$ address are the same, the identical function results. Thus, there are only seven completely non-redundant source operand pairs for the ALU. The MC2901 microprocessor implements eight of these pairs. The microinstruction inputs used ${ }^{\bullet}$ to select the ALU source operands are the $I_{0}, I_{1}$, and $I_{2}$ inputs. The definition of $I_{0}, I_{1}$, and $I_{2}$ for the eight source operand combinations are as shown in Figure 2. Also shown is the octal code for each selection.

The two source operands not fully described as yet are the D input and $\mathbf{Q}$ input. The D input is the four-bit wide direct data field input. This port is used to insert all data into the working registers inside the device. Likewise, this input can be used in the ALU to modify any of the internal data files. The $\mathbf{Q}$ register is a separate 4-bit file intended primarily for multiplication and division routines but it can also be used as an accumulator or holding register for some applications.

The ALU itself is a high-speed arithmetic/logic operator capable of performing three binary arithmetic and five logic functions. The $I_{3}, I_{4}$, and $I_{5}$ microinstruction inputs are used to select the

ALU function. The definition of these inputs is shown in Figure 3. The octal code is also shown for reference. The normal technique for cascading the ALU of several devices is in a look-ahead carry mode. Carry generate, $\overline{\mathrm{G}}$, and carry propagate, $\overline{\mathrm{P}}$, are outputs of the device for use with a carry-look-ahead-generator such as the MC2902 ('182). A carry-out, $C_{n+4}$, is also generated and is available as an output for use as the carry flag in a status register. Both. carry-in ( $\mathrm{C}_{\mathrm{n}}$ ) and carry-out ( $\mathrm{C}_{\mathrm{n}+4}$ ) are active HIGH.

The ALU has three other status-oriented outputs. These are $\mathrm{F}_{3}$. $F=0$, and overflow (OVR). The $F_{3}$ output is the most significant (sign) bit of the ALU and can be used to determine positive or negative results without enabling the three-state data outputs. $F_{3}$ is non-inverted with respect to the sign bit output $Y_{3}$. The $F=0$ output is used for zero detect. It is an open-collector output and can be wire OR'ed between microprocessor slices. $F=0$ is HIGH when all F outputs are LOW. The overflow output (OVR) is used to flag arithmetic operations that exceed the available two's complement number range. The overflow output (OVR) is HIGH when overflow exists. That is, when $\mathrm{C}_{\mathrm{n}+3}$ and $\mathrm{C}_{\mathrm{n}+4}$ are not the same polarity.

The ALU data output is routed to several destinations. It can be a data output of the device and it can also be stored in the RAM or the $\mathbf{Q}$ register. Eight possible combinations of ALU destination functions are available as defined by the $I_{6}, I_{7}$, and $I_{8}$ microinstruction inputs. These combinations are shown in Figure 4.

The four-bit data output field $(\mathrm{Y})$ features three-state outputs and can be directly bus organized. An output control ( $\overline{\mathrm{OE}}$ ) is used to enable the three-state outputs. When $\overline{\mathrm{OE}}$ is HIGH, the Y outputs are in the high-impedance state.

A two-input multiplexer is also used at the data output such that either the A-port of the RAM or the ALU outputs ( $F$ ) are selected at the device Y outputs. This selection is controlled by the $\mathrm{I}_{6}, \mathrm{I}_{7}$, and $\mathrm{I}_{8}$ microinstruction inputs. Refer to Figure 4 for the selected output for each microinstruction code combination.

As was discussed previously, the RAM inputs are driven from a three-input multiplexer. This allows the ALU outputs to be entered non-shifted, shifted up one position (X2) or shifted down one position ( $\div 2$ ). The shifter has two ports; one is labeled RAM 0 and the other is labeled RAM 3 . Both of these ports consist of a buffer-driver with a three-state output and an input to the multiplexer. Thus, in the shift up mode, the RAM 3 buffer is enabled and the RAM 0 multiplexer input is enabled. Likewise, in the shift down mode, the RAM 0 buffer and RAM $_{3}$ input are enabled. In the no-shift mode, both buffers are in the high-impedance state and the multiplexer inputs are not selected. This shifter is controlled from the $I_{6}, I_{7}$ and $I_{8}$ microinstruction inputs as defined in Figure 4.

Similarly, the $\mathbf{Q}$ register is driven from a 3 -input multiplexer. In the no-shift mode, the multiplexer enters the ALU data into the Q register. In either the shift-up or shift-down mode, the multiplexer selects the $\mathbf{Q}$ register data appropriately shifted up or down. The $\mathbf{Q}$ shifter also has two ports; one is labeled $\mathrm{Q}_{0}$ and the other is $Q_{3}$. The operation of these two ports is similar to the RAM shifter and is also controlled from $\mathrm{I}_{6}, \mathrm{I}_{7}$, and $\mathrm{I}_{8}$ as shown in Figure 4.

The clock input to the MC2901 controls the RAM, the $\mathbf{Q}$ register, and the $A$ and $B$ data latches. When enabled, data is clocked into the $\mathbf{Q}$ register on the LOW-to-HIGH transition of the clock. When the clock input is HIGH, the A and B latches are open and will pass whatever data is present at the RAM outputs. When the clock input is LOW, the latches are closed and will retain the last data entered. If the RAM-EN is enabled, new data will be written into the RAM file (word) defined by the B address field when the clock input is LOW.


Figure 1. Detailed MC2901 Microprocessor Block Diagram.

| MICRO CODE |  |  |  | $\begin{aligned} & \text { ALU SOURCE } \\ & \text { OPERANDS } \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { Pin } 14 \\ 12 \end{gathered}$ | $\begin{gathered} \text { Pin } 13 \\ \mathrm{I}_{1} \end{gathered}$ | $\underset{1_{10}}{P i n} 12$ | Octal Code | R | s |
| L | L | L | 0 | A | 0 |
| $L$ | L | H | 1 | A | 8 |
| L | H | L | 2 | 0 | a |
| L | H | H | 3 | 0 | B |
| H | L | L | 4 | 0 | A |
| H | $L$ | H | 5 | D | A |
| H | H | L | 6 | D | 0 |
| H | H | H | 7 | D | 0 |

Figure 2. ALU Source Operand Control.

| MICRO CODE |  |  |  | ALU <br> Function | Symbol |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { Pin } 27 \\ \mathbf{I}_{5} \\ \hline \end{gathered}$ | $\begin{gathered} \text { Pin } 28 \\ 1_{4} \end{gathered}$ | $\begin{gathered} \text { Pin } 26 \\ I_{3} \end{gathered}$ | Octal Code |  |  |
| 2 | $L$ | $L$ | 0 | R Plus S | $R+S$ |
| $L$ | L | H | 1 | S Minus R | $\mathbf{S - R}$ |
| $L$ | H | L | 2 | R Minus S | R-S |
| $L$ | H | H | 3 | R OR S | RVS |
| H | $L$ | L | 4 | R AND S | RAS |
| H | L | H | 5 | R AND S | R^S |
| H | H | L. | 6 | R EX-OR S | $\mathrm{R} \vee \mathrm{S}$ |
| H | H | H | 7 | R EX-NOR S | RYS |

Figure 3. ALU Function Control.

| MICRO CODE |  |  |  | $\begin{aligned} & \text { RAM } \\ & \text { FUNCTION } \end{aligned}$ |  | O-REG. FUNCTION |  | OUTPUT | $\begin{aligned} & \text { RAM } \\ & \text { SHIFTER } \end{aligned}$ |  | $\stackrel{\text { Q }}{\text { SHIFTER }}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { Pin } 6 \\ I_{8} \end{gathered}$ | $\begin{gathered} \text { Pin } 7 \\ 17 \end{gathered}$ | $\begin{gathered} \text { Pin } 5 \\ I_{6} \end{gathered}$ | Octal Code | Shift | Loed | Stitt | Loed |  | RAMO | $\mathrm{RAM}_{3}$ | 00 | $\mathbf{0}_{3}$ |
| L | L | $L$ | 0 | X | NONE | NONE | $F \rightarrow 0$ | F | X | X | X | X |
| L | L | H | 1 | $\mathbf{x}$ | NONE | X | NONE | F | $x$ | x | X | $\mathbf{x}$ |
| $L$ | H | L | 2 | NONE | $F \rightarrow B$ | X | NONE | A | $x$ | X | X | x |
| 1 | H | H | 3 | NONE | $F \rightarrow B$ | X | NONE | F | X | X | X | x |
| H | L | L | 4 | DOWN | $F / 2 \rightarrow B$ | DOWN | $0 / 2 \rightarrow 0$ | $F$ | $F_{0}$ | $\mathrm{IN}_{3}$ | $0_{0}$ | $\mathrm{IN}_{3}$ |
| H | $L$ | H | 5 | DOWN | $F / 2 \rightarrow B$ | X | NONE | F | $F_{0}$ | $\mathrm{IN}_{3}$ | $0_{0}$ | x |
| H | H | L | 6 | UP | $2 \mathrm{~F} \rightarrow \mathrm{~B}$ | UP | $20 \rightarrow 0$ | F | $\mathrm{IN}_{0}$ | F3 | $\mathrm{IN}_{0}$ | $0_{3}$ |
| H | H | H | 7 | UP | $2 \mathrm{~F} \rightarrow \mathrm{~B}$ | X | NONE | $F$ | $\mathrm{IN}_{0}$ | $F_{3}$ | X | $0_{3}$ |

$X=$ Don't care. Electrically, the shift pin is a TTL input internally connected to a three-state output which is in the highimpedance state.
$\mathrm{B}=$ Register Addressed by B Inputs.
Up is toward MSB, Down is toward LSB.
Figure 4. ALU Destination Control.

|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A, 0 | A, B | 0,0 | 0, 8 | O, A | D, A | D, 0 | D, 0 |
| 0 | $\mathbf{C}_{\mathrm{n}}=\mathrm{L}$ <br> R Plus S $C_{n}=H$ | $\begin{aligned} & A+Q \\ & A+Q+1 \end{aligned}$ | $\begin{gathered} A+B \\ A+B+1 \end{gathered}$ | $\begin{gathered} 0 \\ 0+1 \end{gathered}$ | B B+1 | A <br> A+1 | $\begin{gathered} D+A \\ D+A+1 \end{gathered}$ | $\begin{gathered} D+Q \\ D+Q+1 \end{gathered}$ | D <br> D+1 |
| 1 | $\begin{gathered} C_{n}=L \\ S \text { Minus } R \\ C_{n}=H \end{gathered}$ | $\begin{aligned} & 0-A-1 \\ & 0-A \end{aligned}$ | $\begin{aligned} & B-A-1 \\ & B-A \end{aligned}$ | $\begin{gathered} 0-1 \\ 0 \end{gathered}$ | $\begin{gathered} \hline 8-1 \\ \mathrm{~B} \end{gathered}$ | $\begin{gathered} A-1 \\ A \end{gathered}$ | $\begin{aligned} & A-D-1 \\ & A-D \end{aligned}$ | $\begin{aligned} & 0-0-1 \\ & 0-0 \end{aligned}$ | $\begin{gathered} -D-1 \\ -D \end{gathered}$ |
| 2 | $\begin{gathered} C_{n}=L \\ \text { R Minus } \\ C_{n}=H \end{gathered}$ | $\begin{aligned} & \mathrm{A}-\mathrm{O}-1 \\ & \mathrm{~A}-\mathrm{O} \end{aligned}$ | $\begin{aligned} & \mathrm{A}-\mathrm{B}-1 \\ & \mathrm{~A}-\mathrm{B} \end{aligned}$ | $\begin{gathered} -a-1 \\ -a \end{gathered}$ | $\begin{gathered} \hline-8-1 \\ -8 \end{gathered}$ | $\begin{gathered} -A-1 \\ -A \end{gathered}$ | $\begin{aligned} & D-A-1 \\ & D-A \end{aligned}$ | $\begin{aligned} & \text { D-Q-1 } \\ & \text { D-Q } \end{aligned}$ | $\begin{gathered} 0-1 \\ 0 \end{gathered}$ |
| 3 | R OR S | Avo. | AvB | 0 | B | A | DVA | Dvo | D |
| 4 | R AND S | A^O | A^B | 0 | 0 | 0 | D^A | D^0 | 0 |
| 5 | R AND S | A^0 | $\overline{\text { A }} \wedge \mathbf{B}$ | 0 | 8 | A | $\overline{\mathrm{D}}$ ^A | ठ̄^0 | 0 |
| 6 | R EX-OR S | Ara | $A \forall B$ | 0 | B | A | $D \forall A$ | D $\quad$ O | D |
| 7 | R EX-NORS | $\overline{\text { A }} \boldsymbol{\square}$ | $\overline{\text { AVB }}$ | $\bigcirc$ | $\overline{\text { B }}$ | $\overline{\text { A }}$ | $\overline{\text { DVA }}$ | DVO | $\overline{0}$ |

+ = Plus; - = Minus; $V=$ OR; $A=A N D ; \forall=E X-O R$
Figure 5. Source Operand and ALU Function Matrix.


## SOURCE OPERANDS AND ALU FUNCTIONS

There are eight source operand pairs available to the ALU as selected by the $I_{0}, I_{1}$, and $I_{2}$ instruction inputs. The ALU can perform eight functions; five logic and three arithmetic. The $I_{3}, I_{4}$, and $I_{5}$ instruction inputs control this function selection. The carry input, $\mathrm{C}_{\mathrm{n}}$, also affects the ALU results when in the arithmetic mode. The $\mathrm{C}_{\mathrm{n}}$ input has no effect in the logic mode. When $I_{0}$ through $I_{5}$ and $C_{n}$ are viewed together, the matrix of

Figure 5 results. This matrix fully defines the ALU/source operand function for each state.
The ALU functions can also be examined on a "task" basis, i.e., add, subtract, AND, OR, etc. In the arithmetic mode, the carry will affect the function performed while in the logic mode, the carry will have no bearing on the ALU output. Figure 6 defines the various logic operations that the MC290 can perform and Figure 7 shows the arithmetic functions of the device. Both carry-in LOW ( $\mathrm{C}_{\mathrm{n}}=0$ ) and carry-in HIGH $\left(C_{n}=1\right)$ are defined in these operations.

| Octal $\mathbf{I}_{543} \mathbf{I}_{210}$ | Group | Function |
| :---: | :---: | :---: |
| 40 | AND | $A \wedge Q$ |
| 41 |  | $A \wedge B$ |
| 45 |  | $D \wedge A$ |
| 46 |  | D^Q |
| 30 | OR | AVO |
| 31 |  | $A \vee B$ |
| 35 |  | DVA |
| 36 |  | DVQ |
| 60 | EX-OR | $A \forall 0$ |
| 61 |  | $A \forall B$ |
| 65 |  | $D \forall A$ |
| 66 |  | D $\forall 0$ |
| 70 | EX-NOR | $\overline{A \forall Q}$ |
| 71 |  | $\overline{\text { A }} \mathrm{B}$ |
| 75 |  | $\overline{D \forall A}$ |
| 76 |  | $\overline{\text { D }} \mathbf{0}$ |
| 72 | INVERT | $\overline{\mathrm{Q}}$ |
| 73 |  | B |
| 74 |  | $\bar{A}$ |
| 77 |  | $\overline{\text { D }}$ |
| 62 | PASS | Q |
| 63 |  | B |
| 64 |  | A |
| 67 |  | D |
| 32 | PASS | Q |
| 33 |  | B |
| 34 |  | A |
| 37 |  | D |
| 42 | "ZERO" | 0 |
| 43 |  | 0 |
| 44 |  | 0 |
| 47 |  | 0 |
| 50 | MASK | $\overline{\mathbf{A}} \wedge \mathbf{Q}$ |
| 51 |  | $\bar{A} \wedge B$ |
| 55 |  | $\overline{\mathrm{D}} \wedge \mathrm{A}$ |
| 56 |  | $\overline{\mathrm{D}} \wedge \mathbf{0}$ |

Figure 6. ALU Logic Mode Functions. ( $C_{n}$ Irrelevant)

| Octal | $C_{n}=0$ (Low) |  | $C_{n}=1$ (High) |  |
| :---: | :---: | :---: | :---: | :---: |
| I543, $^{\prime} \mathrm{I}_{210}$ | Group | Function | Group | Function |
| 00 |  | A+Q |  | $A+Q+1$ |
| 01 | ADD | $A+B$ | ADD plus | $A+B+1$ |
| 05 |  | $D+A$ | one | $D+A+1$ |
| 06 |  | D+Q |  | $D+Q+1$ |
| 02 |  | Q |  | Q+1 |
| 03 | PASS | B | Increment | B+1 |
| 04 |  | A |  | A+1 |
| 07 |  | D |  | D+1 |
| 12 |  | Q-1 |  | Q |
| 13 | Decrement | B-1 | PASS | B |
| 14 |  | A-1 |  | A |
| 27 |  | D-1 |  | D |
| 22 |  | -Q-1 |  | -0 |
| 23 | 1's Comp. | -8-1 | 2's Comp. | -B |
| 24 |  | -A-1 | (Negate) | -A |
| 17 |  | -D-1 |  | -D |
| 10 |  | Q-A-1 |  | Q-A |
| 11 | Subtract | B-A-1 | Subtract | B-A |
| 15 | (1's Comp) | A-D-1 | (2's Comp) | A-D |
| 16 |  | Q-D-1 |  | Q-D |
| 20 |  | A-Q-1 |  | A-Q |
| 21 |  | $A-B-1$ |  | A-B |
| 25 |  | D-A-1 |  | D-A |
| 26 |  | D-Q-1 |  | D-Q |

Figure 7. ALU Arithmetic Mode Functions.

## LOGIC FUNCTIONS FOR G, P, $\boldsymbol{C}_{n+4}$, AND OVR

The four signals $G, P, C_{n+4}$, and OVR are designed to indicate carry and overflow conditions when the MC2901 is in the add or subtract mode. The table below indicates the logic equations for these four signals for each of the eight ALU functions. The $R$ and $S$ inputs are the two inputs selected according to Figure 2.

## Definitions ( $+=$ OR)

| $P_{0}=R_{0}+S_{0}$ | $G_{0}=R_{0} S_{0}$ |
| :--- | :--- |
| $P_{1}=R_{1}+S_{1}$ | $G_{1}=R_{1} S_{1}$ |
| $P_{2}=R_{2}+S_{2}$ | $G_{2}=R_{2} S_{2}$ |
| $P_{3}=R_{3}+S_{3}$ | $G_{3}=R_{3} S_{3}$ |

$$
\begin{aligned}
& C_{4}=G_{3}+P_{3} G_{2}+P_{3} P_{2} G_{1}+P_{3} P_{2} P_{1} G_{0}+P_{3} P_{2} P_{1} P_{0} C_{n} \\
& C_{3}=G_{2}+P_{2} G_{1}+P_{2} P_{1} G_{0}+P_{2} P_{1} P_{0} C_{n}
\end{aligned}
$$

| $I_{543}$ | Function | $\overline{\mathbf{P}}$ | $\overline{\mathbf{G}}$ | $C_{n+4}$ | OVR |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | R + S | $\overline{P_{3} P_{2} P_{1} P_{0}}$ | $\overline{G_{3}+P_{3} G_{2}+P_{3} P_{2} G_{1}+P_{3} P_{2} P_{1} G_{0}}$ | $\mathrm{C}_{4}$ | $c_{3} \forall C_{4}$ |
| 1 | S-R | $\longrightarrow$ Same as $\mathrm{R}+\mathrm{S}$ equations, but substitute $\overline{\mathrm{R}_{i}}$ for $\mathrm{R}_{\mathrm{i}}$ in definitions $\longrightarrow$ - |  |  |  |
| 2 | R-S | $\longrightarrow$ Same as $\mathrm{R}+\mathrm{S}$ equations, but substitute $\bar{S}_{\mathbf{i}}$ for $\mathrm{S}_{\mathrm{i}}$ in definitions $\longrightarrow$ |  |  |  |
| 3 | R V S | Low | $\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}$ | $\overline{P_{3} P_{2} P_{1} P_{0}}+C_{n}$ | $\overline{P_{3} P_{2} P_{1} P_{0}}+C_{n}$ |
| 4 | $\mathrm{R} \wedge \mathrm{S}$ | LOW | $\overline{G_{3}+G_{2}+G_{1}+G_{0}}$ | $\mathrm{G}_{3}+\mathrm{G}_{2}+\mathrm{G}_{1}+\mathrm{G}_{0}+\mathrm{C}_{\mathrm{n}}$ | $G_{3}+G_{2}+G_{1}+G_{0}+C_{n}$ |
| 5 | $\overline{\mathrm{R}} \wedge \mathrm{S}$ | LOW | - Same as R $\wedge$ S equati | but substitute $\overline{\mathbf{R}_{\mathbf{i}}}$ for $\mathbf{R}_{\mathbf{i}}$ in d | tions $\longrightarrow$ |
| 6 | $R \forall S$ |  | - Same as $\overline{\mathrm{R} \forall \mathrm{S}}$, but substitu | for $\mathrm{R}_{\mathrm{i}}$ in definitions | $\rightarrow$ |
| 7 | $\overline{\mathrm{R} \forall \mathrm{S}}$ | $\mathrm{G}_{3}+\mathrm{G}_{2}+\mathrm{G}_{1}+\mathrm{G}_{0}$ | $\mathrm{G}_{3}+\mathrm{P}_{3} \mathrm{G}_{2}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{G}_{1}+\mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}$ | $\frac{\bar{G}_{3}+P_{3} G_{2}+P_{3} P_{2} G_{1}}{+P_{3} P_{2} P_{1} P_{0}\left(G_{0}+\overline{C_{n}}\right)}$ | See Note |

Note: $\left[\bar{P}_{2}+\bar{G}_{2} \bar{P}_{1}+\bar{G}_{2} \bar{G}_{1} \bar{P}_{0}+\bar{G}_{2} \bar{G}_{1} \bar{G}_{0} C_{n} \mid \forall\left[\bar{P}_{3}+\bar{G}_{3} \bar{P}_{2}+\bar{G}_{3} \bar{G}_{2} \bar{P}_{1}+\bar{G}_{3} \bar{G}_{2} \bar{G}_{1} \bar{P}_{0}+\bar{G}_{3} \bar{G}_{2} \bar{G}_{1} \bar{G}_{0} C_{n}\right] \quad+=O R\right.$

Figure 8.

## L SUFFIX

CERAMIC PACKAGE
CASE 715-02

Figure 9.


Figure 10.

## PIN DEFINITIONS

A0-3 The four address inputs to the register stack used to select one register whose contents are displayed through the A-port.
$\mathbf{B}_{0-3}$ The four address inputs to the register stack used to select one register whose contents are displayed through the B-port and into which new data can be written when the clock goes LOW.
$\mathbf{I}_{\mathbf{0 - 8}}$ The nine instruction control lines to the MC2901, used to determine what data sources will be applied to the ALU ( $\mathrm{I}_{012}$ ), what function the ALU will perform ( $I_{345}$ ), and what data is to be deposited in the 0 -register or the register stack ( $1_{678}$ ).
$\mathbf{Q}_{3} \quad$ A shift line at the MSB of the Q register $\left(\mathrm{O}_{3}\right)$ and the register stack ( $\mathrm{RAM}_{3}$ ). Electrically these lines are three-state outputs connected to TTL inputs internal to the MC2901. When the destination code on 1678 indicates an up shift (octal 6 or 7) the three-state outputs are enabled and the MSB of the $\mathbf{Q}$ register is available on the $\mathbf{Q}_{3}$ pin and the MSB of the ALU output is available on the RAM3 pin. Otherwise, the three-state outputs are OFF (high-impedance) and the pins are electrically LS-TTL inputs. When the destination code calls for a down shift, the pins are used as the data inputs to the MSB of the Q register (octal 4) and RAM (octal 4 or 5).
$\mathrm{O}_{0} \quad$ Shift lines like $\mathrm{O}_{3}$ and RAM3, but at the LSB of the RAMrio O -register and RAM. These pins are tied to the $\mathrm{Q}_{3}$ and RAM ${ }_{3}$ pins of the adjacent device to transfer data between devices for up and down shifts of the Q register and ALU data.
$D_{0-3}$ Direct data inputs. A four-bit data field which may be selected as one of the ALU data sources for entering data into the MC2901. $D_{0}$ is the LSB.
$\mathbf{Y}_{0-3}$ The four data outputs of the MC2901. These are three-state output lines. When enabled, they display either the four outputs of the ALU or the data on the A-port of the register stack, as determined by the destination code $\mathrm{I}_{678}$.
$\overline{\mathbf{O E}} \quad$ Output Enable. When $\overline{\mathrm{OE}}$ is HIGH, the $Y$ outputs are OFF; when $\overline{O E}$ is LOW, the Y outputs are active (HIGH or LOW).
$\overline{\mathbf{P}}, \overline{\mathbf{G}} \quad$ The carry generate and propagate outputs of the MC2901's ALU. These signals are used with the MC2902 for carry-lookahead. See Figure 8 for the logic equations.

OVR Overflow. This pin is logically the Exclusive-OR of the carry-in and carry-out of the MSB of the ALU. At the most significant end of the word, this pin indicates that the result of an arithmetic two's complement operation has overflowed into the sign-bit. See Figure 8 for logic equation.
$F=0$ This is an open collector output which goes HIGH (OFF) if the data on the four ALU outputs $\mathrm{F}_{0-3}$ are all LOW. In positive logic, it indicates the result of an ALU operation is zero.
$C_{n} \quad$ The carry-in to the MC2901's ALU.
$\mathbf{C}_{\mathrm{n}+4}$ The carry-out of the MC2901's ALU. See Figure 8 for equations.

CP The clock to the MC2901. The $\mathbf{Q}$ register and register stack outputs change on the clock LOW-to-HIGH transition. The clock LOW time is internally the write enable to the $16 \times 4$ RAM which comprises the "master" latches of the register stack. While the clock is LOW, the "slave" latches on the RAM outputs are closed, storing the data previously on the RAM outputs. This allows synchronous master-slave operation of the register stack.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential | -0.5 V to +6.3 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}}$ max. |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |


| OPERATING RANGE |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| P/N |  |  |  | Ambient Temperature |
| MC2901 LC |  |  |  |  |
| MC2901 LM |  |  |  |  |
| M |  |  |  |  |


| ORDERING INFORMATION |  |  |
| :---: | :---: | :---: |
| Package Type | Temperature Range | Order Number |
| Hermetic DIP Hermetic DIP Dice | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{gathered}$ | MC2901 LC <br> MC2901 LM <br> MCC2901 C |

## ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)

| Parameters | Description | Test Conditions (Note 11 |  |  | Min. | Typ. (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\begin{aligned} & V_{C C}=\text { MIN. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}_{\mathrm{OH}}=-1.6 \mathrm{~mA} \\ & Y_{0}, Y_{1}, Y_{2}, Y_{3} \end{aligned}$ |  | 2.4 |  |  | Voits |
|  |  |  | $\mathrm{IOH}^{\prime}=-1.0 \mathrm{~mA}, \mathrm{C}_{n+4}$ |  | 2.4 |  |  |  |
|  |  |  | $1 \mathrm{IOH}^{=}=-800 \mu \mathrm{~A}$, OVR, $\bar{P}$ |  | 2.4 |  |  |  |
|  |  |  | $\mathrm{I}_{\mathrm{OH}}=-600 \mu \mathrm{~A}, \mathrm{~F}_{3}$ |  | 2.4 |  |  |  |
|  |  |  | $\begin{aligned} & \mathrm{IOH}_{\mathrm{OH}}=-600 \mu \mathrm{~A} \\ & \text { RAM }_{0,3}, a_{0,3} \\ & \hline \end{aligned}$ |  | 2.4 |  |  |  |
|  |  |  | $\mathrm{IOH}^{\prime}=-1.6 \mathrm{~mA}, \overline{\mathrm{G}}$ |  | 2.4 |  |  |  |
| ${ }^{\text {I CEX }}$ | Output Leakage Current for $\mathrm{F}=0$ Output | $\begin{aligned} & V_{C C}=M_{I N} ., V_{O H}=5.5 \mathrm{~V} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  |  | 250 | $\mu \mathrm{A}$ |
| VOL | Output LOW Voltege | $\begin{aligned} & V_{C C}=M_{I N} . \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\begin{aligned} & \mathrm{IOL}=16 \mathrm{~mA} \\ & Y_{0}, Y_{1}, Y_{2}, Y_{3}, \bar{G} \end{aligned}$ |  |  |  | 0.5 | Volts |
|  |  |  | $\mathrm{IOL}=10 \mathrm{~mA}, C_{n+4}, F=0$ |  |  |  | 0.5 |  |
|  |  |  | $\mathrm{I}^{\text {OL }}=8.0 \mathrm{~mA}, \mathrm{O} V \mathrm{R}, \overline{\mathrm{P}}$ |  |  |  | 0.5 |  |
|  |  |  | $\begin{aligned} & \mathrm{IOL}_{\mathrm{OL}}=6.0 \mathrm{~mA}, \mathrm{~F}_{3} \\ & \mathrm{RAM}_{0,3}, a_{0,3} \end{aligned}$ |  |  |  | 0.5 |  |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | Military |  |  | 0.7 | Volts |
| $v_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\text {CC }}=$ MIN., $\mathrm{I}^{\text {N }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $\begin{aligned} & V_{C C}=\operatorname{MAX} . \\ & V_{I N}=0.5 \mathrm{~V} \end{aligned}$ | Clock, $\overline{\mathrm{OE}}$ |  |  |  | -0.36 | mA |
|  |  |  | $A_{0}, A_{1}, A_{2}, A_{3}$ |  |  |  | -0.36 |  |
|  |  |  | $B_{0}, B_{1}, B_{2}, B_{3}$ |  |  |  | -0.36 |  |
|  |  |  | $\mathrm{D}_{0}, \mathrm{D}_{1}, \mathrm{D}_{2}, \mathrm{D}_{3}$ |  |  |  | -0.72 |  |
|  |  |  | $\mathrm{I}_{0}, \mathrm{I}_{1}, \mathrm{I}_{2} ; \mathrm{I}_{6}, \mathrm{I}_{8}$ |  |  |  | -0.36 |  |
|  |  |  | $1_{3}, 1_{4}, I_{5}, 1_{7}$ |  |  |  | -0.72 |  |
|  |  |  | RAM $0,3,0_{0,3}$ (Note 4) |  |  |  | -0.8 |  |
|  |  |  | $C_{n}$ |  |  |  | -3.6 |  |
| IIH | Input HIGH Current | $\begin{aligned} & V_{C C}=\text { MAX. } \\ & V_{I N}=2.7 V \end{aligned}$ | Clock, $\overline{\mathrm{OE}}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  | $A_{0}, A_{1}, A_{2}, A_{3}$ |  |  |  | 20 |  |
|  |  |  | $\mathrm{B}_{0}, \mathrm{~B}_{1}, \mathrm{~B}_{2}, \mathrm{~B}_{3}$ |  |  |  | 20 |  |
|  |  |  | $\mathrm{D}_{0}, \mathrm{D}_{1}, \mathrm{D}_{2}, \mathrm{D}_{3}$ |  |  |  | 40 |  |
|  |  |  | $\mathrm{I}_{0}, 1_{1}, I_{2}, I_{6}, I_{8}$ |  |  |  | 20 |  |
|  |  |  | $13,14,15,17$ |  |  |  | 40 |  |
|  |  |  | RAM $0,3,0_{0,3}$ (Note 4) |  |  |  | 100 |  |
|  |  |  | $\mathrm{C}_{\mathrm{n}}$ |  |  |  | 200 |  |
| 1 | Input HIGH Current | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  |  | 1.0 | mA |
| $\begin{aligned} & \text { IOZH } \\ & \text { IOZL } \end{aligned}$ | Off State (High Impedance) Output Current | $V_{C C}=$ MAX. | $\begin{aligned} & Y_{0}, Y_{1}, \\ & Y_{2}, Y_{3} \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{V}_{0}=0.5 \mathrm{~V}$ |  |  | -50 |  |
|  |  |  | $\begin{aligned} & \text { RAM }_{0,3}, \\ & Q_{0,3} \end{aligned}$ | $v_{0}=2.4 \mathrm{~V}$ <br> (Note 4) |  |  | 100 |  |
|  |  |  |  | $v_{O}=0.5 \mathrm{~V}$ <br> (Note 4) |  |  | -800 |  |
| Ios | Output Short Circuit Current (Note 3) | $\begin{aligned} & V_{C C}=5.75 \mathrm{~V} \\ & V_{O}=0.5 \mathrm{~V} \end{aligned}$ | $Y_{0}, Y_{1}, Y_{2}, Y_{3}, \bar{G}$ |  | -15 |  | -40 | mA |
|  |  |  | $\mathrm{C}_{\mathrm{n}+4}$ |  | -15 |  | -40 |  |
|  |  |  | OVR, $\overline{\mathbf{P}}$ |  | -15 |  | -40 |  |
|  |  |  | $\mathrm{F}_{3}$ |  | -15 |  | -40 |  |
|  |  |  | RAM $_{0,3}, \mathrm{a}_{0,3}$ |  | -15 |  | -40 |  |
| ICC | Power Supply Current | $\mathbf{V C C}_{\text {c }}=\mathbf{M A X}$. | Military |  |  | 185 | 280 | mA |
|  |  |  | Commerci |  |  | 185 | 280 |  |

Notes: 1. Fdr conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typlcal limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. These are three-state outputs internally connected to TTL inputs input characteristics are measured with ig78 in astate euch that the three-state output is OFF.

## GUARANTEED OPERATING CONDITIONS OVER TEMPERATURE AND VOLTAGE

Tables I, II, and III below define the timing requirements of the MC2901 in a system. The MC2901 is guaranteed to function correctly over the operating range when used within the delay and set-up time constraints of these tables for the appropriate device type. The tables are divided into three types of parameters; clock characteristics, combinational delays from inputs to outputs, and set-up and hold time requirements. The latter table defines the time prior to the end of the cycle (i.e., clock LOW-to-HIGH transition) that each input must be stable to guarantee that the correct data is written into one of the internal registers.

TABLE I

CYCLE TIME AND CLOCK CHARACTERISTICS

| TIME | MC2901C | MC2901M |
| :--- | :---: | :---: |
| Read-Modify-Write Cycle <br> (time from selection of <br> A, B registers to end of <br> cycle) | 105 ns | 120 ns |
| Maximum Clock Frequency to <br> Shift Q Register (50\% duty <br> cycle) | 9.5 MHz | 8.3 MHz |
| Minimum Clock LOW Time | 30 ns | 30 ns |
| Minimum Clock HIGH Time | 30 ns | 30 ns |
| Minimum Clock Period | 105 ns | 120 ns |

TABLE II
MAXIMUM COMBINATIONAL PROPAGATION DELAYS (all in ns, $\mathrm{C}_{\mathrm{L}} \leqslant 15 \mathrm{pF}$ )

|  | MC2901C $10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; 5 \mathrm{~V} \pm 5 \%$ ) |  |  |  |  |  |  |  | MC2901M ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; 5 \mathrm{~V} \pm 10 \%$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $F=0$ |  | $\begin{gathered} \text { Shi } \\ \text { Outp } \end{gathered}$ |  |  |  |  |  | F=0 |  | Shift Outputs |  |
|  | $\gamma$ | $F_{3}$ | $C_{n}$ | G, | $\begin{aligned} & R_{L}= \\ & 470 \end{aligned}$ | O | RAM 0 RAM $_{3}$ | $\begin{aligned} & \mathbf{a}_{0} \\ & \mathbf{a}_{3} \end{aligned}$ | $\boldsymbol{r}$ | F3 | $C_{n+4}$ | G, P | $\begin{aligned} & \mathbf{R}_{\mathrm{L}}= \\ & \mathbf{4 7 0} \end{aligned}$ | R | $\begin{array}{\|l\|} \hline \begin{array}{l} \text { RAM } \\ 0 \end{array} \\ \mathbf{R A M}_{3} \end{array}$ | $\begin{aligned} & \mathbf{a}_{0} \\ & \mathbf{o}_{\mathbf{3}} \end{aligned}$ |
| A, B | 110 | 85 | 80 | 80 | 110 | 75 | 110 | - | 120 | 95 | 90 | 90 | 120 | 85 | 120 | - |
| D (arithmetic mode) | 100 | 70 | 70 | 70 | 100 | 60 | 95 | - | 110 | 80 | 75 | 75 | 110 | 65 | 105 | - |
| D (1 = X37) (Note 5) | 60 | 50 | - | - | 60 | - | 60 | - | 65 | 55 | - | - | 65 | - | 65 | - |
| $\mathrm{C}_{\mathrm{n}}$ | 55 | 35 | 30 | - | 50 | 40 | 55 | - | 60 | 40 | 30 | - | 55 | 45 | 60 | - |
| 1012 | 85 | 65 | 65 | 65 | 80 | 65 | 80 | - | 90 | 70 | 70 | 70 | 85 | 70 | 85 | - |
| 1345 | 70 | 55 | 60 | 60 | 70 | 60 | 65 | - | 75 | 60 | 65 | 65 | 75 | 65 | 70 | - |
| 1678 | 55 | - | - | - | - | - | 45 | 45 | 60 | - | - | - | - | - | 50 | 50 |
| $\overline{\text { OE Enable/Disable }}$ | 40/25 | - | - | - | - | - | - | - | 40/25 | - | - | - | - | - | - | - |
| $\begin{aligned} & \text { A bypassing } \\ & \text { ALU }(1=2 x x) \end{aligned}$ | 60 | - | - | - | - | - | - | - | 65 | - | - | - | - | - | - | - |
| Clock ${ }^{-}$(Note 6) | 115 | 85 | 100 | 100 | 110 | 95 | 105 | 60 | 125 | 95 | 110 | 110 | 120 | 105 | 115 | 65 |

SET-UP AND HOLD TIMES (all in ns) (Note 1)
TABLE III

| From Input | Notes | MC2901C $10^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}, 5 \mathrm{~V} \pm 5 \%\right)$ |  | MC2901M ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, 5 \mathrm{~V} \pm 10 \%$ ) |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Set-Up Time | Hold Time | Set-Up Time | Hold Time |
| $\begin{aligned} & \hline \text { A, B } \\ & \text { Source } \end{aligned}$ | $\begin{aligned} & 2,4 \\ & 3,5 \\ & \hline \end{aligned}$ | $\begin{gathered} 105 \\ t_{p w} L+30 \\ \hline \end{gathered}$ | 0 | $\begin{gathered} 120 \\ t_{\mathrm{pw}} \mathrm{~L}+30 \\ \hline \end{gathered}$ | 0 |
| B Dest. | 2,4 | $t_{\text {pw }} \mathrm{L}+15$ | 0 | $t_{\text {pw }} \mathrm{L}+15$ | 0 |
| D (arithmetic mode) |  | 100 | 0 | 110 | 0 |
| D(1 = X37) (Note 5) |  | 60 | 0 | 65 | 0 |
| $\mathrm{C}_{\mathrm{n}}$ |  | 55 | 0 | 60 | 0 |
| ${ }_{0}$ |  | 85 | 0 | 90 | 0 |
| ${ }^{345}$ |  | 70 | 0 | 75 | 0 |
| $\mathrm{I}_{678}$ | 4 | $t_{\text {pw }} \mathrm{L}+15$ | 0 | $t_{\text {pw }}$ L + 15 | 0 |
| RAM $0,3, \mathrm{O}_{0,3}$ |  | 30 | 0 | 30 | 0 |

Notes: 1. See Figure 11 and 12.
2. If the $B$ address is used as a source operand, allow for the " $A$, $B$ source" set-up time; if it is used only for the destination address, use the
"B dest." set-up time.
3. Where two numbers are shown, both must be met.
4. " $\mathrm{t}_{\mathrm{pw}} \mathrm{L}$ " is the clock LOW time.
5. DVO is the fastest way to load the RAM from the $D$ inputs. This function is obtained with $I=337$.
6. Using $\mathbf{Q}$ register as source operand in arithmetic mode. Clock is not normally in critical speed path when $\mathbf{Q}$ is not a source.

SET-UP AND HOLD TIMES (minimum cycles from each input)
Set-up and hold times are defined relative to the clock LOW-toHIGH edge. Inputs must be steady at all times from the set-up
time prior to the clock until the hold time after the clock. The set-up times allow sufficient time to perform the correct operation on the correct data so that the correct ALU data can be written into one of the registers.


Figure 11. Minimum Cycle Times from Inputs. Numbers Shown are Minimum Data Stable Times for MC2901LC , in ns. See Table III for Detailed Information.


Notes: 1. This delay is the max. $t_{p d}$ of the register containing $A, B, D$, and $I$. For the MC2918, use 13 ns.
2. $10 n s$ for look-ahead carry. F or ripple carry over 16 bits use $2 \times\left(C_{n} \rightarrow C_{n+4}\right)$, or 60 ns .
3. This is the delay associated with the multiplexer between the shift outputs and shift inputs on the MC2901s. See Figure 19.
4. Not applicable for logic operations.
5. Clock rising edge may occur here if add and shift do not occur on same cycle.

Figure 12. Switching Waveforms for 16 -Bit System Assuming A, B, D and I are all Driven from Registers with the same Propagation Delay, Clocked by the MC2901 Clock.


Figure 13. MC2901 Input/Output Current Interface Conditions.
 method 1015, condition D.

Figure 14. MC2901 Burn-In Circuit.

## BASIC SYSTEM ARCHITECTURE

The MC2901 is designed to be used in microprogrammed systems. Figure 15 illustrates such an architecture. The nine instruction lines, the A and B addresses, and the D data inputs normally will all come from registers clocked at the same time as the MC2901. The register inputs come from a ROM or PROM - the "microprogram store". This memory contains sequences of microinstructions, typically 28 to 40 bits wide, which apply the proper control signals to the MC2901's and other circuits to execute the desired operation.
The address lines of the microprogram store are driven from the MC2909 microprogram sequencer. This device has facilities for storing an address, incrementing an address, jumping to any address, and linking subroutines. The MC2909 is controlled by some of the bits coming from the microprogram store. Essentially these bits are the "next instruction" control.
Note that with the microprogram register in-between the microprogram memory store and the MC2901's, an instruction accessed on one cycle is executed on the next cycle. As one instruction is executed, the next instruction is being read from microprogram memory. In this configuration, system speed is improved because the execution time in the MC2901's occurs in parallel with the access time of the microprogram store. Without the "pipeline register", these two functions must occur serially.

## EXPANSION OF THE MC2901

The MC2901 is a four-bit CPU slice. Any number of MC2901's can be interconnected to form CPU's of 12, 16, 24, 36 or more bits, in four-bit increments. Figure 16 illustrates the interconnection of three MC2901's to form a 12-bit CPU, using ripple carry. Figure 17 illustrates a 16 -bit CPU using carry lookahead, and Figure 18 is the general carry lookahead scheme for long words.

With the exception of the carry interconnection, all expansion schemes are the same. Refer to Figure 16. The $\mathrm{O}_{3}$ and RAM $\mathbf{R}_{3}$ pins are bidirectional left/right shift lines at the MSB of the device. For all devices except the most significant, these lines are connected to the $\mathrm{Q}_{0}$ and $\mathrm{RAM}_{0}$ pins of the adjacent more
significant device. These connections allow the Q -registers of all MC2901's to be shifted left or right as a contiguous n-bit register, and also allow the ALU output data to be shifted left or right as a contiguous $n$-bit word prior to storage in the RAM. At the LSB and MSB of the CPU, the shift pins should be connected to three-state multiplexers which can be controlled by the microcode to select the appropriate input signals to the shift inputs. (See Figure 19)

The open collector $F=0$ outputs of all the MC2901's are connected together and to a pull-up resistor. This line will go HIGH if and only if the output of the ALU contains all zeroes. Most systems will use this line as the $\mathbf{Z}$ (zero) bit of the processor status word.

The overflow and $F_{3}$ pins are generally used only at the most significant end of the array, and are meaningful only when two's complement signed arithmetic is used. The overflow pin is the Exclusive-OR of the carry-in and carry-out of the sign bit (MSB). It will go HIGH when the result of an arithmetic


Figure15. Microprogrammed Architecture Around MC2901's.


Figure 16. Three MC2901's used to Construct 12-Bit CPU with Ripple Carry. Corresponding A, B, and I Pins on all Devices are Connected Together.
operation is a number requiring more bits than are available, causing the sign bit to be erroneous. This is the overflow (V) bit of the processor status word. The $\mathrm{F}_{3}$ pin is the MSB of the ALU output. It is the sign of the result in two's complement notation, and should be used as the Negative (N) bit of the processor status word.
The carry-out from the most significant MC2901 ( $\mathrm{C}_{n+4}$ pin) is the carry-out from the array, and is used as the carry (C) bit of the processor status word.

Carry interconnections between devices may use either ripple carry or carry lookahead. For ripple carry, the carry-out $\left(C_{n+4}\right)$ of each device is connected to the carry-in ( $C_{n}$ ) of the next more significant device. Carry lookahead uses the MC2902 lookahead carry generator. The scheme is identical to that used with the $74181 / 74182$. Figures 17 and 18 illustrate single and multiple level lookahead.


Figure 17. Four MC2901's in a 16-Bit CPU using the MC2902 for Carry Lookahead.


Figure 18. Carry Lookahead Scheme for 48-Bit CPU using 12 MC2901's. The Carry-Out Flag (C48) Should be Taken from the Lower MC2902 Rather than the Right-Most MC2901 for Higher Speed.


Figure 19. Three-State Multiplexers Used on Shift I/O Lines.

## SHIFT I/O LINES AT THE END OF THE ARRAY

The Q -register and RAM left/right shift data transfers occur between devices over bidirectional lines. At the ends of the array, three-state multiplexers are used to select what the new inputs to the registers should be during shifting. Figure 19 shows two 74LS253 dual four-input multiplexers connected to provide four shift modes. Instruction bit $I_{7}$ (from the MC 2901) is used to select whether the left-shift multiplexer or the right-shift multiplexer is active. The four shift modes in this example are:
Zero A LOW is shifted into the MSB of the RAM on a down shift. If the Q -register is also shifted, then a LOW is deposited in the Q -register MSB. If the RAM or both registers are shifted up, LOWs are placed in the LSBs.

One

Rotate A single precision rotate. The RAM MSB shifts into the LSB on a right shift and the LSB shifts into the MSB on a left shift. The Q-register, if shifted, will rotate in the same manner.

Arithmetic A double-length Arithmetic Shift if $\mathbf{Q}$ is also shifted. On an up shift a zero is loaded into the Q-register LSB and the Q-register MSB is loaded into the RAM LSB. On a down shift, the RAM LSB is loaded into the $Q$-register MSB and the ALU output MSB ( $F_{n}$, the sign bit) is loaded into the RAM MSB. (This same bit will also be in the next less significant RAM bit.)

| Code |  |  | Source of New Data |  |  |  | Shift | T.ype |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 17 | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | $\mathbf{Q}_{0}$ | $\mathbf{O}_{\mathbf{n}}$ | RAM ${ }_{0}$ | $\mathrm{RAM}_{\mathrm{n}}$ |  |  |
| H | L | L | 0 | $\mathrm{a}_{\mathrm{n}-1}$ | 0 | $\mathrm{F}_{\mathrm{n}-1}$ | Up | Zero |
| H | L | H | 1 | $\mathrm{a}_{\mathrm{n}-1}$ | 1 | $F_{n-1}$ | (Right) | One |
| H | H | L | $\mathrm{Q}_{\mathrm{n}}$ | $\mathrm{Q}_{\mathrm{n}-1}$ | $F_{n}$ | $F_{n-1}$ |  | Rotate |
| H | H | H | 0 | $\mathrm{a}_{\mathrm{n}-1}$ | $\mathrm{a}_{\mathrm{n}}$ | $F_{n-1}$ |  | Arithmetic |
| L | L | L | $\mathrm{Q}_{1}$ | 0 | $F_{1}$ | 0 | Down | Zero |
| L | L | H | $\mathrm{O}_{1}$ | 1 | $F_{1}$ | 1 | (Left) | One |
| L | H | L | $\mathrm{Q}_{1}$ | $\mathrm{O}_{0}$ | $\mathrm{F}_{1}$ | $F_{0}$ |  | Rotate |
| L | H | H | $\mathrm{O}_{1}$ | $\mathrm{F}_{0}$ | $\mathrm{F}_{1}$ | $R A M_{n}=R A M_{n-1}=F_{n}$ |  | Arithmetic |

## HARDWARE MULTIPLICATION

Figure 20 illustrates the interconnections for a hardware multiplication using the MC2901. The system shown uses two devices for $8 \times 8$ multiplication, but the expansion to more bits is simple - the significant connections are at the LSB and MSB only.
The basic technique used is the "add and shift" algorithm. One clock cycle is required for each bit of the multiplier. On each cycle, the LSB of the multiplier is examined; if it is a " 1 ", then
the multiplicand is added to the partial product to generate a new partial product. The partial product is then shifted one place toward the LSB, and the multiplier is also shifted one place toward the LSB. The old LSB of the multiplier is discarded. The cycle is then repeated on the new LSB of the multiplier available at $\mathbf{Q}_{\mathbf{0}}$.

The multiplier is in the MC2901 Q -register. The multiplicand is in one of the registers in the register stack, $\mathrm{R}_{\mathrm{a}}$. The product will be developed in another of the registers in the stack, $\mathbf{R}_{\mathbf{b}}$.

The A address inputs are used to address the multiplicand in $R_{a}$, and the $B$ address inputs are used to address the partial product in $R_{b}$. On each cycle, $R_{a}$ is conditionally added to $R_{b}$, depending on the LSB of $Q$ as read from the $Q_{0}$ output, and both $\mathbf{Q}$ and the ALU output are shifted left one place. The instruction lines to the MC2901 on every cycle will be:

| $I_{876}=4$ |  |
| :--- | :--- |
| $I_{543}=0$ | (shift register stack input and $Q$ register left) |
| $I_{210}=1$ or 3 | (select $A, B$ or $0, B$ as ALU sources) |

Figure 20 shows the connections for multiplication. The circled numbers refer to the paragraphs below.

1. The adjacent pins of the $Q$-register and RAM shifters are connected together so that the $\mathbf{Q}$-registers of both (or all) MC2901's shift left or right as a unit. Similarly, the entire eight-bit (or more) ALU output can be shifted as a unit prior to storage in the register stack.


Figure 20. Interconnection for Dedicated Multiplication ( 8 by 8 Bit) (Corresponding A, B and I Connected Together).
2. The shift output at the LSB of the $Q$-register determines whether the ALU source operands will be A and B (add multiplicand to partial product) or 0 and $B$ (add nothing to partial product. Instruction bit $I_{1}$ can select between A, B or $\mathrm{O}, \mathrm{B}$ as the source operands; it can be driven directly from the complement of the LSB of the multiplier.
3. As the new partial product appears at the input to the register stack, it is shifted left by the RAM shifter. The new LSB of the partial product, which is complete and will not be affected by future operations, is available on the RAM 0 pin. This signal is returned to the MSB of the Q-register. On each cycle then, the just-completed LSB of the product is deposited in the MSB of the Q -register; the Q -register fills with the least significant half of the product.
4. As the ALU output is shifted down on each cycle, the sign bit of the new partial product should be inserted in the RAM MSB shift input. The F3 flag will be the correct sign of the partial product unless overflow has occurred. If overflow occurs during an addition or subtraction, the OVR flag will go HIGH and $F_{3}$ is not the sign of the result. The sign of the result must then be the complement of $\mathrm{F}_{3}$. The correct sign bit to shift into the MSB of the partial product is therefore F3 $\oplus$ OVR; that is, $\mathrm{F}_{3}$ if overflow has not occurred and $\bar{F}_{3}$ if overflow has occurred. On the last cycle, when the MSB of the multiplier is examined, a conditional subtraction rather than addition should be performed, because the sign bit of the multiplier carries negative rather than positive arithmetic weight

$$
\left(Y=-Y_{i} 2^{i}+Y_{i-1} 2^{i-1}+\ldots+Y_{0} 2^{0}\right) .
$$

This scheme will produce a correct two's complement product for all multiplicands and multipliers in two's complement notation.

Figure 21 is a table showing the input states of the MC2901's for each step of a signed, two's complement multiplication.


## EXAMPLES OF SOME OTHER OPERATIONS

## 1. Byte Swapping

Occasionally the two halves of a 16 -bit word must be swapped. $D_{0-7}$ is interchanged with $D_{8-15}$. The quickest way to perform this operation is to rotate the word in RAM, shifting two bits at a time. Only four shift cycles are required. The same register is selected on both the $A$ and $B$ ports; the two are added together with carry-in connected to carry-out, producing a right shift of one place; then the ALU is shifted right one more place prior to storage.

## Byte Swap of $\mathbf{R}_{\mathbf{0}}$

$A=B=0 \quad 1=701 \quad$ RAM $_{0}=$ RAM $_{15} \quad C_{I N}=C_{\text {OUT }}$
Repeat 4 times
2. Instruction Fetch Cycle

Execution of a macroinstruction generally begins with an instruction fetch cycle. The current contents of the PC (in one of the registers) is the address of the macroinstruction to be fetched, and must be read out to the
memory address register. Then the PC is incremented to point to the next macroinstruction. The macroinstruction obtained from memory is then loaded into the MC2909 microprogram sequencer to cause a jump to the microcode for executing the instruction.

The PC can be read out and incremented in one cycle by using the MC2901 destination code 2, and addressing the PC with both the A and B addresses. The current value of PC will appear on the Y outputs, and PC+1 will be returned to the register. If the PC is in register 15, then:

$$
A=B=15, I=203, \text { Carry-in }=1
$$

The PC will be on the Y outputs via the RAM A-port. On the clock LOW-to-HIGH transition, the program counter is incremented and the value on the Y outputs is loaded into the memory address register. During the following cycle, the memory is read and, on the next clock LOW-to-HIGH transition the instruction from the memory is dropped into the MC2909 instruction register. The fetch operation requires only two microcycles.


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential | -0.5 V to +7.0 V |
| DC Vottage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

$\begin{array}{lllll}M C 2902 X C & T_{A}=0^{\circ} \mathrm{C}+0+70^{\circ} \mathrm{C} & V_{C C}=5.0 \mathrm{~V} \pm 5 \%(C O M \cdot L) & \text { NIN. }=4.75 \mathrm{~V} & \text { MAX. }=5.25 \mathrm{~V} \\ M\end{array}$
MC2902XM $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ (MIL) MIN. $=4.50 \mathrm{~V} \quad$ MAX. $=5.50 \mathrm{~V} \quad$ TYp.

| Parameters | Description | Test Conditions (Note 11 |  | Min. | Typ. <br> (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{V O H}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=\text { MIN., } I_{O H}=-0.8 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  | 2.4 | 3.0 |  | Volts |
| $\mathbf{V O L}^{\text {O }}$ | Output LOW Voltage | $\begin{aligned} & V_{C C}=M_{I N} ., I_{O L}=16 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  | 0.2 | 0.4 | Volts |
| $\mathbf{V I H}_{\text {IH }}$ | Input HIGH Leval | Guaranteed input logical HIGH voltage for all inputs |  | 2.0 |  |  | Volts |
| VIL | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  | 0.8 | Volts |
| $v_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\text {CC }}=$ MIN., I ${ }^{\text {IN }}=-12 \mathrm{~mA}$ |  |  |  | -1.5 | Volts |
| IIL (Note 3) | Input LOW Current | $V_{C C}=$ MAX., $V_{\text {IN }}=0.4 \mathrm{~V}$ | $C_{n}$ |  |  | -3.2 | mA |
|  |  |  | $\bar{P}_{3}$ |  |  | -4.8 |  |
|  |  |  | $\overline{\mathrm{P}}_{2}$ |  |  | -6.4 |  |
|  |  |  | $\bar{P}_{0}, \bar{P}_{1}, \bar{G}_{3}$ |  |  | -8.0 |  |
|  |  |  | $\overline{\mathrm{G}}_{0}, \overline{\mathrm{G}}_{2}$ |  |  | -14.4 |  |
|  |  |  | $\bar{G}_{1}$ |  |  | -16 |  |
| $I_{1 H}$ <br> (Note 3) | Input HIGH Current | $V_{C C}=$ MAX., $V_{\text {IN }}=2.4 \mathrm{~V}$ | $\mathrm{C}_{\mathrm{n}}$ |  |  | 80 | $\mu \mathrm{A}$ |
|  |  |  | $\bar{P}_{3}$ |  |  | 120 |  |
|  |  |  | $\overline{\mathrm{P}}_{2}$ |  |  | 160 |  |
|  |  |  | $\bar{P}_{0}, \bar{P}_{1}, \bar{G}_{3}$ |  |  | 200 |  |
|  |  |  | $\overline{\mathrm{G}}_{0}, \overline{\mathrm{G}}_{2}$ |  |  | 360 |  |
|  |  |  | $\overline{\mathrm{G}}_{1}$ |  |  | 400 |  |
| 11 | Input HIGH Current | $V_{C C}=$ MAX., $V_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  | 1.0 | mA |
| ${ }^{1} \mathrm{SC}$ | Output Short Circuit (Note 4) | $V_{C C}=M A X ., V_{\text {OUT }}=0.0 \mathrm{~V}$ |  | -40 |  | -100 | $m A$ |
| ICC | Power Supply Current | $\begin{aligned} & V_{C C}=\text { MAX. } \\ & \text { All Outputs LOW } \end{aligned}$ | MIL |  | 62 | 99 | mA |
|  |  |  | COM ${ }^{\prime}$ L |  | 58 | 94 |  |
|  |  | $V_{C C}=M A X$ <br> All Ouputs HIGH | MIL |  | 37 |  | mA |
|  |  |  | COM'L |  | 35 |  |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
2. TVpical limits are at $V_{C C}=5.0 \mathrm{~V},{ }^{2} 5^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents $=$ Unit Load Current $X$ Input Load Factor (see Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circult test should not exceed one second

SWITCHING CHARACTERISTICS $V_{C C}=5.0 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=400 \Omega$

| Parameter | From (Input) | To (Output) | Test Figure | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | $\mathrm{C}_{n}$ | $C_{n+j}$ | 2 | $\begin{aligned} & \bar{P}_{0}=\bar{P}_{1}=\bar{P}_{2}=0 \mathrm{~V} \\ & \bar{G}_{0}=\bar{G}_{1}=\bar{G}_{2}=4.5 \mathrm{~V} \end{aligned}$ |  | 11 | 14 | ns |
| ${ }_{\text {tPHL }}$ |  |  |  |  |  | 11 | 14 |  |
| tPLH | $\bar{P}_{i}$ | $C_{n+j}$ | 3 | $\begin{aligned} & \bar{P}_{i}=0 V(i>1) \\ & C_{n}=\bar{G}_{0}=\bar{G}_{1}=\bar{G}_{2}=4.5 \mathrm{~V} \end{aligned}$ |  | 6.0 | 8.0 | ns |
| tPHL |  |  |  |  |  | 6.0 | 8.0 |  |
| $t \mathrm{PLH}$ | $\overline{\mathbf{G}}_{\text {i }}$ | $C_{n+j}$ | 3 | $\begin{aligned} & \bar{G}_{i}=0 V(j>1) \\ & C_{n}=\bar{P}_{0}=\bar{P}_{1}=\bar{P}_{2}=4.5 \mathrm{~V} \end{aligned}$ |  | 8.0 | 10 | ns |
| ${ }_{\text {PPHL }}$ |  |  |  |  |  | 8.0 | 10 |  |
| tPLH | $\overline{\boldsymbol{P}}_{i}$ | $\overline{\mathbf{G}}$ or $\overline{\mathbf{P}}$ | 2 | $\begin{aligned} & \bar{P}_{i}=0 \mathrm{~V}(\mathrm{j}>\mathrm{V}) \\ & \mathrm{C}_{n}=\bar{G}_{0}=\bar{G}_{1}=\bar{G}_{2}=4.5 \mathrm{~V} \end{aligned}$ |  | 11 | 14 | ns |
| tPHL |  |  |  |  |  | 11 | 14 |  |
| tPLH | $\overline{\mathbf{G}}_{\text {i }}$ | $\overline{\mathbf{G}}$ or $\overline{\mathbf{P}}$ | 2 | $\begin{aligned} & \bar{G}_{i}=0 V(j>1) \\ & C_{n}=\bar{P}_{0}=P_{1}=\bar{P}_{2}=4.5 \mathrm{~V} \end{aligned}$ |  | 12 | 14 | ns |
| tPHL |  |  |  |  |  | 12 | 14 |  |

## DEFINITION OF FUNCTIONAL TERMS

$\mathrm{C}_{\mathrm{n}}$ Carry-in. The carry-in input to the look-ahead generator. Also the carry-in input to the nth MC2901 microprocessor ALU input.
$\mathbf{C}_{\mathrm{n}+\mathrm{j}}$ Carry-out. ( $\mathrm{j}=\mathrm{x}, \mathrm{y}, \mathrm{z}$ ). The carry-out output to be used at the carry-in inputs of the $n+1, n+2$, and $n+3$ microprocessor ALU slices.
$\overline{\mathbf{G}}_{\mathbf{i}} \overline{\mathbf{P}}_{\mathbf{i}}$ Generate and propagate inputs, respectively $(\mathrm{i}=0$, 1, 2, 3). The carry generate and carry propagate inputs from the $n, n+1, n+2$ and $n+3$ microprocessor ALU slices.
$\overline{\mathbf{G}}, \overline{\mathbf{P}}$ Generate and propagate outputs, respectively. The carry generate and carry propagate outputs that can be used with the next higher level of carry look-ahead if used.

TRUTH TABLE

$H=$ HIGH Voltage Level
L = LOW Voltage Level
X $=$ Don't Care

LOADING RULES (In Unit Loads)

| Input/Output | Pin No. | Input Unit Load | Fan-out |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Output HIGH | Output LOW |
| $\overline{\mathbf{G}_{1}}$ | 1 | 8.0 | - | - |
| $\overline{\mathbf{P}_{1}}$ | 2 | 4.0 | - | - |
| $\overline{\mathbf{G}_{0}}$ | 3 | 7.2 | - | - |
| $\bar{P}_{0}$ | 4 | 4.0 | - | - |
| $\overline{\mathbf{G}_{3}}$ | 5 | 4.0 | - | - |
| $\overline{\bar{P}_{3}}$ | 6 | 2.4 | - | - |
| $\overline{\mathbf{P}}$ | 7 | - | 16 | 8 |
| GND | 8 | - | - | - |
| $\mathrm{C}_{\mathrm{n}+\mathrm{z}}$ | 9 | - | 16 | 8 |
| $\overline{\mathbf{G}}$ | 10 | - | 16 | 8 |
| $C_{n+y}$ | 11 | - | 16 | 8 |
| $\mathrm{C}_{\mathrm{n}+\mathrm{x}}$ | 12 | - | 16 | 8 |
| $\mathrm{C}_{\mathrm{n}}$ | 13 | 1.6 | - | - |
| $\overline{\mathbf{G}} \mathbf{2}$ | 14 | 7.2 | - | - |
| $\overline{\mathrm{P}_{2}}$ | 15 | 3.2 | - | - |
| VCC | 16 | - | - | - |

A Schottky TTL Unit Load is defined as $50 \mu \mathrm{~A}$ measured at 2.7 V HIGH and $\mathbf{- 2 . 0 m A}$ masurad at 0.5 V LOW.

L SUFFIX CERAMIC PACKAGE CASE 620-05



16-BIT CARRY LOOK-AHEAD CONNECTION.


32-BIT ALU, THREE LEVEL CARRY LOOK-AHEAD.


CASE 648-03


## DISTINCTIVE CHARACTERISTICS

- 4-bit slice cascadable to any number of microwords
- Internal address register
- Branch input for N-way branches
- Cascadable 4-bit microprogram counter
- $4 \times 4$ file with stack pointer and push pop control for nesting microsubroutines.
- Zero input for returning to the zero microcode word
- Individual OR input for each bit for branching to higher microinstructions
- Three-state outputs
- All internal registers change state on the LOW-to-HIGH transition of the clock


## GENERAL DESCRIPTION

The MC2909 is a four-bit wide address controller intended for sequencing through a series of microinstructions contained in a ROM or PROM. Two MC2909's may be interconnected to generate an eight-bit address (256 words), and three may be used to generate a twelve-bit address ( 4 K words).
The MC2909 can select an address from any of four sources. They are: 1) a set of external direct inputs (D); 2) external data from the $R$ inputs, stored in an internal register; 3) a four-word deep push/pop stack; or 4) a program counter register (which usually contains the last address plus one). The push/pop stack includes certain control lines so that it can efficiently execute nested subroutine linkages. Each of the four outputs can be OR'ed with an external input for conditional skip or branch instructions, and a separate line forces the outputs to all zeroes. The outputs are three-state.

## MICROPROGRAM SEQUENCER BLOCK DIAGRAM



## ARCHITECTURE OF THE MC2909

The MC2909 is a bipolar microprogram sequencer intended for use in high-speed microprocessor applications. The device is a cascadable 4 -bit slice such that two devices allow addressing of up to 256 -words of microprogram and three devices allow addressing of up to 4 K words of microprogram. A detailed logic diagram is shown in Figure 2.
The device contains a four-input multiplexer that is used to select either the address register, direct inputs, microprogram counter, or file as the source of the next microinstruction address. This multiplexer is controlled by the $S_{0}$ and $S_{1}$ inputs.
The address register consists of four D-type, edge-triggered flip-flops with a common clock enable. When the address register enable is LOW, new data is entered into the register on the clock LOW-to-HIGH transition. The address register is available at the multiplexer as a source for the next microinstruction address. The direct input is a four-bit field of inputs to the multiplexer and can be selected as the next microinstruction address. This allows an N -way branch where N is any word in the microcode.
The MC2909 contains a microprogram counter ( $\mu \mathrm{PC}$ ) that is composed of a 4 -bit incrementer followed by a 4 -bit register. The incrementer has carry-in $\left(C_{n}\right)$ and carry-out $\left(C_{n+4}\right)$ such that cascading to larger word lengths is straight-forward. The $\mu \mathrm{PC}$ can be used in either of two ways. When the least significant carry-in to the incrementer is HIGH, the microprogram register is loaded on the next clock cycle with the current Y output word plus one ( $\mathrm{Y}+1 \rightarrow \mu \mathrm{PC}$.) Thus sequential microinstructions can be executed. If this least significant $C_{n}$ is LOW, the incrementer passes the $Y$ output word unmodified and the microprogram register is loaded with the same $Y$ word on the next clock cycle ( $Y \rightarrow \mu \mathrm{PC}$ ). Thus, the same microinstruction can be executed any number of times by using the least significant $\mathrm{C}_{\mathrm{n}}$ as the control.
The last source available at the multiplexer input is the $4 \times 4$ file (stack). The file is used to provide return address linkage
when executing microsubroutines. The file contains a built-in stack pointer (SP) which always points to the last file word written. This allows stack reference operations (looping) to be performed without a push or pop.
The stack pointer operates as an up/down counter with separate push/pop and file enable inputs. When the file enable input is LOW and the push/pop input is HIGH, the PUSH operation is enabled. This causes the stack pointer to increment and the file to be written with the required return linkage - the next microinstruction address following the subroutine jump which initiated the PUSH.
If the file enable input is LOW and the push/pop control is LOW, a POP operation occurs. This implies the usage of the return linkage during this cycle and thus a return from subroutine. The next LOW-to-HIGH clock transition causes the stack pointer to decrement. If the file enable is HIGH, no action is taken by the stack pointer regardless of any other input.
The stack pointer linkage is such that any combination of pushes, pops or stack references can be achieved. One microinstruction subroutines can be performed. Since the stack is 4 words deep, up to four microsubroutines can be nested.
The $\overline{\mathrm{ZERO}}$ input is used to force the four outputs to the binary zero state. When the $\overline{Z E R O}$ input is LOW, all $Y$ outputs are LOW regardless of any other inputs (except $\overline{O E}$ ). Each $Y$ output bit also has a separate OR input such that a conditional logic one can be forced at each Y output. This allows jumping to different microinstructions on programmed conditions.

The MC2909 features three-state Y outputs. These can be particularly useful in military designs requiring external Ground Support Equipment (GSE) to provide automatic checkout of the microprocessor. The internal control can be placed in the high-impedance state, and preprogrammed sequences of microinstructions can be executed via external access to the control ROM/PROM.

## L. SUFFIX CERAMIC PACKAGE CASE 719-02



Figure 1.


Figure 2. Microprogram Sequencer Block Diagram.

## DEFINITION OF TERMS

A set of symbols is used in this data sheet to represent various internal and external registers and signals used with the MC2909. Since its principle application is as a controller for a microprogram store, it is necessary to define some signals associated with the microcode itself. Figure 3 illustrates the basic interconnection of MC2909, memory, and microinstruction register. The definitions here apply to this architecture.

## Inputs to MC2909

| $\mathrm{S}_{1}, \mathrm{~S}_{0}$ | Control lines for address source selection |
| :---: | :---: |
| FE, PUP | Control lines for push/pop stack |
| $\overline{R E}$ | Enable line for internal address register |
| ORi | Logic OR inputs on each address output line |
| ZERO | Logic AND input on the output lines |
| $\overline{O E}$ | Output Enable. When $\overline{\mathrm{OE}}$ is HIGH, the $Y$ outputs are OFF (high impedance) |
| $C_{n}$ | Carry-in to the incrementer |
| $\mathrm{R}_{\mathbf{i}}$ | Inputs to the internal address register |
| $\mathrm{D}_{\mathrm{i}}$ | Direct inputs to the multiplexer |
| CP | Clock input to the AR and $\mu \mathrm{PC}$ register and Push-Pop stack |

## Outputs from the MC2909

$\mathbf{Y}_{\mathbf{i}} \quad$ Address outputs from MC2909. (Address inputs to control memory.)


Figure 3. Microprogram Sequencer Control.
$C_{n+4} \quad$ Carry out from the incrementer

## Internal Signals

| $\mu$ PC | Contents of the microprogram counter |
| :--- | :--- |
| AR | Contents of the address register |

AR Contents of the address register
STKO-STK3 Contents of the push/pop stack. By definition, the word in the four-by-four file, addressed by the stack pointer is STKO. Conceptually data is pushed into the stack at STKO; a subsequent push moves STKO to STK1; a pop implies STK3 $\rightarrow$ STK2 $\rightarrow$ STK1 $\rightarrow$ STKO. Physically, only the stack pointer changes when a push or pop is performed. The data does not move. I/O occurs at STKO.
Contents of the stack pointer

## External to the MC2909

Address to the control memory
I(A) Instruction in control memory at address A
$\mu$ WR $\quad$ Contents of the microword register (at output of control memory). The microword register contains the instruction currently being executed.
$T_{n} \quad$ Time period (cycle) $n$

## CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

Figure 4.

## OPERATION OF THE MC2909

Figure 5 lists the select codes for the multiplexer. The two bits applied from the microword register (and additional combinational logic for branching) determine which data source contains the address for the next microinstruction. The contents of the selected source will appear on the Y outputs. Figure 5 also shows the truth table for the output control and
for the control of the push/pop stack. Figure 6 shows in detail the effect of $S_{0}, S_{1}, \overline{F E}$ and PUP on the MC2909. These four signals define what address appears on the $Y$ outputs and what the state of all the internal registers will be following the clock LOW-to-HIGH edge. In this illustration, the microprogram counter is assumed to contain initially some word J , the address register some word K, and the four words in the push/ pop stack contain $\mathbf{R}_{\mathrm{a}}$ through $\mathrm{R}_{\mathrm{d}}$.


Figure 5.

| CYCLE | $S_{1}, S_{0}, \overline{F E}$, PUP | $\mu \mathrm{PC}$ | AR | STKO | STK1 | STK2 | STK3 | Yout | COMMENT | PRINCIPAL USE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} N \\ N+1 \end{gathered}$ | 0000 | $\underset{\mathrm{J}+1}{\mathrm{~J}}$ | $\begin{aligned} & \mathrm{K} \\ & K \end{aligned}$ | $\begin{aligned} & R a \\ & R b \end{aligned}$ | $\begin{aligned} & R b \\ & \text { R } \end{aligned}$ | $\begin{aligned} & \mathrm{Rc} \\ & \mathrm{Rd} \end{aligned}$ | $\begin{aligned} & \mathrm{Rd} \\ & \hline \end{aligned}$ | J | Pop Stack | End Loop |
| $\begin{gathered} N \\ N+1 \end{gathered}$ | 0001 $-\quad 1$ | $\underset{\mathrm{J}+1}{\mathrm{~J}}$ | $\begin{aligned} & \mathrm{K} \\ & \mathrm{~K} \end{aligned}$ | $\begin{gathered} \text { Ra } \\ \mathrm{J} \end{gathered}$ | $\begin{aligned} & \mathbf{R b} \\ & \mathbf{R a} \end{aligned}$ | $\begin{aligned} & \mathrm{Rc} \\ & \mathrm{Rb} \end{aligned}$ | $\begin{aligned} & \mathrm{Rd} \\ & \mathrm{Rc} \end{aligned}$ | J | Push $\mu \mathrm{PC}$ | Set-up Loop |
| $\begin{gathered} N \\ N+1 \end{gathered}$ | 001 x | $\underset{J+1}{J}$ | $\begin{aligned} & \mathrm{K} \\ & \mathrm{~K} \end{aligned}$ | $\begin{aligned} & \mathrm{Ra} \\ & \mathrm{Ra} \end{aligned}$ | $\begin{aligned} & \mathbf{R b} \\ & \mathbf{R b} \end{aligned}$ | $\begin{aligned} & R c \\ & R c \end{aligned}$ | $\begin{aligned} & \text { Rd } \\ & \text { Rd } \end{aligned}$ | J | Continue | Continue |
| $\begin{gathered} N \\ N+1 \end{gathered}$ | $0100$ | $\underset{K+1}{J}$ | $\begin{aligned} & \mathrm{K} \\ & \mathrm{~K} \end{aligned}$ | Ra $\mathbf{R b}$ | Rb Rc | $\begin{aligned} & \mathrm{Rc} \\ & \mathrm{Rd} \end{aligned}$ | $\begin{aligned} & \mathrm{Rd} \\ & \mathrm{Ra} \end{aligned}$ | $\begin{aligned} & \mathrm{K} \\ & \hline \end{aligned}$ | Pop Stack; <br> Use AR for Address | End Loop |
| $\begin{gathered} N \\ N+1 \end{gathered}$ | 0101 | $\underset{K+1}{J}$ | $\begin{aligned} & \mathrm{K} \\ & \mathrm{~K} \end{aligned}$ | $\begin{gathered} \mathrm{Ra} \end{gathered}$ | $\begin{aligned} & \text { Rb } \\ & \text { Ra } \end{aligned}$ | $\begin{aligned} & \mathrm{Rc} \\ & \mathrm{Rb} \end{aligned}$ | $\begin{aligned} & \text { Rd } \\ & \text { Rc } \end{aligned}$ | $K$ | Push $\mu$ PC; <br> Jump to Address in AR | JSR AR |
| $\stackrel{N}{N+1}$ | 011 x | $\underset{K+1}{J}$ | $\begin{aligned} & \mathrm{K} \\ & \mathrm{~K} \end{aligned}$ | $\begin{aligned} & \mathrm{Ra} \\ & \mathrm{Ra} \end{aligned}$ | $\begin{aligned} & \mathrm{Rb} \\ & \mathrm{Rb} \end{aligned}$ | $\begin{aligned} & \mathrm{Rc} \\ & \mathrm{Rc} \end{aligned}$ | $\begin{aligned} & R d \\ & R d \end{aligned}$ | $K$ | Jump to Address in AR | JMP AR |
| $\begin{gathered} N \\ N+1 \end{gathered}$ | 1000 | $\underset{R a+1}{J}$ | $\begin{aligned} & \mathrm{K} \\ & \mathrm{~K} \end{aligned}$ | $\begin{aligned} & \mathrm{Ra} \\ & \mathbf{R b} \end{aligned}$ | $\begin{aligned} & \mathrm{Rb} \\ & \mathrm{Rc} \end{aligned}$ | $\begin{aligned} & \mathrm{Rc} \\ & \mathrm{Rd} \end{aligned}$ | $\begin{aligned} & \mathrm{Rd} \\ & \mathrm{Ra} \end{aligned}$ | $\mathrm{Ra}$ | Jump to Address in STKO; Pop Stack | RTS |
| $\underset{N+1}{N}$ | 1001 | $\underset{R a+1}{J}$ | $\begin{aligned} & \mathrm{K} \\ & \mathrm{~K} \end{aligned}$ | $\begin{gathered} \text { Ra } \\ \mathrm{J} \end{gathered}$ | $\begin{aligned} & \text { Rb } \\ & \text { Ra } \end{aligned}$ | Rc Rb | $\begin{aligned} & \mathrm{Rd} \\ & \mathrm{Rc} \end{aligned}$ | Ra | Jump to Address in STKO; Push $\mu$ PC |  |
| $\begin{gathered} N \\ N+1 \end{gathered}$ | ${ }_{10} 1 \times$ | $\underset{R a+1}{J}$ | $\begin{aligned} & K \\ & K \end{aligned}$ | Ra <br> Ra | $\begin{aligned} & \mathrm{Rb} \\ & \mathrm{Rb} \end{aligned}$ | $\begin{aligned} & \mathrm{Rc} \\ & \mathrm{Rc} \end{aligned}$ | $\begin{aligned} & \mathrm{Rd} \\ & \mathrm{Rd} \end{aligned}$ | Ra | Jump to Address in STKO | Stack Ref (Loop) |
| $\begin{gathered} N \\ N+1 \end{gathered}$ | 1100 - | $\underset{\mathrm{D}+1}{\mathrm{~J}}$ | $\begin{aligned} & \mathrm{K} \\ & \mathrm{~K} \end{aligned}$ | Ra <br> Rb | $\begin{aligned} & \mathrm{Rb} \\ & \mathrm{Rc} \end{aligned}$ | $\begin{aligned} & \mathrm{Rc} \\ & \mathrm{Rd} \end{aligned}$ | $\begin{aligned} & \text { Rd } \\ & \text { Ra } \end{aligned}$ | D | Pop Stack; Jump to Address on D | End Loop |
| $\underset{N+1}{N}$ | 1101 | $\underset{\mathrm{D}+1}{\mathrm{~J}}$ | $\begin{aligned} & \mathrm{K} \\ & \mathbf{K} \end{aligned}$ | $\begin{gathered} \text { Ra } \\ \mathrm{J} \end{gathered}$ | $\begin{aligned} & \text { Rb } \\ & \text { Ra } \end{aligned}$ | Rc $\mathrm{Rb}$ | Rd Rc | D | Jump to Address on D; Push $\mu$ PC | JSR D |
| $\underset{N+1}{N}$ | $1_{1}^{1} 1 \times$ | $\underset{\mathrm{D}+1}{\mathrm{~J}}$ | $\begin{aligned} & \mathrm{K} \\ & \mathrm{~K} \end{aligned}$ | $\begin{aligned} & \mathrm{Ra} \\ & \mathrm{Ra} \end{aligned}$ | $\begin{aligned} & \mathrm{Rb} \\ & \mathrm{Rb} \end{aligned}$ | $\begin{aligned} & \mathrm{Rc} \\ & \mathrm{Rc} \end{aligned}$ | $\begin{aligned} & R d \\ & R d \end{aligned}$ | D | Jump to Address on D | JMP D |

$X=$ Don't Care, $0=$ LOW, $1=$ HIGH, Assume $C_{n}=H I G H$
Figure 6. Output and Internal Next-Cycle Register States for MC2909.

Figure 7 illustrates the execution of a subroutine using the MC2909. The configuration of Figure 3 is assumed. The instruction being executed at any given time is the one contained in the microword register ( $\mu \mathrm{WR}$ ). The contents of the $\mu \mathrm{WR}$ also controls (indirectly, perhaps) the four signals $\mathrm{S}_{0}, \mathrm{~S}_{1}$, $\overline{F E}$, and PUP. The starting address of the subroutine is applied to the D inputs of the MC2909 at the appropriate time.

In the columns on the left is the sequence of microinstructions to be executed. At address $\mathrm{J}+2$, the sequence control portion of the microinstruction contains the command "Jump to sub-
routine at $A^{\prime \prime}$. At the time $T_{2}$, this instruction is in the $\mu W R$, and the MC2909 inputs are set-up to execute the jump and save the return address. The subroutine address $A$ is applied to the D inputs from the $\mu \mathrm{WR}$ and appears on the Y outputs. The first instruction of the subroutine, $I(A)$, is accessed and is at the inputs of the $\mu W R$. On the next clock transition, $I(A)$ is loaded into the $\mu \mathrm{WR}$ for execution, and the return address $\mathrm{J}+3$ is pushed onto the stack. The return instruction is executed at $\mathrm{T}_{5}$. Figure 8 is a similar timing chart showing one subroutine linking to a second, the latter consisting of only one microinstruction.
CONTROL MEMORY

| Execute <br> Cycle | Microprogram |  |
| :---: | :---: | :---: |
|  | Address | Instruction |
|  | $J-1$ | - |
| $T_{0}$ | $J$ | - |
| $T_{1}$ | $J+1$ | - |
| $T_{2}$ | $J+2$ | JSR A |
| $T_{6}$ | $J+3$ | - |
| $T_{7}$ | $J+4$ | - |
|  | - | - |
|  | - | - |
|  | - | - |
|  | - | - |
| $T_{3}$ | $A$ | - |
| $T_{4}$ | $A+1$ | - |
| $T_{5}$ | $A+2$ | $R T S$ |
|  | - | - |
|  | - | - |
|  | - | - |
|  | - | - |
|  | - | - |
|  | - | - |


| $\frac{\text { Execute Cycle }}{\text { Clock }}$ |  | To | T1 | $\mathrm{T}_{2}$ | T3 | $\mathrm{T}_{4}$ | $\mathrm{T}_{5}$ | T6 | $\mathrm{r}_{7}$ | T8 | T9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock <br> Signals |  |  |  |  |  |  |  |  |  |  |  |
| MC2909 Inputs (from $\mu \mathrm{WR}$ ) | $\begin{gathered} \mathrm{S}_{1}, \mathrm{~S}_{0} \\ \overline{\mathrm{FE}} \\ \mathrm{PUP} \\ \mathrm{D} \end{gathered}$ | O H X X | 0 $H$ H X X | 3 L $H$ A | O H X X | 0 $H$ H X | 2 $L$ $L$ X | $\begin{aligned} & 0 \\ & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & 0 \\ & \mathrm{H} \\ & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ |  |  |
| Internal Registers | $\begin{aligned} & \mu \text { PC } \\ & \text { STKO } \\ & \text { STK1 } \\ & \text { STK2 } \\ & \text { STK3 } \end{aligned}$ | J+1 - - - - | J+2 - - - - | J+3 <br> - <br> - <br> - <br> - | A+1 $J+3$ - - - | A+2 $J+3$ - - - | A+3 J+3 - - - | J+4 - - - - | J+5 - - - - |  |  |
| MC2909 Output | $Y$ | J+1 | J+2 | A | A+1 | A+2 | J+3 | J+4 | J+5 |  |  |
| ROM Output | (Y) | I( $\mathrm{J}+1)$ | JSR A | ( $(\mathrm{A})$ | $1(A+1)$ | RTS | $1(\mathrm{~J}+3)$ | $1(J+4)$ | $1(J+5)$ |  |  |
| Contents of $\mu \mathrm{WR}$ (Instrution being executed) | $\mu \mathrm{WR}$ | 1(J) | $1(\mathrm{~J}+1)$ | JSR A | (1) | $1(A+1)$ | RTS | 1(J+3) | $1(\mathrm{~J}+4)$ |  |  |

Figure 7. Subroutine Execution.
$\mathrm{C}_{\mathrm{n}}=\mathrm{HIGH}$
CONTROL MEMORY

| Execute <br> Cycle | Microprogram |  |
| :---: | :---: | :---: |
|  | Address | Instruction |
|  | $J-1$ | - |
| $T_{0}$ | $J$ | - |
| $T_{1}$ | $J+1$ | - |
| $T_{2}$ | $J+2$ | JSR A |
| $T_{9}$ | $J+3$ | - |
|  | - | - |
|  | - | - |
|  | - | - |
| $T_{3}$ | - | - |
| $T_{4}$ | $A+1$ | - |
| $T_{5}$ | $A+2$ | JSR B |
| $T_{7}$ | $A+3$ | - |
| $T_{8}$ | $A+4$ | $R T S$ |
|  | - | - |
|  | - | - |
|  | - | - |
| $T_{6}$ | - | $R$ |
|  | - | - |


| $\frac{\text { Execute Cycle }}{\text { Clock }}$ |  | $\mathrm{T}_{0}$ | T | $\mathrm{T}_{2}$ | T3 | $\mathrm{T}_{4}$ | $T_{5}$ | $\mathrm{T}_{6}$ | T7 | $\mathrm{T}_{8}$ | $\mathrm{T}_{9}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ClockSignals |  |  |  |  |  |  |  |  |  |  |  |
| MC2909 Inputs (from $\mu \mathrm{WR}$ ) | $\mathrm{S}_{1}, \mathrm{~S}_{0}$ | 0 | 0 | 3 | 0 | 0 | 3 | 2 | 0 | 2 | 0 |
|  | $\overline{F E}$ | H | H | L | H | H | L | L | H | L | H |
|  | PUP | X | X | H | X | x | H | L | x | $L$ | x |
|  | D | X | x | A | x | x | B | x | x | x | x |
| Internal Registers | $\mu \mathrm{PC}$ | J+1 | J+2 | J+3 | A+1 | A+2 | A+3 | B+1 | A+4 | A+5 | J+4 |
|  | STKO | - | - | - | J+3 | J+3 | J+3 | A+3 | J+3 | J+3 | - |
|  | STK1 | - | - | - | - | - | - | J+3 | - | - | _ |
|  | STK2 | - | - | - | - | - | - | - | - | - | - |
|  | STK3 | - | - | - | - | - | - | - | - | - | - |
| MC2909 Öutput | $Y$ | J 1 | J+2 | A | A+1 | A+2 | B | A+3 | A+4 | J+3 | J +4 |
| ROM Output | (Y) | 1( $\mathrm{J}+1$ ) | JSR A | I(A) | $1(A+1)$ | JSR B | RTS | $1(A+3)$ | RTS | $1(\mathrm{~J}+3)$ | $1(\mathrm{~J}+4)$ |
| Contents of $\mu \mathrm{WR}$ Instrution being executed) | $\mu \mathrm{WR}$ | (J) | 1(J+1) | JSR A | I(A) | I(A+1) | JSR B | RTS | $1(A+3)$ | RTS | 1(J+3) |

Figure 8. Two Nested Subroutines. Routine B is Only One Instruction.

MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential | -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$. |
| DC Input Voltage | -0.5 V to +7.0 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

## OPERATING RANGE

| P/N | Ambient Temperature | V CC |
| :--- | :---: | :---: |
| MC2909LC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 4.75 V to 5.25 V |
| MC2909 LM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4.50 V to 5.50 V |


| ORDERING INFORMATION |  |  |
| :---: | :---: | :---: |
| Package Type | Temperature Range | Order Number |
| Hermetic DIP Hermetic DIP Dice | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{gathered}$ | MC2909LC MC2909LM MCC2909C |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| Parameters | Description | Test Conditions (Note 1) |  |  | Min. | (Note 2) | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{VOH}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M_{I N} ., \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | MIL | $1 \mathrm{OH}=-1.0 \mathrm{~mA}$ | 2.4 |  |  | Volts |
|  |  |  | COM'L | $1 \mathrm{OH}=-2.6 \mathrm{~mA}$ | 2.4 |  |  |  |
| VOL | Output LOW Voltage | $\begin{aligned} & V_{C C}=\text { MIN. } \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |  |  |  | 0.4 | Volts |
|  |  |  | $\mathrm{I}^{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  |  | 0.45 |  |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ <br> (Note 5) |  |  |  | 0.5 |  |
| $V_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGH voltage for all inputs |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  | MIL |  |  | 0.7 | Volts |
|  |  |  |  | COM'L |  |  | 0.8 |  |
| $v_{1}$ | Input Clamp Voltage | $V_{C C}=$ MIN., $I_{\text {IN }}=-18 \mathrm{~mA}$ |  |  |  |  | -1.5 | Volts |
| IIL | Input LOW Current | $\begin{aligned} & V_{C C}=M A X ., \\ & V_{I N}=0.4 V \end{aligned}$ | $\mathrm{C}_{\mathrm{n}}$ |  |  |  | -1.08 | mA |
|  |  |  | Push/Pop, OE |  |  |  | -0.72 |  |
|  |  |  | Others (Note 6) |  |  |  | -0.36 |  |
| I/H | Input HIGH Current | $\begin{aligned} & V_{C C}=M A X ., \\ & V_{I N}=2.7 \mathrm{~V} \end{aligned}$ | $\mathrm{C}_{n}$ |  |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | Push/Pop |  |  |  | 40 |  |
|  |  |  | Others (Note 6) |  |  |  | 20 |  |
| 11 | Input HIGH Current | $\begin{aligned} & V_{C C}=M A X ., \\ & V_{I N}=7.0 \mathrm{~V} \end{aligned}$ | $\mathrm{C}_{\mathrm{n}}$, Push/Pop |  |  |  | 0.2 | mA |
|  |  |  | Others (Note 6) |  |  |  | 0.1 |  |
| Ios | Output Short Circuit Current (Note 3) | $V_{C C}=$ MAX . |  |  | -40 |  | $-100$ | mA |
| ${ }^{\prime} \mathrm{CC}$ | Power Supply Current | $\mathrm{V}_{\text {CC }}=$ MAX. (Note 4) |  |  |  | 80 | 130 | mA |
| ${ }^{\text {IOZL }}$ | Output OFF Current | $\begin{aligned} & V_{C C}=M A X ., \\ & \overline{O E}=2.7 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}$ |  |  |  | -20 | $\mu \mathrm{A}$ |
| ${ }^{\prime} \mathrm{OZH}$ |  |  | $\mathrm{V}_{\text {OUT }}=2.7 \mathrm{~V}$ |  |  |  | 20 |  |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. Apply GND to $C_{n}, R_{0}, R_{1}, R_{2}, R_{3}, O R_{0}, O R_{1}, O R_{2}, O R_{3}, D_{0}, D_{1}, D_{2}$, and $D_{3}$. Other inputs open. All outputs open. Measured after a LOW-то-HIGH clock transition.
5. The 12 mA output applies only to $Y_{0}, Y_{1}, Y_{2}$ and $Y_{3}$.
6. For the MC2911, $D_{i}$ and $R_{i}$ are internally connected. Loading is doubled (to same values as Push/Pop).

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

All parameters are guaranteed worst case over the operating voltage and temperature range for the device type.
(Grade $\mathrm{C}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, 4.75 \mathrm{~V}$ to 5.25 V ; $\mathrm{Grade} \mathrm{M}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, 4.5 \mathrm{~V}$ to 5.5 V )
TABLE I
MINIMUM CLOCK REQUIREMENTS

| Minimum Clock LOW Time | 50 |
| :---: | :---: |
| Minimum Clock HIGH Time | 30 |

TABLE II
MAXIMUM COMBINATORIAL PROPAGATION DELAYS

| OUTPUTS | $Y_{i}$ | $C_{n+4}$ |
| :---: | :---: | :---: |
| $\overline{O E}$ | 25 | - |
| $\overline{Z E R O}$ | 35 | 45 |
| $O R_{i}$ | 20 | 32 |
| $S_{0}, S_{1}$ | 40 | 50 |
| $D_{i}$ | 20 | 32 |
| $C_{n}$ | - | 18 |

TABLE I!!
MAXIMUM DELAYS FROM CLOCK TO OUTPUTS


TABLEIV
SET-UP AND HOLD TIME REQUIREMENTS

| EXTERNAL <br> INPUTS | $\mathbf{t}_{\mathbf{3}}$ | $\mathbf{t}_{\mathbf{h}}$ |
| :---: | :---: | :---: |
| $\overline{\mathrm{RE}}$ | 20 | 5.0 |
| $\mathrm{R}_{\mathrm{i}}$ | 15 | 0 |
| PUSH/POP | 20 | 5.0 |
| $\overline{\mathrm{FE}}$ | 20 | 0 |
| $\mathrm{C}_{\mathrm{n}}$ | 15 | 0 |
| $\mathrm{D}_{\mathbf{i}}$ | 20 | 0 |
| $\mathrm{OR}_{\mathbf{i}}$ | 20 | 0 |
| $\mathrm{~S}_{\mathbf{0}} \mathrm{S}_{1}$ | 40 | 0 |
| $\overline{Z E R O}$ | 40 | 0 |



Figure 12. Switching Waveforms. See Tables for Specific Values.

## INTRODUCTION

The computer control unit (CCU) is generally the single most complicated subsystem in today's digital computer. A CCU is complicated from the conceptualization, design and implementation viewpoints, because it is the subsystem that controls the internal buses and subsystems of the processor, synchronizes internal and external events and grants or denies permission to external systems. The MC2909 Microprogram Sequencer is an excellent mechanism for simplifying the CCU design task.

## COMPUTER ARCHITECTURE

A classical computer architecture is shown in Figure 1. The data bus is commonly used by all of the subsystems in the computer. Information, instructions, address operands, data and sometimes control signals are transmitted down the data
bus under control of a microprogram. The microprogram selects the source of the data as well as the destination (s) of the data. In a more complicated system there may be a number of data buses.
The address bus is typically used to select a word in memory for an internal computer function, or to select an input/output port for an external subsystem or peripheral function. Also selected by microprogram command, the source of the data for the address bus may be the program counter, the memory address register, a direct memory address controller, an interface controller etc.

The arithmetic/logic unit (ALU) is actually that portion of the processor that computes. Depending upon the complexity of the ALU, a large number of different arithmetic functions can be accomplished in various number system using different representations of those data. The most common minimum set, however, are the functions ( $A$ plus $B$ ), ( $A$ minus $B$ ) and ( $B$


Figure 1. Generalized Computer Architecture.
minus A) performed in fixed point, two's complement binary form; where A and B are the ALU inputs. The logical functions are obtained from the same combinatorial logic array that is used for the arithmetic functions, but it is gated in a different manner. The minimum logical function capability will be (A OR B), (A AND B) and (A EXCLUSIVE-OR B). In addition to these combinatorial logic functions, there are sets of shift and rotate instructions that complete the basic instruction set.
The ALU provides a set of condition codes as a result of the current arithmetic or logical function. These condition codes include such variables as carry out, $A=B$, the sign bit, result equals zero, etc. The condition codes, along with other computer status information, are stored in a register for later use by the programmer or computer control unit.
Third generation processors also provide for a general-purpose register set that is available to the programmer to be used to hold variables that are used often - passing arguments to subroutines, referencing memory indirectly etc. Depending on the architecture of the machine, the general-purpose registers may be selected directly from the operands in the instruction register, from an address in the microprogram store, or one of the two sources as determined by a bit in the microprogram store.

The program counter and the memory address register are the two main sources of memory word and I/O address select data on the address bus. The program counter contains the address of the next instruction or instruction operand that is to be fetched from main memory, and the memory address register contains instruction address operands that are necessary to fetch the data required for the execution of the current instruction.

A subroutine address stack is provided to allow the return address linkage to be handled easily when exiting a subroutine. The address stack is a last-in, first-out stack that is controlled by a jump-to-subroutine, PUSH, or a return-from-subroutine, POP, instruction from the CCU microprogram word.
Main memory poses an interesting set of problems to computer designers. Random access memory is typically slower than the computer control unit or arithmetic logic unit speed. And, on the other hand, read only memory may be much faster than the control process. The same set of problems is presented to the system by peripheral devices and processes. The computer control unit contends with these problems as well as the problems of synchronizing asynchronous events.

## THE CONTROL SEQUENCE

The computer control unit contains an instruction register, microprogram storage and usually a microprogram register. Figure 2 presents a state diagram for a typical computer control unit. The first state of any processor must be an initialization sequence, regardless of its level of complexity or sophistication. The purpose of the initialization sequence is to place all of the system control storage elements in a known state such that control of the process can be started in an orderly manner. For example, registers, condition code, flag, and carry/link flip-flops are either preset to logic " 1 " or cleared to logic " 0 ". Sometimes a sequence of events takes place such as the initialization of sets of register stacks or main memory. Also because some peripheral equipment may be involved that may be damaged by randomly changing states at its interface, very close attention must be given to the initialization process within the CCU state machine. A further
requirement of this initialization process is that clock pulses must be withheld from the initialized hardware in some manner until the initialization procedure is completed.
The initialization sequence is usually started by one of three events: application of primary power to the system; either a programmed or operator generated "Master Reset" command; or an error that the state machine cannot recover from, but can detect. In a power-up generated initialization sequence, care must be given to the circuit that detects the event and generates the timed reset signal. The various power supply filters and loads must be considered as the state machine sequence should not be allowed to start until the entire power system is stable. Furthermore since some equipment and components may be damaged if they require multiple voltages that are not applied in the proper order, the computer control unit quite often is used to sequence the enabling of power supplies.

State " $B$ " is the first computer minor cycle period. (A minor cycle is one primary clock period in length; characteristically, one microinstruction is executed. A major cycle is composed of one or more minor cycles and describes the completion of a macroinstruction or macroprocessors; i.e., "ADD" or "INTERRUPT"). During this state, the processor may be interrupted, halted, paused, or, in the absence of any of these requests, the computer control unit will fetch a macroinstruction from main memory and load it into the Instruction Register.


Figure 2. Simple Computer Control Unit State Transition Diagram.

Subsequently, during state " C ", the Program Counter will be incremented and the instruction previously fetched will be decoded. If another operand is required for the current instruction, state " $C$ "' will be executed the necessary number of times, and the operands will be loaded into the appropriate registers until the requirements of the instruction have been satisfied.

The last state, " $D$ ", is where the macroinstruction is executed. As in all of the other states in the process, the instruction execution state may require one or more microinstruction cycles. Having completed this state, control of the CCU will revert to state " $B$ " microcode after a microinstruction branch to the beginning of that sequence has been effected.

## CCU ARCHITECTURE

A functional representation of a computer control unit is presented in Figure 3. To aid in the diagram reference process, the major subsystem components are labeled with the designations $\mathrm{C}_{1}$ to $\mathrm{C}_{8}$.
The Instruction Register, $\mathrm{C}_{1}$, receives the instruction from main memory via the data bus. The width of the register is generally the same as the memory word and data bus width to conserve processor overhead time. That is, if one clock period is necessary to fetch an instruction and one clock period is used to execute the instruction, that is a much more efficient
use of computer time than requiring two or more clock periods to fetch the instruction and only one clock period to execute it. Any time required by the processor over and above the instruction execution time is considered overhead.

An instruction is broken down into two or more fields: the "Op Code," and one or more operands. An Op Code (Operation Code) is the instruction itself. The operands are data used by the computer control unit in the execution of the instruction. For example, an operand might be the number of a selected register, a variable to be compared to the accumulator, the address of an input/output port, etc.

Because the operand may be used as data, it must be presented to the data bus via an open collector or three-state transmitter. The operand and its subfields must also be distributed to the other computer subsystems that is serves, such as, the register selectors in the arithmetic/logic unit. The decoding and use of the Op Code, however, is not as obvious conceptually or from an implementation standpoint.

There is usually more than one microinstruction per macroinstruction. And, different classes of macroinstructions almost always require a different number of microprogram steps. The designer that is interested in a computer with only a few instructions may eliminate some hardware by using the Op Code from the Instruction Register, $\mathrm{C}_{1}$, directly as the starting address of the Microprogram ROM, $\mathrm{C}_{4}$. This is not only


Figure 3. Computer Control Unit Architectural Schematic.
wasteful of Op Codes and inflexible, but, it means that any change in the instruction set or microprogram perturbs the entire system. To avoid this problem a Mapping ROM may be used.

The output of the Mapping ROM, $\mathrm{C}_{2}$, should be wider than the Op Code field that is used as the address input. This allows a greater range of starting address for the Microprogram ROM, C4. Because ROM/PROM field widths are typically 4 or 8 -bits wide, a reasonable choice of width for the Mapping ROM with an 8 -bit Op Code is 12 -bits. The starting address is loaded into the Microprogra!n Counter, $\mathrm{C}_{3}$, which points to the first microinstruction in the Microprogram ROM. When the output of the Microprogram ROM stabilizes, it is loaded into the Microprogram Register, $\mathrm{C}_{5}$.

The use of the Microprogram Register in this manner is called pipelining. A pipeline register speeds up a state machine of this sort because it allows the address of the Microprogram ROM to be changed, and its output to settle, while the current microinstruction is being presented to the computer hardware from the Microprogram Register.

The Microprogram Sequence Controller, C6, has two basic functions: it synchronizes events external to the CCU with the CCU, and it uses the output of the Test Condition Multiplexer to determine whether or not microprogram branches, jumps-to-subroutine, and returns-from-subroutine are to be made.

The external signals in the Microprogram Sequence Controller can be classified into five categories: supevisory, condition codes, initialization, synchronization, interrupts and clocks. Supervisory signals include "Run", "Halt", and "Pause". "Run" is a latched signal that enables the clock to the entire computer system. "Halt" disables the clock from the system, but it is only recognized during the instruction fetch microcycle; it too is latched. "Pause" is a level provided to the controller from an outside processor to temporarily suspend CCU control so that the external processor has uncontended access to the computer's resources. "Pause" is also only recognized during an instruction fetch microcycle.
Condition codes are stored in the Program Status Word Register, $\mathrm{C}_{8}$, and presented to the Test Condition Multiplexer, $\mathrm{C}_{7}$, where any of the codes may be selected by one of the microprogram fields in the microprogram register. If true, the output of the Test Condition Multiplexer will enable a branch instruction in the microprogram. The condition codes are loaded into the Program Status Word Register after every ALU operation or interrupt request.

Initialization lines include "Power-up Reset" and "Master Reset". The use of these lines was covered in some detail above.
The synchronization lines include "Operation Request" and "Operation Acknowledge", OPREQ and OPACK. These signals allow external events that may be slower than the CCU to be synchronized to the CCU. For example, when the CCU issues a memory reference instruction, an OPREQ is also generated, and, although the system clock continues to run, it is disabled from the CCU. When the addressed memory bank has achieved its access time and performed the read or write operation, it must generate an OPACK which will be synchronized with the system clock which will in turn enable the clock to the CCU. When the memory or I/O cycle times are known and can be controlled, the CCU clock period can be adjusted to preclude the requirement for synchronizing signals.

An interrupt may occur at any time, however, it is only recognized at an instruction fetch microcycle. At the time
the interrupt is allowed, the priority encoded interrupt vector is jammed into the Program Status Word Register and the Microprogram ROM address is forced to the interrupt service routine address. When the interrupt has been serviced, the Microprogram Counter is returned to instruction fetch minor cycle address and processing resumes.

## CCU INSTRUCTIONS

As implied earlier, there are two types of instructions recognized within the CCU, machine language or macroinstructions, and random logic replacement or microinstructions. Macroinstructions reside in main memory, are fetched and loaded into the instruction register and then decoded into microinstructions which directly control the computer's resources.
An example of two different types of macroinstructions may be seen in Figure 4a. A 16-bit instruction was defined with a constant length Op Code defined in the least significant 8 bits of the instruction. The remainder of the instruction word, bits 8 through 15 , will be defined as a function of instruction type.

The register-to-register instruction has two operand fields that select the source and destination register, Register $A$ and Register B, respectively. That is, the result of an arithmetic/ logic function with Registers $A$ and $B$ will be stored in Register B.

The branch instruction's operand is an 8-bit displacement address. With the condition of the branch implicit in the Op Code, the sum of the current Program Counter address and the displacement address will be stored in the program counter if the selected condition is logically true.

A microinstruction word format is depicted in Figure 4b. Four bits, $b_{0-3}$, are used to define the type of microinstruction being executed. The second field of 4 -bits, $b_{4-7}$, selects the branch condition if the microinstruction is a branch instruction, enables the interrupt and pause functions if the microinctruction is a macroinstruction fetch command and disables the interrupts at all other times. The third microinstruction field is composed of two 3 -bit subfields which are used to define the source and the destination of data on the data bus. The remaining 12 -bit field is defined either as an arithmetic logic unit control field or as a microprogram branch address field depending on the microinstruction function. Although there are a number of methods for mapping various types of microinstruction control fields into a microinstruction, this straightforward approach will be followed, for the purpose of an implementation example and only one mapped field function will be assumed: ALU control and branch address.

## CCU IMPLEMENTATION USING MC2909

As an example, the computer control unit arthitectural schematic of Figure 3 will be reduced in practice to aid in the illustration of the MC2909 Microprogram Sequencer. The MC2909 is an extremely valuable sybsystem component in that it allows the designer to take advantage of the latest microprogramming techniques; microbranching, microsubroutines and repetitive microinstruction execution. Also, because of the arthitecture of the component itself, the CCU is inherently faster than a classical implementation of the same function. That is, the classical design may use sequential circuits which must be parallel loaded and sequentially incremented with separate clock pulses, while the MC2909 uses a combinational incrementor outside of the microprogram address bus which is transferred to the microprogram counter

## a) Macro Instrucrions

## REGISTER-TO-REGISTER



## BRANCH-ON-CONDITION



## b) Micro Instructions

| ALU \& BRANCH ADDRESS BITS |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FUNCTION |  |  | SOURCE |  |  | DESTINATION |  | EXTERNAL <br> GATING |  |  |  |
| 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |


| DATA BUS CONTROL |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SOURCE |  |  | DESTINATION |  |  |
| 15 | 14 | 13 | 12 | 11 | 10 |


| SYNCHRONIZATION LOGIC |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ALU <br> EN | OP <br> REQ | BRANCH <br> CONDITION |  |  | SEQUENCER <br> FUNCTION |  |  |  |  |
| 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Figure 4. Example Macro and Micro-Instruction Fields.
on the rising edge of the clock pulse. A detailed specification of the MC2909 is provided in the expanded data sheet and its internal architectural rendering is reproduced here in Figure 5.
The purpose of the MC2909 is to present an address to the microprogram ROM such that a microinstruction may be fetched and executed. In referencing Figure 5, there are four sources of address information available: and Address Register, a Microprogram Counter Register, a Direct or branch input, and a subroutine stack. The address source is chosen by using the one-of-four address multiplexer select lines, $\mathrm{S}_{0}$ and $\mathrm{S}_{1}$. The selected address may then be modified by the OR input lines or the $\overline{\text { EERO }}$ input function before it is presented at the Y address output lines through a three-state buffer.
The OR input lines may be used in one of two manners. Selected OR inputs may be placed at logic " 1 " which will provide the logical OR of the selected address source and the OR input lines at the Y output. This allows the address to be
"masked". If a microprogram instruction of the Skip or Branch classes is being executed and the microinstruction is aligned on an even address microprogram ROM word (the least significant address bit is " 0 "), then the least significant OR input may be controlled by an external test condition multiplexer. If the result of the conditional test was logically false, then the least significant bit may be modified to avoid the execution of the Branch or Skip instruction. All of the unused inputs must be tied to ground. Similarly, if the 2, 3, 4, or $n$-least significant bits of the selected address are " 0 ", the associated OR input lines may be modified for an extended address range skip capability.

Sometimes, in a state machine like a computer control unit, it is desirable to easily get to a predefined state, or address. For instance, if the machine has just been turned on and it is necessary to perform an initialization sequence or a real-time event occurs where the processor control is required but the on-going process information may not be destroyed, such as


Figure 5. MC2909 Microprogram Sequencer Architecture.
an interrupt, the OR inputs may be used. All of the OR inputs must be connected to the output of a positive logic gate so that when the event occurs the output of the gate goes to logical " 1 ", as does the Y output address lines. ZERO provides a similar capability, but it must normally be held at logic " 1 " and only "pulled down" to " 0 " when the event occurs causing all of the address output lines to go to " 0 ".
The three-state output buffer that drives the Y -lines may be used nicely to allow automatic test of the memory and register system. That is, if the buffer output control, $\overline{\mathrm{OE}}$, is disabled, the Y -lines go into a high impedance condition allowing the automatic tester's output lines to be connected directly across the outputs. This capability also allows multiple processors to share the same memory by enabling only one processor's Y -bus at a time.
The Address Register, as well as all other storage devices on the MC2909, is parallel loaded from the $\mathbf{R}$ inputs when the register enable line, $\overline{R E}$, is low on a positive going clock transition. This is a good register to use when entering the starting address of a microprogram. If selected, the contents of the register are not only presented to the Y outputs, but also to the Incrementer.
The Incrementer is a full-adder provided with an off-chip carry-in signal, CIN, and a off-chip carry-out signal, COUT, allowing multiple MC2909's to be cascaded. The output from the Incrementer is connected to a parallel load input on the Microprogram Counter Register where it is loaded on the rising edge of the next clock pulse. If the Microprogram Counter is selected as the source address by subsequent microinstructions, it will be incremented by each succeeding clock pulse, thereby stepping through the microprogram.

As described above, it is often valuable to provide a branch instruction and a branch address in a microprogram instruction. The data lines from the branch address field in the microinstruction may be feedback to the Direct, D, input on the MC2909. The source address multiplexer may then select the branch input as the next microinstruction address. This address will be incremented and stored in the Microprogram Counter Register on the next clock pulse which provides the address for the following instruction.

The push/pop, or last-in, first-out stack, allows the microprogrammer to have the same subroutine execution flexibility that machine language programmers have. Heretofore a luxury in almost all computer, microsubroutines may be nested four deep. There is a 4 -bit wide by 4 -word file whose address is controlled by a 2-bit up/down counter. A push/pop control signal, PUP, determines whether the function being performed is a jump-to-subroutine, PUSH, or a return-from-subroutine, POP. When the File Enable control line, $\overline{\mathrm{FE}}$, is low, the push/ pop command will be executed on the next clock pulse rising edge. After the subroutine has been completed, a return to the address immediately following the jump-to-subroutine instruction may be accomplished by selecting the stack as the source address and executing a POP at the same time.

An example implementation of the computer control unit of Figure 3 using the macro and microinstruction form of Figure 4 is depicted in Figure 6. A 16 -bit data bus and memory word were assumed as reflected by the Instruction Register. Four MC2918 4-bit, TTL/three-state output registers, U1-4, are used for the Instruction Register. The two least significant registers, $U_{1}$, and $U_{2}$, contain the $O p$ Code, while $U_{3}$ and $U_{4}$ contain the Operand field. The TTL output from the Op Code register pair is not used, but rather the three-state outputs are connected to the address input of the macroinsctruction Mapping PROM. If the output enable, $\overline{\mathrm{OE}}$, of the pair is held low by pulling up the input of an inverter, as shown, then the trouble-shooting and automatic testing of the subsystem will be much more simple. In this way, the tester can gain control over the memory system. The three-state output buffers for the Operand field are fed back to the eight least significant bits of the data bus so that they may be used to modify the contents of some other register in the system. For ALU functions, the Operand field will most likely be used as two 4-bit subfields to specify a source register, $\mathrm{R}_{\mathrm{A}}$, and a source/ destination register, $\mathrm{R}_{\mathrm{B}}$. (In fact, this arrangement works extremely well if the MC2901 Microprocessor is employed.) The TTL outputs are used for $R_{A}$ and $R_{B}$ data.

The mapping PROM's that were used, selected for their speed and architecture, are three Am29761's in parallel. With a memory configuration of $\mathbf{2 5 6}$ words by 4 bits, each of the 256 potential Op Codes has a unique 12 -bit starting address which provides the designer with a lot of flexibility for his initial design and an unusually easy task of adding more instructions at a later date.

In turn, the Mapping PROM outputs are connected to the address register inputs, $\mathrm{R}_{0-11}$, of the three MC2909 Microprogram Sequencers. The Microprogram Sequencer outputs, $\mathrm{Y}_{0-11}$, provide the address inputs for seven MCM7643 Microprogram PROMs. (The output enable lines of the MC2909s should be controlled in the same manner as the Instruction Register outputs.) Although only 1024 words of microprogram storage are shown, up to 4096 words may be implemented if necessary. Furthermore, if more than 28 -bit microinstruction words are required for the user's task they may be added as necessary.


Figure 6.

The Microprogram Register consists of one 74LS175 register, $U_{18}$, and six MC2918 registers, $U_{19-24}$. The ten least significant bits are used by the synchronization and enable logic. The most significant 12 bits are used for either Microsequencer branch address (the TTL outputs of the MC2918's) or for control of the ALU (the 3 -state lines are used). As shown, the ALU control bit fields are specified to control four MC2901's and perform all of the necessary external gating and bit manipulation. The remaining six central bits are provided for data bus source and destination controls and the 3 -state outputs are used. Whenever the processor is running the 3 -state output enable lines are held low, enabling the output. If the processor has been Paused, austensibly for direct memory
access, the outputs are disabled so that an external or peripheral processor can gain access to the control line.

The Sync. and Enable Logic is relatively complex and may be shown better in Figure 7. The two least significant registers in the Microprogram registers, $U_{18}$ and $U_{19}$, are at the top of the page. In addition, the remaining 2 bits from the Microprogram Register that are used here, ALUEN* and OPREQ, are shown with rectangular boxes around them so that they are easy to see. The control and status bits that emanate from portions of the computer other than the CCU are shown enclosed in ovals. All other signals are generated or used with the CCU.


Figure 7. Sync. and Enable Logic Diagram.

The 4 bits stored in Microprogram Register $U_{18}$ provide the Microprogram Sequencer Function instruction. A 74LS161 was selected for this register because it was synchronous, has an asynchronous clear (enabling power-up reset) and is low-power Schottky. These 4 bits provide the least significant address bits of an Am27S08 32 -word by 8 -bit PROM, as well as providing an external event synchronizing signal enable, XSYNC. With XSYNC at logic " 1 ", the external processes that use PAUSE will be enabled allowing direct memory access.
The Am27S08 PROM has eight open collector outputs (that must have pull-up resistors added). Seven of the output signals go directly to the 3 sets of MC2909 control lines. The eighth output line is fed back to enable a gate that drives the fifth PROM address line. The other signal at the AND-gate, $U_{34}$, is the test condition enable line.
The test condition signal is the result of selecting one of eight processor condition signals using the 74LS151;multiplexer, $\mathrm{U}_{27} . \mathrm{U}_{27}$ has two outputs, the selected signal and its complement. One of these two signals is selected using (1/2) 74LS51, $\mathrm{U}_{29 \text {,', }}$ as 'the multiplexer. . The 4 -bit select signal is stored in Miccoprogram Register $\mathrm{U}_{19}$. Notice that one of the condition code multiplexer's inputs is tied to $\mathrm{V}_{\mathrm{CC}}$ which provides for an unconditional branch if the entire register, $U_{19}$, is " 0 ". Six of the condition codes (from the ALU) are stored in a 74LS157 register. Everytime an ALU/function is selected and clocked, as denoted by ALUEN*, the current value of the condition codes are clocked into $U_{28}$. The eighth condition code bit is the interrupt request signal INTRO which is latched externally.
Before proceeding with the rest of the synchronization and enable circuitry, let us consider the programmability aspects of this portion of the state machine. A table of desirable Microprogram Sequencer functions is provided in Figure 8. In fact, this table is also the memory map for the Microprogram Sequencer PROM, $\mathrm{U}_{30}$. Entries are made in the table by $\mathrm{U}_{30}$ address value. The first 16 entries have the test condition address bit equal to " 0 ". These are the primary instructions; they enable the MC2909 functions. Of the primary instructions there are only four that have $\mathrm{O}_{7}$, the test condition enable bit set. Three of these are branch instructions and for these microinstructions any condition code may be specified in register $U_{20}$ except interrupt request, INTRO. The remaining instruction relates to the macroinstruction fetch process (Figure 2)'and only during this microcycle may the CCU be interrupted or paused, as data or instructions moved to system registers under microprogram control may be lost if the microprocess is disturbed. Processed interrupts, by definition, disturb the microprocess and may usurp control of any of the computer's resources.
The only instance when there will be a secondary instruction defined, is when bit $\mathrm{O}_{7}$, equals " 1 " such that potentially $A_{5}$ equals " 1 ". In the event that the condition code test was successful, the four secondary instructions defined in Figure 8 will be executed.
If an interrupt was generated during an instruction fetch, the OR output, $U_{30}, O_{6}$, will assume logic " 1 ". This signal will be logically ANDed by $U_{34}$ to generate the interrupt acknowledge signal, INTAC. INTRQ, or the absence of the granting of the external synchronization signal, XSYNC, that is generated during the instruction fetch, will preclude the pause acknowledge signal, PSACK*.

An attempt to Halt the processor using an external switch $\mathrm{S}_{1}$ will also be denied unless the current microinstruction
cycle is a macroinstruction fetch. Starting the processor by moving switch $\mathrm{S}_{1}$ to the RUN position will always be granted and synchronized by $U_{31}$ because by definition the processor stopped previously at an instruction fetch cycle which is also the first state which must be executed when the processor is turned on. If STOP, the $Q$ output of $U_{31}$ is logic " 0 ", the processor will HALT.

Provision has been made to synchronize the relatively fast CCU with relatively slow memory or input/output functions. If a microinstruction causes memory or I/O reference, the microprogrammer must set the OPREQ bit true. This signal is latched-up in the second half of flip-flop $U_{31}$ and stops the processor (WAIT = " 0 ") until the address device acknowledges the operation is complete or the data is ready by pulling down the OPACK* line. $U_{31}$ synchronizes the event and restarts the processor.

We have discussed a "hard" processor interrupt event, INTRQ, a "soft" interrupt (one where the state of the processor is not disturbed, but operation is suspended), PAUSE, starting and stopping the processor, RUN and HALT, and synchronizing the processor with external events, OPREQ/OPACK*. Let us consider the system clock and system initialization.

A good choice for a system oscillator is the 74LS124, $U_{32}$. This device is a dual voltage controlled oscillator whose timing may be derived either by a series mode, fundamental frequency crystal, or an RC timing circuit. For high speed digital circuits, it is necessary to use a crystal. The output of the oscillator is free running and is presented to an on-chip pulse synchronizer controlled by the enable line on the chip. No partial pulses can be passed by the synchronizer so that control of the oscillator's enable line may be asynchronous. A PAUSE, HALT, or OPREQ will cause the gated oscillator to shut off until the process is allowed to restart.

Initialization of a state machine is very important. When the power is applied to the system, the system must be disabled until all of the power supply filters have charged and the regulators stabilized. Also, critical storage devices must be preset to a known state. To accomplish this, a MC1455 timer circuit, $U_{33}$ with output buffer, $U_{26}$, is used. The RC value should yield a time-out circuit increment greater than 100 msec in most systems ( $\mathrm{t}=1.1 \mathrm{RC}$ for this device). Also, by using an external switch or open collector gate to ground a MRSET*, the entire system may be master reset without cycling the power supply off and then on again. Other than clearing flipflops, the output of the initialization circuit RSET*, clears the Microprogram Register $U_{19}$. By referring to Figure 8 again, it can be seen that Microsequencer Function $\mathrm{A}_{0-3}=$ " 0 " provides system initiation in that $\mathrm{U}_{30}$ output bit $\mathrm{O}_{5}$, ZERO*, is low, thereby setting the initial microprogram address to zero and incrementing from there. This allows an initialization microprogram to be stored in the bottom of memory.

The ability to execute the same microinstruction a number of times was alluded to previously. Generally the value of this capability lies outside of the CCU. As an example, let us reconsider the macroinstruction format for a Register-toRegister instruction (Figure 4). If the Op Code is a Shift or Rotate instruction, it would be desirable to allow the programmer to move the data word over a range of 1 to 16 -bit positions with a single instruction rather than having to execute the same instruction many times. Since there are two Operand subfields, $R_{A}$ and $R_{B}$, let us define the 4 -bit value in $R_{A}$ as the number of bit positions we wish to move the

|  | MICROPROGRAM SEQUENCER FUNCTION |  |  |  |  | FUNCTION DESCRIPTION | MICROPROGRAM SEQUENCER CONTROL |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | 07 | $\mathrm{O}_{6}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{0}$ |
|  | $\mathrm{A}_{4}$ | $A_{3}$ | $A_{2}$ | $A_{1}$ | $\mathrm{A}_{0}$ |  | TEST ENABLE | OR | ZERO | $C_{\text {IN }}$ | $\overline{\mathbf{R E}}$ | $\overline{\mathrm{FE}}$ | $\mathrm{S}_{0}$, PUP | $S_{1}$ |
| سِ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ |  | Initialize System <br> Branch Test <br> Jump to Subroutine Test <br> Return from Subroutine | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & X \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & H \\ & H \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & X \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ |
|  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | Execute Program <br> External Carry Control | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & H \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & H \\ & H \\ & H \\ & H \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ |
| $\begin{aligned} & \text { z } \\ & \frac{0}{1} \\ & \overline{0} \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | This Group Undefined | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ |
| $\underset{\sim}{\underset{\sim}{e n}}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | Load Mapped (Starting) Address Fetch Instruction | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & H \\ & L \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ |
| $\underset{\underset{\sim}{\boldsymbol{x}}}{\underset{\sim}{x}}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | This State Undefined <br> Execute Branch <br> Execute Jump <br> Execute Return | $\begin{aligned} & \text { L } \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & - \\ & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & - \\ & H \\ & H \\ & H \end{aligned}$ | H H H | $\begin{aligned} & - \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & - \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & - \\ & H \\ & H \\ & L \end{aligned}$ | H H H |
|  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $)$ | $\begin{aligned} & L \\ & L \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \\ & - \end{aligned}$ |  | $\begin{aligned} & - \\ & - \\ & - \\ & - \end{aligned}$ | - - - - | $\begin{aligned} & - \\ & - \\ & - \\ & - \end{aligned}$ | - |
|  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | This State Undefined | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ |  | - - - - | - - - - | - |
| $\underset{\substack{5 \\ \hline}}{\substack{2}}$ | 1 1 1 1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | Service Interrupt or Pause | $\begin{aligned} & L \\ & L \\ & L \\ & H \end{aligned}$ | - - - $H$ | $\begin{aligned} & - \\ & - \\ & - \\ & \text { H } \end{aligned}$ | - - - $H$ | - - - $H$ | - - - $H$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | - <br> - <br> - |

*Value of this Bit depends on Logic Implementation. See Text.

Figure 8. Microsequencer Function Table.
data, and $R_{B}$ as the general purpose register that will be effected. (The additional hardware to implement the circuit is shown in Figure 9.)
The value in $R_{A}$ must be parallel loaded into a 4 -bit binary counter that has a terminal count flag, $T C$ (when $\mathrm{O}_{0}=\mathrm{Q}_{1}=$ $\mathrm{O}_{2}=\mathrm{O}_{3}=1, \mathrm{TC}=1$ ), such as the 74LS163. The MC2909 control signal RE*, that loads the Address Register, must also be applied to the 74LS163 signal LOAD*. CLOCK is merely the system clock, and MLTEN is a signal that must be supplied by the microprogram to enable this function. MLTEN and TC are connected to an open-collector AND-gate which pulls down the MC2909 carry-in line until terminal count has been achieved. As a result, the microprogram address does not change until TC equals " 1 " and then $\mathrm{C}_{\text {IN }}$ equals " 1 " which increments the microprogram counter causing the next instruction to be executed. The number of reasons for using this feature are almost unlimited, as are the means to implement the function.


Figure 9. Iterative Microinstruction Control Circuit Example.

| GENERAL DESCRIPTION <br> The MC2911 is an IDENTICAL circuit to the MC2909, except the four OR inputs are removed and the $D$ and $R$ inputs are tied together. The MC2911 is in a 20 pin Dual-In-Line package. <br> DISTINCTIVE CHARACTERISTICS <br> - 4-bit slice cascadable to any number of microwords <br> - Internal address register <br> - Branch input for N-way branches <br> - Cascadable 4-bit microprogram counter <br> - $4 \times 4$ file with stack pointer and push pop control for nesting microsubroutines <br> - Zero input for returning to the zero microcode word <br> - Three-state outputs <br> - All internal registers change state on the LOW-toHIGH transition of the clock | CONNECTION DIAGRAM <br> Top View |
| :---: | :---: |
| MICROPROGRAM SEQUENCER BLOCK DIAGRAM | L SUFFIX <br> CERAMIC PACKAGE <br> CASE 729-01 |



Microprogram Sequencer Block Diagram.

## QUAD D REGISTER WITH STANDARD AND THREE-STATE OUTPUTS

## Distinctive Characteristics

- Advanced Schottky technology
- Four D-type flip-flops


## FUNCTIONAL DESCRIPTION

New Schottky circuits such as the MC2918 register provide the design engineer with additional flexibility in system configuration .- especially with regard to bus structure, organization and speed. The MC2918 is a quadruple D-type register with four standard totem pole outputs and four three-state bus-type outputs. The 16 -pin device also features a buffered common clock (CP) and a buffered common output control ( $\overline{O E}$ ) for the Y outputs. Information meeting the set-up and hold requirements on the $D$ inputs is transferred to the $\mathbf{Q}$ outputs on the LOW-to-HIGH transition of the clock.

The same data as on the $\mathbf{Q}$ outputs is enabled at the three-state $Y$ outputs when the "output control" ( $\overline{\mathrm{OE}}$ ) input is LOW. When the $\overline{\mathrm{OE}}$ input is HIGH , the Y outputs are in the highimpedance state.

The MC2918 register can be used in bipolar microprocessor designs as an address register, status register, instruction register or for various data or microword register applications. Because of the unique design of the three-state output, the device features very short propagation delay from the clock to the $\mathbf{O}$ or $\mathbf{Y}$ outputs. Thus, system performance and architectural design can be improved by using the MC2918 register. Other applications of MC2918 register can be found in microprogrammed display systems, communication systems and most general or special purpose digital signal processing equipment.

- Four standard totem-pole outputs
- Four three-state outputs
- 75 MHz clock frequency


CONNECTION DIAGRAM
Top View
CONNECTION DIAGRAM
Top View

Note: Pin 1 is marked for orientation.


## L SUFFIX

Ceramic Package
Case 620


MAXIMUM RATINGS (Above which the useful life may be impaired)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Temperature (Ambient) Under Bias | $-55^{\circ} \mathrm{C}$ to $+\mathbf{1 2 5}{ }^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous | $-\mathbf{0 . 5 \mathrm { V } \text { to } + 7 \mathrm { V }}$ |
| DC Voltage Applied to Outputs for HIGH Output State | -0.5 V to $+\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |
| DC Input Voltage | -0.5 V to +5.5 V |
| DC Output Current, Into Outputs | 30 mA |
| DC Input Current | -30 mA to +5.0 mA |

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

| MCL2918XC | $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 5 \%(C O M \cdot L)$ | MIN. $=4.75 \mathrm{~V}$ | MAX. $=5.25 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- |
| MC $2918 \times \mathrm{M}$ | $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ (MIL) | MIN. $=4.5 \mathrm{~V}$ | MAX. $=5.5 \mathrm{~V}$ |

Parame
$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$V_{C C}=5.0 \mathrm{~V} \pm 10 \%$ (MIL)
MIN. $=4.5 \mathrm{~V}$
Typ.

| $\cdots$ | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M I N ., \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ | Q ${ }^{\text {OHH}}=-1 \mathrm{~mA}$ |  | MIL | 2.5 | 3.4 |  | Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | COM'L | 2.7 | 3.4 |  |  |
|  |  |  | $Y$ | $\mathrm{XM}, \mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ |  | 2.4 | 3.4 |  |  |
|  |  |  |  | $\times \mathrm{C}, \mathrm{IOH}^{\text {O }}$ | 6.5 mA | 2.4 | 3.4 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage (Note 6) | $\begin{aligned} & V_{C C}=M I N ., I_{O L}=20 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  |  |  |  |  | 0.5 | Volts |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Level | Guaranteed input logical HIGHvoltage for all inputs |  |  |  | 2.0 |  |  | Volts |
| $V_{\text {IL }}$ | Input LOW Level | Guaranteed input logical LOW voltage for all inputs |  |  |  |  |  | 0.8 | Volts |
| $\mathrm{V}_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=$ MIN., $\mathrm{I}^{\text {I }}=-18 \mathrm{~mA}$ |  |  |  |  |  | -1.2 | Volts |
| IIL (Note 3) | Input LOW Current | $\mathrm{V}_{C C}=\mathrm{MAX} ., \mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ |  |  |  |  |  | -2.0 | mA |
| ${ }^{1} / \mathrm{H}$ (Note 3) | Input HIGH Current | $V_{C C}=M A X ., V_{\text {IN }}=2.7 \mathrm{~V}$ |  |  |  |  |  | 50 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | $\mathrm{V}_{\text {CC }}=$ MAX., $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  |  |  |  | 1.0 | mA |
| ${ }^{1} 0$ | Y Output Off-State <br> Leakage Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. |  | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  |  | 50 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{V}_{\mathrm{O}}=0$ | .4V |  |  | -50 |  |
| Isc | Output Short Circuit Current (Note 4) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$. |  |  |  | -40 |  | -100 | mA |
| Icc | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ MAX. ( Note 5) |  |  |  |  | 80 | 120 | mA |

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{A^{\prime}}=25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Actual input currents = Unit Load Current $\times$ Input Load Factor (see Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test shoud not exceed one second.
5. ICC is measured with all inputs at 4.5 V and all outputs open.
6. Measured on $Q$ outputs with $Y$ outputs open. Measured on $Y$ outputs with $Q$ outputs open.

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=280 \Omega$ )

| Parameters | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Clock to O Output | $C_{L}=15 \mathrm{pF}$ |  | 6.0 | 9.0 | ns |
| tPHL |  |  |  | 8.5 | 13 |  |
| ${ }^{\text {tpw }}$ | Clock Pulse Width |  | 7.0 |  |  | ns |
| $t_{s}$ | Daṭa |  | 5.0 |  |  | ns |
| $t^{\prime}$ | Data |  | 3.0 |  |  | ns |
| tPLH | Clock to Y Output |  |  | 6.0 | 9.0 | ns |
| tPHL | ( $\overline{O E}$ LOW) |  |  | 8.5 | 13 |  |
| ${ }^{\text {Z }} \mathrm{H}$ | Output Control to Output | $C_{L}=5 \mathrm{pF}$ |  | 12.5 | 19 | ns |
| ${ }_{\text {t }}$ |  |  |  | 12 | 18 |  |
| ${ }^{\text {t }} \mathrm{Hz}$ |  | $C_{L}=50 \mathrm{pF}$ |  | 4.0 | 6.0 |  |
| ${ }^{\text {t }}$ L |  |  |  | 7.0 | 10.5 |  |
| ${ }^{\text {max }}$ | Maximum Clock Frequency | $C_{L}=15 \mathrm{pF}$ | 75 | 100 |  | MHz |


| TRUTH TABLE |  |  |  |  |  | LOADING RULES (In Unit Loads) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUTS |  |  | OUTPUTS |  | NOTES | Input/Output | Pin No.'s | Input Unit Load | Fan-out  <br> Output Output <br> HIGH LOW |  |
| $\overline{O E}$ | $\begin{gathered} \text { CLOCK } \\ \text { CP } \end{gathered}$ | D | 0 | Y |  |  |  |  |  |  |
| $H$ $H$ $H$ $H$ $L$ $L$ $L$ $L$ | $\begin{aligned} & L \\ & H \\ & \uparrow \\ & \uparrow \\ & \uparrow \\ & \uparrow \\ & - \\ & - \end{aligned}$ | X <br> X <br> L <br> H <br> L <br> - <br> - | NC <br> NC <br> L <br> H <br> L <br> H <br> L $\mathbf{H}$ | $\begin{aligned} & Z \\ & Z \\ & Z \\ & Z \\ & L \\ & H \\ & L \\ & H \end{aligned}$ |  |  |  |  |  |  |
| $L=$ LOW NC $=$ NO change <br> $H=$ HIGH $t=$ LOW to HIGH transition <br> $X=$ Don't care $Z=$ High impedance <br> Note: 1. When $\overline{O E}$ is LOW, the $Y$ output will be in the same logic state as the $\mathbf{Q}$ output. |  |  |  |  |  | $\mathbf{D O}_{0}$ | 1 | 1 | - | - |
|  |  |  |  |  |  | $0_{0}$ | 2 | - | 20 | 10* |
|  |  |  |  |  |  | $\mathrm{Y}_{0}$ | 3 | - | 40/130 | 10* |
|  |  |  |  |  |  | $\mathrm{D}_{1}$ | 4 | 1 | - | - |
|  |  |  |  |  |  | $\mathbf{Q}_{1}$ | 5 | - | 20 | 10* |
|  |  |  |  |  |  | $\mathrm{Y}_{1}$ | 6 | - | 40/130 | 10* |
|  |  |  |  |  |  | $\overline{O E}$ | 7 | 1 | - | - |
| DEFINITIQN OF FUNCTIONAL TERMS <br> $D_{i}$ The four data inputs to the register. <br> $\mathbf{Q}_{\mathbf{j}}$ The four data outputs of the register with standard totem-pole active pull-up outputs. Data is passed noninverted. <br> $\mathbf{Y}_{\mathbf{i}}$ The four three-state data outputs of the register. When the three-state outputs are enabled, data is passed noninverted. A HIGH on the "output control" input forces the $Y_{i}$ outputs to the high-impedance state. <br> CP Clock. The buffered common clock for the register. Enters data on the LOW-to-HIGH transition. <br> $\overline{\mathrm{OE}}$ Output Control. When the $\overline{\mathrm{OE}}$ input is HIGH, the Yi outputs are in the high-impedance state. When the $\bar{O} E$ input is LOW, the TRUE register data is present at the $\mathrm{Y}_{\mathbf{i}}$ outputs. |  |  |  |  |  | GND | 8 | - | - | - |
|  |  |  |  |  |  | CP | 9 | 1 | - | - |
|  |  |  |  |  |  | $\mathrm{Y}_{2}$ | 10 | - | 40/130 | 10* |
|  |  |  |  |  |  | $\mathrm{O}_{2}$ | 11 | - | 20 | 10* |
|  |  |  |  |  |  | $\mathrm{D}_{2}$ | 12 | 1 | - | - |
|  |  |  |  |  |  | $\mathrm{Y}_{3}$ | $13$ | - | $40 / 130$ | 10* |
|  |  |  |  |  |  | $\mathbf{O}_{3}$ | 14 | - | 20 | 10* |
|  |  |  |  |  |  | $\mathrm{D}_{3}$ | 15 | 1 | - | - |
|  |  |  |  |  |  | $\qquad$ | 16 |  |  | $-$ |
|  |  |  |  |  |  | A Schottky TTL Unit Load is defined as $50 \mu \mathrm{~A}$ measured at 2.7 V HIGH and $\mathbf{- 2 . 0 m A}$ measured at 0.5 V LOW. <br> - Fan-out on each $Q_{i}$ and $Y_{i}$ output pair should not exceed 15 unit loads (30mA) for $i=0,1,2,3$. |  |  |  |  |

## SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.

## APPLICATIONS



The MC2918 as a 4-Bit status register


The MC2918 used as data-in, data-out and address registers.


The MCi2918 can be connected for bi-directional interface between two buses. The device on the left stores data from the A-bus and drives the A-bus. The device on the right stores data from the B-bus and drives the A-bus. The output control is used to place either or both drivers in the high-impedance state. The contents of each register are available for continuous usage at the $\mathbf{N}$ and M ports of the device.


8-Bit serial to parallel converter with three-state output (W) and direct access to the register word (X).

## PRODUCT PREVIEW

## MC2905 and MC2915 LSI Bus Transceivers

The MC2905 is a four-bit bus transceiver designed to drive a 100 mA load on an open collector bus. The MC2915 is an identical circuit, designed to drive a three-state bus. They include a two-port input register and a latch on the receiver outputs. The latch is three-state. Delay from clock to bus is typically 21 ns ; from bus to receiver output is typically 18 ns .


MC2906 and MC2916 LSI Bus Transceivers

Like the MC2905 and MC2915, but includes a parity generator/checker on chip.

## MC2907 and MC2917 LSI Bus Transceivers

Like the MC2906 and MC2916, but has only one data input port on the driver register.
Fits in space-saving, 20-pin package.


## 64-BIT RANDOM ACCESS MEMORY

The MCM4364/4064 is a 64-Bit random access memory organized as a 16 -word by 4 -bit array. Schottky-diode-clamped transistors are utilized to obtain fast switching speeds, and Schottky clamp diodes are used on all inputs to provide minimum line reflection. The high speed of this memory makes it ideal in scratch pad operation

Address decoding is incorporated in the circuit providing 1-of-16 decoding from the four address lines. Separate Data In and Data Out lines, together with a Chip Enable provide for easy expansion of memory capacity. A Write is provided to enable data presented at the Data In lines to be entered at the addressed storage cells. When writing, Data Out is the complement of the Data In.

The open-collector output transistors are also Schottky barrier devices and combine greater current sinking capability with lower leakage currents, thereby increasing the wire-OR capability of these devices.

- Both Minimum and Maximum Access Times Specified
- Binary Addressing
- Chip Enable for Memory Expansion
- Outputs May Be "Wire ORed"
- Logic Levels Compatible with MDTL and All MTTL Families
- Low-Voltage Input Clamp Diodes
- Access Time $<60$ ns
- Power Dissipation Typically $6 \mathrm{~mW} / \mathrm{bit}$
- Outputs Sink 15 mA


## MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | 7.0 | Vdc |
| Input Voltage - All Inputs | $V_{\text {in }}$ | 5.5 | Vdc |
| Output Voltage - All Outputs | $V_{\text {D }}$ | 5.5 | Vdc |
| Output Current | ${ }^{1} \mathrm{D}$ | 100 | mAdc |
| $\begin{array}{r} \hline \text { Operating Temperature Range - MCM4364L } \\ - \text { MCM4064L } \end{array}$ | $\mathrm{T}_{\text {A }}$ | $\begin{gathered} -55 \text { to }+125 \\ 0 \text { to }+85 \end{gathered}$ | ${ }^{\circ} \mathrm{C}$ |
| Thermal Resistance, Junction to Ambient (Typical) | ${ }^{\theta}$ JA | 110 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance, Junction to Case (Typical) | ${ }^{\theta} \mathrm{JC}$ | 60 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | -65 to +160 | ${ }^{\circ} \mathrm{C}$ |


\section*{| MCM4364L |
| :--- |
| MCM4064L |}



DC ELECTRICAL CHARACTERISTICS (TA $=-55$ to $+125^{\circ} \mathrm{C}$ for MCM4364L, 0 to $+85^{\circ} \mathrm{C}$ for MCM4064L unless otherwise noted.)

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{l}\text { Input Forward Current - All Inputs } \\ \text { (VIL }=0.4 ~ V d c, ~ \\ \text { CC }\end{array}=5.25$ Vdc |  |  |  |  |  |$)$

AC ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{Vdc}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Access Times - Address Input or Chip Enable to Output Delay. (See Figures 1 and 2) | $\begin{aligned} & t^{t} A+B+ \\ & t^{t} A-B- \\ & t_{A+B-} \\ & t^{t} A-B+ \\ & { }^{t} C E+B+ \\ & { }^{2} C E-B- \end{aligned}$ | $\begin{aligned} & 15 \\ & 15 \\ & 15 \\ & 15 \\ & 15 \\ & 15 \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & 60 \\ & 60 \\ & 60 \\ & 60 \\ & 60 \\ & 60 \end{aligned}$ | ns |
| Write Pulse Width (See Figures 1 and 3) | $\mathrm{t}_{\text {w }}$ | 40 | - | - | ns |
| Write Recovery Time (See Figures 1 and 3) | $t_{\text {wr }}$ | - | - | 50 | ns |
| Address and Data Hold Time After Write (See Figures 1 and 3) | thold ( $\mathrm{A} \pm \mathrm{W}+1$ | 5.0 | - | - | ns |

Worst-case dc input condition.


GURE 1 - SWITCHING TIME TEST
CONDITIONS AND LOAD CIRCUIT $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{Vdc} . \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

loAd CIRCUIT


FIGURE 2 - ACCESS TIME DEFINITIONS


FIGURE 3 - WRITE TIME DEFINITIONS


MOTOROLA Semiconductor Products Inc.


## APPLICATIONS INFORMATION

The MCM4364/4064 64-bit MTTL RAM has several features which should be considered when designing large systems with this device.

1. $\overline{\text { Chip }} \overline{\text { Enable }}$ - This input essentially turns off the device when in the high state. The chip will neither read out nor write in data when disenabled. The open collector output devices allow Wire ORing or phantom logic for expansion into larger systems. Graphs in this data sheet show the relationship between access time and capacitance on the output due to Wire ORing.
2. Write - The $\bar{W}$ input gates the data on the data input leads into the memory cells. The output amplifiers are tied directly to the write amplifiers and follow as the inverse of the input for either state of $\overline{C E}$ as long as $\bar{W}$ is low. There is, however, a "glitch" on the output lines just after $\bar{W}$ returns high or goes low. For proper writing into the memory, the address and data hold time after writing, thold $(A \pm W+)$, must be greater than 5.0 ns .
3. The address inputs have standard TTL-compatible input thresholds and standard TTL loading rules can be used.

The data outputs have open-collector, Schottky-clamped transistors and can be wire ORed with the incumbent cost in propagation delay. Typical output capacitance is specified for aid in system design.

Figure 7 shows a typical system design using TTL logic and the MCM4064 as a main frame store. This figure will be used to discuss several design considerations.

The four address inputs of the MCM4064 are common to all devices in the system. The gates driving these addresses have a fanout of eight, which is a typical and reasonable TTL fanout. In the diagram, each address driver shown represents four devices, one for each address. Thus, $8 \times 4$ or 32 inverters are required for address driving.

The chip enable inputs are used for further address expansion and a one-of-eight decoder (MC4006) is used for selecting one chip of eight with Wired OR outputs. Again a TTL fanout of eight is used. This chip enable decodings adds three address bits, A5, A6 and A7.

The memory chips are Wire-ORed in sections of eight. This figure of eight is used as a trade-off in decoding array time versus increase in access time due to output capacitance. The eight out-
puts at 8.0 pF each, plus an average of 5.0 pF for board capacitance give a total of slightly more than 100 pF for a total typical access time (from Figure 5) of about 50 ns . Each section of eight memory chips is connected to a one-of-four data selector (MC4000) which selects one of four sections. This adds a further two address bits, A8 and A9, for a total of 512 address locations. A one-offour decoder is required for each data output and eight selectors, or four MC4000 devices, are required for the system. Four selectors give output bits D1 through D4 and the second set provides D5 through D8 from a second $8 \times 4$ array of memory devices.

The input data drivers shown in Figure 7 also represent four inverters, one for each data input bit, in the same manner as the address drivers and output selectors. The input data is distributed in common to both $8 \times 4$ memory arrays. The particular column of eight MCM4064's for which the data is intended is selected by the MC4007 data selectors which drive the write enable inputs. Only one of the eight MCM4064's in the columns will actually write in this data and is selected by the chip enable input. Thus only one device in the $8 \times 4$ array will actually accept the input data: that device chosen by the coincidence of the $\bar{C} \bar{E}$ and $\bar{W}$ lines.

The entire system shown, therefore, constitutes a 512 -word by 8-bit memory and requires the following devices:

| 64 | MCM4064 | 64 bit memories |
| ---: | :--- | :--- |
| 4 | MC4000 | One-of-four data selectors |
| 1 | MC4006 | One-of-eight decoders |
| 1 | MC4007 | One-of-four decoders |
| 11 | MC7404 | Hex inverters |

The system access time is the total of the input decoding times, memory access times, and output selection delay times. However, this may be decreased for read-read cycles by utilizing the maximum and minimum access times. Thus, if one changes the address or chip enable inputs every 60 ns , there is at least 15 ns of valid data on the memory output. Therefore, an output buffering scheme which can latch up the memory contents within 15 ns could be used to reduce the read-read access time to 60 ns plus the address/chip enable skew times which are invariably present. A similar technique could be used for read-write and write-write cycles.


## 512-BIT PROGRAMMABLE READ ONLY MEMORY

The MCM5303/5003 and MCM5304/5004 are monolithic bipolar 512-bit Programmable Read Only Memories (PROMs) organized as 64 eight-bit words. These memories are field programmable, i.e., the user can custom program these memories himself. Metal interconnections establish each bit initially in the logic " 0 " state. By "blowing" appropriate nichrome resistors and thus breaking metalization links these bits can be changed to the logic " 1 " state to meet specific program requirements. Detailed programming instructions are contained in this data sheet.

The MCM5303/5003 and MCM5304/5004 have six address inputs to select the proper word and two chip enable inputs, as well as outputs for each of the eight bits.

The MCM5303 and MCM5304 are specified over an operating temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. The MCM5003 and MCM5004 are specified over an operating temperature range of $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.

The MCM5303 and MCM5003 have positive enables with open collector outputs. The MCM5304 and MCM5004 have positive enables with 2.0 kilohm pullup resistors on the collector outputs.

MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.5 to +7.0 | Vdc |
| Input Voltage | $\mathrm{V}_{\text {in }}$ | -1.0 to +5.5 | Vdc |
| Output Voltage (Open collectors) | $\mathrm{V}_{\mathrm{OH}}$ | -0.5 to +7.0 | Vdc |
| Thermal Resistance | $0_{\mathrm{JA}}$ | 100 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Operating Temperature Range <br> MCM5303, MCM5304 <br> MCM5003, MCM5004 | $\mathrm{T}_{\mathrm{A}}$ |  | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range |  | $\mathrm{T}_{\text {sto }}$ | -55 to $0+125$ |
| 0 to |  |  |  |

## FEATURES:

- Positive Logic for Both Inputs and Outputs

Logic " 0 " = Output Device ON (VOL)
Logic " 1 " = Output Device OFF $\left(\mathrm{V}_{\mathrm{OH}}\right)$

- Logic Levels Compatible with MDTL and All MTTL Families
- Ninth Bit Available for Circuit Test
- Access Time $<75 \mathrm{~ns}$
- Outputs Sink 12 mA Open Collector, 10 mA with Pullup Resistors
- Field Programmable by Blowing Nichrome Links
- Hermetic Package
APPLICATIONS:
- Code Conversion
- Look Up Tables
- Number Conversion
- Micro Programs
- Random Logic
- Decode Functions
- Character Generation


## MTTL

512-BIT PROGRAMMABLE READ ONLY MEMORY


PIN ASSIGNMENT


DC ELECTRICAL CHARACTERISTICS (TA $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for MCM5303 and MCM5304,
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ for MCM5003 and MCM5004 unless otherwise noted)

| Characteristic | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Input Forward Current $\left(\mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{Vdc}, \mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{Vdc}\right)$ | IIL | - | 1.6 | mAdc |
| Input Leakage Current $\left(\mathrm{V}_{1 \mathrm{H}}=\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{Vdc}\right)$ | $\mathrm{IIH}^{\text {H }}$ | - | 100 | $\mu$ Adc |
|  | VOL |  | $\begin{aligned} & 0.45 \\ & 0.45 \\ & \\ & 0.50 \\ & 0.50 \end{aligned}$ | Vdc |
| Logic " 1 " Output Voltage <br> $\left(1 \mathrm{OH}=-0.5 \mathrm{mAdc}, \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{Vdc}\right)$ <br> Pullup Resistors | $\mathrm{V}_{\mathrm{OH}}$ | 2.5 | - | Vdc |
| Output Leakage Current $\left(V_{C C}=V_{\text {CEX }}=5.25 \mathrm{Vdc}\right)$ <br> Open Collectors | ICEX | - | 200 | $\mu$ Adc |
| Power Supply Drain Current <br> (Enable and all other inputs <br> Open Collectors grounded, $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{Vdc}$ ) | ${ }^{\prime} \mathrm{CC}$ |  | $\begin{gathered} 95 \\ 120 \end{gathered}$ | mAdc |

## AC ELECTRICAL CHARACTERISTICS (VCC $\left.5.0 \mathrm{Vdc}, \mathrm{T}_{\mathrm{A}} \quad 25^{\circ} \mathrm{C}\right)$

| Access Times* (30pF Load) |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Address to Output | tAO $^{\text {A }}$ | 25 | 75 | ns |
| Enable to Output | tEO | 25 | 75 |  |

-Pin 13 is schematically connected to G2. For optimum propagation delay and $V_{O L}$ characteristics, externally tie Pin 13 to $\operatorname{Pin} 23$ (G2).
SWITCHING TIME TEST CIRCUIT


## PROGRAMMING THE MCM5303/5003 AND MCM5304/5004

The table and diagram below give instructions for field programming the MCM5303/5003 and MCM5304/5004. All data given is for ambient temperatures of $25^{\circ} \mathrm{C}$. If necessary, further programming aid can be obtained from Motorola engineering and product marketing personnel by contacting your nearest Motorola sales office.
Programming Voltage Limits

|  | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Address and Chip Enable Voltages | $V_{\text {IH }}$ | -4.0 to +5.0 | Vdc |
|  | $V_{I L}$ | -6.0 to -5.2 |  |
| Power Supply Voltage | $V_{\text {CC }}$ | $+5.0 \pm 5 \%$ | Vdc |
| G1 Voltage | $V_{G 1}$ | $-6.0 \pm 5 \%$ | Vdc |
| G2 Voltage | $V_{G 2}$ | 0.0 | Vdc |
| Program Voltage at Desired Bit Output | $V_{\text {BP }}$ | $-6.0 \pm 5 \%$ | Vdc |

## Programming Procedure

1. Select the address code desired. Connect low (logic " 0 ") inputs to $\mathbf{- 6 . 0} \mathrm{Vdc}$ nominal. Leave high (logic " 1 ") inputs unconnected.
2. With the output voltage of a $\mathbf{1 2 0}-\mathrm{mA}$ current generator clamped to -6.0 Vdc, apply a negative-going current pulse of 800 ms duration to any output to be programmed as a logic " 1 ".
3. Repeat step 2 for each output to be programmed as a logic " 1 ", one bit at a time.
4. Select next address code desired and repeat steps 2 and 3.


Link Programming Diagram


Program logic " 1 " $=-6.0$ Volts
Program logic ' 0 "' $=0.0$ Volts or 0 pen Circuit
(4) motorola semiconductor Products Inc.
TRUTH TABLE FORMAT


WHY THE NINTH BIT?

The ninth bit was designed into the MCM5303/ MCM5003 and the MCM5304/MCM5004 because field-programmable ROMs present testing problems not encountered with conventional mask-programmable ROMs.

Three areas of testing are affected: Program Element Testing, Functional Testing, and AC Testing. The ninth bit helps to solve the problem of Program Element Testing by assuring that links can be blown
without destroying any of the normal $64 \times 8$ bit array.
Functional and ac performance are assured by verifying that changes do occur at the outputs as the addresses change. This is important in that all of the outputs are in a logic " 0 " state regardless of the address selected, and no way is available to determine whether the functions are correctly operating without the ninth testing bit.

PACKAGE DIMENSIONS




CASE 684

## Product Preview

## 4096-BIT PROGRAMMABLE READ ONLY MEMORY

The MCM7640 (open collector output) and MCM7641 (threestate output) are monolithic bipolar 4096-bit Programmable Read Only Memories (PROMs) organized as 512 words by 8 bits per word. They are supplied with all bits storing a logical " 1 " (output high), and can be selectively programmed for a logical " 0 " (output low).

The MCM7640 and MCM7641 both use Motorola's standard fuse technology and are pin compatible with other industry standard PROMs.

The field programmable PROM can be custom programmed to any pattern using a simple programming procedure. The Schottky Bipolar circuitry provides extremely fast access time.

In addition to the conventional storage array, one test row and two test columns are included to test programmability, and guarantee parametric and A.C. performance.

## FEATURES

- 512 Words, 8-Bits per Word
- Simple, High Speed Programming Procedure
- Inputs and Outputs TTL Compatible
$>$ Low Input Current-10 A Logic " 0 ", $10 \mu \mathrm{~A}$ Logic " 1 " (typical)
$>$ Full Output Drive-15mA Sink/2mA Source
- Fast Access Time - 40ns Typical
- Enable Access Time - 20 ns Typical
- Expandable - "Wired-Or" Outputs with Chip Select
- Pin Compatible with Industry Standard ROMs
- Uses Harris Programming Cards


## APPLICATIONS

- Bipolar Bit Slices
- Code Conversion
- Look-Up Tables
- Number Conversion
- Microprograms
- Decode Functions
- Random Logic
- Character Generation


## TTL $512 \times 8$ BIT PROGRAMMABLE READ ONLY MEMORY



PIN ASSIGNMENT


## Product Preview

## 4096-BIT PROGRAMMABLE READ ONLY MEMORY

The MCM7642 (open collector output) and MCM7643 (threestate output) are monolithic bipolar 4096-bit Programmable Read Only Memories (PROMs) organized as 1024 words by 4 bits per word. They are supplied with all bits storing a logical "I" (output high), and can be selectively programmed for a logical " 0 " (output low).

The MCM7642 and MCM7643 both use Motorola's standard fuse technology and are pin compatible with other industry standard PROMs.

The field programmable PROM can be custom programmed to any pattern using a simple programming procedure. The Schottky Bipolar circuitry provides extremely fast access time.

In addition to the conventional storage array, one test row and two test columns are included to test programmability, and guarantee parametric and A.C. performance.

## FEATURES

- $\quad 1024$ Words, 4 Bits per Word
- Simple, High Speed Programming Procedure
- Inputs and Outputs TTL Compatible

Low Input Current-10 A Logic " 0 ", $10 \mu \mathrm{~A}$ Logic " 1 " (typical)
Full Output Drive - 15 mA Sink/ 2 mA Source

- Fast Access Time - 40ns Typical
- Enable Access Time 20ns Typical
- Expandable - "Wired-Or" Outputs with Chip Select
- Pin Compatible with Industry Standard ROMs
- Uses Harris Programming Cards
- 18 Pin Package


## APPLICATIONS:

- Bipolar Bit Slices
- Look-Up Tables
- Microprograms
- Decode Functions
- Code Conversion
- Number Conversion
- Random Logic
- Character Generation

TTL
$1024 \times 4$ BIT PROGRAMMABLE READ ONLY MEMORY


## Product Preview

## 8192-BIT PROGRAMMABLE READ ONLY MEMORY

The MCM7680 (open collector output) and MCM7681 (threestate output) are monolithic bipolar 8192-bit Programmable Read Only Memories (PROMs) organized as 1024 words by 8 bits per word. They are supplied with all bits storing a logical " 1 " (output high), and can be selectively programmed for a logical " 0 " (output low).

The MCM7680 and MCM7681 both use Motorola's standard fuse technology and are pin compatible with other industry standard PROMs.

The field programmable PROM can be custom programmed to any pattern using a simple programming procedure. The Schottky Bipolar circuitry provides extremely fast access time.

In addition to the conventional storage array, one test row and two test columns are included to test programmability, and guarantee parametric and A.C. performance.

## FEATURES

- Pin Compatible with Industry Standard EROMs and ROMs
- 1024 Words, 8-Bits per Word
- Simple, High Speed Programming Procedure
- Inputs and Outputs TTL Compatible
>Low Input Current-10 A Logic " 0 ", $10 \mu \mathrm{~A}$ Logic "1" (typical)
$>$ Full Output Drive -15 mA Sink $/ 2 \mathrm{~mA}$ Source
- Fast Access Time - 40ns Typical
- Enable Access Time 20ns Typical
- Expandable - "Wired-Or" Outputs with Chip Select
- 24-Pin Package


## APPLICATIONS:

- Microcomputers
- Bipolar Bit Slices
- Decode Functions
- Look-Up Tables
- Code Conversion
- Microprograms
- Number Conversion
- Character Generation

TTL
$1024 \times 8$ BIT PROGRAMMABLE READ ONLY MEMORY


## Product Preview

## 8192-BIT PROGRAMMABLE READ ONLY MEMORY

The MCM82707 (open collector output) and MCM82708 (threestate output) are monolithic bipolar 8192-bit Programmable Read Only Memories (PROMs) organized as 1024 words by 8 bits per word. They are supplied with all bits storing a logical " 1 " (output high), and can be selectively programmed for a logical " 0 " (output low).

The MCM82707 and MCM82708 both use Motorola's standard fuse technology and are pin compatible withe the MCM68708 MOS EPROM.

The field-programmable PROM can be custom programmed to any pattern using a simple programming procedure. The Schottky Bipolar circuitry provides extremely fast access time.

In addition to the conventional storage array, two test rows and two test columns are included to test programmability, and guarantee parametric and A.C. performance.

The MCM82707/82708 is a direct replacement for the MOS EPROM.

## FEATURES

- Pin Compatible with MCM68708 MOS EPROM
- 1024 Words, 8-Bits per Word
- Simple, High Speed Programming Procedure
- Inputs and Outputs TTL Compatible
$>$ Low Input Current-10 A L Logic " 0 ", $10 \mu \mathrm{~A}$ Logic " 1 "
(typical)
$>$ Full Output Drive $-15 m A$ Sink/2mA Source
- Fast Access Time - 40ns Typical
- Enable Access Time 20ns Typical
- Expandable - "Wired-Or" Outputs with Chip Select
- 24-Pin Package


## APPLICATIONS:

| - Microcomputers | - | Decode Functions |
| :--- | :--- | :--- |
| Bipolar Bit Slices | Code Conversion |  |
| - | Cook-Up Tables | Number Conversion |
| - Microprograms | - | Character Generation |




## (4) <br> MOTOROLA <br> Semiconductors <br> BOX 20912 . PHOENIX. ARIZONA 85036

## Product Preview

## 1024-BIT RANDOM ACCESS MEMORY

The MCM93415 is a monolithic bipolar high-speed Random Access Memory (RAM). The MCM93415 is a 1024-bit Read/Write RAM organized 1024 words by 1 bit.

The MCM93415 is designed for high performance main memory and control storage applications and has a typical access time of 30 ns .

The MCM93415 has full decoding on-chip, separate data input and data output lines, and an active low chip select. The device is fully compatible with standard DTL and TTL logic families and features an uncommitted collector output for ease of memory expansion.

- TTL Inputs and Output
- Non-Inverting Data Output
- High Speed -

Access Time - 35 ns Typical
Chip Select - 15 ns Typical

- Power Dissipation 500 mW Typical
- Uncommitted Collector Output
- Drop-in Replacement for Fairchild 93415
- 16-Pin Package


## APPLICATIONS

- Buffer Control Storage
- High Performance Main Memory
- Bipolar Bit Slices
- High Speed Microrpogram Control Memory Storage


## MCM93415DC MCM93415PC



PIN ASSIGNMENT


## Product Preview

## 1024-BIT RANDOM ACCESS MEMORY

The MCM93425 is a monolithic bipolar high-speed Random Access Memory (RAM). The MCM93425 is a 1024-bit Read/Write RAM organized 1024 words by 1 bit.

The MCM93425 is designed for high performance main memory and control storage applications and has a typical access time of 30 ns .

The MCM93425 has full decoding on-chip, separate data input and data output lines, and an active low chip select. The device is fully compatible with standard DTL and TTL logic families. A three-state output is provided to drive bus-organized systems and/or highly capacitive loads.

## FEATURES

- Three-State Output
- TTL Inputs and Output
- Non-Inverting Data Output
- High Speed -

Access Time - 35 ns Typical
Chip Select - 15 ns Typical

- Power Dissipation 500 mW Typical
- Drop-in Replacement for Fairchild 93425
- 16-Pin Package

APPLICATIONS

- Buffer Control Storage
- High Performance Main Memory
- Bipolar Bit Slices
- High Speed Microrpogram Control Memory Storage


## MCM93425DC MCM93425PC

## TTL <br> 1024 X 1 BIT RANDOM ACCESS MEMORY



D SUFFIX
CERAMIC PACKAGE CASE 620


P SUFFIX
PLASTIC PACKAGE CASE 648

PIN ASSIGNMENT



