# MECL <br> SYSTEM DESIGN HANDBOOK 

First Edition<br>Compiled by the Computer Applications Engineering Department

Author<br>William R. Blood Jr.

## Contributors

Jon M. DeLaune
Jerry E. Prioste

Editor
Edmund C. Tynan Jr.

Circuit diagrams external to Motorola products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information in this book has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Motorola Inc. or others.

MECL, MECL II, MECL III, MECL 10,000, MTTL,
MTTL III, and MDTL are trademarks of Motorola Inc.

First Edition
October, 1971

## PREFACE

In response to the demand for higher performance systems, engineers are looking at digital integrated circuit families which are faster than the popular TTL and DTL types. Motorola's Emitter Coupled Logic (MECL) circuits have the characteristics to meet the performance requirements for present and future systems. MECL 10,000 is ideal for computer and communications systems, while state-of-the-art instrumentation equipment uses MECL III.

As circuit speeds increase, wiring rules and system design techniques must be adjusted accordingly. Designing with MECL is no more difficult than designing high performance equipment with slower forms of logic. High performance system design for any form of logic, however, does require an understanding of the factors which affect system performance. In fact, many of the MECL features such as transmission line drive capability, complementary outputs, Wired-OR, and versatile logic functions can add as much to system performance as the short propagation delays and high toggle rates.

In the past, several articles and application notes have been written about MECL circuits and systems. However, there was a need for a book which would completely define MECL operation. This book has been written to give the designer the information to establish design rules for his own high performance systems.

The information in this book is based on equations derived from electronic theory, laboratory tests, and inputs from MECL users. All of the rules and tables are for conservative system design with MECL circuits. It is important to realize that the circuits can operate properly under conditions much more adverse than suggested in this book.

In addition to the technical contributors, Jon DeLaune and Jerry Prioste, the author would like to thank Lloyd Maul, Mike Lee, Reg Hamer, Jim Hively, Howard Gnauden, Don Murray, Tom Balph, and Colin Crook whose knowledge of MECL has added to the completeness and accuracy of this book. Finally, great appreciation is due to the many technicians, engineers, and managers who took their valuable time to read all or part of this book as it was developed.

## Table of Contents

Introduction ..... vi
What Is MECL? ..... vi
History of MECL ..... vi
Why Use MECL? ..... vii
The Advantages of MECL ..... viii
MECL Areas of Application ..... ix
Purpose of This Book ..... x
CHAPTER 1 - MECL Families ..... 1
The Basic MECL Gate ..... 1
Noise Margin ..... 5
MECL Circuit Types ..... 6
MECL Flip-Flops ..... 8
Operation of Flip-Flop ..... 8
MECL Family Comparison ..... 10
CHAPTER 2 - Using MECL ..... 15
MECL II Design Rules ..... 15
A. Logic Design Considerations ..... 15
B. System Layout Considerations ..... 19
C. Circuit Board Layout Techniques ..... 20
D. Backplane Wiring ..... 21
E. System Considerations ..... 22
MECL 10,000 Design Rules ..... 23
A. General Considerations ..... 23
B. Printed Circuit Card Layout Techniques ..... 23
C. Power Supply Bypassing on Circuit Cards ..... 24
D. Backplane and Loading Considerations ..... 24
E. System Distribution and Grounding ..... 25
F. Loading Rules for MECL 10,000 ..... 25
MECL III Design Rules ..... 29
A. Circuit Card Layout ..... 29
B. Transmission Line (Microstrip Line) ..... 30
C. On-Card Clock Distribution via Transmission Lines ..... 30
D. Off-Card Clock Distribution ..... 31
E. Testing MECL III ..... 31
CHAPTER 3 - Printed Circuit Board Connections ..... 35
Transmission Line Geometries ..... 37
Basic Transmission Line Operation ..... 42
Unterminated Lines ..... 43
Series Damped and Series Terminated Lines ..... 46
Parallel Terminated Lines ..... 52
Transmission Line Comparison ..... 53
Wirewrapped Cards ..... 55
CHAPTER 4 - System Interconnections ..... 57
Connectors ..... 59
Coaxial Cable ..... 59
Differential Twisted Pair Lines and Receivers ..... 64
Ribbon Cable ..... 70
Schottky Diode Termination ..... 71
Parallel Wire Cables ..... 76
Twisted Pair Cable, Driven Single-Ended ..... 83
CHAPTER 5 - Power Distribution ..... 87
System Power Calculations ..... 88
Power Supply Considerations ..... 91
System Power Distribution ..... 92
Backplane Power Distribution ..... 95
On-Card Power Distribution ..... 96
$V_{T T}$ Termination Voltage Distribution ..... 99
CHAPTER 6 - Thermal Considerations ..... 101
MECL Integrated Circuit Heat Transfer ..... 102
MECL DC Thermal Characteristics ..... 106
Heat Dissipation Techniques ..... 110
Mounting Techniques ..... 112
CHAPTER 7 - Transmission Line Theory ..... 115
Transmission Line Design Information, With Examples ..... 115
Signal Propagation Delay for Microstrip and Strip Lines With Distributed or Lumped Loads ..... 123
Microstrip Transmission Line Techniques, Evaluated Using TDR Measurements, With Examples ..... 126
The Effect of Loading on a Parallel Terminated Transmission Line, With Examples ..... 139
Analysis: Series Terminated Lines Compared to Parallel Terminated Lines, With Example ..... 146
Analysis of Series Damping Terminations ..... 153
Bibliography ..... 166
CHAPTER 8 - MECL Applications ..... 167
Counters ..... 167
Shift Registers ..... 182
Adders ..... 182
Code Converters ..... 191
Memories ..... 196
Oscillators ..... 199
One-Shot Multivibrators ..... 202
Linear Applications ..... 205
Translators ..... 206

## Introduction

## What is MECL?

The term MECL identifies Motorola's emitter coupled logic. Emitter coupled logic is a non-saturating form of digital logic which eliminates transistor storage time as a speed limiting characteristic, permitting very high speed operation. "Emitter Coupled" refers to the manner in which the emitters of a differential amplifier within the integrated circuit are connected. The differential amplifier provides high impedance inputs and voltage gain within the circuit. Emitter follower outputs restore the logic levels and provide low output impedance for good line driving and high fanout capability.

## History of MECL

Motorola offers MECL circuits in four logic families: MECL I, MECL II, MECL III, and MECL 10,000.

The MECLI family was the first digital monolithic integrated circuit line produced by Motorola. Introduced in 1962, MECL I was considerably beyond the state-of-the-art at that time. Several years passed before any other form of logic could equal the 8 ns gate propagation delays and 30 MHz toggle rates of MECL I. As a result of its reliability and performance, MECL I was designed into many advanced systems.

Nearly a decade later, MECL I is still being produced by Motorola. It finds wide usage in existing products. However, several features of the more advanced MECL II, III, and 10,000 favor their being used in new designs. For example, MECL I requires a separate bias driver package, MC304/MC354, to be connected to the logic functions. This means increased package count and extra circuit board wiring. Also the $10-\mathrm{pin}$ packages used for MECL I limit the number of gates per package and the number of gate inputs. No provision was made for operation of MECL I with transmission lines, as they were unnecessary with the 8 ns rise and fall times.

In 1966 Motorola introduced the more advanced MECL II. The basic gate featured 4 ns propagation delays and flip-flop circuits that would toggle at over 70 MHz . MECL II immediately set a new standard for performance that has been equaled by non-ECL logic only with the introduction of Schottky TTL in 1970.

Motorola continued with the development of MECL II and flip-flop speeds were increased first to 120 MHz for the $\mathrm{MC} 1027 / \mathrm{MC} 1227 \mathrm{JK}$ circuit, and then to 180 MHz for the MC1034 type D flip-flop. To drive these high speed flip-flops, high speed line drivers were introduced with 2 ns propagation delays and 2 ns rise and fall times. With 2 ns edges, transmission lines could be used to preserve the waveforms and limit overshoot and ringing on longer lines. Consequently, the MC1026 was designed to drive 50 -ohm lines. Because of the significant speed increase of the line drivers and high speed flip-flops over the basic MECL II parts, these circuits are commonly called MECL II-1/2, although they are part of the MECL II family.

MECL II is continuing to gain in popularity and is being designed into many high speed systems. MECL II circuits have a temperature compensated bias driver internal to the circuits (except for the MC1020/MC1220 line receiver which requires no internal bias). The internal bias source simplifies circuit interconnections and tracks with both temperature and supply voltage to retain noise margin under varied operating conditions.

Complex functions became available in MECL II when trends shifted toward more complicated circuits. The family now has adders, data selectors, multiplexers, decoders and a Nixie* tube decoder/driver. MECL II is a growing line, with new products currently being designed and introduced.

Motorola's continuing development of ECL made possible an even faster logic family. As a result, MECL III was introduced in 1968. Its 1 ns gate propagation delays and greater than 300 MHz flip-flop toggle rates remain the industry leaders. The 1 ns rise and fall times require a transmission line environment for all but the smallest systems. For this reason, all circuit outputs are designed to drive transmission lines and all output logic levels are specified when driving 50 -ohm loads. Because of MECL III's fast edge speeds, multi-layer boards are recommended above 200 MHz . For the first time with MECL, internal input pulldown resistors are included with the circuits to eliminate the need to tie unused inputs to $\mathrm{V}_{\mathrm{EE}}$. The $\mathrm{Hi}-\mathrm{Z} 50 \mathrm{k} \Omega$ input resistors are used with transmission lines for most applications. Optional Low-Z $2 \mathrm{k} \Omega$ input resistors can be used in place of pulldown resistors when the chips are used in a hybrid circuit or when line lengths are very short. MECL III is gaining in popularity - especially in high speed test and communications equipment. As a result, Motorola is continuing to expand and develop this product line.

Trends in large high speed systems have shown the need for an easy to use logic family with 2 ns propagation delays. To fill this requirement, Motorola introduced the MECL 10,000 series in 1971 . In order to make the circuits comparatively easy to use, edge speed was slowed to 3.5 ns while the important propagation delay was held to 2.0 ns . The slow edge speed permits use of wire wrap and standard printed circuit lines. However, the circuits are specified to drive transmission lines for optimum performance.

MECL 10,000 is provided with logic levels that are completely compatible with MECL III to facilitate using both families in the same system. A second important feature of MECL 10,000 is the significant power reduction. MECL 10,000 gates use less than one-half the power of MECL III or high speed MECL II gates. Finally, the low gate power and advanced circuit design techniques have permitted a new level of MECL complex circuits. For example, complexity of the MC10181 four-bit arithmetic unit compares favorably to that of any bipolar integrated circuit on the market. MECL 10,000 is the fastest growing ECL family in the industry and Motorola is designing and introducing many versatile complex functions to expand the line.

## Why Use MECL?

Circuit speed is, of course, an obvious reason for designing with MECL. MECL III is significantly faster than any other digital logic family. MECL 10,000 offers shorter propagation delays and higher toggle rates than any non-ECL type of

[^0]logic. Equally important to the circuit speed are the characteristics of MECL circuits which permit entire systems to operate at high speeds.

The ability of the faster MECL families to drive transmission lines becomes increasingly important in larger and faster systems. While a transmission line environment imposes some additional design rules and restrictions, the advantages of longer signal paths, better fanout, improved noise immunity, and faster operation, often more than compensate for the restrictions.

When using MECL II or MECL 10,000 without transmission lines, their high input impedances permit the use of series-damping resistors to increase wiring lengths and to improve waveforms. Unlike non-ECL forms of logic, MECL circuits have constant power supply requirements, independent of operating frequency. This simplifies power supply design, since circuit speed need not be considered a variable. At fast circuit speeds MECL can offer a considerable power saving over the other types of logic.

In addition to faster operation, the line driving features of MECL circuits can be exploited to improve system performance. For one, the parts specified to drive transmission lines will drive coaxial cables over distances limited only by the bandwidth of the cable. In addition, the shielding in coaxial cable gives good isolation from external noise.

More economical than using coaxial cable, is the ability of the MECL circuits to differentially drive and receive signals on twisted pair lines. Using this technique, signals have been sent over twisted pair lines up to 1000 feet in length.

The complementary outputs and Wired-OR capabilities of MECL circuits result in faster system operation with reduced package count and a power saving. The complementary outputs are inherent in the circuit design and both outputs have equal propagation delay. This eliminates the timing problems associated with using an inverter to get a complement signal. The logic OR function is obtained by wiring circuit-outputs together. The propagation delay of the Wired-OR connection is much less than a gate function and can save power, as only one pulldown resistor or termination is required per Wired-OR.

Another advantage when designing with MECL is the low noise generated by the circuits. Unlike totem pole outputs, the emitter follower does not generate a large current spike when switching logic states, so the power lines stay comparatively noise free. The low current-switching in signal paths, relatively small voltage swing (typically 800 mV ), and low output impedances, cut down crosstalk and noise.

Generated noise is also reduced by MECL's relatively slow rise and fall times. For each MECL family the edge speed is equal to or greater than the propagation delay. The low noise associated with MECL is especially important when the logic circuits are to be used in a system which contains low level analog or communications signals.

The flexibility of the MECL line receivers and Schmitt triggers to act as linear amplifiers leads to many functions that may be performed with standard MECL circuits. For example, in addition to amplifying low level signals to MECL levels, these MECL circuits can be used as crystal oscillators, zero crossing detectors, power buffers, Schmitt triggers, RF and video amplifiers, one-shot multivibrators, etc.

## The Advantages of MECL

1. Highest speed IC logic available
2. Low cost
3. Low output impedance
4. High fanout capability
5. Constant supply current as a function of frequency or logic state
6. Very low noise generation
7. Complementary logic outputs save on package count
8. Low crosstalk between signal leads
9. All outputs are buffered
10. Outputs can be tied together giving the Implied-OR function
11. Common mode rejection of noise and supply variations is 1 V or greater for differential line receiving
12. Bias supplies are internal, allowing MECL use with a single power supply
13. Minimal degradation of parameters occurs with temperature variations
14. Large family of devices yields economical designs
15. Power dissipation can be reduced through use of Implied-OR and the "Series Gating" technique
16. Easy data transmission over long distances by using the balanced twisted pair technique with standard parts
17. Constant noise immunity versus temperature
18. Best speed-power product available
19. All positive logic functions are available
20. Adapts easily to MSI and LSI techniques

## MECL Areas of Application

1. Instrumentation
2. High speed counters
3. Computers
4. Medical electronics
5. Military systems
6. Large real-time computers
7. Aerospace and communication satellite systems
8. Ground support system
9. High speed A/D conversion
10. Digital communication systems
11. Data transmission (twisted pair)
12. Frequency synthesizers
13. Phase array radar
14. High speed memories
15. Data delay lines

## Purpose of This Book

Rules and guidelines for using the various MECL families comprise the subject matter of this book. Because of edge speed and bit rate capabilities, each family has differing system requirements. The family name will therefore be referenced for the examples and figures in the text, whenever applicable. The information in this book is meant to apply to MECL II, MECL III, and MECL 10,000. The information about MECL II will generally apply to MECL I, although the data would be conservative because of the slower MECL I speed. This book aims at giving the reader an understanding of the MECL families, as well as the knowledge needed to confidently design with and use MECL.

Chapter 1 discusses the operation of MECL circuits and the characteristics of the various families. It also shows methods for internally connecting the basic gates to provide efficient complex functions. Of more importance to the user is Chapter 2 - a list of rules providing a condensed reference for using the various MECL families.

Chapters $3,4,5$, and 6 elaborate on those rules giving a technical background for good system design and presenting test results showing MECL circuits in various modes of operation. Chapter 3 describes circuit-to-circuit interconnections on a card. Both open wire and transmission line techniques are covered. Chapter 4 expands the wiring techniques to show methods for card-to-card and panel-to-panel interconnections. Chapter 5 elaborates on power distribution, showing how voltage drops and power line noise affect noise immunity. Chapter 6 discusses thermal considerations. Attention is given to the problems of calculating chip temperature, removing heat from the system, and to the effect of thermal differences on noise immunity.

Chapter 7 provides background necessary for understanding transmission lines as they apply to MECL. Derivations of equations are shown, along with test results correlating with the theoretical analysis. This chapter should be especially useful when selecting a transmission line impedance and when determining the effect of fanout or stray capacitance on the line.

Chapter 8 contains application ideas for MECL circuits. Included are methods for interfacing various logic familics with MECL, and numerous useful circuits designed with MECL for high performance.

## CHAPTER

## MECL Families

## The Basic MECL Gate

An understanding of the basic circuits used in the construction of a logic family is important in order to successfully design and trouble-shoot a system which uses the family. This chapter describes MECL circuits, compares MECL families, and gives some suggested rules for using MECL circuits in system design.

Figure 1-1 shows a typical MECL gate, - the basic gate circuit for the MECL 10,000 family. (Similar schematics are provided for each other MECL logic family, in the general information section of the MECL Data Book). The figure shows the separate functional circuits within the gate.

The differential amplifier section contains the current steering element that provides the actual logic gating of the circuit. It also provides the voltage gain necessary for a narrow linear threshold region.

An internal temperature and voltage compensated bias driver supplies a reference voltage for the differential amplifier. The bias voltage, $\mathrm{V}_{\mathrm{BB}}$, is set at the midpoint of the signal logic swing. With the recommended -5.2 volts supply voltage

1-1: MECL 10,000 Basic Gate

and $25^{\circ} \mathrm{C}$ ambient temperature, $\mathrm{V}_{\mathrm{BB}}$ is -1.29 volts dc for either MECL 10,000 or MECL III, and -1.175 volts dc for MECL II. The diodes in the voltage divider line, together with Q6, provide temperature compensation by maintaining a level consistent with the midpoint of the logic levels despite changing temperatures.

One additional feature of the bias supply is its ability to track supply voltage changes. Consequently MECL II gates, for example, are specified to operate from a -5.2 volt $\pm 20 \%$ supply. In fact, they are capable of working over a much wider range ( -3.0 to -8.0 volts) although ac performance would be degraded.

The emitter followers are output drivers. They provide level shifting from the differential amplifier to MECL output levels, and provide a low output impedance for driving transmission lines. Both MECL 10,000 and MECL III circuits use open emitter outputs. The reason is that since these circuits are designed for use with transmission lines, and since the line termination provides an output load, internal pulldown resistors would be a waste of power.

However MECL II, which is not specified to drive transmission lines, offers gates both with and without pulldown resistors. In general, the circuits without pulldown resistors are intended for use in Wired-OR circuit designs rather than for driving high fanout loads. MECL II circuits with internal output pulldown resistors use $1.5 \mathrm{k} \Omega$ values for standard speed parts, and as low as $600 \Omega$ values for the high speed circuits.

MECL 10,000 and MECL III circuit families, designed to drive transmission lines, have two $\mathrm{V}_{\mathrm{CC}}$ power voltage inputs. $\mathrm{V}_{\mathrm{CC}}$ is used to supply current to the output drivers, while $\mathrm{V}_{\mathrm{CC}}$ supplies the remainder of the circuit. Separate $\mathrm{V}_{\mathrm{CC}}$ lines are used to eliminate crosstalk between circuits in a package. More important, the use of two lines speeds up circuit performance by eliminating a voltage spike which otherwise would occur on the bias voltage, $\mathrm{V}_{\mathrm{BB}}$, caused by the relatively heavy currents associated with transmission lines. Each $\mathrm{V}_{\mathrm{CC}}$ pin should be connected to the system ground by as short a path as possible (all $\mathrm{V}_{\mathrm{CC}}$ pins are connected to the same system ground). Standard speed MECL II circuits are not designed to drive transmission lines and consequently require only a single $V_{C C}$ package pin.

The input pulldown resistors shown in Figure 1-1 are characteristic of MECL 10,000 and MECL III. MECL 10,000 and Hi-Z MECL III use $50 \mathrm{k} \Omega$ "pinch" resistors which serve to drain off the input transistor leakage current. These resistors hold unused inputs at a fixed zero level, so unused inputs are left open. On the other hand, MECL II without input pulldown resistors, requires unused inputs be tied to $\mathrm{V}_{\mathrm{EE}}$ or $\mathrm{V}_{\mathrm{OL}}$.

The following calculations illustrate the current switching operation of a MECL 10,000 gate. Similar calculations may be performed for the other MECL families by substituting appropriate resistor values and voltage levels.

When all gate inputs are at a voltage, $\mathrm{V}_{\mathrm{in}}$, equal to a logic $\emptyset$ level, $\mid \mathrm{V}_{\mathrm{IL}}$ $\min \left|\geqslant\left|\mathrm{V}_{\text {in }}\right| \geqslant\left|\mathrm{V}_{\text {IL }} \max \right|\right.$, the input transistors Q1 through Q4 in Figure 1-1 will not be conducting current, because the common emitter point of these four transistors is at about -2.09 V : i.e., $\mathrm{V}_{\mathrm{BB}}+\mathrm{V}_{\mathrm{BEQ}}$ 5 $\approx-1.29 \mathrm{~V}+(-0.80 \mathrm{~V})$. This is not enough forward bias (base to emitter) on Q1 through Q4 for conduction. Thus, current flows through $\mathrm{R}_{\mathrm{C} 2}, \mathrm{Q} 5$, and $\mathrm{R}_{\mathrm{E}}$. This current, $\mathrm{I}_{\mathrm{E} \emptyset \text {, is: }}$

$$
\mathrm{I}_{\mathrm{E} \emptyset}=\frac{\mathrm{V}_{\mathrm{EE}}-\left(\mathrm{V}_{\mathrm{BB}}+\mathrm{V}_{\mathrm{BE}}\right)}{\mathrm{R}_{\mathrm{E}}} \approx-4.0 \mathrm{~mA} .
$$

The voltage drop at the collector resistor. $\mathrm{R}_{\mathrm{C} 2}$, may be calculated as:

$$
\mathrm{V}_{\mathrm{RC} 2}=\mathrm{I}_{\mathrm{E} \emptyset} \mathrm{R}_{\mathrm{C} 2}+\mathrm{I}_{\mathrm{B}} \mathrm{R}_{\mathrm{C} 2} \approx(-4.0 \mathrm{~mA}) \cdot(245 \Omega)=-0.98 \mathrm{~V}
$$

The output transistor base current, $I_{B}$, is small compared to the switch current, so the second term above can be ignored.

The OR output is then obtained through an emitter-follower, Q8, which cuts the output level by one base-emitter drop, giving a voltage level:

$$
\mathrm{V}_{\mathrm{OL}} \mathrm{OR}=\mathrm{V}_{\mathrm{RC} 2}+\mathrm{V}_{\mathrm{BE}},
$$

where: $\mathrm{V}_{\mathrm{BE}}=$ base to emitter drop on Q 8 , with logic zero current level (i.e., 6 mA thru Q8).

So:

$$
\mathrm{V}_{\mathrm{OL}} \mathrm{OR} \approx-0.98 \mathrm{~V}+(-0.77 \mathrm{~V}) \approx-1.75 \mathrm{~V}
$$

typical at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
The base of the NOR output emitter-follower, Q7, is at about -0.05 V , yielding an output of -0.924 V typical, at an output device current level of 22.5 mA and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (These output voltage and current levels assume 50 -ohm loads to a terminating voltage, $\mathrm{V}_{\mathrm{TT}}$, of -2.0 V ).

If one or more of the gate inputs is switched to a voltage level, $\mathrm{V}_{\text {in }}$, equal to a nominal logic 1 level, $\left|\mathrm{V}_{\text {IH min }}\right| \geqslant\left|\mathrm{V}_{\mathrm{in}}\right| \geqslant\left|\mathrm{V}_{\mathrm{IH} \text { max }}\right|$, a current $\mathrm{I}_{\mathrm{E} 1}$ flows through $\mathrm{R}_{\mathrm{C} 1}, \mathrm{Q} 1-\mathrm{Q} 4$, and $\mathrm{R}_{\mathrm{E}}$. This current is:

$$
\mathrm{I}_{\mathrm{E} 1}=\frac{\mathrm{V}_{\mathrm{EE}}-\left(\mathrm{V}_{\mathrm{in}}+\mathrm{V}_{\mathrm{BE}}\right)}{\mathrm{R}_{\mathrm{E}}} \approx-4.49 \mathrm{~mA},
$$

where: $\quad \mathrm{V}_{\mathrm{in}}=-0.924 \mathrm{~V}$

$$
\mathrm{V}_{\mathrm{BE}}=-0.79 \mathrm{~V}
$$

The current flow through $\mathrm{R}_{\mathrm{C} 1}$ produces a voltage at the collector nodes of Q 1 through Q4:

$$
\mathrm{V}_{\mathrm{RC} 1} \approx \mathrm{I}_{\mathrm{E} 1} \mathrm{R}_{\mathrm{C} 1}=(-4.49 \mathrm{~mA}) \cdot(220 \Omega) \approx-0.98 \mathrm{~V}
$$

Finally, the output is obtained through an emitter follower, Q7, which drops the collector voltage level one base-emitter drop, so that:

$$
\begin{aligned}
\mathrm{V}_{\mathrm{OL} \text { NOR }} & =\mathrm{V}_{\mathrm{RC} 1}+\mathrm{V}_{\mathrm{BE}}(\text { output device at } 6 \mathrm{~mA}) \\
& \approx-0.98 \mathrm{~V}+(-0.77 \mathrm{~V})=-1.75 \mathrm{~V},
\end{aligned}
$$

typical at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
The transfer curves in Figures 1-2(a) and (b) indicate the behavior of the MECL gate while switching. Note from the data in Figure 1-3 and from the NOR transfer characteristic: for $V_{\text {in }}$ increasing from $V_{\text {IL }}$ min to $V_{\text {ILA }}$ max, the output remains at a high level. When $\mathrm{V}_{\text {in }}$ increases from $\mathrm{V}_{\text {ILA max }}$ to $\mathrm{V}_{\text {IHA min }}$, the NOR output

1-2: MECL 10,000 Transfer Characteristics and Specification Points

(a) MECL 10,000 Transfer Characteristics

$$
V_{E E}=5.2 \mathrm{~V}
$$


(b) MECL $\mathbf{1 0 , 0 0 0}$ Specification Points $\left(25^{\circ} \mathrm{C}\right)$

1-3: MECL $\mathbf{1 0 , 0 0 0}$ and MECL III Specified Logic Levels and Thresholds

| PARAMETER (VOLTS) | $0^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  | $+75^{\circ} \mathrm{C}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MECL 10,000 | MECL 111 | MECL 10,000 | MECL 111 | MECL 10,000 | MECL 111 |
| $V_{1 H}$ max $\& V_{\text {OH max }}$ | -0.850 | -0.840 | -0.810 | -0.810 | -0.720 | -0.720 |
| $\mathrm{V}_{\mathrm{OH} \text { min }}$ | -1.010 | -1.000 | -0.960 | -0.960 | -0.900 | -0.900 |
| $V_{O H A}$ min | -1.030 | -1.020 | -0.980 | -0.980 | -0.920 | -0.920 |
| $V{ }^{\prime} H^{\prime}$ min | -1.155 | -1.135 | -1.105 | -1.095 | -1.045 | -1.035 |
| $V_{\text {ILA max }}$ | -1.485 | -1.500 | -1.475 | -1.485 | -1.445 | -1.460 |
| $V_{\text {OLA }}$ max | -1.640 | -1.615 | -1.630 | -1.600 | -1.600 | -1.575 |
| $V_{\text {OL max }}$ | -1.660 | -1.635 | -1.650 | -1.620 | -1.620 | -1.595 |
| $V_{I L} \min \& V_{O L}$ min | -1.870 | -1.870 | -1.850 | -1.850 | -1.830 | -1.830 |

Conditions: Ceramic DIL package stabilized with $\geq 500 \mathrm{Ifm}$ air flow.
will switch to a low level. Then, as the input continues more positive than $V_{\text {IHA }}$ min, the output continues more ncgative with a slope of about -0.24 . This is caused by the collector input node going more negative because of increasing collector current as $\mathrm{V}_{\text {in }}$ goes more positive.

If the input continues in the positive direction, saturation will be reached at an input of about -0.4 volts. Beyond that point, the base-collector junction is forward biased to saturation and the collector voltage and output will go more positive with the increasing input level. Since the saturation point is well above $\mathrm{V}_{\mathrm{OH}} \max$, operation in this mode will not occur in normal system operation. The OR output level depends on Q5's collector voltage (cf Fig. 1-1). This output is unaffected by input levels except in the active transfer region.

Suffice it to say that while the manufacture of MECL circuits is not a primary concern of the user, nevertheless ease of manufacture does translate directly into end product cost. Although not as easy to build as some slower logic families because of smaller transistor geometries, MECL does have some features which facilitate processing. First, the voltage gain of the basic gate circuit (approximately 4.5 for MECL 10,000 ) is essentially independent of transistor beta. So transistor beta can be allowed to vary from a low of about 70 in high speed MECL ( 40 for MECL II) to a high in excess of 300 , which permits easy processing limits. Second, the output voltage levels depend on diode drops for a high output, and diode drops and resistor ratios for a low output. Resistance ratios can be held to within $\pm 5 \%$ even though absolute values vary by $\pm 20 \%$. Again, this eases processing.

Third, since the transistors used do not saturate, the gold doping which is normally required to decrease storage time is not required in MECL processing; therefore yields are better. Fourth, collector-emitter voltages are low, due to circuit design, again relaxing processing restrictions. Such advantages, together with Motorola's ability to control processing, permit high volume production of all MECL circuits. In effect, this means low-cost high performance circuits for the designer.

## Noise Margin

Noise margin is a dc voltage specification which measures the immunity of a circuit to adverse operating conditions. Noise margin is defined as the difference between the worse case input logic level ( $V_{\text {IHA min }}$ or $V_{\text {ILA max }}$ ) and the guaranteed worst case output ( $\mathrm{V}_{\mathrm{OHA}}$ min or $\mathrm{V}_{\text {OLA max }}$ ) for those inputs. Figure 1-3 lists the worst case limits for MECL 10,000 and MECL III. (MECL II levels may be found in the general information section of the Motorola "MECL Integrated Circuits Data Book').

High level noise margin is obtained by subtracting ( $\mathrm{V}_{\text {IHA min }}$ ) from $\left(V_{\text {OHA min }}\right)$; similarly, low level noise margin is ( $V_{\text {ILA max }}$ ) minus (VOLA max ). Worst-case noise margin is guaranteed to be at least 0.175 volts for MECL II, 0.125 volts for MECL 10,000 (and MECL III in stud packages), and 0.115 volts for MECL III in dual in-line packages. Using typical output voltage levels for MECL circuits, noise margins are usually better than guaranteed - by about 75 millivolts.

A second noise parameter of interest to the designer is obtained by cascading worst case gates and measuring the minimum "noise" input that will propagate through the gates. This measurement is more indicative of actual system operation than dc noise margin, and is often referred to as "noise immunity" or "ac noise immunity". Testing has shown that this "noise immunity" is typically at least 40 millivolts greater than the dc noise margin specified by voltage levels. However, ac
noise immunity is rather difficult to measure. Consequently it is not specified on the data sheets.

In system design, the user is concerned with noise margin when devices at different temperatures and different power supply voltages interface with each other. Figure 1-3 tabulates the worst case change in logic levels as a function of temperature. Equally important is the change in output levels as a function of supply voltage (cf Figure 5-2). The logic 1 levels are relatively independent of power supply voltage, and the change in the output level is typically less than 0.05 of the $V_{\text {EE }}$ change. The change in the $\emptyset$ level is a function of the resistor ratios in the current switch and is typically 0.25 of the $\mathrm{V}_{\text {EE }}$ change. These values illustrate the rejection of power supply variations that is characteristic of MECL. Detailed information on noise margin changes due to power supply and temperature variations is given in Chapters 5 and 6.

## MECL Circuit Types

It is possible to connect the basic MECL differential amplifiers together within a circuit to increase logic flexibility, speed, and power efficiency. Two techniques, series gating and collector dotting, add the NAND and AND logic functions to the basic OR and NOR operation of the MECL gate with very little increase in propagation delay. A third technique, Wired-OR, gives the logic OR function by tying together two or more emitter-follower transistors. This is used internally in complex functions to save speed and power and, unlike collector dotting, may also be used externally by connecting logic outputs together.

Series gating is accomplished by connecting MECL differential amplifiers in a current-switch "tree", building up from a current source, Q1, as shown in Figure 1-4. The A input controls the switch, Q2/Q3 through the level shifter $Q \emptyset$ and the

1-4: Series Gating


1-5: Collector Dotting

associated resistor diode network. The bias network is modified to provide the proper voltage level at Q3, a level which is lower than that on Q7 and Q5. The two upper switch pairs are controlled by inputs $B$ and $C$. The overall circuit generates the four logic functions: $\overline{\mathrm{A} \cdot \mathrm{B}}, \overline{\mathrm{A} \cdot \overline{\mathrm{B}}, \overline{\overline{\mathrm{A}} \cdot \mathrm{C}} \text {, and } \overline{\overline{\mathrm{A}} \cdot \overline{\mathrm{C}}} \text {. MECL circuits use up to three levels of }{ }^{\text {a }} \text {. }}$ series gating, permitting up to eight logic functions with one current source.

The propagation delay from an input, to a top current switch is approximately one gate delay. The propagation delay from an input to a lower level current switch is slightly longer because of the input level shifter $\mathrm{Q} \emptyset$. Typically, the latter takes about 1.5 gate delays. More specific information is found on the data sheet for a particular part.

Because of the bias network design, some of the MECL II series gated circuits require unused inputs to be connected to $\mathrm{V}_{\mathrm{OL}}$ instead of to the normal $\mathrm{V}_{\mathrm{EE}}$ connection. These circuits are identified by specifying $\mathrm{V}_{\mathrm{IL} \text { min }}$ other than -5.2 V on the data sheets.

Series gating is an advantage in MECL logic since it provides the AND or NAND logic functions. Together with the OR/NOR function of the basic gate, MECL has the four basic logic functions needed for efficient logic design. Series gating is used internally in most MECL complex functions and flip flops.

Collector dotting is a second logic technique which is used in the MECL 10,000 series. With it, the logic AND function can be generated by interconnecting one collector node of separate differential current switches as shown in Figure 1-5. When connected this way the two 2-input OR gates give the logic function:

$$
\mathrm{V}_{\mathrm{O}}=(\mathrm{A}+\mathrm{B}) \cdot(\mathrm{C}+\mathrm{D})
$$

Only one collector resistor $\left(\mathrm{R}_{\mathrm{C}}\right)$ is used for the two transistors Q1 and Q2. The interconnection requires that at least one input to each gate be at a logic 1 level for the output to be at the logic 1 level. Since it is possible to have both Q1 and Q2 conducting at the same time (all inputs low), a clamp is used to limit the current in $\mathrm{R}_{\mathrm{C}}$ and maintain the output $\emptyset$ logic level voltage. This clamp consists of R 1 and Q3. They insure that the Q1/Q2 collector node never goes more negative than $\left(I_{B B} R_{1}+V_{B E Q 3}\right)$. Propagation delays for all inputs to collector dotted circuits are equal and are typically about $20 \%$ greater than the basic gate delay.

To allow for temperature variations, the collector-dotted logic functions are designed to have the same $\mathrm{V}_{\mathrm{OL}}$ as normal logic gates at $\mathrm{T}_{\mathrm{A}}=75^{\circ} \mathrm{C}$ when only one gate has all of its inputs at a logic $\emptyset$ level. Therefore, when all gates have all their inputs at a logic $\emptyset$ level, $\mathrm{V}_{\mathrm{OL}}$ will be slightly more negative than a normal gate. This does not limit device operation, but does give an increase in noise immunity for the logic $\emptyset$ level.

The collector dot (OR-AND) logic function, series gating, and the Wired-OR characteristics of MECL combine to provide the means for designing very efficient and fast complex logic functions.

## MECL Flip-Flops

In addition to the basic gate, the flip-flops in a logic line provide a necessary building block. MECL employs two types of flip-flop circuits; the ac coupled JK flip-flops found in MECL I and MECL II, and the direct coupled master-slave flip-flops used in MECL II, MECL 10,000 and MECL III.

The MECL II ac coupled flip-flops are characterized by small capacitors ( 25 to 30 pF ) coupling the $\overline{\mathrm{J}}$ and $\overline{\mathrm{K}}$ inputs to the storage section of the circuit. Because of this capacitive coupling, the circuit is somewhat sensitive to input rise time. However, the circuits will trigger on signals of MECL amplitude with edges up to 100 ns long - much longer than any MECL edge. The multiple $\overline{\mathbf{J}}$ and $\overline{\mathrm{K}}$ inputs of the MC1013/MC1213 and MC1027/MC1227 are especially useful in synchronous counters or counters with non-binary counting sequences.

A limitation on these flip-flop circuits is their susceptibility to some types of noise on the input line. For example, a positive going input with a large overshoot on a $\bar{J}$ input will override a 1 level on another $\bar{J}$ input intended to inhibit that positive going signal. The overshoot will couple through the capacitor and look like a $\overline{\mathbf{J}}$ input. A similar condition exists on the $\overline{\mathrm{K}}$ inputs. Fortunately the problem is not a serious one and its solution requires only that the input signals do not have excessive ringing. It is recommended that overshoot on the $\bar{J}$ and $\overline{\mathrm{K}}$ inputs be held to 100 millivolts.

The MECL II type D, and all MECL 10,000 and MECL III flip-flops, use the direct coupled master-slave circuit as shown in Figure 1-6 for the MC1670. In each direct coupled circuit the master is updated while the clock is low, and data is transferred to the slave on the positive excursion of the clock. This type of circuit offers better noise protection than the ac coupled circuit and is not susceptible to overshoot on the inputs. Also, the master-slave flip-flops do not have the rise time limitations of the ac coupled circuits.

## Operation Of Flip-Flop

In the circuit of Figure 1-6 assume that initially $\mathrm{Q}, \mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{R}, \mathrm{S}$, and D are at $\emptyset$ levels and that $\bar{Q}$ is at the 1 level. Since the clocks and the $R$ and $S$ inputs are low,

transistors 1Q3 and 2Q3 are conducting. In the slave section only transistors 2Q6 and 2Q7 are in series with 2 Q3. The output of the slave section is fed back to these two transistors in order to form a latch. Thus, when the clock is low, the output state of the slave is maintained. In the master section, the current path is through 1Q3 and 1Q9.

Now assume that the D input goes high. The high-input signal on the base of 1Q4 causes it to conduct, and 1Q9 to turn off. The voltage drop across resistor RC1 causes a low-state voltage on the base of 1Q11 and therefore on the emitter of 1Q11. Since there is essentially no current flow through RC2, the base of transistor Q10 is in a high state. This is reflected in the emitter of 1 Q10, and in turn is transferred to the base of 1Q6. 1Q6 is biased for conduction but, since there is no current path, it does not conduct.

Now assume one of the clocks goes high. As the clock signal rises, transistor 1Q2 turns on and transistor 1Q3 turns off. This provides a current path for the common-emitter transistors 1Q5, 1Q6, 1Q7, and 1Q8. Since the bases of all these devices except 1Q6 are in the low state, current flow is through 1Q6. This maintains the base and emitter of 1Q11 low, and the base and emitter of 1Q10 high. The high state on 1Q10 is transferred to 2Q4 of the slave section.

As the clock continues to rise 2Q2 begins to turn on and 2Q3 to turn off. (Reference voltages in the master and slave units are slightly offset to insure prior clocking of the master section). With transistor 2 Q 2 conducting and the base of 2 Q 4 in a high state, the current path now includes 2Q2, 2Q4, and resistor RC3. The voltage drop across the resistor places a low-state voltage on the base of 2Q11, and therefore on the emitter, of 2Q11. The lack of current flow through RC4 causes a high-state input to the base of 2Q10. Finally these states are fed back to the latch transistors, 2Q6 and 2Q7 and appear on the $Q$ and $\bar{Q}$ outputs.

As the clock voltage falls, transistor 2Q2 turns off and 2Q3 turns on. This provides a current path through the latch transistors, "locking in" the slave output.

In the master section, the falling clock voltage turns on transistor 1Q3 and turns off 1Q2. This enables the input transistor 1Q4 so that the master section will again track the D input.

A separation of thresholds between the master and slave flip-flops is caused by R8. The current through this resistor produces an offset between the thresholds of the transistor pairs 1Q2/1Q3 and 2Q2/2Q3. This offset disables the D input of the master flip-flop prior to the enabling of the information transfer from master to slave via transistors 2Q4 and 2Q9. This disabling operation prevents false information from being transferred directly from master to slave during the clock transition, particularly likely if the $D$ input changes at this time. The offsetting resistor, R8, also allows a relatively slow-rising clock waveform to be used without the danger of losing information during the transition of the clock.

Both set and reset inputs are symmetrically connected. Therefore, their action is similar although results are opposite. As a logic 1 level is applied to the S input transistor, 1Q2 begins to conduct because its base is now being driven through 1Q19 which is in turn connected to S . Transistor 1Q5 is now on, and the feedback devices 1Q6 and 1Q7 latch this information into the master flip-flop. A similar action takes place in the slave with transistors $2 \mathrm{Q} 2,2 \mathrm{Q} 5,2 \mathrm{Q} 6$, and 2 Q 7 .

## MECL Family Comparison

A list of MECL circuit characteristics is tabulated in Figure 1-7. The various families are compared with respect to both features and performance. Because of the
big speed difference between standard MECL II and the higher speed MECL II clock drivers, many of the figures in the MECL II column do not apply to the complete line. The following paragraphs describe the MECL characteristics in the order of Figure 1-7. Differences between standard and high-speed MECL II are pointed out when significant.

1-4... The first four items in Figure 1-7 are self-explanatory and have been discussed in the introduction and the preceeding section on the basic gate.

1-7: MECL Family Comparison

${ }^{*}-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
5. . . Maximum input dc loading current is specified on individual circuit data sheets. The numbers listed here apply to a single input of a basic gate. If a package input goes to more than one point in a circuit, such as a gate strobe line would, additional current may be required. Because of higher power in the MECL II clock drivers, these inputs are specified at $300 \mu \mathrm{~A}$ maximum input current. The input current difference between the MECL II and MECL 10,000 circuits is due to the 50 $\mathrm{k} \Omega$ input resistor used with MECL 10,000.

Calculating the input current, $\mathrm{I}_{\text {in }}$, for MECL 10,000 with a worst-case input resistor value of $30 \mathrm{k} \Omega\left(\mathrm{R}_{\mathrm{in}}\right)$ gives an input resistor current of:

$$
\begin{aligned}
\mathrm{I}_{\mathrm{in}} & =\frac{\mathrm{V}_{\mathrm{R}}}{\mathrm{R}_{\mathrm{in}}}=143 \mu \mathrm{~A} \\
\mathrm{~V}_{\mathrm{R}} & =\left|\mathrm{V}_{\mathrm{EE}}-\mathrm{V}_{1}\right|=4.3 \mathrm{~V}
\end{aligned}
$$

where: $\mathrm{V}_{\mathrm{R}}=$ voltage drop across the input resistor, $\mathrm{R}_{\mathrm{in}}$, with a logic 1 input,
$\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}$ supply voltage,
$\mathrm{V}_{1}=-0.9 \mathrm{~V}$ (a typical logic 1 level $)$.
The typical $50 \mathrm{k} \Omega$ value will use slightly less current, but either resistance value is very high compared to the output circuit impedance or the line impedance. The $350 \mu \mathrm{~A}$ specification for MECL III applies only to the Hi-Z circuits. The $2 \mathrm{k} \Omega$ input impedance of the Lo-Z circuits requires an additional input current of:

$$
\frac{\mathrm{V}_{\mathrm{R}}}{\mathrm{R}_{\mathrm{in}}}=\frac{4.3 \mathrm{~V}}{2 \mathrm{k} \Omega}=2.15 \mathrm{~mA}
$$

6-8. . . Output voltage levels are specified at currents representative of circuit operation. MECL I and MECL II are normally used with unterminated lines and are specified for a fanout of 25 , i.e., 2.5 mA total output current. Although the MECL II line driver will drive transmission lines, the output levels are given at 2.5 mA to maintain consistency with the rest of the MECL II family. MECL 10,000 and MECL III are designed to drive $50 \Omega$ transmission lines terminated to -2 Vdc (measured from $V_{C C}$ ). The current, ITT, required by the line termination is:

$$
\mathrm{I}_{\mathrm{TT}}=\frac{\mathrm{VTT}_{\mathrm{T}}-\mathrm{V}_{1}}{\mathrm{Z}_{\mathrm{O}}}=\frac{(-2.0+0.9) \mathrm{V}}{50 \Omega}=-22 \mathrm{~mA} .
$$

Consequently, the outputs are specified with 50 ohm loads. The maximum permissible output currents of 20 mA for MECL I and MECL II, 50 mA for MECL 10,000 , and 40 mA for MECL III, insure a good safety margin over the specified currents.
9. . . The dc loading fanouts for MECL 10,000 and MECL III are computed by dividing the output current by the input current. However, both ac limitations and current needed in the transmission line termination can be expected to restrict the system fanout to a smaller number than the one computed.
10... Two techniques are used to measure circuit input capacitance. One method uses an impedance meter, such as the H.P. 4815A RF Vector Impedance Meter, to measure impedance and phase angle. The other technique uses a time domain reflectometer (TDR) to measure the effect of capacitance on the impedance of a transmission line. (The mathematical relationships used to calculate input capacitance from TDR data are presented later in Chapter 7). Although small, the
input capacitance will affect system rise time and transmission line propagation delay as a function of fanout at high MECL speeds.
11... DC output impedance can be calculated from measurements of the output voltage as a function of output current: $\mathrm{Z}=\Delta \mathrm{V} / \Delta \mathrm{I}$. The gate output impedance must be much lower than the line characteristic impedance in order to provide full MECL signal levels when driving transmission lines. The output impedance (resistive load) is the parallel value of the output transistor and pulldown resistor. It should be noted that capacitance charging rate during a negative transition is limited by current flow through the pulldown circuit.

12-13... Gate propagation delay, edge speed, toggle rate, and power dissipation are standard data sheet information. Propagation delay ( $\mathrm{t}_{\mathrm{pd}}$ ) is measured from the $50 \%$ amplitude point on the input signal to the $50 \%$ amplitude point on the output signal. Normally the edge speed given is measured between the 10 and the $90 \%$ amplitude points on the output signal. However, because of the amount of rounding on the upper $10 \%$ of the MECL 10,000 edges, this family is specified with 20 to $80 \%$ edge speeds for easier correlation. Nevertheless, 3.5 ns is a typical 10 to $90 \%$ figure which can be compared with other families.
14. . . Toggle speeds are minimum rates for the flip-flops in a family. MECL II has flip-flops with speed figures ranging from 70 to 180 MHz . The 180 MHz figure listed in the table is for the MC1034, the highest-speed MECL II flip-flop.
15. . . Gate power here is specified for MECL II, MECL 10,000 and MECL III with open emitter outputs. The MECL I power figure is higher since that family is only available with output pulldown resistors. MECL II gates with pulldown resistors have specified powers ranging from 29 to 47 mW per gate depending on the number of gates per package which share a bias supply, and on the number of complementary outputs. Gate power for the MECL 10,000 and MECL III gates is specified with open emitter outputs, as is usual with most ECL product lines. The wide variety of output loads - both resistors used with transmission lines and pulldown resistors - makes a power specification under load difficult to define. In a system, the output power is added to the gate power to find total power.

16-17... Open wire length and wire wrap usage are a function of edge speed and the propagation velocity of the wire. The distances shown are maxima, selected to give less than 100 mV undershoot at the receiving end of the line with a fanout of one. Additional information on line driving is found in Chapter 3. Wire wrap may be used with all families but MECL III. The 1 ns edges associated with MECL III cause too much reflection from the wire wrap connection to permit practical use. The open wire maximum line lengths still apply when using wire wraps, unless some form of resistor damping or line termination is used.
18... Damping resistors consist of small resistors (5 to 75 ohms) that are placed in series with a line at the output of the driving circuit to extend the permissible line length. The resistor provides a closer match between the line and the output impedance of the circuit than a direct connection. This match limits overshoot and ringing, and allows the use of line lengths somewhat greater than twice the non-damped lengths.

This technique is useful with all MECL circuits except low impedance (Lo-Z) MECL III. The reason is that the 2.2 mA input current required by the $2 \mathrm{k} \Omega$ input resistor would cause a voltage drop which would impose prohibitive loss of noise margin in the logic 1 state.
19. . . Separate $\mathrm{V}_{\mathrm{CC}}$ inputs ( $\mathrm{V}_{\mathrm{CC} 1}, \mathrm{~V}_{\mathrm{CC} 2}$ ) are characteristic of MECL 10,000, MECL III, and some of the high speed MECL II circuits. The separate $\mathrm{V}_{C C}$ pins are used
to minimize any crosstalk between circuits in a package which might occur with the high switching currents when driving transmission lines. MECL I and MECL II circuits, not designed to be used with transmission lines, have no requirement for separate $\mathrm{V}_{\mathrm{CC}}$ lines. Separate $\mathrm{V}_{\mathrm{CC}}$ lines do not affect using the parts and only require that two package pins be connected to a single ground plane or ground bus.
20... Speed-power product is a measure of a logic family's efficiency. Propagation delay (nanoseconds) is multiplied by the gate power dissipation (milliwatts) to get a measure of efficiency in terms of energy (picojoules). It is interesting to note that gate efficiency has improved with each succeeding logic line introduced. The speed-power product is slightly inaccurate because power figures are used which do not include output loading (discussed previously). However, TTL speed-power products can be inaccurate also as they are generally computed for the circuits operating at a low rate. Such figures would be much worse for circuits operating near top switching rates.
21. . Wired-OR is a technique used with all MECL circuits to obtain the logic OR function by connecting circuit outputs together. With MECL II a maximum of two output load resistors are recommended per Wired-OR connection to limit output current. When several (more than 5) circuits are connected with Wired-OR outputs, it is possible to get a noise spike on the output if all gates are at a 1 output, and all gates but one are simultaneously changed to a logic $\emptyset$. The noise spike is due to the one gate suddenly having to source the output current previously supplied by the other circuits. The pulse width is normally less than the gate propagation delay and of insufficient amplitude to propagate in the system.

22-25... The remaining family features are self-explanatory. Packaging and temperature range for MECL 10,000 are based on initially introduced circuits. Other configurations are being investigated to meet future requirements.


## CHAPTER

## Using MECL

The design guidelines presented here are intended to assist the MECL user to apply MECL families in a system. The rules listed have been tried out in complete systems with good results. As rise times become less than 3 ns , special design rules must be followed. For rise times of 1.5 ns or shorter, designing with transmission lines is necessary.

MECL II, MECL 10,000, and MECL III logic families are treated separately because of the differences in their capabilities and in design techniques to be used. Reasons for the rules, methods for applying them, and test data are found in the following chapters under associated subjects. High speed MECL II clock drivers and flip-flops are not treated separately and should be used in the manner described for MECL 10,000. Otherwise the faster edges of these MECL II circuits may cause sufficient overshoot and ringing to seriously reduce noise immunity or cause false operation.

## 1. MECL II Design Rules

The MECL II family of integrated circuits is designed to provide high circuit speed without special system layout techniques. This feature simplifies design with this form of emitter coupled logic because most of the techniques used with saturated logic apply to MECL II. The ability of MECL II to interface with the faster MECL 10,000 and MECL III families enables MECL II to be used in slower sections of very high speed systems to gain power economy, eased layout rules, and a large choice of logic functions.

Since MECL II rise, fall, and propagation delay times are typically each 4 ns , transmission line techniques are not required. Standard double-sided circuit boards and backplane wiring are normally used with MECL II.

Because of the wide variety of MECL II system sizes and interfaces, not all techniques will apply to every system. The designer should use these rules as guides, modifying them sensibly as required by his particular system.

## A. Logic Design Considerations

1. MECL rise, fall, and propagation delay times are a function of fanout and capacitive loading. Figures $2-1$ through $2-4$ show the reduction in speeds with load for MECL II. Consequently, when MECL II is operating near its upper speed limit, fanout should be restricted as indicated by the curves. Because of the emitter follower outputs, fall time and propagation delay to a $\emptyset$ level is more affected by capacitive loading than rise time and propagation delay to a 1 level (note that the curves in Figure 2-4 are steeper than those in Figure 2-3).
2. Fall time and $t_{p d-}$ may be improved by adding a load resistor between the output and -5.2 Vdc . A $1.8 \mathrm{k} \Omega$ resistor will cut the delay caused by capacitive

## 2-1: Rise Time versus Loading and Temperature

$t_{r}$, RISE TIME
(ns)
$t_{f}$, FALL TIME ( ns )

( $t_{r}$ is measured between the 10 and $90 \%$ points of the rising edge)

2-2: Fall Time versus Loading and Temperature
(Single Pulldown Resistor)

( $\mathrm{t}_{\mathrm{f}}$ is measured between the 10 and $90 \%$ points of the falling edge)
$t_{p d+}$, PROPAGATION DELAY TIME (ns)

2-3: Propagation Delay $t_{p d+}$ versus Loading and Temperature

( $\mathrm{t}_{\mathrm{pd}}+$ is measured between 50\% points of the rising edges)

## 2-4: Propagation Delay $\mathrm{t}_{\mathrm{pd}}$ - versus Loading and Temperature


( $t_{\text {pd- }}$ is measured between $50 \%$ points of the falling edges)
loading nearly in half. Load resistors less than $1.8 \mathrm{k} \Omega$ and any load resistors with fanout greater than 10 should be avoided when using circuits with internal pulldown resistors. There may be a reduction in noise immunity when the output is in the 1 state, due to increased output emitter-follower $V_{B E}$ drop.
3. When driving flip-flops at high speed, clock driver circuits should be used. Such circuits are about twice as fast as the standard MECL II gates. As a result, clock drivers such as the MC1023 or MC1026 can provide the bandwidth necessary for clocking several flip-flops at once - as in a shift register or a synchronous counter operating at high speed.
4. When driving a long string of flip-flops at speeds lower than 50 MHz (clock), two gates may be operated in parallel for additional drive. The MC1001 circuit is useful in this application since its multiple OR or NOR outputs may be wired together.
5. The high operating speed of MECL and the effect of loading on propagation delay must be considered when parallel circuits converge at one point, as shown in Figure 2-5. Unequal delays along paths A and B can result in momentary outputs at point C , each lasting a time equal to the propagation delay difference between A and B. This can be compensated for by additional timing in the form of a strobe, or by adjusting the fanouts along A and B. If possible, unused gate inputs can be paralleled to simulate a larger fanout where required; otherwise a small capacitor can be substituted for the needed fanout (about 5 pF per gate input is recommended).

2-5: Parallel Signal Paths


Under heavy loading, propagation delay along path A will be less than along path B because of the use of OR outputs in A as opposed to the NOR outputs in B. This difference (Figure 2-6) is due to the effect of loading on the fall time, rather than being due to a timing difference between OR and NOR outputs. As a matter of fact, under light loading, propagation delays for both NOR and OR outputs are identical.

When designing clocks for the high speed flip-flops, these timing differences become increasingly important. For example, the MC1034 flip-flop can toggle on a 2.5 ns pulsewidth clock. Consequently, timing chain skewing in the order of 2.5 ns can cause false operation.

## 2-6: Propagation Differences



## B. System Layout Considerations

1. System grounding and propagation delays in interconnecting leads are factors to be considered before laying out a system. Depending on the type of wire used, the wiring propagation time of a signal can greatly affect overall system speed. In normal backplane wiring it is realistic to expect a 2 ns per foot delay. Propagation delay is less in coaxial cable, but more for signal conductors in a multilayer circuit board.
2. System sections such as shift registers and synchronous counters should be on one card. Propagation delay between shift register clocks on separate boards can cause erroneous operation. Where timing is critical, equal length clock lines (to shift registers or other circuits on separate cards) should be run from a common clock to the card connectors. Such lines will also help limit overshoot and ringing (discussed further in section D, "Backplane Wiring" ).
3. The Wire-OR capability of MECL can be a powerful tool for reducing power, propagation delay, and package count. However, since the Wire-OR connection switches current when in operation ( 2.5 mA per load resistor), these leads should be kept as short as possible to avoid crosstalk. It is recommended that WireOR gates be kept within a package or between nearby packages. Wire-OR between circuit boards should be avoided. An increased propagation delay of 0.5 ns per WireOR should be allowed for.
4. Sections of a system where high fanout may be necessary (such as adders with lookahead carry) should be kept on one card. Signal path length should be reduced as fanout is increased to minimize both line delay and reflections.

## C. Circuit Board Layout Techniques

1. The size of a MECL II system circuit board is not restricted by the logic family. System requirements should determine card size.
2. Standard single- or double-sided circuit boards with a good ground distribution may be used with MECL II. A low impedance ground is necessary since any noise on the ground line may be coupled into signal lines. Also, any voltage drop across ground will subtract from the noise immunity of the MECL II circuits. Grounding techniques are discussed at length in Chapter 5, "Power Distribution".
3. As with TTL, bypass capacitors, between ground and -5.2 V should be used with MECL. A $1.0 \mu \mathrm{~F}$ capacitor should be located on the board at the power supply inputs. Bypass capacitors, $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$, should be connected-in once every four or five packages. When breadboarding with MECL II without an effective ground bus, an $0.1 \mu \mathrm{~F}$ bypass capacitor should be used for every two packages. RF quality capacitors (low inductance) are recommended because of high circuit speeds.

Unlike TTL, MECL II does not have large current spikes in the circuit during switching, nor large current changes in the interconnecting circuit board paths during the transition between 1 and $\emptyset$ levels. The function of the bypass capacitors during switching is to charge the small circuit input capacitance and circuit board stray capacitance, thus preventing spikes on the power leads.
4. As with any high speed system, signal lines should be kept as short as possible to minimize ringing and overshoot, as well to simplify timing considerations arising from the propagation delay of a signal along a conductor. Ringing and overshoot are due to the intrinsic inductance and capacitance of the line itself, as well as lumped capacitance at the end of the line. Intrinsic inductance and capacitance are reduced by shortening the lines. A graph of recommended maximum line length as a function of fanout is shown in Figure 2-7. Since increased fanout adds capacitance at the end of the line, the line should be shortened as shown by the following curve.

## 2-7: Recommended Maximum Line Length versus Fanout


5. Longer line lengths are possible if a series damping resistor is used. The resistor is placed at the output of a gate, in series with the signal line as shown in

Figure 2-8. The resistor value depends on the fanout and the required line length. Resistors under 220 ohms for a fanout of one, or under 100 ohms for fanouts

2-8: Damping Resistor

greater than five, are normally used for damping. Values larger than these produce rise and fall time degradation and loss of noise immunity due to IR voltage drop in the resistor. Resistor values are typically 47 ohms, and can be calculated exactly, if desired, from the information given in Chapters 3 and 7. Standard 1/4 watt carbon resistors are commonly used.
6. When driving large fanouts, line lengths can be increased by running parallel leads as shown in Figure 2-9. The distance between the parallel leads is not critical.


This technique should be used for shift register clocks, counter resets, and other high fanout applications. Of course, for synchronous clock lines, clock skew delays should be matched. Series damping may also be used with parallel signal paths.
7. With most MECL II circuits, undershoot ringing on the logic 1 level is critical, since it subtracts from the noise immunity. For safe operating margins, undershoot should be limited to 150 mV . Exceptions to this rule are the MC 1013 , MC1027, and MC1032 ac coupled flip-flops. Because of their ac coupling, overshoot on the inputs should be limited to 100 mV . Shorter signal leads than shown in Figure 2-7 may be required when driving these circuits. Master-slave flip-flops, such as the MC1022 and MC1034, do not have this limitation and can be used with the same undershoot rules as the basic gates.

## D. Backplane Wiring

1. A ground screen is a good means for running a ground in the backplane wiring. A ground screen is made by connecting heavy bus wires to the connectors in a grid pattern before wiring the signal lines. The ground screen lines are wired both parallel to the connectors (tying to the connector pins), and perpendicular to the connectors (contacting multiple ground pins of each connector). This forms a grid network (cf Figure 5-6) of approximately 1 to 2 inch squares over which signals lines are then located.
2. Ferrite beads may be used in backplane wiring for longer signal runs. The recommended line lengths discussed for circuit cards also apply to backplane wiring. A ferrite bead on a wire limits rise and fall time to about 7 ns by attenuating the high frequency components of the signal. With a bead, lines up to three feet long can be driven without excessive overshoot.
3. Standard backplane wiring techniques are used with MECL II. Both wire wrapped and soldered connections perform well. Point-to-point wiring is recommended instead of a laced harness, to lessen line length and reduce crosstalk.
4. For longer signal paths (e.g. between panels or between cabinets) twisted pair lines are recommended. The twisted pair is connected to the OR and NOR outputs at the sending end and to an MC1020 line receiver at the receiving end. With this technique, long lines (hundreds of feet) have been driven with no system degradation other than propagation delay down the line.

## E. System Considerations

1. A good system ground is required for best performance. All grounds should be connected to a common ground point - normally near the power supply. All logic circuits are connected to a circuit ground. All relays, solenoids, motors and other noise generating devices are wired to a separate ground network connected to the common ground point. Standard noise suppression techniques should be employed (i.e. diodes across relays, and capacitors across dc motor brushes).

All mechanical parts such as panels, chassis, and cabinet doors should be grounded with a third ground. A mounting frame is often used for this if good conduction can be made at points of contact. If some pieces of equipment in the system are left ungrounded they may carry transient voltages that will interfere with the rest of the system. The three separate ground systems connected to a common

## 2-10: Grounding System


point will eliminate noise on the signal ground (cf Figure 2-10). Heavy ground leads should be used on large systems to minimize any voltage drop along the ground line run.
2. Twisted pair lines and line receivers are normally used between sections of a system unless line lengths can be kept short. Twisted pair lines should always be used between sections operating at widely differing temperatures ( $>40^{\circ} \mathrm{C}$ ), or between sections not connected with a solid ground network.

## 2. MECL 10,000 Design Rules

The MECL 10,000 family is a high speed ( 2 ns propagation delay), economical logic family designed to fill the gap between the MECL II ( 4 ns ) and MECL III ( 1 ns ) families and to meet the requirements for future high performance systems. The family is designed to drive terminated transmission lines with impedances as low as 50 ohms. Also, increased circuit complexity is possible due to high component densities and very low speed-power products. Finally, the relatively slow edge speeds of MECL 10,000 minimize wiring constraints on a logic system.

This section contains layout and design guidelines for power distribution, ground planes, terminations, line lengths, fanout loading, clock distribution, thermal considerations, and packaging, applicable to MECL 10,000.

## A. General Considerations

1. Standard double-sided plated-through-hole printed circuit boards may be used with the MECL 10,000 family. However multilayer boards will permit a higher component density for a given board area. As a result interconnect lengths are reduced, making the highest speed systems possible.
2. Backplane wire wrapping is also acceptable using commercially available boards. Rules and techniques will be discussed for interconnection lengths and terminations as a function of loading.
3. Coaxial cable, ribbon cable, or twisted pair line is normally required to interface between drawers and card racks in a large system. Microstrip lines are normally required for clock distribution with either series or parallel termination. Series damping resistors can be used to facilitate driving long, unterminated lines.

## B. Printed Circuit Card Layout Techniques

1. For double-sided boards, a ground plane is recommended on one side of the card. This plane provides a stable ground reference for microstrip transmission lines on the other side of the board. Such transmission lines will have a characteristic impedance of less than 150 ohms. If a ground plane is not possible, a ground bus must be used as part of the layout on the board, to provide a low inductance $\mathrm{V}_{\mathrm{CC}}$ line.
2. If possible, run the interconnections on one side of the board in the direction perpendicular to the interconnections on the other side of the board. (This works nicely for large boards holding 100 or more packages).
3. The ground plane or bus should be connected to $10 \%$ of the edge connector pins spaced equally apart. This reduces the ground impedance, in turn minimizing crosstalk - since multiple signals do not have to rely on a single ground return path.
4. The $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{CC} 2}$ package pins should be connected directly to the ground plane or bus, as close to the package as possible. Having the two VCC pins and connecting the collectors of emitter follower outputs to only one $\mathrm{V}_{\mathrm{CC}}$ pin is designed to minimize internal crosstalk.
5. The ground for high current devices - relays, lamps, core drivers, etc. should be separate from the logic ground. These high current circuits should be connected to a separate ground bus on the card and in the backplane. The separated grounds should be connected at the system ground point.
6. Signal interconnection wires between circuits should be kept as short as possible.

## C. Power Supply Bypassing on Circuit Cards

1. A $1.0 \mu \mathrm{~F}$ by pass capacitor is used on each board at the power supply inputs. Decouple every 4 to 5 packages with $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F} \mathrm{RF}$ quality capacitors (-5.2 Vdc to ground).
2. The power supply ground line noise should be limited to less than 50 mV peak-to-peak.
3. Maintain $V_{\text {EE }}$ power supply voltage with less than 100 mV difference among all the logic cards to which signals must interconnect. (This will limit noise margin degradation to less than 30 mV ).
4. Power supply regulation should be better than $\pm 10 \%$.

## D. Backplane and Loading Considerations

1. Wire wrapping techniques are acceptable in the backplane as long as the interconnection rules are followed.
2. A ground screen or ground plane is recommended in the backplane. This gives backplane wiring a characteristic impedance of approximately 140 ohms. (This may vary as much as $\pm 50 \%$ depending on distance from the plane and the route taken). The capacitance of the wire over the ground screen is about $1 \mathrm{pF} / \mathrm{in}$ and the inductance is about $20 \mathrm{nH} / \mathrm{in}$. Parallel terminating resistors, as described in Chapters 3 and 7 , may be used to increase line lengths in the backplane.
3. $10 \%$ of the card edge connector pins should be connected to the ground plane or screen to reduce card-to-backplane ground impedance. The lowered ground impedance resulting from many pins paralleled to ground minimizes crosstalk since several signals do not have to rely on a single ground return path.
4. The optimum choice for backplane wiring (for maximum line impedance continuity) is the strip line motherboard technique. In such a case, board interconnections on the motherboard would follow the same rules as the strip line circuit card. Strip line techniques will be discussed in later sections (Chapter 3 and Chapter 7).
5. Series damping resistors can be used to series terminate the interconnect wires as follows:
a. Ten inches of open wire (with a $600 \Omega$ output emitter pulldown resistor connecting to -5.2 volts) can be driven if a 50 ohm resistor is placed in series at the sending end. Up to eight loads may be driven using this configuration. Eighteen inches of line with up to 4 loads may be driven by using a 100 ohm series resistor. These resistor values will insure that any undershoot will be less than 100 mV .
b. Ten inches of open wire may be driven in series with 10 inches of printed circuit line (in either order) if a 100 ohm resistor is placed in series at the sending end. This arrangement can drive up to 4 loads.
6. Three inches of open wiring with a fanout of up to 4 gate loads will produce less than 100 mV undershoot. A ferrite bead place in the line will increase the open wiring length to 15 inches.
7. A damping resistor or a combination of series/parallel terminations with microstrip lines is required when driving flip-flops whenever fanouts exceed 4 and whenever line lengths are greater than 3 inches.
8. Coaxial cable and twisted pair line are recommended when top speeds and rock-bottom noise pickup is a "must" for signal paths in a backplane. An alternate approach, ample for nearly all requirements, is to use strip lines or microstrip lines in a back plane motherboard as in \#4 above.
9. Recommended coaxial cables have characteristic impedances of 50-100 $\Omega$, and time delays of $1.5 \mathrm{~ns} / \mathrm{ft}$.
10. Twisted-pair lines may be made of standard hookup wire (AWG 24-28), twisted about 30 turns per foot. Such twisted pair exhibits a characteristic impedance of about 110 ohms.
11. When driving coaxial cables, the printed circuit leads from the driver and receiver (going to the coax) should be kept as short as possible to reduce mismatch reflections, unless microstrip or strip line is used.
12. When driving 110 ohm twisted pair, the pair line should be terminated with a 110 ohm resistor across the differential input to a line receiver (MC10115 or MC10116). A 600 ohm pulldown resistor should be connected to each output of the gate driving the twisted pair.
13. Twenty feet of twisted line can be driven by a MECL 10,000 OR/NOR gate at a frequency of 100 MHz , when received by a line receivcr.
14. Twisted pair line is recommended for interconnections whenever a temperature differential of more than $35^{\circ} \mathrm{C}$ exists between sections in a system.
15. Twisted pair lines are recommended when high switching-current lines are in close proximity to the proposed signal route or when signals run between drawers or racks. If common mode noise is greater than 1.5 volts, then shielded twisted pair is recommended.
16. Inductance and overshoot are reduced if parallel lines are used to fanout to various loads on different circuit boards in the backplane (this also holds for interconnections on the circuit card). In this way, a parallel fanout of 4 will produce very little more overshoot than a fanout of one.
17. Twisted pair lines should be used to distribute clock signals to different logic boards and drawers in a system.

## E. System Distribution and Grounding

1. High switching current lines for core drivers, relays, and motors should be separated physically from logic lines. (cf Chapter 4, discussion of crosstalk).
2. Avoid bundled parallel runs as much as possible. Signals in bundled cables produce crosstalk.
3. Signal distribution architecture should minimize wiring delays to permit the highest possible system clock speed. System clock speeds of greater than 40 MHz can be obtained in medium size computers.
4. The ground for the high switching current circuitry, should be separated from the logic ground. All separate grounds should, however, be tied together at one point - the system ground point. In that way, the ground buses will be at the same potential but current cannot be looped since they are connected at only one point.
5. The cabinet should be strapped to the system ground point to make it serve as an electrostatic shield.
6. If the system is in a high noise environment, connect the system ground point to earth ground with a heavy conductor.
7. All the equipment in a system should be grounded.

## F. Loading Rules for MECL 10,000

1. A MECL 10,000 gate can drive 25 MECL II gate loads with a $2 \mathrm{k} \Omega$ resistor connected from the open emitter output to -5.2 volts.
2. MECL 10,000 and MECL III fanout rules are the same. Minimum output pulldown resistor loading is 50 ohms to -2 volts; 10 gate loads (in addition to the $50 \Omega$ ) will reduce noise margin by less than 20 mV . Maximum output pulldown resistor loading is 100 ohms to -2 volts. Larger resistors result in a loss of logic $\emptyset$ noise margin. See Figure 2-11 for typical output characteristics of MECL 10,000 as a function of output load current and the value of the output pulldown resistor.
3. It is recommended that output pulldown resistor values of from $270 \Omega$ to $510 \Omega$ (connected to -5.2 V ) be used when MECL 10,000 drives MECL 10,000 or MECL III. Under these conditions 25 MECL 10,000 gate loads or 20 MECL III gate loads ( $50 \mathrm{k} \Omega \mathrm{Hi}-\mathrm{Z}$ input) may be driven.
4. MECL 10,000 fall time is primarily a function of the load capacitance and

## 2-11: Output Voltage Levels versus DC Loading


the emitter pulldown resistor. If the emitter pulldown is connected to -5.2 V , the fall time is given by:

$$
\mathrm{t}_{\mathrm{f}} \approx(0.2 \mathrm{RC}+2) \mathrm{ns}
$$

where R is the value of the emitter pulldown resistor (in $\mathrm{k} \Omega$ ) and C is the load capacitance (in pF ). If the emitter pulldown is connected to -2 V , the fall time is given by:

$$
\mathrm{t}_{\mathrm{f}} \approx(1.1 \mathrm{RC}+2) \mathrm{ns}
$$

5. The propagation delay for the output to go negative is also a function of the load capacitance and the emitter pulldown resistor. If the emitter pulldown resistor is connected to -5.2 V , the propagation delay for the output to go negative is:

$$
\mathrm{t}_{\mathrm{pd}-} \approx(0.1 \mathrm{RC}+2) \mathrm{ns}
$$

If the emitter pulldown is connected to -2 V , the formula for the delay is:

$$
\mathrm{t}_{\mathrm{pd}-} \approx(0.47 \mathrm{RC}+2) \mathrm{ns}
$$

6. For computing the signal path delay, the typical gate dclay for the basic gates is 2.0 ns without capacitive loading. With either a $50 \Omega$ emitter pulldown to -2 volts, or $270 \Omega$ to -5.2 V , propagation delay will increase by 0.1 ns per gate load (assuming 5 pF per gate load).
7. For all MECL 10,000 series devices, the various propagation delays listed in the data sheets have been measured with a 50 ohm emitter pulldown resistor connected to -2 volts. Thus, these propagation delays are longer than would occur for a lighter load condition. Consequently the propagation delays specified on the data sheet are used to determine maximum delay paths in a system. (Of course as discussed above, loading will increase the propagation delay and should be allowed for in delay calculations).
8. Emitter dotting is accomplished by tying two or more outputs together. This produces a logic OR function in positive logic. A logic AND function results if negative logic is assigned. For either the $50 \Omega$ or the $270 \Omega$ pulldown, the propagation delay will increase by 50 picoseconds per emitter dot. For loading purposes, each emitter dot may be considered as equivalent to $1 / 2$ a gate load (more precisely, each emitter dot is equivalent to slightly less than 2 pF of capacitive loading).
9. The MECL 10,000 circuit propagation delay is unaffected by the intrinsic line capacitance of an unterminated line. However, overshoot at the receiving end could result in a slightly faster rise time.
10. The MECL 10,000 circuit propagation delay is unaffected by a transmission line properly terminated at the receiving end. Such lines appear as purely resistiveloads.
11. High fanout at the end of a terminated transmission line longer than 1.7 ns does not increase the propagation delay of a MECL 10,000 circuit driving the line.Fanout loading increases the propagation delay of a signal on the line.
12. The delay in signal propagation along a printed circuit line must be taken into consideration. The basic delay of a signal on either a loaded (resistive loading) or unloaded printed circuit surface line over a ground plane is about 1.8 ns per foot or $0.15 \mathrm{~ns} / \mathrm{in}$ for glass epoxy boards. The exact delay can be calculated using the formula: $t_{p d}=\sqrt{\mathrm{L}_{0} \mathrm{C}_{\mathrm{O}}}$, where $\mathrm{L}_{0}$ and $\mathrm{C}_{\mathrm{O}}$ are the intrinsic line inductance and capacitance.
13. The signal propagation delay down the line will increase by a factor of $\sqrt{1+\mathrm{C}_{\mathrm{d}} / \mathrm{C}_{\mathrm{O}}}$. where $\mathrm{C}_{\mathrm{O}}$ is the intrinsic line capacitance and $\mathrm{C}_{\mathrm{d}}$ is the capacitance due to loading and stubs off the line:

$$
\mathrm{t}_{\mathrm{pd}}^{\prime}=\mathrm{t}_{\mathrm{pd}} \sqrt{1+\mathrm{C}_{\mathrm{d}} / \mathrm{C}_{\mathrm{o}}}
$$

14. The increase in signal delay due to load capacitances should be calculated for the particular transmission line characteristics. Lines with low characteristic impedance are less affected because of their higher intrinsic capacitance per unit length.
15. The characteristic impedance of a transmission line is reduced due to load capacitances by the factor $\sqrt{1+\mathrm{C}_{\mathrm{d}} / \mathrm{C}_{\mathrm{O}}}$. So, the formula for the modified characteristic impedance, $\mathrm{Z}_{\mathrm{O}}^{\prime}$, of a transmission line is:

$$
\mathrm{Z}_{\mathrm{O}}^{\prime}=\frac{\mathrm{Z}_{\mathrm{o}}}{\sqrt{1+\mathrm{C}_{\mathrm{d}} / \mathrm{C}_{\mathrm{O}}}}
$$

where $Z_{O}$ is the original line impedance.
16. The maximum line length allowable on the circuit board can be calculated using the data in Figure 2-12 for printed circuit line resistance.

For lines terminated to -2 Vdc at the receiving end of the line, the signal voltage drop in the line is:

$$
\Delta \mathrm{V}_{\mathrm{Sig}}=\left(\frac{2-\mid \mathrm{V}_{\mathrm{OH}^{\prime} \mid}}{\mathrm{R}_{\mathrm{T}}}\right) \cdot(\text { line resistance })
$$

## 2-12: Resistance versus Line Width for Printed Circuit Lines


where $\mathrm{V}_{\mathrm{OH}}$ is the logic 1 output voltage and $\mathrm{R}_{\mathrm{T}}$ is the terminating resistor. Normally this signal voltage drop is small and need not be calculated. For example, 7 feet of $15-\mathrm{mil}$ wide line will have less than 30 mV drop. The maximum length allowable will be that for which $\Delta \mathrm{V}$ remains below about 100 mV .
17. The maximum stub length off terminated lines is 3 inches with a fanout of four gate loads on the stub, (for $<100 \mathrm{mV}$ undershoot). Whenever an open line (stub) is driven by a pulse, the resultant overshoot and ring are held to about $15 \%$ of the logic swing if the two way delay of the line is less than the rise time of the pulse. For these conditions the maximum unterminated line length may be calculated:

$$
\ell_{\max }(\text { in. })=\frac{\mathrm{t}_{\mathrm{r}}}{2 \mathrm{t}_{\mathrm{pd}}^{\prime}}
$$

where $t_{r}$ is the rise time of the pulse. Here $t_{p d}^{\prime}$ is the propagation delay of 1 inch of line (cf \#13 above).
18. Up to 3 parallel open lines can be driven by one gate, following the rules given above. Parallel fanout to loads is recommended when possible, since lead lengths longer than for a single line may then be used. However, a matched transmission line should be used for driving loads over lines longer than shown in Figure 3-13. Note that both stubs and terminated lines can be driven by one and the same gate.
19. If a ground plane is used, longer lines can be driven than if no ground plane is used; or else the value of a series damping resistor can be reduced. The best approach for determining the permissible values of resistance, length of line, and fanout is from the basic equations that are developed in Chapters 3 and 7.

## 3. MECL III Design Rules

The MECL III logic family is the fastest standard logic available. This family is designed to fill the high speed ( 1 ns ) requirements of the computer, communication, or instrumentation system designer. MECL III, like MECL 10,000, is designed to drive terminated transmission lines.

Motorola has successfully met the device/package requirements for a 1 ns logic family. The ability to manufacture very fine geometry devices with reliable multilayer metallization results in very compact circuitry and makes LSI possible for MECL; and so, expansion with complex functions operating at higher data rates, lower power, and smaller size than any other form of logic, has become possible with MECL. This is a direct result of new processing technologies and the techniques available to the MECL circuit designer. These techniques include: series gating, collector dotting, and reducing internal logic swing.

The ability to process data with microelectronic structures at bit rates of over 200 million per second requires a thorough understanding of device circuit design, system interconnects, packaging, and thermal management. Specifically, the necessary compromises and possible trade-offs must be understood. A set of layout ground rules or guidelines will provide a first step toward this goal.

## A. Circuit Card Layout

1. Leave maximum possible spacing among all parallel signal leads to reduce crosstalk. If two signal leads are run parallel at spacings of less than 150 mils, then a ground lead placed between the parallel wires will reduce crosstalk. Such a ground shield will reduce crosstalk from 12 to 7 mV for two $15-\mathrm{mil}$ lines spaced 115 mils with a $35-\mathrm{mil}$ ground shield centered between. If the ground shield is plated through to the ground plane every $1 / 2$ ", the crosstalk will be reduced even further - to 3 mV .
2. The choice between two-layer and multilayer printed circuit board depends upon the maximum operating frequency and the circuit complexity. With clock rates above 200 MHz , the use of multilayer board is highly recommended. This is due to the possibility of ground loops caused by the use of ground plane areas as signal paths on double layer boards. One to three packages, as in a test fixture, may be used satisfactorily above 200 MHz with two-sided printed circuit board.

## B. Transmission Line (Microstrip Line)

1. Avoid sharp bends in transmission lines, to prevent reflections from abrupt changes in the characteristic impedance of the line.
2. If two sided board is used, Figure 3-7 may be used to determine $Z_{0}$.
3. For MECL systems the physical width of microstrip lines used leads to characteristic impedances usually lying between 50 and 120 ohms. To achieve impedance values greater than 120 ohms, line widths have to be very narrow. This promotes two problems. One is that as dc series resistance goes up, signal level at the receiving end of the line is reduced. The second problem is that "etch-outs" or pin holes exist after etching narrow lines. As a result of various considerations, it happens that 68 ohms is a wise choice of impedance.

An impedance of $68 \Omega$ yields the best trade-off between delay time and power consumption. A $50 \Omega$ line would consume more power. A higher impedance would consume less power, but delay time would increase. As a matter of fact, three impedance levels can serve most applications: 50,68 , and $100 \Omega$. A 68 ohm stripline is a good choice for on-board uses, while 50 and $100 \Omega$ are used for single ended or party line drive (respectively) off the board.
4. Line characteristic impedance, $\mathrm{Z}_{\mathrm{O}}$, is inversely proportional to the square root of the line capacitance. Therefore, known values of gate input capacitance can be used to modify $\mathrm{Z}_{\mathrm{O}}$, i.e.:

$$
\mathrm{Z}_{\mathrm{O}}^{\prime}=\frac{\mathrm{Z}_{\mathrm{O}}}{\sqrt{1+\mathrm{C}_{\mathrm{d}} / \mathrm{C}_{\mathrm{O}}}} \quad \text { (ohms) }
$$

where $Z_{O}^{\prime}$ is the new effective characteristic impedance, $C_{d}$ is the sum of the capacitance due to loads distributed along the line (circuit inputs and stray capacitance), and $\mathrm{C}_{\mathrm{O}}$ is the intrinsic line capacitance.

The effect of load capacitances on signal propagation delay time, $\mathrm{t}_{\mathrm{pd}}$, is:

$$
\mathrm{t}_{\mathrm{pd}}^{\prime}=\overbrace{\mathrm{Z}_{\mathrm{o}} \mathrm{C}_{\mathrm{O}}}^{\mathrm{t}_{\mathrm{pd}}} \sqrt{1+\frac{\mathrm{C}_{\mathrm{d}}}{\mathrm{C}_{\mathrm{o}}}} .
$$

If $\mathrm{C}_{\mathrm{d}}$ and $\mathrm{C}_{\mathrm{O}}$ are in pF , and $\mathrm{Z}_{\mathrm{O}}$ in k ohms, $\mathrm{t}_{\mathrm{p}}$ d will be in ns .
These relationships show that load capacitances increase propagation delay and will decrease the characteristic impedance. Lines with low characteristic impedance are least affected due to their higher capacitance per unit length.

The one important advantage of transmission lines with proper termination is that stubs have little effect on line delay times. With a $\mathrm{Z}_{\mathrm{O}}$ of $50 \Omega$, stubs must be limited to 1 " or less to prevent excessive ringing.

## C. On-Card Clock Distribution Via Transmission Lines

1. Use of the OR output for gates used as clock buffers is recommended in developing a clock chain or tree. A small clock skew may result from using both the OR and NOR outputs in the chain.
2. Use balanced fanouts on the clock drivers in a tree.
3. Overshoot can be reduced by using two parallel drive lines in place of one
drive line. The effect of this arrangement is to cut the load capacitance per line in half.
4. To minimize clock skewing problems on synchronous sections of the system, line delays should be matched to within 1 ns .
5. It is always good practice to use a buffer when driving long lines off the card. One instance when a buffer is particularly desireable is when Q or $\overline{\mathrm{Q}}$ outputs from a high frequency counter are also used within the feedback logic of the counter.
6. Parallel drive gates are used when high clocking repetition rates are required, and when driving high capacitance loads. The bandwidth of a MECL III gate may be extended by paralleling both halves of a dual gate. Approximately 40 or 50 MHz of bandwidth can be gained with the two (or three) clock driver gates in parallel.
7. Fanout limits should be applied to clock distribution drivers. Four to six loads should be the maximum load per driver for best high speed performance. Avoid lumped loads at the end of lines greater than 3 inches long. A lumped load, if used, should consist of no more than four gate loads.
8. For Wired-OR (emitter dotting), two-way lines are required when connection distance is greater than 1 inch. A two-way $100 \Omega$ transmission line is produced by terminating both ends with $100 \Omega$ impedances. Single end termination may be used when all emitter connections are within 1 inch of each other.

## D. Off-Card Clock Distribution

1. The OR/NOR outputs of an MC1 660 may be used to drive into twisted pair lines. At the far end of the twisted pair, an MC1692 differential line receiver is used. The line should be terminated. This may be done with approximately 110 ohms across the differential receiver input.

Alternatively, a 56 -ohm resistor from each of the receiver inputs to -2 Vdc will provide both line termination and pulldown resistance for the MC1660 driver. This latter method not only provides high speed board-to-board clock distribution, but also yields noise margin advantages for the system. That is, the noise margin from board-to-board becomes independent of temperature differentials, due to the line receiver operating with differential inputs.
2. MECL III clock distribution to MECL II logic elements can be done in one of two ways:
a) Use the OR/NOR outputs or $\mathrm{Q} / \overline{\mathrm{Q}}$ outputs to drive twisted pair as above, receiving differentially with the MECL II line receivers. (MC1020, MC1035, or MC1065).
b) Use any MECL III single-rail output to drive MECL II logic, but lightly load the MECL III element ( $2 \mathrm{k} \Omega$ to -5.2 V ) and maintain the interface lead length under 1 inch total.
3. MECL III interfaces directly with MECL 10,000 . Use the wiring rules for whichever family drives the line.

## E. Testing MECL III

1. Keep all unshielded lead lengths as short as possible, less than $1 / 4$ ".
2. For stud packages, use a modified Barnes 14 -pin flat-pack snap-top socket (or equivalent). Physically cut into the sides of the socket near the upper lead
contacts, so that probe points and power may be connected right at the device under test. (See Figure 2-13).

For dual-in-line packages use AMP 16-pin low profile sockets (or equivalent) which have no long paths from the device under test to the solder pads on the bottom of the socket.

2-13: MECL III Stud Package Test Socket

3. Use small RF quality parts: $1 / 8 \mathrm{~W}$ carbon composition resistors and $0.01 \mu \mathrm{~F}$ low inductance disc ceramic capacitors.
4. All input/output connections should be made with good quality miniature $50 \Omega$ semi-ridge coax, and BNC, GR, or miniature coax fittings.
5. A solid ground plane should be used, with $\mathrm{V}_{\mathrm{CC}}$ pins 1 and 14 or 16 connected directly to the +2.0 volt plane via the shortest possible path.
6. $\mathrm{V}_{\mathrm{CC}}$ should be at +2.0 volts with $\mathrm{V}_{\mathrm{EE}}$ at -3.2 volts. The gate under test should have its output connected to a $3 \mathrm{~S} 5 / \mathrm{S} 2-50 \Omega$ sampling plug-in for a Tektronix 568 sampling system (or equivalent). The arrangement shown in Figure 2-14 is recommended by Motorola for measuring subnanosecond performance.

## 2-14: Recommended MECL Test Setup




This demonstration circuit is capable of measuring frequencies in excess of 150 MHz and propagation delays with an accuracy of tenths of a nanosecond. MECL II, MECL III and MECL 10,000 logic functions are used in this circuitry on standard PC board.
For measuring frequency, the standard technique of opening a precision window and counting the input frequency during that interval is used. A $1 \mu \mathrm{sec}$ window is generated from a 100 MHz crystal oscillator and a counter chain made of MC10131 flip-flops. The sampling rate is determined by a unijunction oscillator. Translation and waveshaping is accomplished with an MC10115 buffer. This circuitry also provides the reset pulse between sample intervals. The display is used to show the count and is driven by MECL II MC1045 decoder drivers. The most significant digit displays 1 and 0 and is driven by two high voltage transistors.
The propagation delay measurement is more complex since the speed requirements necessitate some form of averaging technique. The two propagation delay inputs are connected to an MC1674 Exclusive NOR gate. The output of this gate gives a pulse duty cycle proportional to the propagation delay between the two signals. MECL III circuits, such as the MC1674, are the only commercially available integrated circuits which can perform this very high speed task - the Exclusive NOR circuit must operate at twice the input frequency. The waveform out of the Exclusive NOR gate is integrated, giving a voltage level proportional to propagation delay. A ramp function is generated and compared to this voltage level. An MC10115 is used as a comparator, outputting a pulse width window, proportional to the propagation delay of the inputs. This window is used to gate the 100 MHz oscillator to the display counter used in frequency measurements.

## CHAPTER



## Printed Circuit Board Connections

Any signal path on a circuit board may be considered a form of transmission line. If the line propagation delay is short with respect to the rise time of the signal, any reflections are masked during the rise time and are not seen as overshoot or ringing. As a result, because of the high ratio of rise time to propagation delay time, signal lines for most MOS circuits may be several feet long without signal distortion. However, as edge speeds increase with faster forms of logic, the line lengths must be shorter in order to retain signal integrity.

Two techniques can be used to enable high speed circuits to operate over relatively long lines without serious waveshape deterioration. TTL uses an input clamp for fast negative edges. The energy of the overshoot is clamped at one diode drop below ground, and this reduces the amplitude of the following undershoot. The slower positive-going edges are allowed to overshoot, but are damped out by the relatively high output impedance ( 50 to 80 ohms) of the circuit in the logic 1 state. Also, greater noise immunity in the 1 state makes any undershoot less critical.

The disadvantages of the TTL technique show up at higher bit rates and faster edge speeds when fanouts along the line are used. Since the reflections are present in the lines, they will tend to combine at high bit rates to cause signal distortions and loss of noise immunity.

Consequently, MECL uses another approach for handling reflection problems: matching the impedance of the line. In this way, reflections are controlled and signal integrity is maintained.

This chapter discusses circuit interconnections as transmission lines, with the open line treated as an unterminated line. Although MECL III is the only family with a strict requirement for a transmission line environment, it is expected that most MECL 10,000 users will use matched impedance lines to improve interconnection distances and signal purity.

Circuit designers have a choice between transmission lines and conventional interconnect wiring when the distances between MECL devices are short, less than the lengths in Figure 1-7, \#16 or when the rise times are greater than 3 ns . The design decision must be made after thorough analysis of the system requirements. Incorrect selection of conventional interconnect wiring could result in false system operation due to a high percentage of incident pulse reflections and subsequent lowering of the ac noise immunity.

In many cases where MECL devices are used, transmission line techniques are advantageous. When using MECL devices with rise times less than 3 ns , transmission lines are highly recommended. The basic factors which will affect this decision are:
A. System rise time
B. Interconnect distance
C. Capacitive loading (fanout)
D. Resistive loading (line termination)
E. Percentage of undershoot and overshoot permissible (reduction in ac noise immunity).

The result of analyses shows that transmission lines should be used if the percentages ( E , above) exceed the acceptable design goal. A general rule of thumb that can be used is that undershoot should not exceed $10 \%$, and overshoot should not exceed $35 \%$ of the logic swing. The $35 \%$ overshoot limit keeps the input out of saturation and the $10 \%$ undershoot is less than 100 mV loss of noise margin. Actually, most MECL circuits can tolerate up to $30 \%$ undershoot.

An example of a MECL 10,000 device driving an 8-inch open wire is shown in Figure 3-1. The oscilloscope traces, for the 8 -inch open wire without a ground plane,

3-1: Overshoot and Undershoot With an Open Wire Line

taken at points A and B are shown in Figure 3-1 (b). Trace A shows an overshoot condition of $60 \%$ and an undershoot of $40 \%$. It can be seen how this undershoot condition affects trace B during the low level period of the signal - a small spike is produced.

By way of contrast to the open wire circuit, a ground plane is added and the trace shown in Figure 3-1(c) is obtained. The addition of a plane reduces overshoot and undershoot to about $40 \%$ and $20 \%$ respectively.

Figure 3-2(a) shows an 8-inch transmission line correctly terminated. The scope traces in Figure 3-2(b) indicate the marked advantages of using transmission lines correctly terminated.

3-2: Matched Transmission Line Waveshapes

(a) Test Configuration

(b) Input and Output Waveforms

## Transmission Line Geometries

Figures 3-3 through 3-6 show some of the types of transmission lines than can be used for interconnecting high speed logic systems. Details concerning each type are elaborated in the following paragraphs.

## Coaxial Cable and Twisted Pair

Figure 3-3 shows a twisted pair line and the cross section of a coaxial cable transmission line. Some common types of coaxial cable have characteristic impedances of $50,75,93$, or 125 ohms. Twisted pairs can be made from standard hook-up wire (AWG 24-28) twisted about 30 turns per foot. Such twisted pair has a characteristic impedance of about 110 ohms. Coaxial cable and twisted pair are recommended for long line lengths in the backplane.


3-3: Coaxial Cable, Twisted Pair


## Wire Over Ground

Figure 3-4 shows the cross section of a wire over a ground. The characteristic impedance of the wire is

$$
\mathrm{Z}_{\mathrm{o}}=\frac{60}{\sqrt{e_{\mathrm{r}}}} \ln \left(\frac{4 \mathrm{~h}}{\mathrm{~d}}\right),
$$

where $e_{r}$ is the effective dielectric constant surrounding the wire. The wire over a ground plane is most useful for breadboard layout and for backplane wiring. The characteristic impedance of a wire over a ground plane in the backplane is about 120 ohms, although this may vary as much as $\pm 40 \%$ depending on the distance from the plane, proximity of adjacent wires, and the configuration of the ground.


## 3-4: Wire Over Ground

## Microstrip Lines

A microstrip line (Figure 3-5) is a strip conductor (signal line) separated from a ground plane by a dielectric. If the thickness, width of the line, and the distance

from the ground plane are controlled, the line will exhibit a predictable characteristic impedance that can be controlled to within $\pm 5 \%$.

The characteristic impedance, $\mathrm{Z}_{\mathrm{O}}$, of a microstrip line is:

$$
\mathrm{Z}_{\mathrm{o}}=\frac{87}{\sqrt{\mathrm{e}_{\mathrm{r}}+1.41}} \ln \left(\frac{5.98 \mathrm{~h}}{0.8 \mathrm{w}+\mathrm{t}}\right)
$$

where:

$$
e_{r}=\text { relative dielectric constant of the board material }
$$ (about 5 for G-10 fiber-glass epoxy boards),

$\mathrm{w}, \mathrm{h}, \mathrm{t},=$ dimensions indicated in Figure 3-5.
The signal line is made by etching away the unwanted copper using photo resist techniques. The characteristic impedance of microstrip lines for various geometries is plotted in Figure 3-7. These values were calculated from the mathematical relation above and closely agree with experimental time domain reflectometer measurements. In fact, the equation proves to be very accurate for ratios of width to height between 0.1 and 3.0 and for dielectric constants between 1 and 15.

Figure 3-8 shows curves for the microstrip capacitance per foot as a function of line width and spacing.

The inductance per foot may be calculated using the formula:

$$
\mathrm{L}_{\mathrm{O}}=\mathrm{Z}_{\mathrm{O}}^{2} \mathrm{C}_{\mathrm{O}},
$$

where: $\mathrm{Z}_{\mathrm{O}}=$ characteristic impedance,
$\mathrm{C}_{\mathrm{O}}=$ capacitance/ft.
The propagation delay of the line may be calculated by:

$$
\mathrm{t}_{\mathrm{pd}}=1.017 \sqrt{0.475 \mathrm{e}_{\mathrm{r}}+0.67} \mathrm{~ns} / \mathrm{ft}
$$

Note that the propagation delay of the line is dependent only on the dielectric constant and is not a function of line width or spacing. For G-10 fiber-glass epoxy boards ( $\mathrm{e}_{\mathrm{r}} \cong 5.0$ ) the propagation delay of the microstrip line is calculated to be $1.77 \mathrm{~ns} / \mathrm{ft}$.

## Strip Line

A strip line (Figure 3-6) consists of a copper ribbon centered in a dielectric medium between two conducting planes. If the thickness and width of the line, the

3-6: Stripline


3-7: Impedance versus Line Width and Dielectric Thickness for Microstrip Lines


3-8: Capacitance versus Line Width and Dielectric Thickness for Microstrip Lines

CAPACITANCE/FT
( pF )


## 3-9: Impedance versus Wire Width and Spacing for Strip Lines



3-10: Capacitance versus Line Width and Spacing for Strip Lines

CAPACITANCE (pF)

dielectric constant of the medium, and the distance between the ground planes are all controlled, the line will exhibit a characteristic impedance that can be held constant within $\pm 5 \%$. The characteristic impedance of a strip line is theoretically:

$$
Z_{o}=\frac{60}{\sqrt{e_{r}}} \ln \left(\frac{4 b}{0.67 \pi w\left(0.8+\frac{t}{w}\right)}\right)
$$

This equation proves accurate enough for $\mathrm{w} /(\mathrm{b}-\mathrm{t})<0.35$ and $\mathrm{t} / \mathrm{b}<0.25$.
Figure 3-9 gives the actual characteristic impedance for various geometries of stripline. These values were measured with a time domain reflectometer. The measured results closely parallel those calculated from the above equation.

Figure 3-10 shows curves for the stripline capacitance per foot for various line widths and spacings. An LC meter was used to to determine the capacitance.

The inductance per foot can be calculated using the relation $L_{o}=Z_{O}^{2} C_{0}$, while the propagation delay of the line can be found from the relation:

$$
\mathrm{t}_{\mathrm{pd}}=1.017 \sqrt{\mathrm{e}_{\mathrm{r}}} \quad \mathrm{~ns} / \mathrm{ft}
$$

For G-10 fiber-glass epoxy boards ( $\mathrm{e}_{\mathrm{r}} \cong 5.0$ ), the propagation delay of the strip lines is $2.26 \mathrm{~ns} / \mathrm{ft}$. Again, the propagation delay is not a function of line width or spacing.

## Basic Transmission Line Operation

The behavior of signals on a transmission line is important for understanding the methods used to terminate MECL lines. Figure 3-11 shows a line with typical

## 3-11: MECL Transmission Line


loads at both ends. For the purpose of discussion the line delay will be long with respect to the rise time so that reflections will appear at their full amplitude. The output voltage swing at point A is a function of the internal voltage swing, output impedance, and line impedance:

$$
\Delta \mathrm{V}_{\mathrm{A}}=\Delta \mathrm{V}_{\mathrm{INT}}\left(\frac{\mathrm{Z}_{\mathrm{o}}}{\mathrm{R}_{\mathrm{o}}+\mathrm{Z}_{\mathrm{o}}}\right)
$$

Since $R_{O}$ is small compared to line impedance, the output swing is nearly the same as the input transition. The internal voltage swing is approximately 900 mV , giving a typical output swing greater than 800 mV .

This signal propagates down the line and is seen at point B time $\mathrm{T}_{\mathrm{D}}$ later. The voltage reflection coefficient at the load end of the line, $\rho_{\mathrm{L}}$, is a function of the line characteristic impedance and the load impedance:

$$
\rho_{\mathrm{L}}=\frac{\mathrm{R}_{\mathrm{L}}-\mathrm{Z}_{\mathrm{O}}}{\mathrm{R}_{\mathrm{L}}+\mathrm{Z}_{\mathrm{o}}}
$$

Clearly, for the ideal case of $\mathrm{R}_{\mathrm{L}}=\mathrm{Z}_{\mathrm{O}}$, there is no reflection. More important, for any value of $R_{L}$ close to $Z_{O}$ the reflection is quite small. At time $2 T_{D}$ any reflection returns to point A and is again reflected, by the sending end reflection coefficient $\rho_{\mathrm{S}}$ :

$$
\rho_{\mathrm{S}}=\frac{\mathrm{R}_{\mathrm{O}}-\mathrm{Z}_{\mathrm{O}}}{\mathrm{R}_{\mathrm{O}}+\mathrm{Z}_{\mathrm{O}}}
$$

The reflection continues bouncing back and forth between the ends of the line, being successively reduced by the reflection coefficients and the resistance in the line.

## Unterminated Lines

Figure 3-12 shows a specific transmission line variously known as an "open line," an "unterminated line" or a "stub." Behavior of this line is as follows. At time zero an initial, full MECL signal starts at point $A$. Time $T_{D}$ later the signal reaches point B and is reflected by $\rho_{\mathrm{L}}$ discussed previously. Since the input impedance of the driven gate is very high with respect to $\mathrm{Z}_{\mathrm{O}}$, a large positive reflection occurs and signal overshoot results. At time $2 \mathrm{~T}_{\mathrm{D}}$ the reflection is back at point A and is reflected by ${ }^{\rho}$. Because of the low value of $\mathrm{R}_{\mathrm{O}}$ the reflection is in the negative direction (refer to equation for $\rho_{S}$ ), resulting in a signal at point $B$ at time $3 \mathrm{~T}_{\mathrm{D}}$ that is in the opposite direction to the initial signal. This signal at B at $3 \mathrm{~T}_{\mathrm{D}}$ and its subsequent reflections produce the undershoot which subtracts from signal noise immunity. These reflections, successively smaller, cause the condition known as "ringing" as shown in Figure 3-1 (b).

## 3-12: MECL Unterminated Transmission Line



If the lines are sufficiently short, the signal still will be rising at time $T_{D}$, and reflections are part of the rising edge. With longer lines, the rise of the signal will be completed before a time $\mathrm{T}_{\mathrm{D}}$, and reflections will appear as overshoot and
undershoot. For this reason, unterminated or undamped lines have maximum recommended lengths when used with MECL logic.

The undershoot caused by an unterminated line is held to about $15 \%$ of the logic swing if the two way delay of the line is less than the rise time of the pulse. The maximum open line length may be calculated by expressing this rule with the relation:

$$
\ell_{\max } \leqq \frac{\mathrm{t}_{\mathrm{r}}}{2 \mathrm{t}_{\mathrm{pd}}},
$$

where: $\quad t_{r}=$ rise time,
$t_{p d}=$ propagation delay of the line per unit length.
(Use t'pd when line is loaded, cf equation 11, Chapter 7).
It can be seen that the slower rise times of MECL II and MECL 10,000 are compatible with open lines, but that line lengths are important for the faster MECL III. The other variable for line length, $t_{p d}$, is controlled by the type of line (velocity factor) and the loading on the line. Increased loading raises the propagation delay and accounts for the decreasing permissible line length with increasing fanout (cf Figure 2-7). The analysis of rate of propagation with line loading is covered in Chapter 7.

Suggested maximum open line lengths for MECL 10,000, high speed MECL II (i.e. MECL II-1/2) and MECL III are tabulated in Figures 3-13, 3-14, and 3-15 for

3-13: Maximum Open Line Length for MECL 10,000 (Gate Rise Time $=3.5 \mathrm{~ns}$ )

|  |  | $\begin{gathered} \text { FANOUT }=1 \\ (2.9 \mathrm{pF}) \end{gathered}$ | $\begin{gathered} \text { FANOUT }=2 \\ (5.8 \mathrm{pF}) \end{gathered}$ | $\begin{gathered} \text { FANOUT }=4 \\ (11.6 \mathrm{pF}) \end{gathered}$ | $\begin{gathered} \text { FANOUT }=8 \\ (23.2 \mathrm{pF}) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\ell$ MAX (IN) | $\ell$ MAX (IN) | $\ell$ MAX (IN) | $\ell$ MAX (IN) |
|  | 50 | 8.3 | 7.5 | 6.7 | 5.7 |
| MICROSTRIP <br> (Propagation Delay $0.148 \mathrm{~ns} / \mathrm{in}$.) | 68 | 7.0 | 6.2 | 5.0 | 4.0 |
|  | 75 | 6.9 | 5.9 | 4.6 | 3.6 |
|  | 82 | 6.6 | 5.7 | 4.2 | 3.3 |
|  | 90 | 6.5 | 5.4 | 3.9 | 3.0 |
|  | 100 | 6.3 | 5.1 | 3.6 | 2.6 |
| STRIPLINE <br> (Propagation Delay <br> $0.188 \mathrm{~ns} / \mathrm{in}$.) | 50 | 6.5 | 5.9 | 5.2 | 4.5 |
|  | 68 | 5.6 | 4.9 | 3.9 | 3.2 |
|  | 75 | 5.3 | 4.7 | 3.6 | 2.8 |
|  | 82 | 5.2 | 4.4 | 3.3 | 2.6 |
|  | 90 | 5.1 | 4.3 | 3.1 | 2.4 |
|  | 100 | 4.9 | 4.0 | 2.8 | 2.1 |
| $\begin{gathered} \text { BACKPLANE } \\ \text { (Propagation } \\ \text { Delay } \\ 0.140 \mathrm{~ns} / \mathrm{in} .) \end{gathered}\left\{\begin{array}{c} \end{array}\right.$ | 100 | 6.6 | 5.4 | 3.8 | 2.8 |
|  | 140 | 5.9 | 4.3 | 2.8 | 1.9 |
|  | 180 | 5.2 | 3.6 | 2.1 | 1.3 |

3-14: Maximum Open Line Length for High Speed MECL II (Gate Rise Time = $\mathbf{2} \mathbf{n s}$ )

|  |  | $\begin{gathered} \text { FANOUT }=1 \\ (3.3 p F) \end{gathered}$ | $\begin{aligned} & \text { FANOUT }=2 \\ & (6.6 \mathrm{pF}) \end{aligned}$ | $\begin{aligned} & \text { FANOUT = } 4 \\ & (13.2 \mathrm{pF}) \end{aligned}$ | $\begin{gathered} \text { FANOUT }=8 \\ (26.4 \mathrm{pF}) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\ell$ MAX (IN) | $\ell$ MAX (IN) | l MAX (IN) | $\ell$ MAX (IN) |
|  | 50 | 3.5 | 2.8 | 1.9 | 1.2 |
| MICROSTRIP | 68 | 3.2 | 2.3 | 1.5 | 0.8 |
| (Propagation | 75 | 3.0 | 2.2 | 1.3 | 0.7 |
| Delay | 82 | 2.9 | 2.0 | 1.2 | 0.6 |
| $0.148 \mathrm{~ns} / \mathrm{in}$. | 90 | 2.8 | 1.9 | 1.0 | 0.5 |
|  | 100 | 2.6 | 18 | 0.9 | 0.4 |
|  | 50 | 2.8 | 2.2 | 1.5 | 1.0 |
| STRIPLINE | 68 | 2.5 | 1.9 | 1.2 | 0.6 |
| (Propagation | 75 | 2.4 | 1.7 | 1.1 | 0.6 |
| Delay $0.188 \mathrm{~ns} / \mathrm{in}$.) | 82 | 2.3 | 1.6 | 0.9 | 0.5 |
| $0.188 \mathrm{~ns} / \mathrm{in}$.) | 90 | 2.2 | 1.5 | 0.8 | 0.4 |
|  | 100 | 2.0 | 1.4 | 0.7 | 0.3 |
| BACKPLANE <br> (Propagation |  | 2.8 | 1.8 | 0.9 | 0.4 |
| Delay | 140 | 2.4 | 1.4 | 0.5 | 0.3 |
| $0.140 \mathrm{~ns} / \mathrm{in}$.) | 180 | 2.0 | 1.0 | 0.3 | 0.1 |

3-15: Maximum Open Line Length for MECL III (Gate Rise Time 1.1 ns)

|  |  | $\begin{gathered} \text { FANOUT = } 1 \\ (3.3 \mathrm{pF}) \end{gathered}$ | $\begin{gathered} \text { FANOUT }=2 \\ (6.6 \mathrm{pF}) \end{gathered}$ | $\begin{gathered} \text { FANOUT }=4 \\ (13.2 \mathrm{pF}) \end{gathered}$ | $\begin{gathered} \text { FANOUT }=8 \\ (26.4 \mathrm{pF}) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\ell(\mathrm{MAX}$ (IN) | $\ell$ MAX (IN) | $\ell$ MAX (IN) | $\ell$ MAX (IN) |
|  | 50 | 1.6 | 1.1 | 0.7 | 0.6 |
| MICROSTRIP | 68 | 1.4 | 0.8 | 0.5 | 0.4 |
| (Propagation | 75 | 1.3 | 0.8 | 0.4 | 0.3 |
| Delay | 82 | 1.2 | 0.7 | 0.4 | 0.2 |
| $0.148 \mathrm{~ns} / \mathrm{in}$.) | 90 | 1.1 | 0.6 | 0.3 | 0.2 |
|  | 100 | 1.0 | 0.5 | 0.2 | 0.1 |
|  | 50 | 12 | 0.8 | '0.6 | 0.5 |
| STRIPLINE | 68 | 1.1 | 0.7 | 0.4 | 0.3 |
| (Propagation | 75 | 1.0 | 0.6 | 0.3 | 0.2 |
| Delay | 82 | 0.9 | 0.6 | 0.3 | 0.2 |
| $0.188 \mathrm{~ns} / \mathrm{in}$.) | 90 | 0.9 | 0.5 | 0.2 | 0.1 |
|  | 100 | 0.8 | 0.4 | 0.2 | 0.1 |
| BACKPLANE (Propagation | 100 | 1.1 | 0.6 | 0.2 | 0.1 |
| Delay | 140 | 0.8 | 0.3 | 0 | 0 |
| $0.140 \mathrm{~ns} / \mathrm{in}$.) | 180 | 0.6 | 0.2 | 0 | 0 |

various fanouts and line impedances. For these tables, line lengths are chosen to limit overshoot to $35 \%$ of logic swing and undershoot to $12 \%$.

## Series Damped and Series Terminated Lines

Overshoot and ringing on longer lines may be controlled by using series damping or series terminating techniques. Series damping is accomplished by inserting a small resistor (typically $10-75 \Omega$ ) in series with the output of the gate as shown in Figure 3-16. This technique can be used with all MECL families and is associated with lines not defined by a controlled characteristic impedance, (e.g.backplane wiring, circuit boards without ground plane, and most wire wrapped connections).

The series termination is a specialized case of damping in which the resistor value plus the circuit output impedance is equal to the impedance of the transmission line. The waveforms in Figure 3-16 and the following description of operation are for series termination. A similar analysis may be done for any value of damping resistor and line impedance.

## 3-16: Driving a Series Terminated Line



The impedance looking back toward the driving gate at point B should be equal to the characteristic impedance of the transmission line. The dc output impedance is 5 ohms for a MECL III gate and 7 ohms for a MECL 10,000 gate. AC output impedance is only slightly higher than the dc impedance values. Therefore, if $\mathrm{Z}_{\mathrm{O}}$ is 75 ohms, then the value of $\mathrm{R}_{\mathrm{S}}$ must be approximately 68 ohms.

At time $=0$, the internal voltage in the circuit switches to the low state which represents a change of 0.9 volts ( $\Delta \mathrm{V}_{\text {INT }}=-0.9 \mathrm{~V}$ ). The voltage change at point B can be expressed as:

$$
\Delta \mathrm{V}_{\mathrm{B}}=\Delta \mathrm{V}_{\mathrm{INT}}\left(\frac{\mathrm{Z}_{\mathrm{o}}}{\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{\mathrm{O}}+\mathrm{Z}_{\mathrm{o}}}\right)
$$

where $\mathrm{R}_{\mathrm{O}}$ is the output impedance of the MECL gate.
Since $\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{\mathrm{O}}$ is made equal to $\mathrm{Z}_{\mathrm{O}}$ for a series terminated line, then the voltage change at B is $1 / 2$ the voltage, $\Delta \mathrm{V}_{\text {INT }}$. It takes the propagation delay time
of the transmission line, $\mathrm{T}_{\mathrm{D}}$, for the waveform to reach point C , where the voltage doubles due to the near unity reflection coefficient at the end of the line. The reflected voltage, which is equal to the sending voltage, arrives at point B at a time, $T_{D}$, later. No more reflections occur if $\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{\mathrm{O}}$ is equal to $\mathrm{Z}_{\mathrm{O}}$. Similar waveforms occur when the driving gate switches from the low to the high state.

One of the advantages of using series terminated lines is that only the logic power supply is required. Another advantage is the lower overall power requirements. One power supply can also be used with parallel terminated lines described in the next section, but two resistors must be used for the total termination resistor, resulting in the need for considerably more power. In addition, when two power supplies are used with parallel terminated lines using one termination resistor, an extra voltage bus or plane is required to supply -2.0 volts to the termination resistors.

A disadvantage of series termination is that distributed loading along the line cannot be used, because of the half-voltage waveform travelling down the line (see Figure 3-16, waveform B). However there is no limit on the number of lumped loads that can be placed at the end of the series terminated line imposed by reflections at the receiving gate, since all the reflections will be absorbed at the source. Nevertheless, voltage drop across the series terminating resistor due to input current, limits loading to less than 10 .

The distance permitted among the receiving gates at the end of the line can be found from Figures 3-13, 3-14, or 3-15. For example, if MECL III were used with 50 ohm microstrip lines, the maximum total separation of four gate loads at the end of a series terminated line is 0.7 inches (see Figure 3-15).

The disadvantages of slower propagation delay and using only lumped loading at the end of a series terminated line can be eliminated at the expense of more transmission lines, as in Figure 3-17. For parallel fanout, $n$ transmission lines can be

3-17: Parallel Fanout Using Series Termination

used. The value chosen for $\mathrm{R}_{\mathrm{S}}$ should be the same as discussed previously when n was equal to one.

To determine the value of the emitter pulldown resistor, $\mathrm{R}_{\mathrm{E}}$, the following procedure is recommended.

The value of RE must be small enough to supply each transmission line with the necessary current. If $\mathrm{R}_{\mathrm{E}}$ is made too large, the output transistor will turn off when switching from the high to the low voltage state. The maximum value for $\mathrm{R}_{\mathrm{E}}$ can be derived by equating the voltage point at which the output transistor turns off with the midpoint of the logic swing:

$$
\Delta \mathrm{V}_{\mathrm{B}}=\Delta \mathrm{V}_{\mathrm{INT}}\left(\frac{\mathrm{Z}_{\mathrm{o}}}{\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{\mathrm{O}}+\mathrm{Z}_{\mathrm{o}}}\right)
$$

where: $\quad \Delta \mathrm{V}_{\mathrm{B}}=$ one half the logic swing $=400 \mathrm{mV}$,

$$
\begin{aligned}
\Delta \mathrm{V}_{\mathrm{INT}}= & \mathrm{V}_{\mathrm{EE}}-\operatorname{logic} 1 \text { level }=(5.2-0.8) \mathrm{V}=4,400 \mathrm{mV} \text {, (since the } \\
& \text { output transistor is turned off, it does not affect the } \\
& \text { calculation), }
\end{aligned}
$$

$\mathrm{R}_{\mathrm{S}}=$ series damping resistance,
$\mathrm{R}_{\mathrm{O}}=\mathrm{R}_{\mathrm{E}}$ (because the output transistor is turned off).
So:

$$
\mathrm{R}_{\mathrm{E}(\max )}=10 \mathrm{Z}_{\mathrm{O}}-\mathrm{R}_{\mathrm{S}}
$$

Finally, when n parallel lines are driven as in Figure 3-17:

$$
\mathrm{R}_{\mathrm{E}(\max )}=\frac{10 \mathrm{Z}_{\mathrm{O}}-\mathrm{R}_{\mathrm{S}}}{\mathrm{n}}
$$

For $\mathrm{n}=4, \mathrm{Z}_{\mathrm{O}}=75$ ohms, and $\mathrm{R}_{\mathrm{S}}=68$ ohms, this relation gives $\mathrm{R}_{\mathrm{E}}=$ 170 ohms.

Figure 3-18 shows a circuit using MC1026 logic gates. The driving lines have a width of 50 mils and a board thickness of 62 mils. This geometry corresponds to a line impedance of approximately 75 ohms. The length of each line is 8 inches, which produces a line propagation delay of 1.2 ns . The rise and fall times of the driving gate are about 2 ns each. Figure 3-19 shows the trace seen on a Tektronix 567 oscilloscope using the high impedance probe. The waveform of the line output when $\mathrm{R}_{\mathrm{E}}=180$ ohms (close to the value calculated above) shows that the rise time and overshoot of the rising edge are equal to that of the falling edge. The small overshoot of about 50 mV is due to the line impedance being slightly larger than 75 ohms. This does not affect circuit operation in any way. The rise and fall time at the line output are each 3.3 ns .

Figure 3-20 shows the waveforms when $\mathrm{R}_{\mathrm{E}}=600$ ohms. In this case the value of $\mathrm{R}_{\mathrm{E}}$ is much larger than the 170 ohms value calculated. Consequently, the fall time of the waveform suffers since the output transistor turns off and $\mathrm{R}_{\mathrm{E}}$ is unable to supply the proper line current. When the output transistor turns off, the output impedance of the gate becomes that of the pulldown resistor. Calculating the voltage

## Effects of the Emitter Pulldown Resistor, $R_{E}$

3-18: Series Termination Test Set-Up Using the MC1026 Gates



Vertical Scale $=0.2 \mathrm{~V} / \mathrm{cm}$
Horizontal Scale $=10 \mathrm{~ns} / \mathrm{cm}$

3-19: Waveforms from Test Set-Up of Figure 3-18
( $R_{E}=180$ ohms, $n=4$ )

3-20: Waveforms from Test Set-Up of Figure 3-18 $\left(R_{E}=600\right.$ ohms, $\left.n=4\right)$


Vertical Scale $=0.2 \mathrm{~V} / \mathrm{cm}$
Horizontal Scale $=10 \mathrm{~ns} / \mathrm{cm}$
change at point B shows a $\Delta \mathrm{V}$ of:

$$
\begin{aligned}
\Delta V_{B} & =\Delta V_{\text {INT }}\left(\frac{\frac{Z_{o}}{n}}{R_{o}+\frac{R_{S}}{n}+\frac{Z_{o}}{n}}\right) \\
& =(-4,400)\left(\frac{19}{600+17+19}\right) \\
& \approx-130 \mathrm{mV}
\end{aligned}
$$

where $\Delta \mathrm{V}_{\mathrm{INT}}$ is the voltage drop in millivolts across the pulldown resistor when high, and $n$ is the number of parallel series terminated lines.

When the waveform reaches the end of the line, the voltage will double to -260 millivolts and a reflection of -130 millivolts will be sent back toward the driving gate. Since the driving gate output is turned off, the reflection coefficient at the source is approximately 0.8 . Therefore, after a time of twice the line delay, an additional -200 millivolts is received at the load. These reflections continue until the voltage at the end of the line reaches the logic $\emptyset$ state.

These steps in voltage can be seen in the falling edge of the line output waveform (Figure 3-20), in close agreement with the calculations. The fall time increases by approximately six times the line propagation delay, or 7.2 ns . If the transmission line had been longer, the voltage step duration would have increased correspondingly. Note that the gate output at the end of the line also has an increased rise time and propagation delay.

Figure 3-21 shows the waveforms from the test setup shown in Figure 3-18, when only one line is driven $(\mathrm{n}=1)$ and with $\mathrm{R}_{\mathrm{E}}=600$ ohms. Using the equation

3-21: Waveforms from Test Set-Up of Figure 3-18 with Only One Line Driven
$\left(R_{E}=600\right.$ ohm, $\left.n=1\right)$

for $\mathrm{R}_{\mathrm{E}(\max )}$ gives a value of 680 ohms. Note that the rise and fall times are approximately equal ( 2 ns ) meaning that the proper pulldown resistor was chosen. The rise and fall times at the line output are much faster in Figure 3-21 than in Figure 3-19, due to the lighter load at the gate output and reduced nodal capacitance at point A.

Analysis of series damping is very similar to that for a series terminated line. Differences are the line length and the value of the series damping resistor, RS. For series damping this resistor value is normally smaller than the characteristic impedance of the line. Accordingly line lengths are permitted which are longer than the worst-case open line lengths $\left(\mathrm{R}_{\mathrm{S}}=0\right)$, as defined in Figures 3-13, 3-14, and $3-15$. The same equations for voltage at point $B$ and maximum $R_{E}$ apply, as did for series terminated lines. In fact, series damping can be used to extend lines to any length, while limiting overshoot and undershoot to a predetermined amount. Figures 3-22 and 3-23 give minimum values of $\mathrm{R}_{\mathrm{S}}$ for various line impedances for MECL 10,000 and MECL III. For these figures, overshoot was limited to $35 \%$ of signal swing and undershoot to $12 \%$. The technique for calculating these $\mathrm{R}_{\mathrm{S}}$ values is given in Chapter 7.

Here is an example of how Figure 3-22 and 3-23 can be used. Assume that a MECL III gate must drive a fanout of $2(6.6 \mathrm{pF})$ at the end of 1 foot of line in the backplane. The characteristic impedance in the backplane is between 100 and 180

3-22: Minimum Values of $R_{S}$ for Any Length of Line with Specified Limits of Overshoot and Undershoot, Using MECL 10,000

| $Z_{\mathrm{o}}$ (OHMS) | MIN RS (OHMS) <br> FOR $R_{\mathrm{O}}=15$ | UNDERSHOOT <br> $\%$ | OVERSHOOT <br> $\%$ |
| :---: | :---: | :---: | :---: |
| 50 | 9 | 12 | 34.6 |
| 68 | 18 | 12 | 34.6 |
| 75 | 21 | 12 | 34.6 |
| 82 | 25 | 12 | 34.6 |
| 90 | 29 | 12 | 34.6 |
| 100 | 34 | 12 | 34.6 |
| 120 | 43 | 12 | 34.6 |
| 140 | 53 | 12 | 34.6 |
| 160 | 63 | 12 | 34.6 |
| 180 | 72 | 12 | 34.6 |

3-23: Minimum Values of RS for Any Length of Line with Specified Limits of Overshoot and Undershoot, Using MECL III

| $Z_{\mathrm{o}}$ (OHMS) | MIN RS <br> FOR $R_{\mathrm{O}}=6$ | UNDERSHOOT <br> $\%$ | OVERSHOOT <br> $\%$ |
| :---: | :---: | :---: | :---: |
| 50 | 18 | 12 | 34.6 |
| 68 | 27 | 12 | 34.6 |
| 75 | 30 | 12 | 34.6 |
| 82 | 34 | 12 | 34.6 |
| 90 | 38 | 12 | 34.6 |
| 100 | 43 | 12 | 34.6 |
| 120 | 52 | 12 | 34.6 |
| 140 | 62 | 12 | 34.6 |
| 160 | 72 | 12 | 34.6 |
| 180 | 81 | 12 | 34.6 |

ohms. An open line should not be used because it exceeds the length given in Figure 3-15: 0.6 in. Another method therefore must be used - coax, twisted pair, or series damped line.

If series damping is used, then from Figure 3-23, a series damping resistor of 81 ohms or larger should be placed in the line at the driving end. The maximum value of the series damping resistor that should be used is 130 ohms for a fanout of 2 , since there will be a dc level shift of 90 mV (maximum) caused by the series resistance in the line when the driving gate is in the high state. The 90 mV figure is based on the maximum input current, $\mathrm{I}_{\mathrm{in}} \mathrm{H}$, of the MECL III (high Z) gate being $350 \mu \mathrm{~A} .(\mathrm{V}=\mathrm{I} \cdot \mathrm{R}$, where $\mathrm{R}=130 \Omega$, and $\mathrm{I}=2 \times 350 \mu \mathrm{~A})$.

Both the maximum overshoot and undershoot that can occur are given in the tables. If the proper value of $\mathrm{R}_{\mathrm{S}}$ (series damping resistor) is used, as given in the tables, there is no restriction on line length or capacitance at the end of the line for the specified undershoot and overshoot. Of course, ohmic line losses and line propagation delay effects must be considered in the design.

## Parallel Terminated Lines

Parallel terminated lines (Figure 3-24) are used for fastest circuit performance and for driving distributed loads. MECL 10,000 and MECL III are specified to drive " 50 ohm lines." This refers to a line, terminated at the receiving end through a resistor of the characteristic line impedance to -2 volts from the $\mathrm{V}_{\mathbf{C C}}$ supply. With parallel terminated lines, the line termination supplies the output pulldown. Consequently no other pulldown resistor is required at the output of the driving gate.

## 3-24: Driving a Parallel Terminated Line



The operation of the parallel terminated line is comparatively simple. The signal swing at point A is:

$$
\Delta \mathrm{V}_{\mathrm{A}}=\Delta \mathrm{V}_{\mathrm{INT}}\left(\frac{\mathrm{Z}_{\mathrm{o}}}{\mathrm{R}_{\mathrm{o}}+\mathrm{Z}_{\mathrm{o}}}\right)
$$

Since $\Delta V_{\text {INT }}$ is approximately 0.9 volts and the output impedance is low ( $\mathrm{R}_{\mathrm{O}} \ll \mathrm{Z}_{\mathrm{O}}$ ), the signal swing at point B is typically greater than 800 millivolts. This signal propagates down the line, undistorted, in time $\mathrm{T}_{\mathrm{D}}$. Since the terminating resistor equals $\mathrm{Z}_{\mathrm{O}}$, there is no reflection and the sequence is ended.

An important feature of parallel termination is the undistorted waveform along the full length of the line. It should be noted that parallel termination can also be used with wire-wrap and backplane wiring where the characteristic impedance is not exactly defined. By approximating the characteristic impedance, the reflection coefficient $\rho_{\mathrm{L}}$ will be reasonably small, so overshoot and ringing will be held to within safe limits.

For large systems where total power is a consideration, the lines are normally terminated to a -2 Vdc supply. For power conservation, this is the most efficient manner of terminating MECL circuits. The drawback, of course, is the requirement of an additional supply voltage.

An alternate approach is to use two resistors in the way depicted in Figure 3-25. The Thevenin equivalent of these two resistors is one resistor equal to the

3-25: Parallel Termination with a Single Power Supply

THEVENIN EQUIVALENT RESISTORS

| OOR |  |  |
| :---: | :---: | :---: |
| $Z_{0}$ <br> (OHMS) | $R 1$ <br> (OHMS) | $R 2$ <br> (OHMS) |
| 50 | 81 | 130 |
| 70 | 113 | 182 |
| 75 | 121 | 195 |
| 80 | 130 | 208 |
| 90 | 146 | 234 |
| 100 | 162 | 260 |
| 120 | 194 | 312 |
| 150 | 243 | 390 |

characteristic impedance of the line and terminated to -2 Vdc . R1 and R2 may be obtained as:

$$
\begin{aligned}
\mathrm{R}_{2} & =2.6 \mathrm{Z}_{\mathrm{O}} \\
\mathrm{R}_{1} & =\frac{\mathrm{R}_{2}}{1.6}
\end{aligned}
$$

## Transmission Line Comparison

Since there are advantages to both series and parallel lines, the decision to use one or both methods in a system depends on the preference of the designer and on his system requirements. Figure 3-26 lists typical cases where terminations may be necessary, along with techniques which may be used.

Parallel terminated lines have the advantage when speed is the main factor. Loading a long line will not affect the propagation delay of the driving gate nor its edge speed, but loading does increase the propagation time of the signal down the line. It will be shown in Chapter 7 that the increase in delay time with loading is about twice as great for series damped lines as for parallel terminated lines. For short lines the capacitive load increases the propagation delay of the gate by slowing down the edges.

As mentioned previously, a big advantage of parallel termination is that the signal is undistorted along the full length of the line. When driving a large fanout, the loads may be distributed along the line with short stubs, instead of being lumped at the end of the line as is done with series termination. On the other hand, series

## Discussion of Line Options

3-26: Types of Lines Recommended

| SITUATION | PARALLEL <br> TERMINATED LINE | SERIES <br> TERMINATED LINE | OPEN LINE |
| :---: | :---: | :---: | :---: |
| 1. Line lengths are shorter than specified (Fig. 3-13,-14,-15). | Yes | Yes | - Yes |
| 2. Driving gate drives 1 line, of length greater than specified (Fig. 3-13,-14,-15). | Yes | Yes | No |
| 3. Driving gate drives 3 or more lines of lengths greater than specified (Fig. 3-13,-14,-15). | No | Yes | No |
| 4. Gate loads must be distributed along a long transmission line. | Yes | No | No |
| 5. Many gates are lumped at the end of long transmission line. |  | Yes | No |
| 6. Only one power supply is to be used and the LOWEST power consumption is desired. | No | Yes | Yes |
| 7. Two power supplies are used and the lowest power consumption is desired. | Yes | Yes | Yes |
| 8. Backplane wire lengths are shorter than specified (Fig. 3-13,-14,-15). | Yes | Yes | Yes |
| 9. Back plane wire lengths are longer than specified (Fig. 3-13, 14,-15). and a ground screen is used in back plane. | Yes <br> (150 ohms) | Yes (100 ohms) | No |
| 10. Back plane wire lengths are longer than specified (Fig. 3-13,-14,-15). (no ground screen is used), | Use <br> Twisted Pairs, or Coax | No | No |
| 11. Large temperature differentials exist between card bays or racks. | Use Twisted Pairs | N | No |
| 12. Driving gate drives 3 or more lines in backplane longer than specified (Fig. 3-13, 14, -15). | No |  | No |
| 13. Wires are bundled closely together near noisy portion of system. | Use Coax or Twisted Pairs | No | No |

termination has the ability to drive several parallel lines, as long as the drive current is compensated by the value of the output pulldown resistor. The MECL 10,000 and MECL III outputs will drive only one 50 -ohm parallel terminated, or two 100 -ohm parallel terminated lines. Exceptions to this rule include the MC10110 and MC10111 which have multiple gate outputs for driving three parallel 50 ohm lines.

Termination power is lowest for a parallel terminated line terminated to -2 Vdc . However, similar power savings may be realized by connecting the pulldown resistor for open wire or series terminated lines to -2 Vdc . Using a single power supply, the series termination and pulldown resistor uses less power than the two-resistor parallel termination. Typical power in the terminating resistors for 50 ohm lines for signals with $50 \%$ duty cycle is tabulated in Figure 3-27.

Additional information for calculating system power is contained in Chapter 5, "Power Distribution."

Crosstalk on circuit boards is normally not a problem with MECL, because the relationship of the signal line to the ground plane minimizes the energy coupled to adjacent lines. Even so, series terminated lines have less crosstalk than parallel terminated lines. The reason is that only one-half the logic swing is sent down the series terminated line. As a result the switched current is only one-half that of the larger, parallel terminated signal. This smaller signal energy results in less crosstalk.

3-27: Power Consumption for Various 50-Ohm-Line Terminations

| TERMINATION SCHEME | RESISTOR ARRANGEMENT | RESISTOR POWER CONSUMPTION |
| :---: | :---: | :---: |
| Parallel | 50 ohm to -2 Vdc | 13 mW |
| Series | 510 ohm to $V_{\text {EE }}$ | 30 mW |
| Parallel Combination | 82 ohm to $\mathrm{VCC}_{\mathrm{CC}}$, and 130 ohm to $V_{E E}$ | 144 mW |

## Wirewrapped Cards

Wirewrapped cards can be used with both MECL II and MECL 10,000. The fast edge speeds ( 1 ns ) of MECL III exceed the capabilities of normal wirewrapped connections. Mismatch at the connections causes a reflection which distorts the fast signal, reducing noise immunity significantly or causing erroneous operation. The mismatch remains with MECL II and MECL 10,000 but the distance between the wirewrap connection and the end of the line is well within the allowable stub-length distance, so the reflections cause no problem.

For lines longer than maximum allowable open line length for MECL 10,000 or MECL II, either series or parallel termination may be used. The parallel resistors are relatively high (typically 100 to 150 ohms) and are normally used only with MECL 10,000 because it can supply the output current required by the pulldown resistors. These resistors may be used with MECL II, but there will be a loss of approximately 100 millivolts noise immunity in the logic 1 state. Of course series damping resistors may be used with wirewrapped lines for both MECL II and MECL 10,000. Twisted pair lines may be used for longer distances across large wirewrapped cards. The twisted pair gives a more defined characteristic impedance (than a single wire), and can be connected either single-ended, or differentially using a line receiver.

Twisted pair line driving is an important feature of MECL circuits and is discussed in more detail in the next chapter. The recommended wirewrapped circuit cards have a ground plane on one side and a voltage plane on the other, to insure a good ground and a stable voltage source for the circuits. In addition, the ground plane near the wirewrapped lines lowers the impedance of those lines and facilitates terminating the line. Finally, the ground plane serves to minimize crosstalk between parallel paths in the signal lines. Point-to-point wire routing is recommended because crosstalk will be minimized and line lengths will be shortest.


Production area for MECL Integrated Circuits

## CHAPTER <br> 4 <br> System Interconnections

Signal connections between logic cards, card panels, and cabinets are important for obtaining the maximum system performance possible with MECL circuits. To understand how ringing and crosstalk affect system operation, it is helpful to review guaranteed noise margins, discussed in Chapter 1.

Noise margin is defined as the difference between a worst case input logic level and the worst case threshold closest to that logic level. Guaranteed noise margin (N.M.) for MECL 10,000 is:

$$
\begin{aligned}
\mathrm{NM}_{1} \text { level } & =\mathrm{V}_{\text {OHA }} \min -\mathrm{V}_{\text {IHA }} \min \\
& =-0.980 \mathrm{~V}-(-1.105 \mathrm{~V})=125 \mathrm{mV} \\
\mathrm{NM}_{\emptyset} \text { level } & =\mathrm{V}_{\text {ILA }} \max -\mathrm{V}_{\text {OLA }} \max \\
& =-1.475 \mathrm{~V}-(-1.630 \mathrm{~V})=155 \mathrm{mV}
\end{aligned}
$$

Thus, using the worst case design conditions, the circuits have 125 mV to guard against signal undershoot, and power or thermal disturbances. However, using typical logic levels of -0.900 volts and -1.700 volts, the circuit noise protection is typically greater than 200 mV for both the logic 1 and logic $\emptyset$ levels. Power and thermal design will be discussed in Chapters 5 and 6.

Good circuit interconnections should allow no more than 100 to 110 mV undershoot. The overshoot and undershoot waveform conventions are shown in Figure 4-1.

## 4-1: MECL Waveform Terminology



Both overshoot and undershoot are functions of many variables: line length, capacitive/inductive loading, rise time, and so on. Thus, in general, to maintain undershoot less than 110 mV requires one or more of the following:

- Reduction of system rise times;
- Reduction of interconnect line lengths;
- Use of matched, terminated transmission lines.

Reduction of rise time is easily accomplished by going to a slower MECL family, but this reduction in rise time may limit the use of the high bit rates and narrow pulse widths necessary for system performance goals. Interconnection line lengths are dictated by the system design and are routinely minimized as a matter of practice. Impedance matching of the interconnection lines remains then, the one variable which can be exploited for limiting the undershoot and ringing.

When using the faster varieties of MECL circuits, the type of card-to-card wiring in the system backplane area should be considered carefully. The initial decision is between two basic methods of board-to-board interconnect:

1. Controlled impedance, e.g., mother-daughter boards using microstrip lines, coax, ribbon flex, or twisted pair interconnects;
2. Uncontrolled impedance, e.g., open wire backplane wiring - with possible wide variations in characteristic impedance.

With MECL III, method 1 must be used. The entire system must be in a transmission line environment. While MECL 10,000 is designed to drive transmission lines, the slow edge speed allows it and MECL II to operate with the more economical wire over a ground plane layout. Wire over a ground plane or ground screen often has a characteristic impedance between 100 and 150 ohms, and can be series damped or parallel terminated for extended open wire lengths in the backplane area. Both wirewrapped and soldered wire connections are suitable for connecting wires to card connectors in MECL II or MECL 10,000 systems.

When designing system interconnections, four parameters must be taken into consideration:

- Propagation delay per unit length of line;
- Line attenuation;
- Crosstalk;
- Reflections due to mismatched impedance characteristics of the line, connectors, and line terminations.

Propagation delay of a line is important because unequal delays in parallel lines may cause timing errors. Also, for long lines the total delay time will often seriously affect system speed. Since the propagation delay of one foot of wire is approximately equal to the propagation delay of a MECL 10,000 gate, line length must be minimized when total propagation time is important.

Attenuation is also a parameter of a line. It varies with frequency and is seen as an increase in impedance for an increase in frequency. The effects of attenuation first appear as a degradation in edge speed. This is followed by a loss of signal amplitude for high frequencies on long lines. A rounding of the waveform occurs, since the higher frequency components required to give sharp square waves are attenuated more than low frequency components. Within a backplane attentuation is seldom a problem, but it must be taken into consideration when interconnecting among panels or cabinets.

Crosstalk is the undesired coupling of a signal on one wire to a nearby wire. Since a coupled pulse in the direction of undershoot results in a reduction of noise immunity, precautions should be taken to limit crosstalk. A good ground system and shielding are the best methods for limiting crosstalk. Differential twisted pair line interconnections can avoid problems caused by crosstalk by virtue of the common mode rejection of the receivers used with such an arrangement. Crosstalk is discussed in more detail under the heading "Parallel Wire Cables" later in this Chapter.

Reflections due to mismatched lines in system interconnections cause the same loss of noise immunity as discussed in Chapter 3 for printed circuit boards. The ability to terminate a line effectively is primarily a function of how constant the impedance is over the length of the line. Because it has high uniformity, coaxial cable is easier to terminate than open wire. Yet in many cases, twisted pair cable or ribbon cable may be purchased with specifications on the impedance of the line.

## Connectors

There are very few high frequency edge connectors that do not cause waveshape distortion when rise times are under 1 ns . The few that don't are of the "matched impedance" type in which the on-board strip transmission line flows right into and out of the connector, without encountering a mismatch. Unfortunately, this form of connector is usually expensive and is often difficult to design with.

The only form of MECL logic that requires the use of matched edge connectors is the MECL III family. With rising edges slower than 2 ns , the MECL II and MECL 10,000 families may utilize conventional edge connectors. With them, very little mismatch occurs: typically $<20 \mathrm{mV}$.

Coaxial cable connectors that have near ideal characteristics over the bandwidths exhibited by MECL logic exist in a variety of types. The most popular are the BNC type and the subminiature SMA, SMB, or SMC types. The smaller miniature types offer direct microstrip to coaxial interconnects with low voltage standing wave ratio (VSWR), i.e. minimum reflection.

## Coaxial Cable

Coaxial cable offers many advantages for distributing high frequency signals. The well defined and uniform characteristic impedance of the line permits easy matching. The ground shield on the cable minimizes crosstalk. Low attenuation at high frequencies makes good coaxial cable very desirable for handling the fast rise times associated with MECL signals.

The line bandwidths required for optimum MECL use are:
so:
and:

$$
\begin{aligned}
& \mathrm{f}=\frac{\mathrm{k}}{\mathrm{t}_{\mathrm{r}}}, \quad \text { where: } \quad \mathrm{k}=0.37 * \\
& \mathrm{f}=\frac{0.37}{1 \times 10^{-9}}=370 \mathrm{MHz} \text { for MECL III with a } 50 \Omega \text { load } \\
& \mathrm{f}=\frac{0.37}{3.5 \times 10^{-9}}=106 \mathrm{MHz} \text { for MECL } 10,000 \text { with a } 50 \Omega \text { load. }
\end{aligned}
$$

At MECL frequencies, skin effect is a primary cause of attenuation. Dielectric losses are insignificant below 1 GHz for the common dielectric materials polyethylene or teflon. Attenuation due to skin effect is proportional to the square root of frequency and so may be plotted conveniently on log-log paper. Figure 4-2 contains data for three cable types tested. Maximum cable lengths recommended

[^1]with the various MECL logic families can be derived from these plots as the following example will show.

For maximum signal reductions of 100 mV in the 1 and $\emptyset$ levels (i.e. a logic swing reduction from $800 \mathrm{mV} \mathrm{p} / \mathrm{p}$ to $600 \mathrm{mV} \mathrm{p} / \mathrm{p}$ ) the permissible attenuation would be:

$$
\operatorname{Loss}(\mathrm{dB})=20 \log \left(\frac{\mathrm{~V}_{\mathrm{in}}}{\mathrm{~V}_{\mathrm{O}}}\right)=20 \log \left(\frac{0.8}{0.6}\right)=2.5 \mathrm{~dB}
$$

For MECL III with RG58/U the loss at 370 MHz is found to be $12 \mathrm{~dB} / 100^{\prime}$ from Figure 4-2. Thus, with the 100 mV restriction:

$$
\text { Max Length }=100 \mathrm{ft} \cdot\left(\frac{2.5 \mathrm{~dB}}{12 \mathrm{~dB}}\right)=20.8 \mathrm{ft} .
$$

Figure 4-3 shows curves giving maximum line length as a function of operating frequency for the same three cable types used for Figure 4-2. Each curve assumes 2.5 dB permissible loss. It should be noted that a high bandwidth line is necessary to preserve fast signal edges, regardless of the bit rate of the system.

Figure 4-3 and the preceding calculations assume the coaxial line is properly terminated with a resistive load equal to the characteristic impedance of the line. The reactive component of the termination is of increasing importance at the high MECL III frequencies. At such frequencies, reactive elements can change the terminating impedance, thus causing reflections on the line. In addition, the effective inductance or capacitance would distort the output waveform, causing additional reflection down the line.

Standard carbon resistors were carefully measured at high frequencies to determine their reactive components. Results are listed in Figure 4-4. The effective circuit is a resistor with an inductor in series. Carbon resistors display more inductive

4-2: Coaxial Cable Attenuation versus Frequency


4-3: Coaxial Cable Length versus Operating Frequency:
Constant 2.5 dB Loss Curves


| TEST CONDITION | $Z=R+j X$ |
| :---: | :---: |
| $1 / 2 \mathrm{~W}, 51$ ohms, 500 MHz | $Z=51.8+j 15.5$ |
| $1 / 2 \mathrm{~W}, 51$ ohms, 300 MHz | $Z=51.4+j 5.6$ |
| $1 / 4 \mathrm{~W}, 51$ ohms, 500 MHz | $Z=48.8+j 6.1$ |
| $1 / 4 \mathrm{~W}, 51$ ohms, 300 MHz | $Z=49.4+j 0.29$ |
| $1 / 8 \mathrm{~W}, 51$ ohms, 500 MHz | $Z=51.5+j 6.7$ |
| $1 / 8 \mathrm{~W}, 51$ ohms, 300 MHz | $Z=51.7+j 1.6$ |

4-4: Impedance Characteristics of Carbon Resistors Measured on a GR Admittance Bridge
reactance as the resistor values become smaller, and display more capacitive reactance as the values get larger. However, 75 ohm resistors are normally close to being purely resistive.

The reflection at 300 MHz for a 50 ohm line using a $1 / 2$-watt 51 ohm carbon resistor can be calculated:

$$
\rho=\frac{\mathrm{Z}_{\mathrm{L}}-\mathrm{Z}_{\mathrm{O}}}{\mathrm{Z}_{\mathrm{L}}+\mathrm{Z}_{\mathrm{O}}}
$$

where: $\mathrm{Z}_{\mathrm{L}}=$ load impedance,

$$
\mathrm{Z}_{\mathrm{O}}=\text { line impedance } ;
$$

so:

$$
\rho=\frac{51.4+\mathrm{j} 5.6-50}{51.4+\mathrm{j} 5.6+50}
$$

Calculations yield:

$$
\rho=0.055 \angle 72.8^{\circ} .
$$

4-5: Line Driver Test Circuit


4-6: Line Driver Test Circuit Input and Outputs, Observed Via High Impedance 'Scope Probes.


4-7: Typical Switching Times

| TEST | TIME (ns) |
| :---: | :---: |
| OR |  |
| $t_{p d++}$ $(50 \%$ to $50 \%)$ <br> $t_{p d-}$ $(50 \%$ to $50 \%)$ <br> $t_{r}$ $(10 \%$ to $90 \%)$ <br> $t_{f}$ $(90 \%$ to $10 \%)$ | $\begin{aligned} & 2.6 \\ & 2.7 \\ & 2.6 \\ & 2.0 \end{aligned}$ |
| NOR |  |
| $t_{p d+-}$ $(50 \%$ to $50 \%)$ <br> $t_{p d-}+$ $(50 \%$ to $50 \%)$ <br> $t_{r}$ $(10 \%$ to $90 \%)$ <br> $t_{f}$ $(90 \%$ to $10 \%)$ | $\begin{aligned} & 2.6 \\ & 2.5 \\ & 2.4 \\ & 2.7 \end{aligned}$ |

As a result, ( 0.055 ) $\cdot(800 \mathrm{mV}$ logic swing $)=44 \mathrm{mV}$, is reflected back down the transmission line. Clearly, this is much less than the 300 mV maximum overshoot recommended for safe MECL usage. With a slow repetition rate in relation to the propagation delay of the line (time per pulse $>3 \mathrm{~T}_{\mathrm{D}}$ ) the reflection appears as a small overshoot at the receiving end of the line. In high frequency operation the reflection may subtract from the transmitted signal. The amount would depend on the exact length of the line and the propagation velocity of the line. Subtracting signals appear to reduce the signal on the line, as if either the signal were attenuated, or as if the driving gate were bandwidth limited.

Standard carbon $1 / 8$ watt resistors have been found to have good high frequency characteristics when used with MECL III. Either $1 / 8$ or $1 / 4$ watt resistors work well with MECL 10,000 . When using precision wire wound or film resistors, care should be taken to determine the high frequency properties of these devices. Most wire wound and some film resistors become very inductive at high frequencies.

The fanout at the end of a coaxial line should also be limited at high frequencies because of reactive loading. At 300 MHz the fanout should be limited to four. The terminating resistor leads and circuit leads should be kept short. In many cases it is desirable to restrict long interconnecting cables to a fanout of one to minimize reflections and therefore to maintain a high degree of noise immunity.

The propagation velocity is very high in coaxial cable. Computing the propagation delay as:

$$
\mathrm{t}_{\mathrm{pd}}=1.017 \sqrt{\mathrm{e}_{\mathrm{r}}}
$$

the delay for solid teflon and polyethylene insulated cables is 1.54 ns per foot (dielectric constant, $\mathrm{e}_{\mathrm{r}} \approx 2.3$ ). This compares with 2.2 ns per foot for stripline as calculated in Chapter 3. For maximum propagation velocity, coaxial cables with styrofoam or polystyrene beads in air dielectric may be used. However, many of these cables have high characteristic impedances and are slowed by capacitive loading. Nonetheless, coaxial cable definitely should be used when sending high repetition rate MECL signals over long lengths.

Illustrated in Figure 4-5 is a circuit used to test the performance of coaxial cable driven by an MC1026 clock driver. Figures 4-6 (a) and (b) show the waveforms of the circuit with 95 feet of RG58/U connecting cable. Output B in each figure clearly shows the waveform for a skin-effect limited line. Skin effect causes the waveform to rise sharply for the first $50 \%$ of the swing, then taper off during the remaining portion of the edge. Calculations show that the 10 to $90 \%$ waveform rise time is 30 times greater than the 0 to $50 \%$ rise time when the cable is skin effect limited. The output amplitude of the cable is at least $200 \mathrm{mV} \mathrm{p} / \mathrm{p}$ less than the input, as would be expected from Figure 4-3.

Figure 4-7 presents the test results for the circuit in Figure 4-5. Notice that the numerical data show that at the output of the line, the time from 10 to $80 \%$ is much less than 10 to $90 \%$ - because of the coaxial skin effect. When operating within the limits discussed previously in this chapter, MECL signals are transmitted over coaxial lines with minimum distortion.

## Differential Twisted Pair Lines and Receivers

Twisted pair line, differentially driven into an MECL line receiver (Figure 4-8), provides maximum noise immunity. This is because any noise coupled into a twisted pair line generally appears equally on both wires (common mode). Because the receiver responds only to the differences in voltage between the lines, crosstalk noise is ignored, since it is picked up equally by each of the two lines of the pair. This holds true up to the common mode noise rejection limit of the receiver. Quad line receivers, such as the MC 1020 and $\mathrm{MC1} 692$, have +1 and -1.8 volt common mode rejection limits before the receiver's output approaches MECL input threshold levels. Common mode rejection can be improved to a -2.5 volt limit either by using a Schmitt trigger circuit (e.g. MC1035 or MC1065), or by using MECL 10,000 line receivers (e.g. MC10115 or MC10116).

With devices such as these four, the constant current source employed in the emitter node of the differential pair allows the increase in common mode rejection. This improvement is useful when signals are sent from circuits other than MECL. The MC1650 A/D Comparator is also used as a special purpose line receiver and offers $\pm 2.5$ volts common mode rejection. However the standard line receivers have more than adequate common mode noise rejection to handle any crosstalk between MECL signal lines. If higher voltage signal lines are run in parallel with MECL lines, shielded twisted pair lines may be used to reduce crosstalk further.

For low frequency operation, line length is limited by the dc resistance of the wire used and the voltage gain of the MC1020 line receiver. In order to determine line length allowed it is first necessary to examine the required signal at the end of the line, and the amplification possible with the receiver. The typical differential voltage gain of the MC1020 circuit (Figure 4-9) may be calculated. . .

Assume $\mathrm{Q}_{2}$ is on, $\mathrm{Q}_{3}$ is off. Then:

$$
\text { gain }=g_{\mathrm{m}} \mathrm{R}_{\mathrm{C}} .
$$

$\mathrm{R}_{\mathrm{C}}$ is known, and:

$$
\begin{aligned}
& \mathrm{g}_{\mathrm{m}}=\frac{\mathrm{q}^{2} \mathrm{I}_{\mathrm{E}}}{4 \mathrm{KT}}, \\
& \text { where: }-\mathrm{I}_{\mathrm{E}}=\frac{-\mathrm{VEE}_{\mathrm{E}}-\left(\mathrm{V}_{\mathrm{BB}}-\text { base/emitter drop } \mathrm{Q}_{2}\right)}{\mathrm{R}_{\mathrm{E}}} \\
& \mathrm{I} \mathrm{E}=\frac{-5.2+1.175+0.7}{1.18 \times 10^{3}}=2.77 \mathrm{ma} \\
& \alpha=\frac{\beta}{\beta+1} \approx 1 \quad\left(\beta \gg 1 \text { for } \mathrm{Q}_{2}\right), \\
& \mathrm{K}=\text { Boltzmann constant }=1.38 \times 10^{-23}, \\
& \mathrm{~T}=\text { temperature degrees Kelvin } \approx 300, \\
& \mathrm{q}=\text { charge of electron }=1.602 \times 10^{-19} .
\end{aligned}
$$

## 48: Twisted-Pair Line Driver and Receiver



4-9: 1/4 MC1020 Schematic


Proceeding with the numerical calculations gives $\mathrm{g}_{\mathrm{m}}=2.7 \cdot 10^{-2}$, and voltage gain $=8.3 \mathrm{~V} / \mathrm{V}$.

Allowing for $20 \%$ resistor tolerances and temperature variations, the circuit gives a gain of at least $7 \mathrm{~V} / \mathrm{V}$. To obtain MECL level outputs the minimum required input signal is $800 \mathrm{mV} \div 7=114 \mathrm{mV}$. Referring to Figure $4-8$, the drop across the input terminating resistor, $\mathrm{R}_{\mathrm{T}}$, is:

$$
\begin{aligned}
\mathrm{V}_{\mathrm{T}} & =(\overbrace{\left(\mathrm{V}_{\mathrm{EE}}-1 \text { logic level }\right)}^{\text {net voltage }} \cdot \overbrace{\left(\frac{\mathrm{R}_{\mathrm{T}}}{\mathrm{R}_{1}+\mathrm{R}_{\mathrm{T}}+\mathrm{R}_{\mathrm{Line}}}\right.}^{\begin{array}{c}
\text { fraction across } \\
\mathrm{R}_{\mathrm{T}}
\end{array}}) \\
& =\frac{(5.2-0.8)(100)}{560+100+\mathrm{R}_{\mathrm{Line}}}
\end{aligned}
$$

Setting $\mathrm{V}_{\mathrm{T}}=114 \mathrm{mV}$ minimum, the maximum line resistance is found to be 3,200 ohms. The resistance of \#24 AWG wire averages 26 ohms per 1000 feet, giving a theoretical permissible length of over 10 miles of wire. Clearly, the ac attenuation of the line will be the realistic limiting factor.

Figure 4-10 contains data for the attenuation of a 50 foot twisted pair line using the circuit of Figure 4-8. Although measurements were carried out to 200 MHz , use of the MC1020 is limited to around 70 MHz because of the bandwidth of its cirucit. Driving and receiving the twisted pair line with the MECL III circuits as shown in Figure 4-11 yields the results in Figure 4-12. Comparison of the

4-10: Attenuation of 50 Ft Twisted Pair Line with MC1026 Line Driver

| $\begin{aligned} & \text { FREQUENCY } \\ & (\mathrm{MHz}) \end{aligned}$ | $\begin{aligned} & \text { VOLTAGE AT RT } \\ & (\mathrm{mV}) \end{aligned}$ |
| :---: | :---: |
| 50 | 320 |
| 75 | 320 |
| 100 | 280 |
| 125 | 240 |
| 150 | 210 |
| 175 | 160 |
| 200 | 140 |

## 4-11: MECL III Twisted Pair Line Driver and Receiver



4-12: Attenuation in a 50 Ft Twisted Pair Line with a MECL III Driver

| FREQUENCY <br> $(\mathrm{MHz})$ | VOLTAGE AT RT <br> $(\mathrm{mV})$ |
| :---: | :---: |
| 50 | 380 |
| 75 | 340 |
| 100 | 320 |
| 125 | 280 |
| 150 | 250 |
| 175 | 180 |
| 200 | 160 |
| 225 | 150 |
| 250 | 140 |
| 275 | 120 |
| 300 | 100 |

4-13: Attenuation in a 10 Ft Twisted Pair Line with a MECL III Driver

| FREQUENCY <br> $(\mathrm{MHz})$ | VOLTAGE AT R <br> $(\mathrm{mV})$ |
| :---: | :---: |
| 50 | 440 |
| 75 | 420 |
| 100 | 400 |
| 125 | 390 |
| 150 | 380 |
| 175 | 360 |
| 200 | 300 |
| 225 | 270 |
| 250 | 250 |
| 275 | 240 |
| 300 | 230 |

attenuation data in Figures $4-10$ and $4-12$ shows that the twisted pair line is bandwidth limited rather than limited by the MECL drivers. Reducing the line length to 10 feet of course results in less attenuation (cf Figure 4-13).

For very long lines the MECL II MC1020 line receiver will operate faster than the MECL III MC1692 receiver. The reason is that the voltage gain of the MC1020 is slightly higher than that of the MC1692. Driving a 1000 foot twisted pair line, the MC1020 would operate at 6.5 MHz with 600 mW output, while the MC1692 would be limited to 6.2 MHz for the same output.

Despite the gain difference, as lines become shorter ( $\ll 1000 \mathrm{ft}$.), the MC1692 will switch faster, since the MC1020 displays bandwidth limitations when used on short lines. Figure $4-14$ shows the behavior of the circuit of Figure $4-8$ when driving a 50 -foot line at 50 MHz . The 4 ns rise and fall times of the receiver can be seen at the output of the MC1020 receiver. The same line driven by the MECL III circuit of Figure 4-11 yields the waveforms of Figure 4-15. The faster switching

4-14: 50 Ft Twisted Pair Line at 50 MHz with MECL II


Horizontal Scale $=5.0 \mathrm{~ns} / \mathrm{cm}$ (Both Traces)
Vertical Scale $=500 \mathrm{mV} / \mathrm{cm}$ (Both Traces)

4-15: 50 Ft Twisted Pair Line at 50 MHz with MECL III


Horizontal Scale $=5.0 \mathrm{~ns} / \mathrm{cm}$ (Both Traces)
Vertical Scale $=500 \mathrm{mV} / \mathrm{cm}$ (Both Traces)
times of MECL III are shown on the output of the MC1692. For both circuits, the propagation down the line is 70 ns for 50 feet of line. At best, overall circuit performance is improved only from 76 to 72 ns by using the faster MECL III.

However, the MECL III circuits do offer the big advantage of high rate capabilities on lines shorter than 10 feet. The result of driving twisted pair lines at high speed is shown by the waveforms in Figure 4-16. The traces were obtained for the circuit of Figure 4-11 driving a 10 -foot line at 350 MHz . Both the attenuation of the line and the bandwidth of the MC1692 limit the output signal to about 650 mV , which is indeed still a useful MECL signal.

Party line operation over a single twisted pair line with MECL receivers may be used for saving space, for reducing connections and wiring, as well as to benefit from the party line two-way scheme. Figure 4-17 shows a method for using MECL in a data bus circuit. All driving gates are operating in a Wired-OR configuration

4-16: 10 Ft Twisted Pair Line Operated at 350 MHz with MECL III


4-17: Party Line Operation with MECL Line Drivers and Receivers

requiring that all drive gate outputs be held low when not sending data. ( $\mathrm{V}_{\mathrm{BB}}$ is available from the MC1035, MC10115, MC10116, and MC1692L and may be buffered as shown in Figure 4-18 to handle the necessary termination current).

All receivers operate in parallel. When driving long lines party-line style, it should be remembered that the receivers are operating single-ended. Consequently, the voltage gain is approximately one-half that for differential operation. Line attenuation must be computed accordingly. However, the advantages of crosstalk immunity deriving from common mode rejection of the differential line receiver remain. When stubbing off the data bus, the rules shown in Figures 3-13, 3-14, and 3-15 apply.

## 4-18: VBB Generator



Twisted pair lines and line receivers offer several system advantages, when operating MECL circuits under adverse conditions. The following example is used to illustrate some of these advantages.

MECL II is specified to have a $\mathrm{V}_{\mathrm{OH}}$ min of -0.850 volts and a $\mathrm{V}_{\text {IH }}$ min of -1.025 volts for a noise immunity of 175 mV , with both circuits at $25^{\circ} \mathrm{C}$ ambient temperature. However, if the driving gate is operating at $0^{\circ} \mathrm{C}, \mathrm{VOH}$ min is reduced to -0.895 volts; if the driven gate is operating at $75^{\circ} \mathrm{C}$ the $\mathrm{V}_{\mathrm{IH}}$ min is increased to -0.950 volts; so the resultant noise immunity is reduced to 55 mV . To compound the worst case conditions, consider temperature and power supply changes also: if the driving gate is operated at a -5.46 volt supply ( $+5 \%$ ) and $0^{\circ} \mathrm{C}$ temperature, the $\mathrm{V}_{\mathrm{OH}}$ min is -0.891 volts. With the driven gate operating at a -4.94 volt supply voltage ( $-5 \%$ ) and $75^{\circ} \mathrm{C}$ temperature, $\mathrm{V}_{\mathrm{IH}} \mathrm{min}$ is -0.920 , giving a worst case noise immunity of 29 mV . Testing has shown that under these extreme conditions, worst case noise immunity in system usage is about 70 mV and circuits operating at typical levels have about 170 mV noise immunity.

However, this somewhat unrealistic example does illustrate the reduction in noise immunity under very adverse conditions. Any noise or voltage drop on the system ground would add to the loss of noise immunity. The example assumes MECL II signal levels, but similar conditions hold for MECL 10,000 and MECL III with the voltages changed to reflect the change in input voltage due to the bias point level, and the change in output voltage due to loading.

Line drivers operating differentially are not affected by the above conditions. The reduction of noise immunity to 29 mV (single-ended) is seen by a line driver
operated differentially, only as a small shift in the input levels - well within the acceptable limits of common mode operation. As a general rule, when operating MECL circuits at greatly differing temperatures or with differing supply voltage, or when the circuits are connected by a ground network with noise or voltage drop, the line driver should be used in the differential mode to retain maximum noise immunity.

## Ribbon Cable

Ribbon cable is often used to interconnect MECL cards and panels. The advantages of ribbon cable include easy bonding to connectors because of the in-line arrangement of wires; and flexibility for use with hinged panels which swing open for servicing.

Two types of ribbon cable have been found to work well with the fast MECL circuits. One is the flat ribbon composed of several twisted pair lines. This twisted pair cable is operated differentially and should be received by one of the MECL line receivers. Single-ended operation is also possible by grounding one wire of the twisted pair. The conventional ribbon cable with side-by-side wires has a defined characteristic impedance only when every other wire is grounded as shown in Figure 4-19 (a). This cable may be driven either single-ended or differentially as shown in the examples in Figure 4-19 (b).

## 4-19: Ribbon Cable Interconnects


(a) Cross-Section

(b) Connections

Another type of multiconductor cable is called "triax." As its name suggests, this is a three-conductor cable with characteristics similar to coaxial cable. Triax has a flat cross section for flexibility, and may be used with all MECL families including MECL III. When using triax type cables, the manufacturer should be consulted for information about the impedance and attenuation characteristics of a specific cable type.

## Schottky Diode Termination

Under certain board interface conditions, it may be advantageous to use a termination technique employing Schottky diodes. Several advantages are gained by the use of diode terminations:

- No matched impedance striplines are required;
- No line matching termination resistors are required;
- All signal overshoot is effectively clamped to the 1 or $\emptyset$ logic level;
- All external noise in excess of 1 or $\emptyset$ logic levels is clamped at the receiving gate or load;
- The total cost of layout, even though diodes are more expensive than resistors, may be less because no precise transmission line environment is nccessary;
- If ringing is a problem on a drive line during system checkout, diode termination can be used to improve the waveform;
- Where line impedances are not well defined, as in breadboarding or prototype construction of systems using MECL, use of diode terminations is convenient and saves time.

The forward conduction characteristic of the Schottky barrier diode is used to match the line impedance of the signal path. For instance, if a 90 ohm line is used, the diode impedance equals 90 ohms at a forward voltage of 0.45 volts $\left(\frac{0.45 \mathrm{~V}}{5 \mathrm{~mA}}\right.$ from Figure 4-20). Therefore, the line would be terminated with only a small overshoot. The variable conduction curve of the diode permits terminating line impedances from $150 \Omega$ to $50 \Omega$.

4-20:


In use (cf Figure 4-21), one side of the parallel diode network is biased at the MECL threshold $\mathrm{V}_{\mathrm{BB}}$ ( -1.29 volts for MECL 10,000 and MECL III). The VBB source can be either a separate supply or a gate that supplies the required sink and source

4-21: Diode Termination

current (cf Figure 4-18). These current requirements can be determined from the graph in Figure 4-20 as follows:

$$
\begin{aligned}
\mathrm{V}_{\mathrm{D} 1}(1 \text { level diode drop }) & =\mathrm{V}_{\mathrm{BB}}-\text { logic } 1 \text { level } \\
& =-1.29-(-0.90)=-0.39 \mathrm{~V}
\end{aligned}
$$

From the graph in Figure $4-20,-0.39 \mathrm{~V}$ yields a diode current of approximately -1.0 mA (IBBI), and:

$$
\begin{aligned}
\mathrm{V}_{\mathrm{D} \emptyset}(\emptyset \text { level diode drop }) & =\mathrm{V}_{\mathrm{BB}}-\operatorname{logic} \emptyset \text { level } \\
& =-1.29-(1.70)=0.41 \mathrm{~V}
\end{aligned}
$$

also indicating a current of $1.0 \mathrm{~mA}\left(\mathrm{I}_{\mathrm{BB}} \boldsymbol{\prime}\right)$.
Thus at the receiving end of the line the power consumed would only be 0.4 mW . The driving device must have an emitter-follower pulldown resistor, RP, to provide a current path to VEE and to establish a well-defined output level.

Consider a case when this resistor is 600 ohms, as for MECL 10,000 . The power consumed in this resistor would be about 25 mW . If the resistor were 100 ohms to a $\mathrm{V}_{\mathrm{TT}}$ of -2.0 volts, then the power consumed would only be 7 mW average.

A disadvantage of the diode termination scheme is that as many as three voltages might be required: $\mathrm{V}_{\mathrm{EE}}(-5.2 \mathrm{~V}), \mathrm{V}_{\mathrm{TT}}(-2.0 \mathrm{~V})$, and $\mathrm{V}_{\mathrm{BB}}(-1.3 \mathrm{~V})$.

4-22: Circuit \#1 - Reduction of Line Ringing by Use of Terminating Diodes


4-23: Circuit \#2 - Stub, off Diode Terminated Line


Without Diodes on Stub


Vertical Scale $=500 \mathrm{mV} / \mathrm{cm}$
Horizontal Scale $=20 \mathrm{~ns} / \mathrm{cm}$

With Diodes on Stub


Vertical Scale $=500 \mathrm{mV} / \mathrm{cm}$
Horizontal Scale $=20 \mathrm{~ns} / \mathrm{cm}$

Offsetting this are the elimination of the transmission line requirement, and the economical average termination power: $(0.4+7.0)=7.4 \mathrm{~mW}$.

Figures 4-22 through 4-24 illustrate the performance of the Schottky diodes (MBD101) and show their unique ability to suppress severe ringing. Both circuit \#1 (Figure 4-22) and circuit \#2 (Figure 4-23) were evaluated with and without diode terminations. The 'scope traces show that ringing is reduced to less than 100 mV , while system rise time remains under 2.0 ns. Circuit \#2 is a typical example of loads being stubbed off along a clock distribution line to provide clocking information to other parts of a system.

Even when dealing with subnanosecond risetimes ( $\approx 400 \mathrm{ps}$ ), Schottky diodes perform most satisfactorily - as shown by the waveforms derived from circuit \#3 in Figure 4-24. The conclusion is that even for card-to-card or backplane interconnects, MECL III logic could be distributed with only a small amount of waveform degradation when diodes are used.

4-24: Circuit \# 3-Subnanosecond Performance of Diode Terminated Line


Line Input/Output Waveforms


Vertical Scale $=500 \mathrm{mV} / \mathrm{cm}$ Horizontal Scale $=20 \mathrm{~ns} / \mathrm{cm}$

Waveform Rise Times


Vertical Scale $=500 \mathrm{mV} / \mathrm{cm}$ Horizontal Scale $=1.0 \mathrm{~ns} / \mathrm{cm}$

## Parallel Wire Cables

Multiple conductor cables as purchased, or as constructed by lacing interconnection wires together, are not normally used with MECL because of crosstalk. Such crosstalk is due to capacitive and inductive coupling of signals among parallel lines as symbolized in Figure 4-25.

4-25: Crosstalk Coupling in Parallel Lines


4-26: Calculated Cross Talk


When a pulse propagating down line $C D$ reaches any arbitrary point $X$, the signal is capacitively coupled into line $A B$. The coupled voltage on $A B$ causes current $\left(\mathrm{I}_{\mathrm{C}}\right)$ to flow from the point of coupling to both ends of the line.

Current in the direction of A is called "backward crosstalk" and that toward B is called "forward crosstalk." Coincident with capacitive coupling, the mutual inductance of the parallel lines also couples current $\left(I_{L}\right)$ into line $A B$ in the direction of backward crosstalk.

The total forward crosstalk is $I_{C}-I_{L}$ at point $B$. Since the parallel line coupling is primarily inductive, current flows from point B causing a negative pulse at that point (cf Figure 4-26). $\mathrm{I}_{\mathrm{C}}$ and $\mathrm{I}_{\mathrm{L}}$ are proportional in magnitude to the rate of change of the signal propagating from C (driving function). Coupling occurs only during the rise and fall times of the pulse as it propagates along CD.

Since the forward crosstalk propagates along $A B$ at the same rate as the signal on CD , the result is a pulse at point B lasting for the duration of the rise time of the driving function. The amplitude of the resulting pulse is a function of the difference between inductive and capacitive coupling. Normally, the reflection of the backward crosstalk hides the small pulse at B.

Backward crosstalk current is $\mathrm{I}_{\mathrm{C}}+\mathrm{I}_{\mathrm{L}}$ and is a function of line length and velocity of propagation of the line. Backward crosstalk current starts at point $A$ simultaneously with the signal at C . The coupling continues for the duration of the signal ( $\mathrm{T}_{\mathrm{D}}$ ) on line CD ; at time $\mathrm{T}_{\mathrm{D}}$ the driving function is at point D , and also appears coupled to the other line at B . The backward crosstalk then requires another $\mathrm{T}_{\mathrm{D}}$ to reach point A . Therefore the duration of backward crosstalk is:

$$
\mathrm{T}_{\mathrm{B}}=2 \mathrm{~T}_{\mathrm{D}}
$$

The output impedance of the gate at point $\mathrm{A}\left(\mathrm{R}_{\mathrm{S}}\right)$ is low-typically 5 ohms compared with the line ( $\mathrm{Z}_{\mathrm{O}}=75$ to 150 ohms), so the backward crosstalk is reflected toward point $B$ in proportion to the reflection coefficient.

Since the reflection coefficient for current, $\rho_{\mathrm{I}}$, is:

$$
\rho_{\mathrm{I}}=\frac{\mathrm{Z}_{\mathrm{O}}-\mathrm{R}_{\mathrm{S}}}{\mathrm{Z}_{\mathrm{O}}+\mathrm{R}_{\mathrm{S}}}
$$

if $Z_{0}=100$ ohms and $\mathrm{R}_{\mathrm{S}}=5$ ohms, then:

$$
\rho_{1}=+0.905
$$

The reflected backward crosstalk reaches point B at the same time the driven signal reaches point D , and is $2 \mathrm{~T}_{\mathrm{D}}$ in duration and about $0.9\left(\mathrm{I}_{\mathrm{C}}+\mathrm{I}_{\mathrm{L}}\right)$ in current amplitude. The positive reflection coefficient shows that the reflected current has the same polarity as the backward crosstalk. This reflection results in the pulse at point $B$ (Figure 4-25) as shown in Figure 4-26d.

A similar analysis shows that if the gates at $A$ and $B$ were reversed so that the receiving gate and terminating resistor were at point A , the results would be similar. A positive crosstalk pulse would begin simultaneously with the driven signal at point C and have a duration of $2 \mathrm{~T}_{\mathrm{D}}$. The forward crosstalk would be reflected from the gate at point B and would not appear at point A until $2 \mathrm{~T}_{\mathrm{D}}$. This reflected signal is normally not seen as it occurs at the trailing edge of the forward crosstalk.

Crosstalk amplitude $\mathrm{V}(\mathrm{X}, \mathrm{t})$ may be calculated with the following equation (cf reference 11, Chapter 7):

$$
\begin{aligned}
& V(X, t)= K_{f} X \frac{d}{d t}\left[V_{i n}\left(t-T_{D} \frac{X}{\ell}\right)\right]+ \\
& K_{b} \quad\left[V_{\text {in }}\left(t-T_{D} \frac{X}{\ell}\right)-V_{i n}\left(t-2 T_{D}+T_{D} \frac{X}{\ell}\right)\right]
\end{aligned}
$$

where:
$\mathrm{K}_{\mathrm{f}}($ forward crosstalk constant $)=-\frac{1}{2}\left(\frac{\mathrm{~L}_{\mathrm{m}}}{\mathrm{Z}_{\mathrm{o}}}-\mathrm{C}_{\mathrm{m}} \mathrm{Z}_{\mathrm{o}}\right)$,
$\mathrm{K}_{\mathrm{b}}$ (backward crosstalk constant) $=\frac{\ell}{4 \mathrm{~T}_{\mathrm{D}}}\left(\frac{\mathrm{L}_{\mathrm{m}}}{\mathrm{Z}_{\mathrm{O}}}+\mathrm{C}_{\mathrm{m}} \mathrm{Z}_{\mathrm{O}}\right)$,

$$
\begin{aligned}
\mathrm{L}_{\mathrm{m}} & =\text { mutual line inductance per unit length } \\
\mathrm{C}_{\mathrm{m}} & =\text { mutual line capacitance per unit length } \\
\mathrm{Z}_{\mathrm{O}} & =\text { characteristic line impedance } \\
\ell & =\text { line length }=10 \mathrm{ft} . \text { for the following example, } \\
\mathrm{X} & =\text { arbitrary point along line } \\
\mathrm{t} & =\text { arbitrary time } \\
\mathrm{T}_{\mathrm{D}} & =\text { total one-way line delay }
\end{aligned}
$$

Also note that:

$$
\mathrm{C}_{\mathrm{O}}=\text { intrinsic line capacitance/unit length, }
$$

$L_{O}=$ intrinsic line inductance/unit length.
Using the measured values $\mathrm{C}_{\mathrm{O}} \approx 1 \mathrm{pF} / \mathrm{in}, \mathrm{L}_{\mathrm{O}} \approx 20 \mathrm{nH} / \mathrm{in}, \mathrm{C}_{\mathrm{m}} \approx 0.446 \mathrm{pF} / \mathrm{in}$, and $\mathrm{L}_{\mathrm{m}} \approx 10.3 \mathrm{nH} /$ in for the cable under test, crosstalk can be calculated. The calculations can then be compared with test data on the cable.

First: $\quad Z_{\mathrm{O}}=\sqrt{\frac{\mathrm{L}_{\mathrm{O}}}{\mathrm{C}_{\mathrm{O}}}}=141$ ohms,
and $\quad \mathrm{t}_{\mathrm{pd}}=\sqrt{\mathrm{L}_{\mathrm{O}} \mathrm{C}_{\mathrm{O}}}=0.14 \mathrm{~ns} / \mathrm{in}$;
so: $\quad T_{D}=\quad 16.8 \mathrm{~ns}$.
Substituting values into the appropriate equations above gives:

$$
\mathrm{K}_{\mathrm{f}}=-0.06 \mathrm{~ns} / \mathrm{ft}
$$

and:

$$
\mathrm{K}_{\mathrm{b}}=0.244
$$

Proceeding now with the calculation of the forward crosstalk, $\mathrm{V}_{\mathrm{f}}$, in the line:

$$
V_{f}(X, t)=K_{f} X \frac{d}{d t}\left[V_{\text {in }}\left(t-T_{D} \frac{X}{\ell}\right)\right],
$$

where $V_{\text {in }}(t)$ may be represented by:

$$
\mathrm{V}_{\text {in }}(\mathrm{t})=\left(\mathrm{f}_{\mathrm{O}}(\mathrm{t}) \cdot \mathrm{U}(\mathrm{t})\right)-\left(\mathrm{f}_{\mathrm{O}}\left(\mathrm{t}-\mathrm{t}_{\mathrm{r}}\right) \cdot \mathrm{U}\left(\mathrm{t}-\mathrm{t}_{\mathrm{r}}\right)\right) .
$$

Here $U(t)$, the step function, has the values:

$$
\begin{aligned}
& U(t)=0, \text { for all } t<0, \\
& U(t)=1, \text { for all } t \geqslant 0 .
\end{aligned}
$$

In this equation $\mathrm{f}_{\mathrm{O}}(\mathrm{t})$ describes the rising portion of the input pulse (Figure 4-26(a)), and since the pulse rises with a slope:

$$
\mathrm{m} \approx \frac{\mathrm{~V}_{\mathrm{o}}}{\mathrm{t}_{\mathrm{r}}}
$$

then the first term,

$$
\begin{aligned}
f_{o}(t) & =\frac{V_{o}}{T_{r}} \cdot t, \text { for } t \geqslant 0, \\
& =0, \quad \text { for } t<0 .
\end{aligned}
$$

The second term,

$$
\begin{aligned}
f_{o}\left(t-t_{r}\right) \cdot U\left(t-t_{r}\right) & =\frac{V_{O}}{t_{r}}\left(t-t_{r}\right), \text { for } t \geqslant t_{r} \\
& =0, \text { for } t<t_{r} .
\end{aligned}
$$

Note that the second term of $V_{i n}(t)$ is zero until $t=t_{r}$. The $U$ function is being used to "turn on" the first term at $t=0$, and bring in the second term only for $t \geqslant t_{r}$ :
Note that after time $t_{r}$, the function $V_{i n}(t)$ remains at a value $V_{O}$, for all values of $t$. Substituting $V_{\text {in }}(t)$ into the equation for $V_{f}(X, t)$, substituting $\left(t-T_{D} \frac{X}{\ell}\right)$ for $t$ in $V_{\text {in }}(t)$, and evaluating at the end of the line $(X=\ell)$, gives:

$$
\begin{aligned}
V_{f}(\ell, t)= & K_{f} \ell\left\{\frac{d}{d t}\left[f_{o}\left(t-T_{D}\right) U\left(t-T_{D}\right)\right]-\right. \\
& \left.\frac{d}{d t}\left[f_{o}\left(t-T_{D}-t_{r}\right) U\left(t-T_{D}-t_{r}\right)\right]\right\} \\
= & K_{f} \ell\left[\frac{V_{o}}{t_{r}}\right] \cdot\left[U\left(t-T_{D}\right)-U\left(t-\left(T_{D}+t_{r}\right)\right)\right] .
\end{aligned}
$$

This gives a pulse at point $B$ equal in duration to the driven line rise time, $t_{r}$, and starting at time $T_{D}$ as shown in Figure 4-26(b). The amplitude of this pulse is, for a rise time $\mathrm{t}_{\mathrm{r}}=2 \mathrm{~ns}$, at point $\mathrm{B}\left(\mathrm{t}=\mathrm{T}_{\mathrm{D}}\right)$ :

$$
V_{f}(B)=\frac{K_{f} \ell V_{o}}{t_{r}}=\frac{(-0.06)(10)(0.8)}{2}=-0.24 \mathrm{volt} .
$$

The backward crosstalk is calculated as follows:

$$
\mathrm{V}_{\mathrm{b}}(\mathrm{X}, \mathrm{t})=\mathrm{K}_{\mathrm{b}}\left[\mathrm{~V}_{\mathrm{in}}\left(\mathrm{t}-\frac{\mathrm{T}_{\mathrm{D}^{X}}}{\ell}\right)-\mathrm{V}_{\mathrm{in}}\left(\mathrm{t}-2 \mathrm{~T}_{\mathrm{D}}+\frac{\mathrm{T}_{\mathrm{D}} \mathrm{X}}{\ell}\right)\right]
$$

For the same ramp function, $f_{O}(t)=\frac{V_{O}}{T_{r}} \cdot t$, as used with the forward crosstalk. Taking $\mathrm{X}=0$ for point A :

$$
\begin{aligned}
& V_{b}(0, t)= K_{b} \quad\left[V_{i n}(t)-V_{\text {in }}\left(t-2 T_{D}\right)\right] \\
& V_{b}(t)= K_{b}\left(\frac{V_{o}}{t_{r}}\right)\left[t U(t)-\left(t-t_{r}\right) U\left(t-t_{r}\right)-\right. \\
&\left(t-2 T_{D}\right) U\left(t-2 T_{D}\right)+\left(t-t_{r}-2 T_{D}\right) \\
&\left.U\left(t-t_{r}-2 T_{D}\right)\right] .
\end{aligned}
$$

This gives a pulse at point A starting simultaneously with the driving signal at point C. The leading edge of the backward crosstalk pulse (Figure 4-23(c)) is a ramp until time $t_{r}$. The pulse levels off until time $2 \mathrm{~T}_{\mathrm{D}}$ then slopes to the starting point at time $2 T_{D}+t_{r}$. The amplitude of this pulse is:

$$
\mathrm{V}_{\mathrm{b}}(\mathrm{~A})=\mathrm{K}_{\mathrm{b}} \mathrm{~V}_{\mathrm{O}}=0.244(0.8)=0.195 \text { volt }
$$

These calculations assume the 10 foot line is terminated in its characteristic impedance at points A and B . However, since the gate output at point A of Figure $4-25$ is a low impedance, only a small voltage pulse is seen at the MECL gate. As previously discussed, $90 \%$ of the backward crosstalk is reflected to point B . The amount of crosstalk at point $B$ due to reflected backward crosstalk is calculated to be: $(-0.9)(0.195)=-0.175$ volts as shown in Figure 4-26(d).

Figure 4-27 lists measured crosstalk in a ten foot multiconductor cable for the test circuit of Figure 4-28. Using all wires in the cable for signal lines causes a prohibitive amount of crosstalk, as shown.

Several factors contribute to the discrepancy between calculated and measured crosstalk. The characteristic impedance of the line is comparatively undefined

4-27: 10 Ft. Multiple Conductor Cable Crosstalk

| CONDUCTORS AT C | CROSSTALK AT B <br> $(\mathrm{mV})$ | $R$ <br> $($ OHMS $)$ |
| :---: | :---: | :---: |
| $(1) \quad 1$ | 240 | 150 |
| 2 | 360 | 75 |
| 3 | 420 | 50 |
| $\mathbf{1 *}^{* * *}$ | 60 | 150 |
| $\mathbf{2}^{* *}$ | 80 | 75 |
| $3^{* *}$ | 100 | 50 |

*With one wire in cable grounded at both ends
**With two wires in cable grounded at both ends
*** With three wires in cable grounded at both ends
(1) Compare with theoretically calculated example.

4-28: Cross Talk Test Circuit

because there is not a solid ground reference for the cable. Thus, placement of the cable with respect to the system ground and other cables affects the characteristic impedance. In addition, capacitive and inductive coupling will vary along the cable due to the relative location of wires with respect to each other. The one other factor not allowed for in the calculations is attentuation in the line which damps out the higher frequency components of the signal, slowing the rise time of the signal as it propagates along the line.

The 150 ohm terminating resistor gives an approximate impedance match, to cut down overshoot and ringing. However, residual mismatch causes reflections to return along the line. Such reflections interfere with the signal by producing distortion at the receiving gate input, and so limiting high speed operation of the cable. Serious distortion occurs when the reflected signal coincides with a following signal, i.e. when the transmitted frequency equals:

$$
\text { Frequency }=\frac{1}{2 \mathrm{~T}_{\mathrm{D}}}
$$

For the 10 foot line example just discussed:

$$
\mathrm{f}=\frac{1}{2(16.8)}=29.8 \mathrm{MHz}
$$

Test data coincides with the calculated performance to indicate that serious distortion occurs around 30 MHz in the 10 foot cable. The previously computed propagation speed of $1.68 \mathrm{~ns} / \mathrm{ft}$ also closely agrees with the measured time of $1.65 \mathrm{~ns} / \mathrm{ft}$.

Crosstalk is reduced by supplying a ground reference in the cable. In a multiconductor cable this may be done by grounding approximately the same number of wires in the cable as there are signal lines. This measure reduces crosstalk by a factor of 4 (cf Figure 4-27). Figures 4-29 and 4-30 show the crosstalk in the circuit of Figure 4-28, and compare crosstalk of cables with and without one grounded wire in the cable.

4-29: Crosstalk in Multiconductor Cable with No Grounded Conductor


4-30: Crosstalk in Multiconductor Cable with One Grounded Conductor


Horizontal Scale $=20 \mathrm{~ns} / \mathrm{cm}$ (both traces)

The amplitude of crosstalk is independent of length for 'long lines." Defining a long line as having a propagation delay greater than $1 / 2$ the input rise time gives a "long line" length of 0.605 ft . for a 2 ns rise time waveshape:

$$
\begin{aligned}
\text { Long Line Length } & \geq \frac{2}{\left(\mathrm{t}_{\mathrm{pd}}\right)\left(\mathrm{t}_{\mathrm{r}}\right)} \\
& =\frac{2}{(1.65)(2)}=0.605 \mathrm{ft} . \text { (for the cable just discussed) }
\end{aligned}
$$

4-31: Test Results for an 18 Inch Multiple Conductor Cable: Crosstalk

| CONDUCTORS AT C | CROSSTALK AT B <br> $(\mathrm{mV})$ | $R$ <br> $($ OHMS $)$ |
| :---: | :---: | :---: |
| 1 | 240 | 150 |
| 2 | 350 | 75 |
| 3 | 400 | 50 |
| $1^{*}$ | 70 | 150 |
| $2^{* *}$ | 80 | 75 |
| $3^{* * *}$ | 100 | 50 |

*With one wire in the cable grounded at both ends.
**With two wires in the cable grounded at both ends.
*** With three wires in the cable grounded at both ends.

Test results (Figure 4-31) show that crosstalk for an 18 inch multiconductor cable is approximately equal to that for the 10 foot bundled cable shown in Figure 4-27. However, since reflections damp-out much faster because of the lesser propagation delay, the shorter cable is useful to 100 MHz .

Multiple conductor cables of this type (bundled) may be used successfully with MECL II or MECL 10,000 if one-half the wires are grounded at both ends. However, the 100 mV of crosstalk present with the grounded lines significantly reduces noise immunity. The cable is also susceptible to external signals coupling to the entire cable. These cause additional noise on the line. Thus, this cable should be used only when cost or manufacturing techniques require it. Other cable types - coaxial, tri-axial, ribbon, or twisted pair - are recommended wherever possible.

## Twisted Pair Cable, Driven Single - Ended

Cables formed of twisted pair lines have a more defined characteristic impedance than parallel wires. So, twisted pair can be terminated more accurately at the receiving end, reducing reflections. Further, the speed of operation of twisted pair is limited by attenuation rather than by any significant reflection interference. Test results show a 10 foot length of twisted pair cable may be used up to 70 MHz before attenuation reduces noise immunity by 100 mV . Propagation delay is the same as for parallel lines $-1.65 \mathrm{~ns} / \mathrm{ft}$.

Crosstalk for the twisted pair cable is comparable to that for the parallel wire cable operated with half the leads grounded. This is because the higher switching current (due to lower $\mathrm{Z}_{\mathrm{O}}$ of twisted pair) offsets the better ground of the twisted pair. Crosstalk magnitude in a twisted pair cable is listed in Figure 4-32 for the test circuit of Figure 4-33. If shielded twisted pair cable is used, crosstalk is significantly reduced (compared to unshielded) as shown in Figure 4-34 and Figure 4-35. Both ends of the shield as well as the second wire of the pair were grounded in the test whose results are shown in Figure 4-34.

4-32: Crosstalk for 10 Ft Multiple Twisted Pair Cable

| CONDUCTORS AT C | CROSSTALK AT B <br> $(\mathrm{mV})$ | $R$ <br> $($ OHMS $)$ |
| :---: | :---: | :---: |
| 1 | 60 | 75 |
| 2 | 80 | 39 |
| 3 | 90 | 27 |

Differential operation of twisted pair line offers advantages over the standard multiconductor cable when sending higher frequency signals. When operated single-ended (as shown in Figure 4-33), twisted pair is still susceptible to noise external to the cable. Any noise coupled into the entire cable causes a direct reduction of noise immunity.


Since one-half the wires in a multiconductor cable should be grounded for low crosstalk (comparable to the twisted pair), cable density is the same for both - two wires per signal path. The use of shielded twisted pair significantly reduces crosstalk and should be used in applications where crosstalk could be a problem. Differential operation of twisted pair lines is definitely preferred over single-ended twisted pairs for sending MECL signals between sections of a system.

4-34: Crosstalk for 10 Ft Multiple Shielded Twisted Pair

| CONDUCTORS AT C | CROSSTALK AT B <br> $(\mathrm{mV})$ | $R$ <br> (OHMS) |
| :---: | :---: | :---: |
| 1 | 30 | 75 |
| 2 | 30 | 39 |
| 3 | 40 | 27 |

4-35: Crosstalk in a Multiconductor Shielded Twisted Pair Cable



Conventional two-sided printed circuit board
stration board which illustrates some of the can be used when designing with MECL 10,000 .
The circuit consists of a ring oscillator ands. Operating frequency is 83 MHz .

Together with an oscilloscope, the circuit illustrates performance, as well as series, parallel and non-terminated line condelay, edge speed, and synchronous flip-flop

Power Distribution

Power distribution is an important factor in system design. The loss of noise margin due to reduced power supply voltage or noise on the power supply lines means a reduction in the circuit tolerance to crosstalk and ringing as discussed in Chapters 3 and 4. Points to consider for overall system operation include total circuit and termination power, voltage drops on the power buses, and noise induced on the power distribution lines by the circuits and by external sources.

MECL circuits are designed to interface with each other over a wide power supply voltage range - at least $\pm 10 \%$ from the nominal -5.2 volts, - without loss of noise margin (other than that due to reduced signal swing at low voltage). However, if two circuits are at different supply voltages or on the same power supply with a voltage offset between circuits, there will be a predictable loss of noise margin.

Figure 5-1 illustrates supply points for two MECL circuits (A and B). The MECL circuits are most sensitive to voltage differences between $\mathrm{V}_{\mathrm{CC}}$ for the two circuits. Any voltage drop on this power bus causes a direct loss of noise immunity and should be avoided. Similarly, any noise on the $\mathrm{V}_{\mathrm{CC}}$ line not common to both circuits may subtract from noise immunity. For this reason, $\mathrm{V}_{\mathrm{CC}}$ is normally made to be the system ground - usually the most stable reference level in the system.

The main causes of $\mathrm{V}_{\mathrm{CC}}$ offsets between circuits are:

- inadequate power buses to handle the current;
- separate supplies with common negative terminals operating at slightly different voltages (not recommended for system design);
- separate positive grounded supplies with inadequate interconnecting ground bus bars.

5-1: MECL Power Points


5-2: Changes in Output Levels and $V_{B B}$ with $V_{E E}$

| VOLTAGE | MECL II | MECL 10,000 | MECL III |
| :---: | :---: | :---: | :---: |
| $\Delta \mathrm{V}_{\mathrm{OH}} / \Delta \mathrm{V}_{\mathrm{EE}}$ | 0.015 | 0.016 | 0.033 |
| $\Delta \mathrm{~V}_{\mathrm{OL}} / \Delta \mathrm{V}_{\mathrm{EE}}$ | 0.230 | 0.25 | 0.27 |
| $\Delta \mathrm{~V}_{\mathrm{BB}} / \Delta \mathrm{V}_{\mathrm{EE}}$ | 0.115 | 0.148 | 0.14 |

A more common problem is with circuits which have a good ground, but which operate with different $\mathrm{V}_{\mathrm{EE}}$ voltages. The loss of noise margin can be calculated from the changes in $\mathrm{V}_{\mathrm{OH}}, \mathrm{V}_{\mathrm{OL}}$, and $\mathrm{V}_{\mathrm{BB}}$ as functions of supply voltage. Figure 5-2 shows the change in these levels as a function of VEE for the MECL families. The change in the logic 1 output level is very small compared to the change in logic $\emptyset$ as a function of $V_{\mathrm{EE}} \cdot \mathrm{V}_{\mathrm{BB}}$ is designed to change at one-half the logic $\emptyset$ rate, to stay at the center of the logic swing.

The following example illustrates the loss of noise margin due to circuits operating at largely differing voltages. Worst case MECL 10,000 Series logic levels are used in the example.

If the driving gate is at -5.46 volts ( $+5 \%$ of nominal), the output levels are:

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{OHA} \min }=(-0.980)-(0.016)(5.2)(0.05)=-0.984 \text { volts, } \\
& \mathrm{V}_{\mathrm{OLA} \max }=(-1.630)-(0.25)(5.2)(0.05)=-1.695 \text { volts. }
\end{aligned}
$$

If the receiving gate is at -4.94 volts ( $-5 \%$ of nominal), the input levles are:

$$
\begin{aligned}
\mathrm{V}_{\text {IHA } \min } & =-1.105+(0.15)(5.2)(0.05)=-1.066 \text { volts, } \\
\mathrm{V}_{\text {ILA } \max } & =-1.475+(0.15)(5.2)(0.05)=-1.436 \text { volts. }
\end{aligned}
$$

Worst case noise margin is therefore:
Logic 1: $1.068-0.984=0.084$ volts,
Logic $\emptyset: 1.695-1.436=0.259$ volts .
In this example, worst case noise margin in the logic 1 state was reduced from 125 mV to 84 mV by a $10 \%$ power supply difference. Although the logic $\emptyset$ noise margin here improved, it would in fact have been reduced if the receiving gate were at the $+5 \%$ supply voltage. Since the example assumed worst case voltages, an additional 100 mV protection from noise could be expected in typical system use.

## System Power Calculations

The total power required by MECL circuits consists of several parts: current switch, bias supply ( $V_{B B}$ ), output emitter follower transistor, and terminating or pulldown resistor power. Since the output emitter follower power and resistor power are dependent on the method of termination for MECL 10,000 and MECL III, they are not included in the specified circuit power and must be added for total system power. The data sheet power specifications for MECL II parts are representative of system requirements, because the internal pulldown resistors are included in the determination of package power.

Gate power is calculated as the sum of the powers for each of the three sections illustrated for the basic MECL 10,000 gate (Figure 1-1). The bias driver, which furnishes -1.29 volts to the base of Q5, dissipates about $5 \mathrm{~mW} /$ gate, as may be seen from the following:

$$
\mathrm{I}_{\mathrm{BB}}=\frac{\mathrm{V}_{\mathrm{EE}}-\mathrm{V}_{\mathrm{BB}}-\text { diode drop }(0.79 \mathrm{~V})}{\mathrm{R}_{\mathrm{BQ} 6}}=-0.625 \mathrm{~mA}
$$

so: $\quad \mathrm{P}_{\mathrm{BB} 1}=\mathrm{I}_{\mathrm{BB}} \cdot \mathrm{V}_{\mathrm{EE}}=3.24 \mathrm{~mW}$ (shared by 2 gates);
and: $\quad I_{\mathrm{Q} 6}=\frac{\mathrm{V}_{\mathrm{EE}}-\mathrm{V}_{\mathrm{BB}}}{\mathrm{R}_{\mathrm{EQ6}}}=-0.64 \mathrm{~mA}$,

$$
\mathrm{P}_{\mathrm{BB} 2}=\mathrm{I}_{\mathrm{Q} 6} \cdot \mathrm{~V}_{\mathrm{EE}}=3.32 \mathrm{~mW} \text {; }
$$

$\mathrm{P}_{\text {TOTAL BIAS }}=\frac{\mathrm{P}_{\mathrm{BB} 1}}{2}+\mathrm{P}_{\mathrm{BB} 2}=4.94 \mathrm{~mW}$,
per gate in a gate pair. For a single gate, the bias power is not shared, so the total power for a single gate would be 6.56 mW .

Current switch power can be calculated in a similar fashion:

$$
\begin{aligned}
\mathrm{I}_{\mathrm{EQ} 5} & =\frac{\mathrm{V}_{\mathrm{EE}}-\mathrm{V}_{\mathrm{BB}}-\text { diode drop }(0.79 \mathrm{~V})}{\mathrm{R}_{\mathrm{E}}}=-3.99 \mathrm{~mA} \\
\mathrm{P}_{\mathrm{Q} 5} & =\mathrm{I}_{\mathrm{EQ} 5} \cdot \mathrm{~V}_{\mathrm{EE}}=20.8 \mathrm{~mW} .
\end{aligned}
$$

For one gate, the combined power dissipation would bc: $20.8 \mathrm{~mW}+6.6 \mathrm{~mW}$ $=27.4 \mathrm{~mW}$. However, the actual power dissipation is less than this on a package basis, because the gates share a common bias driver, which is coupled through emitter followers for isolation. A quad gate, for example, has a typical per gate dissipation of 25 mW . Note that this power is constant over the full speed range of operation. Transistor base currents were omitted from the above calculations as they are beta dependent and have little effect on package power.

Typical input power may be computed when using a $50 \mathrm{k} \Omega$ input pulldown resistor. Input power for a logic 1 level ( -0.9 volts) on the input is:

$$
P_{\mathrm{in} 1}=\frac{\left(\mathrm{V}_{\mathrm{EE}}-\operatorname{logic} 1\right)^{2}}{\mathrm{R}_{\mathrm{P}}}=0.37 \mathrm{~mW} .
$$

## Output Power

Input power for a $\operatorname{logic} \emptyset(-1.7$ volts $)$ on the input is:

$$
\mathrm{P}_{\mathrm{in} \emptyset}=\frac{\left(\mathrm{V}_{\mathrm{EE}}-\operatorname{logic} \emptyset\right)^{2}}{\mathrm{R}_{\mathrm{P}}}=0.25 \mathrm{~mW} .
$$

Totaling the input and gate power gives a typical 26.4 mW power per gate for a dual four-input gate, with two inputs high on each gate.

Output power is a function of the load network. It is usually computed for circuits operating at a $50 \%$ duty cycle by calculating the 1 and $\emptyset$ level output powers and forming their average.

Figure 5-3 shows output transistor powers and load resistor powers for several of the popular terminations. This power must be added to gate power when determining system power. Unused outputs draw no power and may be ignored.

5-3: Typical Output Power

| TERMINATING <br> RESISTOR | P Q7 or Q8 <br> $(\mathrm{mW})$ | P RESISTOR <br> $(\mathrm{mW})$ | P TOTAL <br> $(\mathrm{mW})$ |
| :---: | :---: | :---: | :---: |
| 150 ohms to -2.0 Vdc | 5.0 | 4.3 | 9.3 |
| 100 ohms to -2.0 Vdc | 7.5 | 6.5 | 14 |
| 75 ohms to -2.0 Vdc | 10 | 8.7 | 18.7 |
| 50 ohms to -2.0 Vdc | 15 | 13 | 28 |
| 2.0 k ohms to $\mathrm{V}_{\text {EE }}$ | 2.5 | 7.7 | 10.2 |
| 1.0 k ohm to $\mathrm{V}_{\text {EE }}$ | 4.9 | 15.4 | 20.3 |
| 680 ohms to $V_{\text {EE }}$ | 7.2 | 22.6 | 29.8 |
| 510 ohms to $V_{\text {EE }}$ | 9.7 | 30.2 | 39.9 |
| 270 ohms to $V_{\text {EE }}$ | 18.3 | 57.2 | 75.5 |
| 82 ohms to $V_{\text {CC }}$ and <br> 130 ohms to $V_{E E}$ | 15 | 140 | 165 |

Calculations for power required with an external $510 \Omega$ output pulldown resistor are:

$$
\mathrm{I}_{\mathrm{R}}(\operatorname{logic} 1)=\frac{\mathrm{V}_{\mathrm{EE}}-\text { logic } 1 \text { level }}{\mathrm{R}_{\mathrm{P}} \text { (output) }}=-8.43 \mathrm{~mA} .
$$

So: $\quad \mathrm{P}_{\mathrm{Q} 7 \text { or } \mathrm{Q} 8}=\left(\mathrm{I}_{\mathrm{R}} \operatorname{logic} 1\right)($ logic 1 level $)=(-8.43)(-0.9)=7.6 \mathrm{~mW}$
(Q7 or Q8, depending upon which is connected to the $510 \Omega$ output pulldown);
and: $\quad P_{510} \mathrm{ohm}=\left(I_{\mathrm{R}} \operatorname{logic} 1\right)\left(\mathrm{V}_{\mathrm{EE}}-\operatorname{logic} 1\right.$ level $)=36.3 \mathrm{~mW}$.

Similar calculations for a logic $\emptyset$ state give $\mathrm{P}_{\mathrm{Q} 7 \text { or } \mathrm{Q} 8}=11.7 \mathrm{~mW}$ and $\mathrm{P}_{510 \text { ohm }}=24 \mathrm{~mW}$. Averaging $\emptyset$ and 1 level powers, gives:

$$
\begin{aligned}
\mathrm{P}_{510 \Omega} & =30.2 \mathrm{~mW} \text { avg. } \\
\mathrm{P}_{\mathrm{Q} 7 \text { or } \mathrm{Q} 8} & =9.7 \mathrm{~mW} \text { avg. }
\end{aligned}
$$

Low impedance MECL III circuits require more input power because of their $2 \mathrm{k} \Omega$ input resistors. An average of 7.7 mW per used input must be added to the power for the rest of the circuit:

$$
\begin{aligned}
& \mathrm{P}_{\mathrm{in} 1}=\frac{\left(\mathrm{V}_{\mathrm{EE}}-\operatorname{logic} 1 \text { level }\right)^{2}}{\mathrm{R}_{\mathrm{in}}}=9.3 \mathrm{~mW} \\
& \mathrm{P}_{\mathrm{in} \emptyset}=\frac{\left(\mathrm{V}_{\mathrm{EE}}-\operatorname{logic} \emptyset \text { level }\right)^{2}}{\mathrm{R}_{\mathrm{in}}}=6.1 \mathrm{~mW}
\end{aligned}
$$

MECL II normally uses internal output pulldown resistors. Power in these resistors is part of the gate specification, so no addition of an output power figure is needed.

## Power Supply Considerations

The loose $\pm 10 \%$ power supply regulation specification for MECL circuits gives the designer some freedom with operating voltage. If greater than the nominal - 5.2 volt supply is used there is an increase in noise margin due to the larger signal swing. The cost is increased power dissipation. Circuit speed is optimized at -5.2 volts but there is a negligible loss of performance over a $\pm 5 \%$ voltage range.

Power supply output impedance requirements are dependent on the MECL family used. MECL II, without transmission lines, has very low switching current (less than $100 \mu \mathrm{~A}$ per input) in the signal line and only a $740 \mu \mathrm{~A}$ current differential (in the $1.5 \mathrm{k} \Omega$ pulldown resistor) between logic 1 and $\emptyset$ levels. This low current difference between logic states, along with complementary outputs on many gates and flip-flops, makes power supply drain essentially constant - independent of logic state and speed of operation. Power supply requirements are therefore not stringent. Simple bridge rectifiers with capacitor filters have been used on small MECL II systems. Larger systems with increased current drain require regulated supplies.

MECL 10,000 , used without transmission lines, requires slightly more switching current (less than 2.0 mA ) because of its smaller pull down resistors (typically $510 \Omega$ ) and lower input impedance. Even so, worst case fluctuation in current requirements is less than 12 percent. In system use the fluctuation would normally be much less than $12 \%$ because of complementary outputs and the low probability of all circuits being in a logic 1 or $\emptyset$ state at the same time.

Power supply requirements do become more important for MECL 10,000 and MECL III when they are used with transmission lines. In particular, a 50 ohm parallel terminated transmission line sinks 22 mA with a logic 1 output, and 6 mA with a logic $\emptyset$. The 16 mA differential between the two states can produce a
significant power supply current fluctuation. Such an effect should be considered when specifying the power supply.

The current fluctuations are by no means insurmountable. Brief current changes are smoothed by bypass capacitors at the circuits. However longer current changes could cause noise on the supply lines unless a properly regulated supply is used. Fortunately, the presence of complementary outputs and the typical 50\% distribution of output logic levels minimize current changes.

High frequency noise and ripple from the power supply should be avoided because they produce, in effect, differences in voltage levels among sections of a system, and lead to loss of noise margin. As a rule of thumb, noise can be considered "high frequency" whenever the mean wave length of the noise on the power lines is not several times greater than the length of the longest power line. It is recommended that for operation with MECL, high frequency supply noise be held to under 50 mV .

When multiple power supplies are used, the positive terminals should be connected together with a large bus and the output voltages maintained as equal as possible. It is desirable to keep the various supply levels within 50 mV of one another.

## System Power Distribution

When designing the system power distribution network, primary areas of concern are:

1. Maintaining a low impedance ground - without voltage drops;
2. Limiting $\mathrm{V}_{\mathrm{EE}}$ voltage drops;
3. Designing the supply lines to hinder external noise from coupling into the system.

The following method is used to calculate voltage drops along a voltage bus which has distributed loads (cf Figure 5-4).

5-4: Voltage Drops Along a Power Bus


Where:

$$
\begin{aligned}
\mathrm{S} & =\text { average spacing of cards in inches, } \\
\mathrm{r} & =\text { resistance per inch of bus (ohms/in), } \\
\mathrm{n} & =\text { number of cards } \\
\mathrm{A} & =\text { average card current load (amps), } \\
\mathrm{S}_{\mathrm{O}} & =\text { distance from reference to first card (inches), }
\end{aligned}
$$

and
the voltage drop to the first card will be:

$$
\mathrm{V}_{\mathrm{O}}=\mathrm{I} \cdot \mathrm{R}=(\mathrm{n} \cdot \mathrm{~A})\left(\mathrm{S}_{\mathrm{O}} \cdot \mathrm{r}\right)
$$

Between cards 1 and 2 the voltage drop is:

$$
V_{1}=(n-1) A \cdot(S \cdot r)
$$

Likewise:

$$
\begin{aligned}
\mathrm{V}_{2} & =(\mathrm{n}-2) \mathrm{A} \cdot(\mathrm{~S} \cdot \mathrm{r}) \\
\mathrm{V}_{3} & =\text { etc. }
\end{aligned}
$$

So:

$$
\begin{aligned}
V_{n}^{\prime} & =n A S_{O} r+\sum_{l}^{n} V_{n} \\
& =n A S_{O} r+A S r \sum_{1}^{n-1} n .
\end{aligned}
$$

Example:
let

$$
\begin{aligned}
\mathrm{S}_{\mathrm{O}}=5 \text { inches, } & \mathrm{S}=1 \text { inch }, \\
\mathrm{r}=0.0004 \text { ohms } / \text { inch }, & \mathrm{A}=500 \mathrm{~mA}, \\
& \mathrm{n}=10 .
\end{aligned}
$$

The voltage drop to package 10,

$$
\begin{aligned}
\mathrm{V}_{10}^{\prime} & =10^{-2}+2 \times 10^{-4}(1+2+3+4+5+6+7+8+9) \\
& =19 \mathrm{mV} .
\end{aligned}
$$

This type of calculation should be performed for all voltage distribution systems, and should also include edge connector voltage drops, etc. These calculations will indicate the results to be expected for a proposed distribution system, and the consequences of using a high resistance voltage bus are evident. The equation may be modified to accommodate other conditions - such as unequal spacing between cards or variations of loads among cards.

Laminated bus bars have advantages for power distribution to larger systems because they minimize the effects of induced noise. Noise is reduced by the high intrinsic capacitance of the laminated bus bars. Since each bus layer is separated by a dielectric, the bus bar appears overall as a very large capacitor. Bus bar design using a large width to thickness ratio ensures low self inductance. This type of power bus system is available with various options from many manufacturers.

For large systems, power distribution should avoid ground loops. Figure 5-5 shows power distribution to a typical large system. The flow of power from the supplies is via main bus bars directly to the ground plane or ground screen of individual card racks and cards. This method minimizes supply losses which would otherwise occur with power supplied through a series string of card racks.

In addition to preventing large voltage drops along the supply lines, the power distribution system must be designed to ward off external noise interference. All noisy and high power devices such as relays and motors should use a separate power supply and ground system. The ground systems are connected at the system ground point which is normally at the power supply. Relays and solenoids should be diode suppressed and motor brushes should be filtered. Other standard design practices should also be used to eliminate these sources of noise.

## 5-5: Power Supply System



The mechanical sections of a system are commonly connected together with another ground. The frame connecting the panels to the chassis is used for this ground if good electrical conduction is made at points of mechanical contact. This hardware ground is also connected at the common ground point (cf Figure 2-10).

## Backplane Power Distribution

For systems using MECL II or MECL 10,000 circuits a common hard wired backplane is often used. The wires are either soldered or wire wrapped to connectors and are routed over a ground plane or ground screen. The ground plane is often formed by a large printed circuit board to which the connectors are mounted, or else, the ground plane is connected to the frame holding the card connectors. The metal is left on one side of the board and forms the ground plane for the backplane wiring. Alternatively, metal can be left on both sides of the board, to conduct both ground and $\mathrm{V}_{\text {EE }}$. Ground plane circuit boards are commonly used over a metal ground plane as a means of isolating the MECL circuit ground system from the mechanical system component ground.

When a ground plane is not practical, a ground screen should be constructed on the backplane. A ground screen is made by connecting bus wires (wire size compatible with connector) to the edge connectors in a grid pattern prior to signal wiring, as shown in Figure 5-6. About every sixth pin on the card edge connectors is

5-6: Ground Screen Construction

used as a ground, providing connection points for the ground grid. This interconnection of ground points forms a grid network of approximately 1 inch squares over which the signal lines are wired. A characteristic impedance for a wire over ground screen of about 140 ohms can be expected, depending upon the exact routing and distance from the ground screen. The capacitance of this type line will be about 1 to 2 pF per inch, and series inductance will be about 20 nH per inch.

Point-to-point wiring is normally used instead of routing along channels, to shorten the interconnecting paths and minimize crosstalk which would occur among parallel signal paths. The system interconnecting methods of Chapter 4 are used in backplane wiring over a ground screen.

The faster edges of MECL III require a transmission line environment for connecting among circuit boards. One method is to use coaxial cable for interconnections, and matched impedance connectors on the boards. Care must be taken when stubbing off the cable using a connect or " T ", because of the short stub length allowed with MECL III. Normally this is avoided in favor of wiring with a single output per cable.

MECL III works very well with twisted pair lines if these lines are specified to have a constant, defined impedance. Differentially driven twisted pair lines with an MC1692 line receiver should always be used where there may be significant power supply voltage drops or noise on the ground system. The board connectors used with the twisted pair lines should be designed to minimize reflection from the interconnect point. Standard edge connectors with the terminating resistor and line receiver close to the point where the line meets the connector (within 1 inch) normally provide adequate termination points.

Although coaxial cable and twisted pair line do not require a ground plane in the backplane for impedance matching, the ground plane must be retained in both cases for a good circuit ground.

Multilayer backplane wiring (motherboard) is commonly used with MECL III. Striplines and microstrip line interconnects are designed in the circuit board, along with ground and $V_{\text {EE }}$ voltage planes. Matched impedance connectors are available to permit interfacing between cards and the backplane motherboard without line discontinuity. This technique is normally used when a system design is sufficiently determined to minimize changes in the backplane wiring.

## On - Card Power Distribution

Just as with backplane wiring, the method for distributing power on cards depends on the logic family used. Standard double sided circuit boards with a good ground may be used with MECL II because of relatively slow edge speeds and very low switching currents in the signal lines. A good ground is necessary to prevent voltage drops and noise from reducing circuit noise margin.

Here's an example of a circuit board which would work well with MECL II. The various techniques can be modified to fit specific system requirements.

The majority of interconnecting wires would be on one side of the board. A ground bus or modified ground plane with any remaining interconnections would be on the other side. The -5.2 Vdc line is not as critical as the $\mathrm{V}_{\mathrm{CC}}$ line and may be routed as necessary. The ground buses would be made of wide circuit board paths on the card. The width should be kept as large as possible, with at least 0.15 inch of width for each 10 packages recommended. A modified ground plane is made by leaving the metal on one side of the board and etching only as necessary to run the interconnecting leads for devices on the other side. The layout should be planned so that such interconnecting paths will not cut off a section of the ground plane from the ground inputs or isolate a section so that it is connected only with a narrow metal strip to the rest of the ground plane.

For either method, circuit board grounding is simplified if several pins in the edge connector are used for ground. A standard 22 pin connector could have four or five evenly spaced pins on the connector allocated to ground.

Power supply bypass capacitors are used on the circuit boards to handle the small current transients required by signal lines for charging stray capacitances. Bypass capacitors also lower the supply impedance on the card, reducing noise on the $V_{\text {EE }}$ line. Typically a 1 to $10 \mu \mathrm{~F}$ capacitor is placed on the board at the power supply inputs, and a 0.1 to $0.01 \mu \mathrm{~F}$ RF type capacitor is connected between ground and -5.2 Vdc every four or five packages. RF type capacitors are recommended because of their low inductance. Because of their nearly constant current requirements, many MECL II systems are built without using bypass capacitors, and operate perfectly. However, the use of these capacitors will insure cleaner supply lines, especially at top circuit operating speeds.

MECL 10,000 systems use both standard double sided and multilayered circuit boards. However, when using MECL 10,000, the ground plane described previously for MECL II is recommended. Such a ground plane permits low impedance signal lines (over the ground plane) which may be terminated for optimum performance. Also, a ground plane gives the solid ground necessary for suppressing the current transients arising in parallel terminated lines and eliminates possible high frequency ground loops. Ideally, the ground plane would fully cover one side of the circuit board. However with MECL 10,000 , ground planes covering greater than 70 percent of the board surface area give good results.

The $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{CC}}$ pins of MECL 10,000 and MECL III packages should be connected directly to the ground plane as closely as possible to the package. $\mathrm{V}_{\mathrm{CC}}$ should equal $\mathrm{V}_{\mathrm{CC}}$ for best operation. If $\mathrm{V}_{\mathrm{CC}}$ drops below $\mathrm{V}_{\mathrm{CC}}$ by more than two tenths of a volt, the output devices could saturate and cause additional propagation delays.

When designing the $\mathrm{V}_{\text {EE }}$ line, care should be taken to prevent excessive voltage drop in the line. Figure 5-7 shows the bus resistance per foot for microstrip lines. This should be taken into consideration when designing large cards with high current requirements. Use of bypass capacitors with MECL 10,000 is strongly recommended to handle the current transients occurring when parallel terminated transmission lines are used. A 1.0 to $10 \mu \mathrm{~F}$ capacitor at the power supply inputs and 0.1 to $0.01 \mu \mathrm{~F}$ capacitors every four or five packages along the board give a low impedance supply.

5-7: Bus. Resistance Per Foot for Microstrip Lines


Multilayer circuit boards are ordinarily used with MECL III. For small systems (with few packages) or small test circuits, a double sided board with a good ground plane may be used. With larger systems or systems operating above 200 MHz , multilayer boards are recommended for two reasons: to eliminate ground loops caused by the use of what would normally be ground plane areas as signal paths, and to provide uniform transmission line characteristics. Multilayer boards can be used for other advantages in MECL III systems - possible higher packing density and shorter interconnecting lines.

The layout of a typical small MECL III multilayer board is shown in Figure 5-8. When using multilayer boards, the correct use of ground and voltage planes leads to specific benefits and eliminates serious problems. For instance, when adjacent signal lines are switching, signal line crosstalk may occur. Crosstalk can be reduced by using a voltage plane to separate successive layers of signal lines. Ground lines, between parallel lines on a signal plane, connected to the ground plane via plated-through holes, give additional protection against noise coupling.

5-8: Typical MECL III Multilayer Board Layout


If two successive layers are used for signal interconnects, the use of an orthogonal system is suggested, i.e. interconnects running on one layer are perpendicular to those on the other. This will facilitate layout and reduce crosstalk problems. An associated ground plane can follow below to give ground reference to the two layers of signal lines. $V_{\text {EE }}$ may be a separate plane or may be included with one of the signal planes.

The multilayer board ground planes provide a non-inductive, capacitive decoupling function. However, the thickness of the dielectric separating the voltage planes may be too great to provide sufficient inherent low frequency decoupling. In such a case, discrete capacitors are needed. These should be 0.1 to $0.01 \mu \mathrm{~F}$ in value, and are to be placed every three to five packages, to minimize voltage transients between the voltage planes (i.e. ground and VEE).

## $\mathbf{V}_{\text {TT }}$ Termination Voltage Distribution

The generation of a separate -2 Vdc termination voltage, common to all termination resistors, may be advantageous in many system designs. This is an alternate approach to the Thevenin equivalent resistor termination for each parallel termination, in which two resistors are needed.

The decision to use a separate -2 volt supply will depend on the system size. If it is feasible to provide a separate -2 volt supply, then lower termination component count per termination (one less resistor) and a power saving (up to a factor of 4) will be achieved. Since the VTT supply is only used to sink current through the termination resistors, current regulation and ripple are not critical. A good rule to follow is to use the same design practices for VTT as used for the negative supply, VEE. However, if the system is small, cost may weigh against the use of a separate -2 volt supply. Also, the short circuit interconnects of many small systems use only a single pulldown resistor, and this reduces the need for a separate VTT supply.



Complex MECL logic functions are exemplified by this microphotograph of the MC10181 Arithmetic/Logic Unit die. The array is a member of the MECL 10,000 logic family - whose low power gate is permitting a higher level of sophistication in the use of emitter coupled logic. (Some applications for this integrated circuit are discussed in Chapter 8).

The electrical power dissipated in any integrated circuit forms a heat source in the package. This heat source increases the temperature of the circuit die relative to some reference point (normally $25^{\circ} \mathrm{C}$ ambient) in an amount which depends upon the net thermal resistance between the heat source and the reference point. Thermal resistance, $\theta$, is the difference between the temperature of the junction and the temperature of the reference point, per unit power dissipation. Thermal resistance is the primary figure of merit for the power handling capability of any integrated circuit package. Thermal resistance from "junction to case", $\theta_{\mathrm{JC}}$, and/or the thermal resistance from "junction to ambient", $\theta$ JA , are the thermal parameters most often specified for integrated circuit packages.

The junction temperature, $\mathrm{T}_{\mathrm{J}}$, for a given junction-to-ambient thermal resistance $\theta$ JA, power dissipation $\mathrm{P}_{\mathrm{D}}$, and ambient temperature $\mathrm{T}_{\mathrm{A}}$, is given by:

$$
\mathrm{T}_{\mathrm{J}}=\mathrm{P}_{\mathrm{D}} \theta_{\mathrm{JA}}+\mathrm{T}_{\mathrm{A}} .
$$

If a heat sink with thermal resistance $\theta_{\mathrm{SA}}$ ( $\operatorname{sink}$ to ambient) is used and the thermal resistance from junction to case, $\theta_{\mathbf{J C}}$, is given, then:

$$
\mathrm{T}_{\mathrm{J}}=\mathrm{P}_{\mathrm{D}}\left(\theta_{\mathrm{JC}}+\theta_{\mathrm{CS}}+\theta_{\mathrm{SA}}\right)+\mathrm{T}_{\mathrm{A}},
$$

where $\theta_{\mathrm{CS}}$ is the thermal resistance from the integrated circuit package (case) to the heat sink. Due to the poor thermal conductivity of still air, the factor $\theta_{\mathrm{CS}}$ may be significant if air voids exist. When using dual in-line MECL III packages that dissipate more than $450 \mathrm{~mW}, \theta \mathrm{CS}$ should be reduced to a usable value by applying a good thermal paste between the package and the sink.

All integrated circuits, including the high speed MECL family members, have maximum allowable junction temperature limits. The MECL II family is specified as having $\mathrm{T}_{\mathrm{J}}(\max )=150^{\circ} \mathrm{C}$ in plastic packages and $175^{\circ} \mathrm{C}$ in ceramic packages; the MECL 10,000 family has $\mathrm{T}_{\mathrm{J}}(\max )=150^{\circ} \mathrm{C}$; and the MECL III family has $\mathrm{T}_{\mathrm{J}}(\max )=110^{\circ} \mathrm{C}$. These limits are generally lower than for most other integrated circuits which may have a $\mathrm{T}_{\mathrm{J}}$ (max) of between 175 and $200^{\circ} \mathrm{C}$. With very high speed MECL circuits, stray die capacitances must be held to an absolute minimum. To do this, the on-chip interconnect metallization is made narrow. Here the current density and junction temperature become a significant concern to the integrated circuit device designer and require a lower junction temperature limit.

Thermal resistance usually is not specified for digital integrated circuits though maximum power dissipation is generally defined. The maximum ambient temperature rating has been the usual thermal limit of interest to the digital integrated circuit user. The system designer using MECL should be aware of the device junction
temperature, regardless of what his ambient temperature is. The lower the junction temperature of a device, the higher the reliability and consequently the life of the device; thus, system MTBF (mean time between failure) will be increased as junction temperatures are decreased.

## MECL Integrated Circuit Heat Transfer

The electrical power dissipated in an integrated circuit is the heat source for thermal purposes. That is, the heat flow in watts equals the power dissipation in watts. The power-dissipating circuit elements are within a very narrow region on the top of the die (diffusion depths for MECL are shallow). The top of the die remains isothermal within a few degrees for MECL power dissipation levels.

The major means of heat transfer from the top of the die to the outside surfaces of the package is by conduction through solids. Heat transfer through bonding wires from the die to the lead frame is negligible.

Once heat is transmitted to the package, its transfer to ambient depends upon the package mounting technique and its environment. If the integrated circuit package is installed in, or attached to a heat sink, then heat is transferred mainly by conduction to the heat sink, and then by convection and radiation from the heat sink to ambient.

In the 16 -pin dual in-line ceramic package (see Figure 6-1b), used for both MECL 10,000 and MECL III, the heat flows from the top of the die, through the

6-1: MECL Package Dimensions

MECL 111 integrated circuits are available in the 14 -lead ceramic flat package with a stud, Case 617 (suffix S), and in the 16 -lead dual in-lin ceramic package, Case 620 (suffix L).

chip and gold eutectic die bond, to the ceramic base. The optimum heat sink location would be in contact with the bottom of the package. Due to the poor thermal conductivity of glass, only a limited amount of heat is transferred from the ceramic base out through the lead frame.

The difference between the temperature of the die and some reference point per unit power dissipation, yields the thermal resistance. The method used to measure the temperature of MECL devices is "internal temperature sensing" - by a special MECL integrated circuit. It employs an independent diode diffused on the chip. It is an easy method to use and calibrate, and has a voltage output that is very nearly a linear function of temperature.

The sensing diode within the MECL package is calibrated as a function of temperature by using the circuit shown in Figure 6-2. The forward $\mathrm{V}_{\mathrm{BE}}$ drop of the

6-2: Diode Calibration Circuit


6-3: Typical Thermal Diode Calibration Curve

diode is recorded at stabilized oven temperatures between $0^{\circ}$ and $100^{\circ} \mathrm{C}$ with the diode current held constant at $100 \mu \mathrm{~A}$. A calibration curve is plotted as shown in Figure 6-3. This curve, along with the data recorded in the test setup of Figure 6-4,

6-4: Thermal Evaluation Test Circuit for 16-Pin Dual In-Line Ceramic Package

will produce data to plot $\mathrm{T}_{\mathrm{J}}\left({ }^{\circ} \mathrm{C}\right)$, junction temperature, versus true power (watts). The slope of the curve is the thermal resistance, $\theta \mathbf{J}\left({ }^{\circ} \mathrm{C} / \mathrm{Watt}\right)$, of the MECL case.

By recording the ambient temperature ( $\mathrm{T}_{\mathrm{A}}$ in ${ }^{\circ} \mathrm{C}$ ) during the test, the thermal resistance from junction to ambient ( $\theta_{\mathrm{JA}}$ in ${ }^{\circ} \mathrm{C} / \mathrm{W}$ ) may be calculated as:

$$
\theta_{\mathrm{JA}}=\mathrm{T}_{\mathrm{JA}} / \mathrm{P}_{\mathrm{D}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)
$$

where:

$$
\mathrm{T}_{\mathrm{JA}}=\mathrm{T}_{\mathrm{J}}-\mathrm{T}_{\mathrm{A}}\left({ }^{\circ} \mathrm{C}\right)
$$

To obtain the thermal resistance from junction to case $\left(\theta_{\mathrm{JC}}\right)$, an infinite heat sink must be provided. This can be approximated by using a copper bar
$3-3 / 4$ " $\times 1-1 / 2$ " $\times 1 / 2^{\prime \prime}$ laid in thermal contact with the dual in-line 16 -pin ceramic package, or by two $3 " \times 3 " \times 1 / 4 "$ copper planes for the MECL III stud package. Copper-constantin thermocouples should be placed in holes in the sink next to the surface of the package. These thermocouples are used to mcasure the case temperature. Figure 6-5 shows a sample set-up for an infinite heat sink.

The thermal characteristics of both the 16 -pin dual in-line ceramic package and the 14 -pin stud flat package, are listed in Figure 6-6. This data is based on the following package characteristics:
(1) 14-pin stud package - ceramic package with molybdenum/gold base; die bond by gold eutectic method. Die well is $0.070 \times 0.10$ inches. Stud size is $0.105 "$ length $\times 0.029$ " diameter.
(2) 16-pin dual in-line package - ceramic black-pigment alumina package with gold/glass-frit base; die bond - gold eutectic; lead frame is $42 \%$ nickel, $58 \%$ iron, with tin plating; die well is $0.11 " \times 0.14 "$.


6-6: Typical Thermal Characteristics for MECL Packages

| THERMAL CHARACTERISTIC | 16-PIN DIP |  | 14-PIN STUD |  |
| :---: | :---: | :---: | :---: | :---: |
|  | NOTES | TYPICAL VALUE | NOTES | TYPICAL VALUE |
| $\cdots \theta_{J A}$ | No heat sink; no air flow: in socket. | $85^{\circ} \mathrm{C} / \mathrm{W}$ | $V_{E E}$ stud clip in place; no heat sink | $102^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {JA }}$ | No air flow soldered in $0.062^{\prime \prime} \times 6^{\prime \prime} \times 4^{\prime}$ PC board. | $75^{\circ} \mathrm{C} / \mathrm{W}$ | Copper heat sink $0.04^{\prime \prime} \times 2^{\prime \prime} \times 4^{\prime \prime}$ | $37^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{J C}$ | No air flow; mounted in $0.062^{\prime \prime}$ <br> $25 / 8^{*} \times 4$ " <br> PC board. | $25^{\circ} \mathrm{C} / \mathrm{W}$ | Junction to stud | $11^{\circ} \mathrm{C} / \mathrm{W}$ |

## MECL DC Thermal Characteristics

To fully understand the thermal effects on the characteristics of MECL circuits, an explanation of the output level tracking and the reference $\left(\mathrm{V}_{\mathrm{BB}}\right)$ tracking will be presented. Some of the thermal equations offered are used mainly by an MECL integrated circuit designer, but are presented here to illustrate what parameters are changing and how they change as a function of temperature. Figure 6-7 shows the MECL III gate used for equation derivation. For all calculations, an ambient reference temperature of $25^{\circ} \mathrm{C}$ was chosen. The MECL circuit has the following basic parameters which influence dc performance: $\mathrm{V}_{\mathrm{BE}}$, beta, and resistor variations with temperature.

The threshold voltage level ( $\mathrm{V}_{\mathrm{BB}}$ ) is most important and so an expression for $\mathrm{V}_{\mathrm{BB}}$ as a function of $\mathrm{V}_{\mathrm{BE}}$, beta, and resistor values in the bias supply is derived first. Then, to analyze the temperature dependence of $\mathrm{V}_{\mathrm{BB}}$, a total derivative with respect to temperature is found in terms of $\mathrm{dV}_{\mathrm{BE}} / \mathrm{dT}, \mathrm{d} \beta / \mathrm{dT}, \mathrm{dR}_{1} / \mathrm{dT}, \mathrm{dR}_{2} / \mathrm{dT}$, and $\mathrm{dR}_{3} / \mathrm{dT}$.

## 6-7: Basic High Input Impedance MECL III Gate



If loop equations are written for the bias supply, the expression obtained for $\mathrm{V}_{\mathrm{BB}}$ is:

$$
\begin{align*}
\mathrm{V}_{\mathrm{BB}}= & \frac{\mathrm{R}_{1} \mathrm{R}_{3} \beta\left(\mathrm{~V}_{\mathrm{EE}}-\mathrm{V}_{\mathrm{BE}}+2 \Phi\right)+\mathrm{R}_{1} \mathrm{R}_{3}\left(\mathrm{~V}_{\mathrm{EE}}-\mathrm{V}_{\mathrm{BE}}+2 \Phi\right)}{\beta\left(\mathrm{R}_{1} \mathrm{R}_{3}+\mathrm{R}_{2} \mathrm{R}_{3}\right)+} \\
& \frac{\mathrm{R}_{2} \mathrm{R}_{3} \beta \mathrm{~V}_{\mathrm{BE}}-\mathrm{R}_{2} \mathrm{R}_{3} \mathrm{~V}_{\mathrm{BE}}+\mathrm{R}_{1} \mathrm{R}_{2} \mathrm{~V}_{\mathrm{EE}}}{\mathrm{R}_{1} \mathrm{R}_{2}+\mathrm{R}_{2} \mathrm{R}_{3}+\mathrm{R}_{1} \mathrm{R}_{3}} \tag{1}
\end{align*}
$$

Differentiating with respect to temperature, T :

$$
\begin{gather*}
\frac{d V_{B B}}{d T}=\frac{\partial \mathrm{V}_{\mathrm{BB}}}{\partial \mathrm{R}_{1}} \frac{d \mathrm{R}_{1}}{\mathrm{dT}}+\frac{\partial \mathrm{V}_{\mathrm{BB}}}{\partial \mathrm{R}_{2}} \frac{d \mathrm{R}_{2}}{\mathrm{dT}}+\frac{\partial \mathrm{V}_{\mathrm{BB}}}{\partial \mathrm{~V}_{\mathrm{BE}}} \frac{d \mathrm{~V}_{\mathrm{BE}}}{\mathrm{dT}}+\frac{\partial \mathrm{V}_{\mathrm{BB}}}{\partial \mathrm{R}_{3}} \frac{d \mathrm{R}_{3}}{d T}+ \\
\frac{\partial \mathrm{V}_{\mathrm{BB}}}{\partial \beta} \frac{\mathrm{~d}_{\beta}}{\mathrm{dT}} \tag{2}
\end{gather*}
$$

Solving equation (1) for $\mathrm{V}_{\mathrm{BB}}$ at $25^{\circ} \mathrm{C}$ using the parameters,

$$
\begin{array}{rlrl}
\mathrm{R}_{1} & =0.35 \mathrm{k} \Omega & \mathrm{~V}_{\mathrm{EE}} & =-5.2 \text { volts } \\
\mathrm{R}_{2} & =1.958 \mathrm{k} \Omega & \beta & =100 \\
\mathrm{R}_{3} & =3.0 \mathrm{k} \Omega & \mathrm{~V}_{\mathrm{BE}} & =0.745 \text { volts } \\
& \Phi & =0.80 \text { volts (junction drop) }
\end{array}
$$

we obtain:

$$
\begin{equation*}
\mathrm{V}_{\mathrm{BB}}=-1.29 \text { volts. } \tag{3}
\end{equation*}
$$

The partial differential equations for reducing equation (2) will not be solved here due to their length. However a solution of (2) will show that the change of $\mathrm{V}_{\mathrm{BB}}$ with temperature is:

$$
\begin{equation*}
\mathrm{dV}_{\mathrm{BB}} / \mathrm{dT}=+1.11 \mathrm{mV} /{ }^{\circ} \mathrm{C} \tag{4}
\end{equation*}
$$

This threshold tracking level will always insure that $\mathrm{V}_{\mathrm{BB}}$ is centered between the $\mathrm{V}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OL}}$ output logic levels. As a result, noise immunity can be guaranteed across the full operating temperature range.

Temperature variations in the two logic levels can be derived from the basic equations for the MECL gate. The logic 1 level equation is simply a relation of $\mathrm{V}_{\mathrm{OH}}$ to the emitter-follower base-emitter voltage drop ( $\mathrm{V}_{\mathrm{BE}}$ ) plus some further dependence upon emitter-follower base current through the current-switch collector resistor. It can be shown that the contribution by changes in $\beta_{\mathrm{EF}}$ and $\mathrm{R}_{\mathrm{C}}$ to the 1 logic level output is about $100 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$. These changes subtract from the nominal $\mathrm{dV}_{\mathrm{BE}} / \mathrm{dT}$ of $-1.5 \mathrm{mV} /{ }^{\circ} \mathrm{C}$.

The basic equation for the 1 logic level is:

$$
\begin{equation*}
\mathrm{v}_{\mathrm{OH}}=-\mathrm{v}_{\mathrm{BE}}-\mathrm{I}_{\mathrm{C}} \mathrm{R}_{\mathrm{C}} . \tag{5}
\end{equation*}
$$

Differentiating with respect to temperature and inserting the values discussed:

$$
\begin{align*}
& \frac{\mathrm{dV}_{\mathrm{OH}}}{\mathrm{dT}}=(-1)\left(-1.5 \mathrm{mV} /{ }^{\circ} \mathrm{C}\right)-0.1 \mathrm{mV} /{ }^{\circ} \mathrm{C}  \tag{6}\\
& \frac{\mathrm{~d} \mathrm{~V}_{\mathrm{OH}}}{\mathrm{dT}}=+1.5 \mathrm{mV} /{ }^{\circ} \mathrm{C}-0.1 \mathrm{mV} /{ }^{\circ} \mathrm{C}=+1.4 \mathrm{mV} /{ }^{\circ} \mathrm{C} . \tag{7}
\end{align*}
$$

The logic $\emptyset$ level can be calculated by developing the following equation from Figure 6-7:
$\mathrm{V}_{\mathrm{OL}}(\mathrm{OR})=-\left[\frac{-\left(\frac{-\mathrm{V}_{\mathrm{EE}}-2 \Phi}{\mathrm{R}_{1}+\mathrm{R}_{2}}\right) \mathrm{R}_{1}-\mathrm{V}_{\mathrm{BE} 1}-\mathrm{V}_{\mathrm{BE} 2}-\mathrm{V}_{\mathrm{EE}}}{\mathrm{R}_{\mathrm{E}}}\right] \mathrm{R}_{\mathrm{C} 2}-\mathrm{V}_{\mathrm{BE} 3}$,
where:

$$
\begin{aligned}
\mathrm{V}_{\mathrm{EE}} & =-5.2 \text { volts, } \\
\mathrm{V}_{\mathrm{BE} 1} & =0.745 \text { volts (bias driver transistor) }, \\
\mathrm{V}_{\mathrm{BE} 2} & =0.870 \text { volts (current switch transistor) }, \\
\mathrm{V}_{\mathrm{BE} 3} & =0.810 \text { volts (emitter-follower transistor), } \\
\Phi & =0.800 \text { volts (bias driver diode drop) } .
\end{aligned}
$$

Substituting values yields:

$$
\begin{equation*}
\mathrm{V}_{\mathrm{OL}(\mathrm{OR})}=-1.745 \text { volts. } \tag{9}
\end{equation*}
$$

The logic zero level change with temperature can now be calculated from:

$$
\begin{equation*}
\frac{d V_{O L}(\mathrm{OR})}{\mathrm{dT}}=\left\{\left[\frac{\left(2-\frac{2 \mathrm{R}_{1}}{\mathrm{R}_{1}+\mathrm{R}_{2}}\right)}{\mathrm{R}_{\mathrm{E}}}\right] \mathrm{R}_{\mathrm{C} 2}-1\right\} \frac{\mathrm{dV}}{\mathrm{BE}} \mathrm{dT} . \tag{10}
\end{equation*}
$$

So,

$$
\frac{\mathrm{d} V_{\mathrm{OL}}(\mathrm{OR})}{\mathrm{dT}}=(0.514)\left(-1.5 \mathrm{mV} /{ }^{\circ} \mathrm{C}\right)=0.771 \mathrm{mV} /{ }^{\circ} \mathrm{C}
$$

In normal operating temperature environments, the bias voltage shifts in such a way that it always remains halfway between the logic levels. Figure 6-8 shows the logic levels as a function of temperature for the MECL III gate.

The effects of temperature on MECL can be illustrated by a specific example. Assume that within a panel, one card is operating near the inlet airflow duct at $25^{\circ} \mathrm{C}$, and another interconnected card (remote from the air inlet) is at $35^{\circ} \mathrm{C}$. Thus a $10^{\circ} \mathrm{C}$ thermal differential exists within the system. The $25^{\circ} \mathrm{C}$ device has a typical $\mathrm{V}_{\mathrm{OH}}$ of -0.900 volts and a $\mathrm{V}_{\mathrm{OL}}$ of -1.700 volts. The $35^{\circ} \mathrm{C}$ device will have the following typical levels:

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{OH}}\left(35^{\circ} \mathrm{C}\right)=\mathrm{V}_{\mathrm{OH}}\left(25^{\circ} \mathrm{C}\right)+\frac{\mathrm{d}_{\mathrm{OH}}}{\mathrm{dT}}(\Delta \mathrm{~T}) \\
& \mathrm{V}_{\mathrm{OH}}\left(35^{\circ} \mathrm{C}\right)=(-900 \mathrm{mV})+\left(1.4 \mathrm{mV} /{ }^{\circ} \mathrm{C}\right)\left(10^{\circ} \mathrm{C}\right)=-0.886 \text { volts. } \\
& \mathrm{V}_{\mathrm{OL}}\left(35^{\circ} \mathrm{C}\right)=\mathrm{V}_{\mathrm{OL}}\left(25^{\circ} \mathrm{C}\right)+\frac{\mathrm{dV}_{\mathrm{OL}}}{\mathrm{dT}}(\Delta \mathrm{~T}) \\
& \mathrm{V}_{\mathrm{OL}}\left(35^{\circ} \mathrm{C}\right)=(-1,700 \mathrm{mV})+\left(0.77 \mathrm{mV} /{ }^{\circ} \mathrm{C}\right)\left(10^{\circ} \mathrm{C}\right)=-1.692 \text { volts. }
\end{aligned}
$$

This shows that a shift of only 14 mV took place in the logic 1 level and about 8 mV in the logic $\emptyset$ level. The overall loss in noise immunity (N.I.) would be even smaller than these figures - due to the positive threshold-shift. It is recommended that thermal gradients be limited to on-card differentials under $35^{\circ} \mathrm{C}$. If differentials on a card get as great or greater than $35^{\circ} \mathrm{C}$, then good thermal management has not been employed. However when a differential of $35^{\circ} \mathrm{C}$ or greater exists between panels or cabinets, another feature of MECL logic can be used to advantage: namely, the availability of complementary output devices and line receivers allows a differential mode of line driving and receiving which eliminates the loss of noise immunity between units that have large temperature differences. The differential transmission of signals on twisted pair is covered in detail in Chapter 4.

The measure of safety, noise margin (N.M.), is defined as the worst case input threshold voltage ( $\mathrm{V}_{\mathrm{IHA}}(\min )$ or $\mathrm{V}_{\mathrm{ILA}}(\max )$ ) for which the output is still within specified limits $\left(>\mathrm{V}_{\mathrm{OLA}}\right.$ or $\left.<\mathrm{V}_{\mathrm{OHA}}\right)$, as was indicated in Chapter 1 .

6-8: MECL III Logic Levels versus Temperature


That is:

$$
\begin{aligned}
& \text { N.M. }(\operatorname{logic} \emptyset \text { level })=\mathrm{V}_{\mathrm{ILA}}(\max )-\mathrm{V}_{\mathrm{OLA}}(\max ) \\
& \text { N.M. }(\operatorname{logic} 1 \text { level })=\mathrm{V}_{\mathrm{OHA}}(\min )-\mathrm{V}_{\mathrm{IHA}}(\min )
\end{aligned}
$$

As can be seen from the data in Figure 6-9, a worst case noise margin of 125 mV is guaranteed for the stud package, and a worst case noise margin of 115 mV is guaranteed for the dual in-line 16 -pin ceramic package (both between 0 and $75^{\circ} \mathrm{C}$ with packages at the same ambient temperature, $\mathrm{T}_{\mathrm{A}}$ ). The majority of the 10 mV N.M. difference between the flat and the DIP packages can be attributed to differences in package thermal resistances. For MECL 10,000, worst case noise margin is 125 mV , while MECL II is specified at 175 mV .

6-9: MECL III Worst-Case Logic Levels

| voltage LEVEL (VOLTS) | ENVIRONMENT TEMPERATURE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | S-PACKAGE |  |  | L-PACKAGE |  |  |
|  | $0^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ | $75^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ | $75^{\circ} \mathrm{C}$ |
| $V_{1 H}($ max $)$ | -0.820 | -0.790 | -0.700 | -0.840 | -0.810 | -0.720 |
| $\mathrm{V}_{\mathrm{OH}}($ max $)$ | -0.850 | -0.820 | -0.730 | -0.840 | -0.810 | -0.720 |
| $\mathrm{VOH}_{\text {(min) }}$ | -0.995 | -0.950 | -0.895 | -1.000 | -0.960 | -0.900 |
| $\mathrm{V}_{1 L}(\mathrm{~min})$ | -1.870 | $-1.850$ | -1.830 | -1.870 | $-1.850$ | $-1.830$ |
| $V_{\text {OL }}(\mathrm{min})$ | -1.870 | -1.850 | -1.830 | -1.870 | $-1.850$ | -1.830 |
| $V_{O L(m a x)}$ | $-1.650$ | -1.650 | $-1.630$ | -1.635 | -1.620 | -1.595 |
| VOHA(min) | -1.015 | -1.000 | -0.915 | -1.020 | -0.980 | -0.920 |
| VOLA(max) | $-1.625$ | -1.600 | -1.595 | -1.615 | -1.600 | $-1.575$ |
| $\mathrm{V}_{1} \mathrm{HA}(\mathrm{min})$ | -1.140 | $-1.125$ | -1.040 | -1.135 | -1.095 | -1.035 |
| VILA(max) | $-1.500$ | -1.475 | -1.470 | -1.500 | -1.485 | -1.460 |

NOTE: Output Load $R_{L}$ is 50 ohms to -2.0 volts.
$\theta_{J A}$ equal to $50^{\circ} \mathrm{C} / \mathrm{W}$.

When calculating system noise immunity three factors must be taken into consideration. These are: loss of immunity due to temperature differentials (as above); power supply line losses, and power supply regulation (as shown in Chapter 5) ; and signal losses due to undershoot and ringing on signal lines (as described in Chapters 3 and 4). Proper attention must be given both to power distribution and to thermal factors for any system. The reason is that losses derived from these two areas directly subtract from the circuit's ability to withstand external noise, and to function properly despite signal deterioration due to mismatched lines.

## Heat Dissipation Techniques

The majority of MECL users provide some form of air flow cooling in medium and large size systems. For this reason MECL 10,000 and MECL III output levels are specified with air flow at 500 linear feet per minute (or greater) across the package. Many small systems and test circuits do not use forced air flow, but do use convective cooling with ambient temperature air, or some form of heat conduction - to avoid large thermal gradients. MECL II output levels are specified for still air,
but many MECL II systems have used forced air cooling to limit air temperatures and thermal differences between packages.

As air passes over devices on a printed circuit board, it absorbs heat from each package. Thus the ambient temperature of the air will increase as it flows from inlet to outlet. The heat gradient from the first package to the last package is a function of the package density, air flow rate, and the individual package dissipations. The table in Figure 6-10 lists this gradient at various power levels for an air flow rate of 500 LFPM. These figures show the increase in junction temperature for each of the 16-pin DIPs as the inlet air passes over each device. Although Z-axis air flow information is given, the figures are similar for air flow $90^{\circ}$ from this axis, in the plane of the PC board.

| 16-PIN DIP <br> POWER DISSIPATION <br> $(\mathrm{mW})$ | TJ GRADIENT <br> ( ${ }^{\circ} \mathrm{C} /$ PACKAGE $)$ |
| :---: | :---: |
| 200 | 0.4 |
| 250 | 0.5 |
| 300 | 0.63 |
| 400 | 0.88 |

6-10: Junction Temperature Thermal Gradients

Devices mounted on 0.062" PC board
with $Z$ axis spacing of $0.5^{\prime \prime}$ Air flow is
500 LFPM in the $Z$ axis.

From the air flow curve of Figure 6-11, the 16 -pin ceramic DIP has a $\theta$ JA of $50^{\circ} \mathrm{C} / \mathrm{W}$ (MC1660L dual $4 \mathrm{OR} / \mathrm{NOR}$, loaded 50 ohms to -2 Vdc , mounted on

6-11: Typical Thermal Resistance versus Air Flow

printed circuit board with 500 LFPM air flow). This is a fairly standard air flow rate for cooling a moderate size system. In this case the first device in the $25^{\circ} \mathrm{C}$ air flow stream would have a junction temperature of:

$$
\begin{aligned}
\mathrm{T}_{\mathrm{J}} & =\theta_{\mathrm{JA}} \mathrm{P}_{\mathrm{D}}+\mathrm{T}_{\mathrm{A}} \\
\mathrm{~T}_{\mathrm{J}} & =\left(50^{\circ} \mathrm{C} / \mathrm{W}\right)(0.185 \mathrm{~W})+25^{\circ} \mathrm{C}=34.2^{\circ} \mathrm{C}
\end{aligned}
$$

At an average power level of $200 \mathrm{~mW} /$ package, the heat gradient for junction temperature increase is $0.4^{\circ} \mathrm{C}$ per package. For example, the tenth package in an air flow path would have a junction temperature of $37.8^{\circ} \mathrm{C}$.

The following is a typical thermal calculation for the amount of heat sinking to use with a dual in-line ceramic 16-pin MECL III counter circuit dissipating 900 mW . The maximum allowable junction temperature. TJ , is $110^{\circ} \mathrm{C}$ and the operating ambient temperature, $\mathrm{T}_{\mathrm{A}}$, is $25^{\circ} \mathrm{C}$. These calculations are based on still air:

$$
\theta_{\mathbf{J A} \max }=\frac{\mathrm{T}_{\mathbf{J} \max }-\mathrm{T}_{\mathrm{A} \max }}{\mathrm{P}_{\mathrm{D} \max }}=\frac{110^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}}{0.9 \text { watt }}=94.5^{\circ} \mathrm{C} / \text { watt. }
$$

It is known that:

$$
\theta_{\mathrm{JA}}=\theta_{\mathrm{JC}}+\theta_{\mathrm{CS}}+\theta_{\mathrm{SA}}
$$

where:

$$
\begin{aligned}
& \theta_{\mathrm{JC}}=\text { thermal resistance, junction to case }, \\
& \theta_{\mathrm{CS}}=\text { thermal resistance, case to heat sink, } \\
& \theta_{\mathrm{SA}}=\text { thermal resistance, sink to ambient }
\end{aligned}
$$

therefore,

$$
\theta_{\mathrm{SA}}=\theta \mathrm{JA}-(\theta \mathbf{J C}+\theta \mathbf{C S})
$$

In still air, the thermal resistance, $\theta_{\mathbf{J C}}$, for the 16 -pin DIL is $25^{\circ} \mathrm{C} / \mathrm{W}$. If thermal paste (Dow Corning 340, or equivalent) is used, the case to sink thermal resistance, ${ }^{\theta} \mathrm{CS}$, would be $8^{\circ} \mathrm{C} / \mathrm{W}$. Thus the thermal resistance, $\theta_{\mathrm{SA}}$, can be calculated:

$$
\theta_{\mathrm{SA}}=\theta_{\mathrm{JA}}-\left(\theta_{\mathrm{JC}}+\theta_{\mathrm{CS}}\right)=94.5^{\circ} \mathrm{C} / \mathrm{W}-\left(25^{\circ} \mathrm{C} / \mathrm{W}+8^{\circ} \mathrm{C} / \mathrm{W}\right)=61.5^{\circ} \mathrm{C} / \mathrm{W}
$$

This is a worst allowable value. The heat sinking method actually chosen should have less thermal resistance than this, to insure the junction temperature ( $\mathrm{T}_{\mathrm{J}}$ ) does not exceed $110^{\circ} \mathrm{C}$.

The above calculations assume all package heat is dissipated through a heat sink. However, from Figure 6-11 it is seen that $\theta$ JA for the package on a circuit board in still air is $75^{\circ} \mathrm{C} / \mathrm{W}$. Since this is below the $94.5^{\circ} \mathrm{C} / \mathrm{W}$ previously calculated, it is possible to use the MECL III counter in still air at $25^{\circ} \mathrm{C}$ and maintain the die temperatures within rated limits.

However, to allow for increased ambient temperatures and tight packaging, it is recommended that MECL III systems be designed with air flow, and that high dissipation MSI parts have additional heat sinking.

## Mounting Techniques

Mounting techniques are particularly important with MECL III because of its higher package power dissipation. Some of the more complex MSI MECL III
functions, such as the MC1678 decade counter, dissipate up to 900 mW and do require special cooling. MECL II and MECL 10,000 dissipate much less package power, so standard mounting is normally more than adequate for most systems. For this reason, most of the mounting techniques discussed in this section apply primarily to MECL III.

The main concern when designing component mounting is to provide not only a good circuit ground path, but also to provide a conductive thermal path away from the package case. The MECL stud flat package presents a problem since the stud, like the collector on some power transistors, is not at ground potential. This means that methods must be used to electrically insulate the stud from ground, while providing a good thermal path to the heat sinking medium.

The use of a multilayer printed circuit layout is the easiest way to provide both a ground plane and a solid thermal path on the $\mathrm{V}_{\mathrm{EE}}$ ( -5.2 volt) plane. Previous discussions about strip lines (cf Chapter 3), have pointed out that a solid ground with no discontinuities is desirable below every microstrip line. Thus it is recommended that the $V_{\text {EE }}$ plane (thermal plane) be the bottom layer of the multilayer board, and that 3 ounce copper be used to conduct heat from the stud. However, if the number of MECL III devices used per board is less than 6 packages, then the normal 1- or 2-ounce copper clad may be used.

Two sided printed circuit boards may be used on layouts where the board dimensions and the package count are small. Here the most difficult problem is to maintain a good ground environment between interconnecting signal points. In the two sided layout, where signal lines may have to be placed on both sides of the board, the $\mathrm{V}_{\mathrm{EE}}$ thermal plane can be used as a pseudo ground plane. This pseudo ground plane becomes the ac ground reference under the signal lines placed on the same side as the $\mathrm{V}_{\mathrm{CC}}$ ground plane, thus maintaining a microstrip signal line environment.

A commercially available heat $\sin k$ that was developed for use with the 16 -pin dual in-line ceramic MECL III package is illustrated in Figure 6-12. This heat sink is

6-12: 16 Pin DIP Heat Sink Mounting

small in size and will not affect lead interconnections. The overall package is very efficient in removing heat from the case as indicated by the graph in Figure 6-13. This type sink is recommended for the MC1678L decade counter complex function, or for that matter, any dual in-line package dissipating $\geqslant 500 \mathrm{~mW}$. A nother suitable heat sink is made by the Thermalloy Corporation.


Printed channeling is a useful technique for conducting heat away from the MECL DIP package when the device is soldered into a printed circuit board and thermal paste is used between the package and channel. As illustrated in Figure 6-14, this heat dissipation surface could also serve as a $V_{\text {EE }}$ voltage distribution or ground bus. The channels should terminate into channel strips at each side or rear of a plug-in type printed circuit board. Then, by means of wipers that come into thermal contact with the edge channels, the heat can be removed from the circuit board into the cabinet or board slide-rack. This same technique can be used with the MECL stud flat package.


The importance of thermal management cannot be overemphasized. Proper design in this area can result in excellent system performance and increased reliability, especially in MECL III systems where higher power dissipation is encountered.

Understanding the operation of transmission lines used in conjunction with high speed MECL circuits is necessary in order to be able to completely characterize system operation. While it is not expected that every system interconnection will be fully evaluated by a designer, the information in this chapter will be especially useful for setting up system design rules. This chapter describes transmission lines with respect to both line reflections and propagation delay times. Discussed will be the use of the Time Domain Reflectometer (TDR) for measuring transmission line characteristics.

## Transmission Line Design Information

A transmission line as used with high speed MECL is a signal path that exhibits a characteristic impedance. Coaxial cables and twisted pair lines have a defined characteristic impedance and are commonly referred to as transmission lines. Equally important, printed circuit fabrication of microstrip and striplines (as discussed in Chapter 3) results in closely-controlled transmission-line impedance.

The equations for voltage and current along a transmission line are fairly universal and may be found in reference 4 . These equations show the voltage and current transmitted along a transmission line using the differential equations based on a point along the line.

Transmission lines may be approximated by the lumped constant representation shown in Figure 7-1. The effect of the resistance, $\mathrm{R}_{\mathrm{O}}$, of the line on the characteristic impedance, $Z_{\mathrm{O}}$, is negligible, but it will cause some loss in voltage at the receiving end of long lines. The inductance and capacitance of the line in the presence of a ground plane are a function of the dielectric medium, the thickness and width of the line, and the spacing from the ground plane. The inductance and capacitance of the line can be measured using an LC meter.

7-1: Equivalent Circuit of a Transmission Line


Microstrip and strip lines may be treated as operating in the transverse electro-magnetic (TEM) mode. Although microstrip propagation is not purely TEM because of non-uniform dielectrics, for all practical purposes it can be treated as TEM. The characteristic impedance of the line is $\mathrm{Z}_{\mathrm{O}}=\sqrt{\mathrm{L}_{\mathrm{O}} / \mathrm{C}_{\mathrm{O}}}$ and the propagation delay is $\mathrm{t}_{\mathrm{pd}}=\sqrt{\mathrm{L}_{\mathrm{O}} \mathrm{C}_{\mathrm{O}}}=\mathrm{Z}_{\mathrm{O}} \mathrm{C}_{\mathrm{O}}$. Reference 1 shows that for a homogeneous medium the propagation delay is also equal to $\mathrm{t}_{\mathrm{pd}}=\sqrt{\mu \mathrm{e}}=\sqrt{\mu_{\mathrm{O}} \mu_{\mathrm{r}} \mathrm{e}_{\mathrm{O}} \mathrm{e}_{\mathrm{r}}}$, where $\mu$ is the permeability and e is the permittivity of the medium. In transmission lines, the relative permeability $\left(\mu_{\mathrm{r}}\right)$ is unity, $\mu_{\mathrm{O}}=4 \pi \times 10^{-7}$ Henry/meter, and $\mathrm{e}_{\mathrm{O}}=$ $8.85 \times 10^{-12}$ Farad $/$ meter. Therefore, $\mathrm{t}_{\mathrm{pd}}=1.017 \sqrt{\mathrm{e}_{\mathrm{r}}} \mathrm{ns} / \mathrm{ft}$, as was discussed earlier in Chapter 3 ( $e_{r}$ is the relative dielectric constant). For microstrip lines on glass epoxy boards $e_{r}=3.0$, and for strip lines $e_{r}=5.0$ (see reference 1 ).

From transmission line theory for a lossless line, it can be shown that a signal sent down a line of constant characteristic impedance will travel along the line without distortion. However, when the signal reaches the end of the line, a reflection will occur if the line is not properly terminated with the characteristic impedance of the line.

Figure 7-2 shows a MECL gate driving a transmission line terminated in a load resistor, $\mathrm{R}_{\mathrm{L}}$. A negative-going transition on the input to the gate will result in a positive-going transition at the NOR output. The MECL gate is essentially a VHF linear differential amplifier with a bandwidth of $0.37 / \mathrm{t}_{\mathrm{r}}(\mathrm{MHz})$, where $\mathrm{t}_{\mathrm{r}}$ is the rise time of the gate in nanoseconds. The effect of the capacitance of the transmission line will not decrease the bandwidth or affect the rise time at the MECL gate output. However, the signal at the end of a long transmission line may be attenuated due to band width limitations in the particular type of transmission line used. For the purposes of this discussion a long line is defined as a line having a propagation delay larger than the rise time of the driving circuit divided by two: $\mathrm{TD}_{\mathrm{D}}>\mathrm{t}_{\mathrm{r}} / 2$.

The circuit of Figure 7-2 can be redrawn as shown in Figure 7-3 to include the equivalent circuit of the MECL gate. The resistor, $\mathrm{R}_{\mathrm{O}}$, is the output source


7-2: MECL Gate Driving a Transmission Line

7-3: Equivalent MECL Gate Output, Driving a Transmission Line

impedance (for MECL 10,000 it is 7 ohms, and MECL III it is 5 ohms). According to theory, the rise time of the driving voltage source is not affected by the capacitance of the transmission line. Except for skin effect and dielectric losses, the signal will remain undistorted until it rcaches the load. The equation representing the voltage waveform going down the line as a function of distance and time can be written as:

$$
\begin{equation*}
\mathrm{V}_{1}(\mathrm{X}, \mathrm{t})=\mathrm{V}_{\mathrm{A}}(\mathrm{t}) \cdot \mathrm{U}\left(\mathrm{t}-\mathrm{Xt}_{\mathrm{pd}}\right), \text { for } \mathrm{t}<\mathrm{T}_{\mathrm{D}} \tag{1}
\end{equation*}
$$

where:

$$
\begin{aligned}
& V_{A}(t)=E_{S}(t)\left(\frac{Z_{o}}{Z_{o}+R_{\mathrm{O}}}\right) \\
\mathrm{V}_{\mathrm{A}} & =\text { voltage at point } \mathrm{A}, \\
\mathrm{X} & =\text { the distance to an arbitrary point on the line, } \\
\ell & =\text { total line length, } \\
\mathrm{t}_{\mathrm{pd}} & =\text { propagation delay of the line in ns/unit distance, } \\
\mathrm{T}_{\mathrm{D}} & =\ell \mathrm{t}_{\mathrm{pd}}, \\
\mathrm{U}(\mathrm{t}) & =\text { a unit step function occurring at } \mathrm{t}=0, \text { and } \\
\mathrm{E}_{\mathrm{S}}(\mathrm{t}) & =\text { the source voltage at the sending end of the line. }
\end{aligned}
$$

When the incident voltage $\mathrm{V}_{1}$ reaches the end of the long line, a reflected voltage, $\mathrm{V}_{1}^{\prime}$, will occur if $\mathrm{R}_{\mathrm{L}} \neq \mathrm{Z}_{\mathrm{O}}$. The reflection coefficient at the load, $\rho_{\mathrm{L}}$, can be obtained by applying Ohm's Law.

The voltage at the load is $V_{1}+V_{1}^{\prime}$ which must be equal to ( $I_{1}+I_{1}^{\prime}$ ) $R_{L}$. But $\mathrm{I}_{1}=\mathrm{V}_{1} / \mathrm{Z}_{\mathrm{O}}$, and $\mathrm{I}_{1}^{\prime}=-\mathrm{V}_{1}^{\prime} / \mathrm{Z}_{\mathrm{O}}$ (the minus sign is due to $\mathrm{V}_{1}^{\prime}$ travelling toward the source). Therefore,

$$
\begin{equation*}
\mathrm{V}_{1}+\mathrm{V}_{1}^{\prime}=\left(\frac{\mathrm{V}_{1}}{\mathrm{Z}_{\mathrm{o}}}-\frac{\mathrm{V}_{1}^{\prime}}{\mathrm{Z}_{\mathrm{o}}}\right) \mathrm{R}_{\mathrm{L}} \tag{2}
\end{equation*}
$$

By definition,

$$
\rho_{L}=\frac{\text { reflected voltage }}{\text { incident voltage }}=\frac{\mathrm{V}_{1}^{\prime}}{\mathrm{V}_{1}}
$$

Solving for $\mathrm{V}_{1}^{\prime} / \mathrm{V}_{1}$ in equation 2 , and substituting in the relation for $\rho_{\mathrm{L}}$ results in:

$$
\begin{equation*}
\rho_{\mathrm{L}}=\frac{\mathrm{R}_{\mathrm{L}}-\mathrm{Z}_{\mathrm{O}}}{\mathrm{R}_{\mathrm{L}}+\mathrm{Z}_{\mathrm{O}}} . \tag{3}
\end{equation*}
$$

Similarly, the reflection coefficient at the source is:

$$
\begin{equation*}
\rho_{\mathrm{S}}=\frac{\mathrm{R}_{\mathrm{O}}-\mathrm{Z}_{\mathrm{O}}}{\mathrm{R}_{\mathrm{O}}+\mathrm{Z}_{\mathrm{O}}} \tag{4}
\end{equation*}
$$

By summing the incident voltage, $\mathrm{V}_{1}$ (eq. 1), together with similar voltage contributions from the various orders of reflection (due to $\rho_{\mathrm{L}}$ and $\rho_{\mathrm{S}}$ ), a general equation for total line voltage can be written, and used to develop practical design information:

$$
\begin{align*}
V(X, t)= & V_{A}(t)\left[U\left(t-t_{p d} X\right)+\rho_{L} U\left(t-t_{p d}(2 \ell-X)\right)\right. \\
& +\rho_{L} \rho_{S} U\left(t-t_{p d}(2 \ell+X)\right)+\rho_{L} \rho_{S} U\left(t-t_{p d}(4 \ell-X)\right) \\
& \left.+\rho_{L}{ }^{2} \rho_{S}{ }^{2} U\left(t-t_{p d}(4 \ell+X)\right)+\ldots\right]+V_{d c} \tag{5}
\end{align*}
$$

Note that as time progresses, the U step function brings successively higher order reflection coefficient terms into $\mathrm{V}(\mathrm{X}, \mathrm{t})$. Successive terms may be positive or negative, depending on the resulting sign, and so damped ringing can occur. Equation 5 expresses the voltage at any point on the line, $X$, for any time, $t$. The equation can be used graphically with a lattice diagram (as explained in References 5 and 6), to find $V(X, t)$.

Example 1. Figure 7-4 will be used to illustrate the lattice diagram method for

7-4: Lattice Diagram for a Typical Reflection Example

$V_{A}=0.30 \mathrm{Vdc}$
$I_{S}=4.6 \mathrm{~mA}$

finding $\mathrm{V}(\mathrm{X}, \mathrm{t})$ and the use of equation 5 . The source impedance of the MECL III gate is 5 ohms, resulting in a reflection coefficient at the source of -0.82 for a line impedance of 50 ohms.

The load resistor is arbitrarily chosen to be 30 percent greater ( 65 ohms ) than the characteristic impedance ( 50 ohms ) so that reflections will occur. The resulting reflection coefficient at the load is $\rho_{\mathrm{L}}=+0.13$. Two vertical lines are drawn to represent the input of the line, point A , and the output of the line, point B . A line is drawn from point $A$ to point $B$ before $t=0$ to represent the steady state conditions. Note that for $\mathrm{V}_{\mathrm{CC}}=+2 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{EE}}=-3.2$ volts, the nominal logic levels are approximately $\operatorname{logic} \emptyset=0.3$ volts, and logic $1=1.14$ volts. (These power supply conditions are used to permit convenient measurements when output resistors are returned directly to ground). For steady state conditions, the line looks like a short line with a resistance equal to $\mathrm{R}_{\mathrm{dc}}$. It can be assumed that $\mathrm{R}_{\mathrm{dc}}$ is negligible for this example.

The voltage and current at points $A$ and $B$ are the same initially, as shown in the diagram. At $t=0$, the voltage at the source switches from a logic $\emptyset$ to a logic 1 level. The voltage term, $\mathrm{V}_{\mathrm{A}}(\mathrm{t})$, in equation 1 is:

$$
\mathrm{v}_{\mathrm{A}}(\mathrm{t})=\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right)\left(\frac{\mathrm{Z}_{\mathrm{o}}}{\mathrm{Z}_{\mathrm{o}}+\mathrm{R}_{\mathrm{o}}}\right)=\mathrm{v}_{1}=0.81 \text { volt, }
$$

where:

$$
\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right)=\mathrm{E}_{\mathrm{S}}(\mathrm{t})=\text { internal voltage swing in the circuit. }
$$

Therefore, at time $\mathrm{t}=0$ a voltage waveform, $\mathrm{V}_{1}=0.81$ volt, and a current, $\mathrm{I}_{1}=16.2 \mathrm{~mA}$, travel down the line - as shown in the diagram by the line from $\mathrm{t}=0$ to $\mathrm{t}=\mathrm{T}_{\mathrm{D}}\left(\mathrm{T}_{\mathrm{D}}\right.$ is the time it takes for the wavefront to travel down the length of line, $\ell$ ). Next, a line is drawn from $t=T_{D}$ to $t=2 T_{D}$. Voltage and current values are indicated. Note that here the reflected current is negative, indicating the current is flowing back toward the source; the reflection coefficient for the current is a minus one times the reflection coefficient for the voltage.

To find the voltage at point B for $\mathrm{t}=\mathrm{T}_{\mathrm{D}}$ all the voltages arriving at and leaving from this point are summed. The same is done to determine the load current. The process continues until the voltage at the load approaches the new steady state condition - in the example, when $t=3 \mathrm{~T}_{\mathrm{D}}$. (The steady state logic 1 voltage is actually 1.13 volts).

This example indicates that for a case in which the load resistor is $30 \%$ higher than the characteristic impedance, 85 mV of overshoot and 10 mV of undershoot would occur. Generally, as far as noise immunity is concerned, only the undershoot need be considered. The typical noise immunity (or noise margin) for a MECL circuit is greater than 200 mV . Since the undershoot in this example was 10 mV , the typical noise immunity would exceed 190 mV . In actual system design, typically more than 100 mV of undershoot can be tolerated. Regarding overshoot, 300 mV can be tolerated, except in some early ac coupled flip-flops (MECL I and II). This restriction insures that saturation of the input transistor does not occur (if it did, the gate would slow down). If a 100 ohm load resistor were used in Figure 7-4, the resulting overshoot would be about 220 mV and the undershoot, about 80 mV . In effect then, if the load resistor is twice the characteristic impedance, the noise margin is typically 120 mV - which is more than acceptable for MECL circuits.

A slightly different situation can exist when the output of the MECL gate switches from a logic 1 to a logic $\emptyset$. The output of the MECL gate will turn off if the termination resistor, $\mathrm{R}_{\mathrm{L}}$, is somewhat larger than the characteristic impedance of the line. For the conditions in Figure 7-4, the output transistor of the MECL gate will turn off at $t=0$ for the negative going transition, when $R_{L}>70$ ohms.

An equation for the value of $\mathrm{R}_{\mathrm{L}}$ at which the gate will turn off can be derived as follows. The maximum voltage change at point A, Figure 7-4, (due to turning off the output transistor) is the product of the dc current in the line and the characteristic impedance of the line:

$$
\Delta \mathrm{V}_{\mathrm{A}}=\mathrm{I}_{\mathrm{LINE}}\left(\mathrm{Z}_{\mathrm{O}}\right)=\frac{\mathrm{v}_{\mathrm{OH}}}{\mathrm{R}_{\mathrm{O}}+\mathrm{R}_{\mathrm{L}}}\left(\mathrm{Z}_{\mathrm{O}}\right) .
$$

The voltage at point A is also dependent on the internal resistance of the driving gate $\mathrm{R}_{\mathrm{O}}$ and the internal logic swing:

$$
\Delta \mathrm{V}_{\mathrm{A}}=\frac{\mathrm{Z}_{\mathrm{O}}}{\mathrm{R}_{\mathrm{o}}+\mathrm{Z}_{\mathrm{o}}}\left(\Delta \mathrm{~V}_{\mathrm{INT}}\right)
$$

Equating the two and solving for $\mathrm{R}_{\mathrm{L}}$ :

$$
\begin{equation*}
\mathrm{R}_{\mathrm{L}}=\frac{\mathrm{V}_{\mathrm{OH}}\left(\mathrm{R}_{\mathrm{o}}+\mathrm{Z}_{\mathrm{o}}\right)}{\Delta \mathrm{V}_{\mathrm{INT}}}-\mathrm{R}_{\mathrm{S}} \tag{6}
\end{equation*}
$$

Thus for the conditions given in Figure 7-4, the output transistor will turn off at $\mathrm{t}=0$ when $\mathrm{R}_{\mathrm{L}}=\frac{1.22(5+50)}{0.9}-5=70 \Omega$ is exceeded.

The case for which the MECL output turns off is not in itself a serious problem, although it makes a thorough analysis more difficult. Two reflection coefficients must be used at the sending end, and a piecewise approach used in determining the voltage reflections.
Example 2. The condition for a negative-going transition will now be analyzed (cf Figure 7-5.) The steady state high logic level current is:

$$
\mathrm{I}_{\mathrm{dc}}=\frac{\mathrm{V}_{\mathrm{OH}}}{\mathrm{R}_{\mathrm{O}}+\mathrm{R}_{\mathrm{L}}}=11.6 \mathrm{~mA} .
$$

For the conditions shown in Figure 7-5, the use of equation 6 shows that the load resistor is indeed larger than required to turn off the output transistor during a negative transition.

To determine the voltage $\mathrm{V}_{1}$ at $\mathrm{t}=0$, the following equation results from the application of Ohm's Law to the circuit:

$$
\begin{equation*}
\mathrm{V}_{1}=-\left(\mathrm{I}_{\mathrm{dc}}+\frac{\mathrm{I}_{\mathrm{dc}} \mathrm{R}_{\mathrm{L}}+3.2+\mathrm{V}_{1}}{\mathrm{R}_{\mathrm{E}}}\right) \mathrm{Z}_{\mathrm{o}} . \tag{7}
\end{equation*}
$$

For the example shown, let $\mathrm{R}_{\mathrm{E}}=\infty$, then:

$$
\begin{equation*}
\mathrm{V}_{1}=-\mathrm{I}_{\mathrm{dc}} \mathrm{Z}_{\mathrm{o}} \tag{8}
\end{equation*}
$$

Solving equation $8, \mathrm{~V}_{1}=-0.58$ volt. The implication of this result is that stubbing off the line with gate loads in a distributed fashion is not recommended, due to the reduced intital voltage swing. However, it would be acceptable to lump the loads at the end of the line (as will be shown).

Since the value of the load resistor is greater than the characteristic impedance, the voltage swing at the load resistor is greater than $\mathrm{V}_{1}$ by the amount of $\rho_{\mathrm{L}} \mathrm{V}_{1}$ (in this example, 193 mV ). When $\mathrm{t}=\mathrm{T}_{\mathrm{D}}+\mathrm{T}_{1}$, the voltage at B is equal to 0.387 volt; so 82 mV of undershoot occurs. Undershoot on the falling edge is defined as the amount of voltage step above the nominal logic $\emptyset$ level of 0.305 volt. Overshoot in the low logic state is defined as the amount of voltage change below the logic $\emptyset$ level.

7-5: Lattice Diagram for Negative-Going Voltage Transition


In Figure 7-6, the voltage waveforms at points A and B of this example are shown as a function of time. To be more realistic, the waveform in the figure is shown to be a negative-going ramp rather than an abrupt step function. The term, $\mathrm{T}_{1}$, is the amount of time it takes for the waveform at A to switch to the level at which the output transistor turns off. The fall time of the signal would have been longer by an amount equal to $\mathrm{T}_{1}^{\prime}=\frac{(1.16-0.305)}{(1.16-0.58)} \mathrm{T}_{1}$, if the termination resistor had been 70 ohms or less.

The reflected voltage waveform leaving point B at $\mathrm{t}=\mathrm{T}_{\mathrm{D}}$ arrives at point A at $\mathrm{t}=2 \mathrm{~T}_{\mathrm{D}}$. The source impedance is very high initially $\left(\rho_{\mathrm{S}}=+1.0\right)$, with the output transistor being in the off condition until the voltage at A falls to 0.32 volt. Then, the source impedance changes to $5 \mathrm{ohms}\left(\rho_{\mathrm{S}}=-0.82\right.$ ). The following formula may be used to determine the point at which the transistor turns on:

$$
\begin{equation*}
\Delta \mathrm{V}_{\text {source }}=\mathrm{V}_{1}+\rho_{\mathrm{S}} \mathrm{~V}_{1}=2 \mathrm{~V}_{1} \quad \text { (valid prior to transistor } \tag{9}
\end{equation*}
$$

where $V_{1}$ is now the incident voltage approaching the source and $\Delta V_{\text {source }}$ is the change in voltage at the source necessary to turn the transistor on.

7-6: Voltage Waveforms for Points A and B in Example 2


In this example the actual voltage change for conduction to occur is: $\Delta \mathrm{V}_{\text {source }}=0.32-0.58=-0.26$ volt. Therefore, the voltage waveform approaching the source ( 193 mV ) can be broken into two signals, $\mathrm{V}_{11}=-0.13$, and $\mathrm{V}_{12}=$ -0.063 volt. The reflected voltage due to $\mathrm{V}_{11}$ is $\mathrm{V}_{11}^{\prime}=-0.13$ volt, and for $\mathrm{V}_{12}$, the reflected voltage is $\mathrm{V}^{\prime} 12=(-0.82)(-0.063)=+0.052$ volt. The two reflected voltages of opposite polarity at point A going toward point B are the reason for the increased overshoot of short duration at point $B$, when $t=3 T_{D}+\left(\frac{0.13}{0.193}\right) \mathrm{T}_{1}$ (see

Figure 7-6).
The steady state voltage reflection that occurs after $t=2 T_{D}+T_{1}$ is the sum of -0.13 volt and +0.052 volt, equal to -78 mV as shown in Figure $7-5$. The steady state voltage reflection can be calculated using the relation:

$$
\begin{equation*}
\mathrm{V}^{\prime}=\rho_{\mathrm{S} 2} \Delta \mathrm{~V}_{\text {source }}\left(\frac{1+\frac{\mathrm{Z}_{\mathrm{o}}}{\mathrm{R}_{\mathrm{o} 2}}}{2}\right)+\rho_{\mathrm{S} 1}\left[\mathrm{~V}_{1}-\Delta \mathrm{V}_{\text {source }}\left(\frac{1+\frac{\mathrm{Z}_{\mathrm{o}}}{\mathrm{R}_{\mathrm{o} 2}}}{2}\right)\right] \tag{10}
\end{equation*}
$$

Equation 10 may be illustrated by solving for the steady state reflection voltage at $t=2 \mathrm{~T}_{\mathrm{D}}+\mathrm{T}_{1}$ :

$$
\begin{gathered}
V^{\prime}=(+1.0)(0.32-0.58)\left(\frac{1+\frac{50}{\infty}}{2}\right)+(-0.82)[-0.193- \\
\left.(0.32-0.58)\left(\frac{1+\frac{50}{\infty}}{2}\right)\right]=78 \mathrm{mV} .
\end{gathered}
$$

From the analysis of Figure 7-5, it is concluded that the MECL gate can safely drive the transmission line $\left(\mathrm{Z}_{\mathrm{O}}=50 \mathrm{ohms}\right)$ with a $100 \Omega$ load resistor and with the gate loads lumped at the end of the line, since less than 100 mV of undershoot occurs. The remaining noise margin will be typically greater than 100 mV .

## Signal Propagation Delay for Microstrip and Strip Lines with Distributed or Lumped Loads

The propagation delay, $\mathrm{t}_{\mathrm{pd}}$, has been shown in Chapter 3 to be $1.77 \mathrm{~ns} / \mathrm{ft}$ for microstrip lines and $2.26 \mathrm{~ns} / \mathrm{ft}$ for strip lines, when a glass epoxy dielectric is the surrounding medium. The propagation delay time of the line will increase with gate loading and the altered delay can be derived as follows. The unloaded propagation delay for a transmission line is $t_{p d}=\sqrt{L_{o} C_{o}}$. If a lumped load, $C_{d}$, is placed along the line, then the propagation delay will be modified to $\mathrm{t}_{\mathrm{pd}}^{\prime}$ :

$$
\begin{equation*}
\mathrm{t}_{\mathrm{pd}}^{\prime}=\sqrt{\mathrm{L}_{\mathrm{o}}\left(\mathrm{C}_{\mathrm{o}}+\mathrm{C}_{\mathrm{d}}\right)}=\sqrt{\mathrm{L}_{\mathrm{o}} \mathrm{C}_{\mathrm{o}}} \sqrt{1+\frac{\mathrm{C}_{\mathrm{d}}}{\mathrm{C}_{\mathrm{o}}}}=\mathrm{t}_{\mathrm{pd}} \sqrt{1+\frac{\mathrm{C}_{\mathrm{d}}}{\mathrm{C}_{\mathrm{o}}}}, \tag{11}
\end{equation*}
$$

where $L_{O}$ and $C_{O}$ are the intrinsic line inductance and capacitance per unit length.
Therefore, the signal propagation down the line will increase by the factor of:

$$
\sqrt{1+\frac{\mathrm{C}_{\mathrm{d}}}{\mathrm{C}_{\mathrm{o}}}}
$$

A MECL gate input should be considered to have 5 pF of capacitance for ac loading considerations (includes stray capacitance). If 4 gate loads are placed on a 1 foot signal line, then the distributed capacitance, $\mathrm{C}_{\mathrm{d}}$, is equal to $20 \mathrm{pF} / \mathrm{ft}$ or $1.67 \mathrm{pF} / \mathrm{in}$. As an example, assume that it is desired to find the propagation delay increase for a 50 -ohm microstrip line on a glass epoxy board. From Figure 3-7 assume that the line width is chosen to be 25 mils ; then the dielectric material should have a thickness of 15 mils to yield $Z_{O}=50 \Omega$. From Figure 3-8, the capacitance of the line is $35 \mathrm{pF} / \mathrm{ft}$. Therefore, the modified propagation delay would be:

$$
\mathrm{t}_{\mathrm{pd}}^{\prime}=1.77 \mathrm{~ns} / \mathrm{ft} \sqrt{1+\frac{20}{35}}=2.21 \mathrm{~ns} / \mathrm{ft}
$$

For a 50 -ohm strip line on a glass epoxy board with a 15 mil spacing between the strip line and ground plane, a 12 mil width would be required (cf Figure 3-9). From Figure 3-10, the strip line would exhibit a capacitance of $41 \mathrm{pF} / \mathrm{ft}$.

The modified propagation delay for such a strip line would be:

$$
\mathrm{t}_{\mathrm{pd}}^{\prime}=2.26 \mathrm{~ns} / \mathrm{ft} \sqrt{1+\frac{20}{41}}=2.75 \mathrm{~ns} / \mathrm{ft}
$$

Notice that the propagation delay for the strip line and the microstrip line change by approximately the same factor when the separation between the line and ground plane, and the characteristic impedance are the same. However the line width of the strip line is less (by a factor of 2) than the microstrip line for the same characteristic impedance.

It should be noted that to obtain the minimum change and lowest propagation delay as a function of gate loading, the lowest characteristic impedance line should be used. This will result in the largest intrinsic line capacitance. With MECL 10,000 the lowest impedance that can be used is about 35 ohms $\left(\mathrm{V}_{\mathrm{TT}}=-2.0\right.$ volts, $\mathrm{R}_{\mathrm{TT}}=35$ ohms).

According to theory (Reference 1), whenever an open line (stub) is driven by a pulse, the resultant overshoot and ring are held to about 15 percent of the logic swing if the two way delay of the line is less than the rise time of the pulse. The maximum line length, $\ell_{\text {max }}$, may be calculated using the equality:

$$
\ell_{\max }=\frac{\mathrm{t}_{\mathrm{r}}}{2 \mathrm{t}_{\mathrm{pd}}^{\prime}} \text { (inches) }
$$

where $t_{r}$ is the rise time of the pulse in nanoseconds, and $t_{p d}^{\prime}$ is the modified propagation delay in nanoseconds/inch from equation 11 .

A quadratic equation for maximum line length for G-10 fiber glass epoxy microstrip conductors may be written in terms of $\mathrm{C}_{\mathrm{d}}, \mathrm{C}_{\mathrm{O}}$ and $\mathrm{t}_{\mathrm{r}}$ as:

$$
\begin{equation*}
\ell_{\max }^{2}+\frac{\mathrm{C}_{\mathrm{d}}}{\mathrm{C}_{\mathrm{o}}} \ell_{\max }-11.1 \mathrm{t}_{\mathrm{r}}^{2}=0, \text { (for microstrip lines). } \tag{12}
\end{equation*}
$$

An equation for maximum open line length for a strip line (using G-10 fiber glass epoxy material) can be written in a similar fashion. The result is:

$$
\begin{equation*}
\ell_{\max }^{2}+\frac{\mathrm{C}_{\mathrm{d}}}{\mathrm{C}_{\mathrm{o}}} \ell_{\max }-7.1 \mathrm{t}_{\mathrm{r}}^{2}=0, \quad \text { (for strip lines). } \tag{13}
\end{equation*}
$$

Using the lattice diagram, it has been found that the rule of thumb used to derive equations 12 and 13 should be modified for an open line because the incident voltage doubles at the end of the line. This results in a faster rise time at the receiving end of an unloaded line than at the driving end. An approximate value of maximum open line length can be generated from equations 12 and 13 if the rise time that is substituted into the equations is multiplied by an adjustment factor, 0.75. This maintains an approximate overshoot and undershoot of less than $35 \%$ and $12 \%$ respectively.

To demonstrate how equations 12 and 13 may be used, the maximum open line length will be computed for a 50 ohm line with a fanout of one MECL 10,000 gate. Using the equation $\mathrm{t}_{\mathrm{pd}}=\mathrm{Z}_{\mathrm{O}} \mathrm{C}_{\mathrm{O}}$, the line capacitance, $\mathrm{C}_{\mathrm{O}}$, is found to be $\mathrm{C}_{\mathrm{O}}=2.96$ $\mathrm{pF} /$ in for microstrip, and $\mathrm{C}_{\mathrm{O}}=3.76 \mathrm{pF} /$ in for strip line. For a fanout of one, $\mathrm{C}_{\mathrm{d}}$ is equal to 5 pF when the device is in a socket. The rise time for MECL 10,000 is 3.5 ns which means that a value of $\mathrm{t}_{\mathrm{r}}=0.75 \times 3.5=2.6 \mathrm{~ns}$ should be used in the equations. Solving equations 12 and 13 , $\ell_{\max }=7.9$ inches for a 50 ohm microstrip line and $\ell_{\max }=6.2$ inches for a 50 ohm strip line.

Equations 12 and 13 can be very useful in finding the approximate maximum line length under various conditions. However if overshoot or undershoot differing from the above values is specified, equations 95 and 103 (derived later in this chapter) should be used for defining maximum line length. The exact voltage at the end of an open line with loading is also derived later in this chapter, and leads to equation 87 . Using that equation, a computer program has been written in which the maximum line length is calculated when maximum overshoot and undershoot are specified. Figures 3-13, 3-14, and 3-15 show the results of the program. Note that the tables give the maximum line lengths for fanouts of $1,2,4$, and 8 for various types of lines with a wide range of characteristic impedances.

The maximum line lengths are also given for various characteristic impedances in the backplane. The characteristic impedance of the backplane should be between 100 and 180 ohms if a ground screen is used. For MECL 10,000 from Table 3-13, 5.9 inches of open backplane wiring can be driven for a fanout of one.

It should be remembered that these line lengths are based on 100 mV maximum undershoot, and are not absolute maximum lengths with which MECL circuits will operate. It is possible to use longer unterminated lines than shown - the tradeoff being an associated loss of noise immunity due to increased ringing.

From these calculations, it can be concluded that lower impedance lines result in longer line lengths before termination is required. The lower impedance lines are preferred over higher impedance lines because longer open lines are possible, and the propagation delay down the line is reduced. In addition, more stubbed-off gate loads can be driven with a terminated line due to its higher capacitance per unit length.

## Microstrip Transmission Line Techniques, Evaluated Using TDR Measurements

The time domain reflectometer (TDR) employs a step generator and an oscilloscope in a system which might be described as "closed-loop radar" (cf Figure 7-7). In operation, a voltage step is propagated down the transmission line under investigation. Both the incident and reflected voltage waves are monitored on the oscilloscope at a particular point on the line.


The incident voltage step, $\mathrm{E}_{\mathrm{i}}$, is a positive edge with an amplitude of 1 volt and a rise time of 30 ps . It is generated by a tunnel diode, which has a source impedance of 50 ohms (HP 1817A sampler, or equivalent). Also, the output edge has very little overshoot (less than $\pm 5 \%$ ).

This TDR technique reveals the characteristic impedance of the line under test. It shows both the position and the nature (resistive, inductive, or capacitive) of each discontinuity along the line, and signifies whether losses in a transmission system are series losses or shunt losses. All of this information is immediately available from the oscilloscope's display (cf Reference 7). An example of a microstrip line evaluated with TDR techniques is shown below.
TDR Example 1. Board material: Norplex Type G-10;
Dielectric thickness: $\mathrm{h}=0.062$ inch;
Copper thickness: $\quad t=0.0014$ inch;
Dielectric constant: $\quad e_{r}=5.3$.
The formula for the characteristic impedance given in Chapter 3 was:

$$
\begin{equation*}
Z_{o}=\frac{87}{\sqrt{\mathrm{e}_{\mathrm{r}}+1.41}} \ln \left(\frac{5.98 \mathrm{~h}}{0.8 \mathrm{w}+\mathrm{t}}\right) . \tag{14}
\end{equation*}
$$

For a line width, $w=0.1$ inch, the characteristic impedance of the line is calculated to be 51 ohms. A board was fabricated as shown in Figure 7-8(a) to the dimensions specified above. Figures $7-8(\mathrm{~b})$ and $7-8(\mathrm{c})$ show the incident and reflected

7-8: TDR Determination of Line Characteristic Impedance

waveforms observed with the TDR. The vertical scale is calibrated both in terms of the voltage and the reflection coefficient, $\rho$. Equation 3 can be rearranged to determine the characteristic impedance of the line:

$$
\begin{equation*}
Z_{\text {line }}=\left(\frac{1+\rho}{1-\rho}\right) \cdot Z_{\text {reference }} \tag{15}
\end{equation*}
$$

where: $\quad Z_{\text {line }}=$ characteristic impedance of the line under test,

$$
\mathrm{Z}_{\text {reference }}=\text { impedance of the known line. }
$$

The 50 ohm reference point is shown in Figure 7-8(c). The mean level of the reflected waveform due to the line has a $\rho=+0.01$. Substituting values into equation 15 permits calculation of the line impedance:

$$
\mathrm{Z}_{\text {line }}=\left(\frac{1+0.01}{1-0.01}\right) \cdot 50 \text { ohms }=51 \text { ohms }
$$

which agrees closely with the calculated value.
The reflected voltage due to the connector is $\pm 40 \mathrm{mV}$. The line reflects a voltage of $\pm 25 \mathrm{mV}$ due to variations in the characteristic impedance of the line. The reflection of 88 mV shown for the termination resistor $(\rho=0.088)$ is due to the inductance of the resistor. It was calculated (by methods to be shown later) that the inductance of the resistor was less than 0.9 nH .

In these experiments, the input waveform comes from a tunnel diode generator which has a rise time of 28 ps . There is some attenuation of the signal noticeable as it reaches the termination resistor ( $\mathrm{t}_{\mathrm{r}}=80 \mathrm{ps}$ at the load). When driving the line with a MECL III gate with a rise time of 1 ns , the reflection due to the inductance of the resistor would be much less (about 10 mV ).
TDR Example 2: An equation can be derived to determine the maximum reflection voltage due to the inductance of the resistor leads. The circuit shown in Figure 7-9 will be used in the derivation.

7-9: Circuit for Determining the Maximum Reflected Voltage Due to the Inductance of the Resistor Leads


The reflection coefficient at the load is:

$$
\begin{equation*}
\rho_{L}(s)=\frac{Z_{L}-Z_{o}}{Z_{L}+Z_{o}}=\frac{\left(R_{L}+s L\right)-Z_{o}}{\left(R_{L}+s L\right)+Z_{o}}=\frac{s+\frac{R_{L}-Z_{O}}{L}}{s+\frac{R_{L}+Z_{O}}{L}} \tag{16}
\end{equation*}
$$

where $s$ is the LaPlace notation for $j \omega$. The driving voltage will be represented as:

$$
\begin{equation*}
\mathrm{e}_{\mathrm{i}}(\mathrm{t})=\mathrm{mt} \mathrm{U}(\mathrm{t})-\mathrm{m}\left(\mathrm{t}-\mathrm{T}_{1}\right) \mathrm{U}\left(\mathrm{t}-\mathrm{T}_{1}\right) \tag{17}
\end{equation*}
$$

where $U(t)$ is a step function occurring at $t=0$. Taking the LaPlace transform of equation 17 gives:

$$
\begin{equation*}
\mathrm{E}_{\mathrm{i}}(\mathrm{~s})=\frac{\mathrm{m}}{\mathrm{~s}^{2}}\left(1-\mathrm{e}^{-\mathrm{T}_{1} \mathrm{~s}}\right) \tag{18}
\end{equation*}
$$

The reflected voltage at the load is then the product of the driving voltage and the reflection coefficient (both in the transformed plane):

$$
\begin{equation*}
E_{r e f l}(s)=E_{i}(s)^{\rho} L^{(s)}=\frac{s+\frac{R_{L}-Z_{O}}{L}}{s^{2}\left(s+\frac{R_{L}+Z_{O}}{L}\right)} \cdot m\left(1-e^{\left.-T_{1} s\right)}\right. \tag{19}
\end{equation*}
$$

Taking the inverse LaPlace transform yields:
$E_{r e f l}(t)=\left[\frac{2 Z_{o} L}{\left(R_{L}+Z_{O}\right)^{2}}+\left(\frac{R_{L}-Z_{o}}{R_{L}+Z_{O}}\right) t-\left(\frac{2 Z_{o} L}{\left(R_{L}+Z_{O}\right)^{2}}\right) e^{-\frac{\left(R_{L}+Z_{O}\right) t}{L}}\right] m U(t)-$ $\left[\frac{2 Z_{0} L^{2}}{\left(R_{L}+Z_{O}\right)^{2}}+\left(\frac{R_{L}-Z_{0}}{R_{L}+Z_{O}}\right)\left(t-T_{1}\right)-\left(\frac{2 Z_{0} L}{\left(R_{L}+Z_{O}\right)^{2}}\right) e^{-\frac{\left(R_{L}+Z_{0}\right)\left(t-T_{1}\right)}{L}}\right]$.

$$
\begin{equation*}
\mathrm{mU}\left(\mathrm{t}-\mathrm{T}_{1}\right) \tag{20}
\end{equation*}
$$

The maximum reflection voltage occurs at $t=T_{1}$. Then, for $R=Z_{O}$ :

$$
\begin{equation*}
\mathrm{E}_{\text {refl }}\left(\mathrm{t}=\mathrm{T}_{1}\right)=\mathrm{E}_{\text {refl } \max }=\frac{\mathrm{mL}}{2 \mathrm{Z}_{\mathrm{o}}}\left(1-\mathrm{e}^{-\frac{2 \mathrm{Z}_{\mathrm{o}}}{\mathrm{~L}} \mathrm{~T}_{1}}\right) \tag{21}
\end{equation*}
$$

This equation relates the maximum reflected voltage, which can be measured by TDR, and the inductance, which can then be calculated for the circuit of Figure 7-9.

TDR Example 3. This example indicates how to measure the effect of resistor leads using the TDR. Figure 7-11(a) shows the construction of a microstrip board used for

7-10: Effects Due to Termination Resistor Leads

determining the effects of a resistor with 1" lead lengths. The reflected voltage determined from the TDR measurement is 480 mV (see Figure 7-10(b)). The rise time at the input to the line is 28 ps but it is lengthened to about 80 ps as the wavefront reaches the termination resistor.

The time, $\mathrm{T}_{1}$, associated with the slope of the input voltage rise at the terminating resistor can be approximated as:

$$
\begin{equation*}
\mathrm{T}_{1} \approx \frac{\mathrm{t}_{\mathrm{r}}}{0.80}=100 \mathrm{ps} \tag{22}
\end{equation*}
$$

The inductance can be computed by using equation 21 , giving $L=6 \mathrm{nH}$. Additional information can be obtained from the decay of the reflection shown in Figure 7-10(b). The decay lasts about 0.3 ns , implying a time constant of about $0.3 \mathrm{~ns} / 5=60 \mathrm{ps}$ (using 5 time constants as a decay time). The calculated time constant for an inductance of 6 nH is: $\mathrm{L} / 2 \mathrm{Z}_{\mathrm{O}}=60 \mathrm{ps}$. The two results agree closely.

When driving the line with a MECL III gate - rise time $=1 \mathrm{~ns}-$ the reflection would be only 50 mV . Most carbon resistor types will have less than 10 nH of inductance. This inductance gives a reflection $<75 \mathrm{mV}$ when the line is driven by a MECL III gate. Note that the reflection is positive, indicating that the noise immunity of a MECL gate connected at the load would be unchanged.
TDR Example 4. Experiments have also been performed to determine the effects of a ground plane on the characteristic impedance of microstrip lines. Figure 7-11

7-11: Effects of Ground Plane Discontinuities

illustrates what happens when the ground plane width under the transmission line abruptly drops to the width of an active line. The TDR waveform shows that a $12 \%$ reflection occurs due to this discontinuity in the ground plane.

Using equation 15 the impedance of the 2-1/2 inch-long strip can be calculated as:

$$
\mathrm{Z}_{\text {line }}=\frac{1+0.12}{1-0.12} \cdot 50=68 \text { ohms. }
$$

Figure 7-12 shows a curve that approximates the change in the characteristic impedance of the line for various ratios of ground plane width to active line width. Note that when the ground width is greater than 3 times the line width, the characteristic impedance is constant according to equation 14.

7-12: Variation of Microstrip Impedance as a Function of
Ground Width $\div$ Line Width


A related experiment was performed to find the reflection due to a ground plane near the active line, but not directly under it. The test configuration and test results are shown in Figure 7-13. As indicated by the TDR measurement, the reflection is about $36 \%$. Again using equation 15 , the impedance of the $2-1 / 2$ inch strip can be calculated:

$$
\mathrm{Z}_{\text {line }}=\frac{1+0.36}{1-0.36} \cdot 50=106 \text { ohms. }
$$

The reason for the reflection is the change in the characteristic impedance along the line resulting from the ground plane not being under part of the active line. In such a region, capacitance of the line to ground decreases while the inductance of the line increases, the net result being a higher characteristic impedance.

It must be remembered that the TDR input waveform has a rise time of 28 ps . Consequently, in a real logic circuit situation where, perhaps, a MECL III gate with a 1 ns rise time is driving the line, the reflection would actually be less than $27 \%$, not $36 \%$ as in this example. This can be determined by scaling the value of $\rho$ found with
the TDR waveshape in Figure $7-13$ (b), with a 1 ns rise time. When the length of the ground plane discontinuity is less then the distance travelled by the signal during its rise time, then the reflection coefficient can also be calculated as:

$$
\begin{equation*}
\rho^{\prime}=\frac{2 l \mathrm{t}_{\mathrm{pd}}}{\mathrm{t}_{\mathrm{r}}} \cdot \rho, \text { for } \frac{2 l \mathrm{t}_{\mathrm{pd}}}{\mathrm{t}_{\mathrm{r}}}<1, \tag{23}
\end{equation*}
$$

where: $\quad t_{\mathrm{pd}}=$ the propagation delay time of the line in $\mathrm{ns} / \mathrm{in}$.

$$
\mathrm{t}_{\mathrm{r}}=\text { the rise time of the signal in } \mathrm{ns} \text {, }
$$

$\ell=$ the length of the discontinuity in inches,
$\rho=$ the reflection coefficient for $2 \ell \mathrm{t}_{\mathrm{pd}} / \mathrm{t}_{\mathrm{r}} \geqslant 1$ (in this case the value found with the TDR waveshape with $\mathrm{t}_{\mathrm{r}}=28 \mathrm{~ns}$ ).

7-13: Effects of Ground Plane Discontinuity


For a discontinuity in the ground plane of 2.5 inches length, a propagation delay of the line of $0.15 \mathrm{~ns} / \mathrm{in}$, and a MECL III gate with 1 ns rise time, the percent reflected voltage can be calculated. From Figure 7-13(b), $\rho$ is found to be 0.36 . Using equation 23 ,

$$
\rho^{\prime}=\frac{2(0.36)(2.5)(0.15)}{(1)}=0.27
$$

Therefore, the reflection would be $27 \%$. For a MECL 10,000 series gate, with a rise time of 3.5 ns , the reflection would only be $7.7 \%$.
TDR Example 5. Another measurement was performed, as shown in Figure 7-14, to observe the reflections due to the use of a hybrid divider. The construction of the

7-14: Hybrid Divider

microstrip board used is shown in the figure. Note that the 50 ohm line branches out into two 100 ohm lines. A reflection of 4 percent is observed at point 2 where the junction occurs. Notice that the resistor exhibits a reflection of $-8 \%$, due to capacitance of the resistor.

Previously it was found that the 50 ohm resistor was inductive. Both results agree with Reference 8 in which it is stated that the lower values of resistors ( $<75 \Omega$ ) exhibit inductance, while the higher values behave capacitively. These effects are also shown in the data in Figure 4 of Chapter 4. Note that no mismatch appears due to crosstalk between the two 100 ohm branches, because of their wide separation.

Figure 7-15(b) shows the reflection due to the construction of Figure 7-15(a) where the two 100 ohm lines have been brought close together. The reflection at point 2 is now equal to $8 \%$ arising from the cross coupling of the two lines. Crosstalk is discussed in References 5, 9, 10, and 11.

7-15: Hybrid Divider With Crosstalk Problem


Even mode or odd mode characteristic impedance ( $\mathrm{Z}_{\mathrm{Oe}}$ or $\mathrm{Z}_{\mathrm{OO}}$ ) can be considered to exist in a circuit with crosstalk. One, $\mathrm{Z}_{\mathrm{Oe}}$, is due to the strips being at the same potential and carrying equal currents in the same direction. The other, $\mathrm{Z}_{\mathrm{OO}}$, is due to the strips being at equal but opposite potentials and carrying equal currents in opposite directions. The backward crosstalk voltage, $\mathrm{V}_{\mathrm{B}}$, on a passive line is given in Reference 10 as:

$$
\begin{equation*}
\mathrm{V}_{\mathrm{B}}=\left(\frac{\mathrm{Z}_{\mathrm{oe}}-\mathrm{Z}_{\mathrm{oo}}}{\mathrm{Z}_{\mathrm{oe}}+\mathrm{Z}_{\mathrm{oo}}}\right) \mathrm{E}_{1} \tag{24}
\end{equation*}
$$

where $\mathrm{E}_{1}$ is the signal propagating down the active line. Formulas are given in References 9 and 12 for calculating $\mathrm{Z}_{\mathrm{Oe}}$ and $\mathrm{Z}_{\mathrm{OO}}$. The backward crosstalk voltage shown in Figure $7-15(\mathrm{~b})$ at point 2 is equal to $8 \%$ of the incident voltage $\mathrm{E}_{1}$. Since both lines are active, the crosstalk due to one active line is $4 \%$ of $\mathrm{E}_{1}$ for a spacing of 80 mils. Reference 5 should be consulted if information concerning crosstalk on microstrip lines is desired. There, curves are given from which the backward crosstalk can be predicted. (For example, Figure 10 in Reference 5 may be used to predict the backward crosstalk for Figure 7-15(a) as 11\%).

Crosstalk is not ordinarily a problem when using MECL III on microstrip or strip line circuit boards, when line spacings are greater than 30 mils. Crosstalk theory is well described in Reference 11. In it, the mutual inductance and capacitance between two lines are used to determine the crosstalk coefficient. Crosstalk theory is presented in some detail in this handbook in Chapter 4, "System Interconnections". Forward crosstalk is normally much smaller than the backward crosstalk on microstrip lines - except for very long lines ( $>5$ feet). Forward crosstalk does not exist at all on strip lines, since they are made with a homogeneous medium, so that the inductively and capacitively induced currents cancel (Reference 10).

The backward crosstalk coefficients for various types of microstrip lines on glass epoxy boards are shown in Figure 7-16 (cf also Reference 5). The backward crosstalk coefficient is equal to:

$$
\begin{equation*}
\mathrm{K}_{\mathrm{B}}=\frac{1}{4 \mathrm{t}_{\mathrm{pd}}}\left(\frac{\mathrm{~L}_{\mathrm{M}}}{\mathrm{Z}_{\mathrm{o}}}+\mathrm{C}_{\mathrm{M}} \mathrm{Z}_{\mathrm{o}}\right) \tag{25}
\end{equation*}
$$

where: $\quad L_{M}=$ the inductive coupling,
$\mathrm{C}_{\mathrm{M}}=$ the capacitive coupling,
$t_{p d}=$ the propagation delay of the line per unit length.

TDR Example 6. The graph data in Figure $7-16$ will be used to determine the percent of crosstalk coupling for the circuit of Figure 7-15. From the dimensions of the lines given in Figure $7-15(\mathrm{a}), \mathrm{K}_{\mathrm{B}}$ is found to be 0.055 from the graph. This means that if one line (the active line) were driven with a signal, the other line (passive) would have a coupled signal of $5.5 \%$ of the amplitude on the active line, in a direction opposite to that of the driving signal. Since both 100 ohm lines are active

7-16: Backward Crosstalk Coefficient for Microstrip Lines on Glass Epoxy Boards (G-10 Material)

simultaneously, the reflection observed on the TDR is twice as much, or $11 \%$. From Figure 7-15, the actual crosstalk can be seen to be about $8 \%$.

In very high speed systems, the exact shape of a line can be important, if reflections are to be kept to a minimum. The arrangement shown in Figure 7-17(a) has been used to investigate the behavior of two different line shapes. For one line, corners are sharp. This permits the width of the line to be larger at corners than elsewhere. Figure $7-17$ (b) shows that a $-7.5 \%$ reflection occurs at point 6 due to the lowered characteristic impedance at the corner. For the other line, the corners are rounded to produce a constant line width. Figure 7-17(c) shows that a constant line impedance exists for the second line. Note that an inductive reflection, as discussed before, does occur at the end of the line due to the inductance of the resistor. In conclusion, it is desirable to have smooth, rounded line edges and constant line widths when designing transmission lines for high speed systems. Resistor leads should be kept short to minimize termination inductance.

7-17: Reflections Caused by Signal-Line Shape Variations

(a)

(c)


## The Effect of Loading, on a Parallel Terminated Transmission Line

For designing high speed systems it is useful to understand the effects of loading a transmission line with MECL circuit inputs. Some tests were performed to determine the equivalent loading effects of a MECL gate load. The input impedance of the MECL gate is high and may be assumed to be purely capacitive as far as reflections are concerned.

Accurate knowledge of gate input capacitance is necessary to develop accurate loading rules. A test setup, similar to that for a TDR, was used to determine the amount of reflection that occurred when driving four MECL III gates (MC1660L cf Figure 7-18). The amount of reflection that occurred at the probe was found to

## 7-18: Test Setup for Measuring the Reflection From Four MECL III Gate Loads


be 275 mV , in a direction indicating it was due to a terminal capacitance, $\mathrm{C}_{\mathrm{T}}$. A formula may be derived so that the amount of this capacitance can be calculated. Figure 7-19 shows the equivalent circuit which will be used for the derivation of

7-19: Circuit for Driving the Maximum Reflected Voltage Due
to the Capacitance of the Gate Inputs

such a formula.
The reflection coefficient at the load is:

$$
\begin{equation*}
\rho_{L}(s)=\frac{Z_{L}-Z_{o}}{Z_{L}+Z_{o}}=\frac{\frac{R}{s R C_{T}+1}-Z_{o}}{\frac{R}{s R C_{T}+1}+Z_{o}}=\frac{\left(R-Z_{o}\right)-s R Z_{o} C_{T}}{\left(R+Z_{o}\right)+s R Z_{o} C_{T}} \tag{26}
\end{equation*}
$$

From equation 18, the LaPlace transform of the input voltage can be found to be:

$$
\begin{equation*}
\mathrm{E}_{\mathrm{i}}(\mathrm{~s})=\frac{\mathrm{m}}{\mathrm{~s}^{2}}\left(1-\mathrm{e}^{-\mathrm{T}_{1} \mathrm{~s}}\right) \tag{27}
\end{equation*}
$$

The reflected voltage at the load, in LaPlace notation, is:

$$
\begin{equation*}
E_{r e f 1}(s)=E_{i}(s)^{\rho} L^{(s)}=\frac{-\left(s+\frac{Z_{o}-R}{R Z_{o} C_{T}}\right)}{s^{2}\left(s+\frac{Z_{0}+R}{R Z_{o} C_{T}}\right)} m\left(1-e^{-T_{1} s}\right) \tag{28}
\end{equation*}
$$

Taking the inverse LaPlace transform yields:

$$
\begin{align*}
& e_{r e f l}(t)=-\left[\frac{2 R^{2} Z_{o} C_{T}}{\left(Z_{o}+R\right)^{2}}+\left(\frac{Z_{o}-R}{Z_{o}+R}\right) t-\left(\frac{2 R^{2} Z_{o} C_{T}}{\left(Z_{o}+R\right)^{2}}\right)^{-\frac{\left(Z_{o}+R\right)}{R Z_{o} C_{T}}} t\right] m U(t)+ \\
& {\left[\frac{2 R^{2} Z_{o} C_{T}}{\left(Z_{o}+R\right)^{2}}+\left(\frac{Z_{o}-R}{Z_{o}+R}\right)\left(t-T_{1}\right)-\left(\frac{2 R^{2} Z_{o} C_{T}}{\left(Z_{0}+R\right)^{2}}\right) e^{-\frac{\left(Z_{O}+R\right)}{R Z_{o} C_{T}}\left(t-T_{1}\right)}\right] m m\left(t-T_{1}\right)} \tag{29}
\end{align*}
$$

The maximum reflection occurs at $t=T_{1}$. Then for $R=Z_{O}$, we obtain:

$$
\begin{equation*}
\mathrm{e}_{\operatorname{refl}}\left(\mathrm{t}=\mathrm{T}_{1}\right)=\mathrm{E}_{\text {refl max }}=-\frac{m Z_{o} C_{T}}{2}\left(1-e^{-\frac{2 \mathrm{~T}_{1}}{\mathrm{Z}_{\mathrm{O}} \mathrm{C}_{\mathrm{T}}}}\right) \tag{30}
\end{equation*}
$$

Equation 30 exhibits a relation between the maximum reflected voltage and the effective capacitance causing reflection, $\mathrm{C}_{\mathrm{T}}$, in the circuit of Figures 7-18 and 7-19. The reflected voltage was measured to be -275 mV and from equation $22, \mathrm{~T}_{1}$ is found to be 1.25 ns . Thus the total capacitance, obtained from equation 30 , is $\mathrm{C}_{\mathrm{T}}=17.2 \mathrm{pF}$. Since stray capacitance, $\mathrm{C}_{\mathrm{S}}$, is approximately 4.0 pF , the capacitance
due to the gate loads is the difference between $\mathrm{C}_{\mathrm{T}}$ and $\mathrm{C}_{\mathrm{S}}$ i.e., 13.2 pF , or 3.3 pF per gate input.

For comparison, an RF vector impedance meter was used to measure the input capacitance of a similar 4 gate setup at a frequency of 50 MHz . The total capacitance measured 20 pF . Since the stray capacitance for this configuration measured 6.5 pF , the capacitance due to the four gate loads is 13.5 pF , or 3.38 pF per gate input. It is felt that the two methods agreed well enough with each other to say that the equivalent load of a MECL III input is 3.3 pF .

MECL 10,000 series elements were also tested. It was found that a MECL 10,000 gate input measured 2.9 pF using the RF vector impedance meter. Using the reflection method of Figure 7-18 and equation 30, the capacitance of a gate input was found to be 2.7 pF .

If printed circuit cards are used without sockets, 3.3 pF per MECL III gate input and 2.9 pF per MECL 10,000 gate input should be used. These values will be used in later calculations.

It was shown in equations 12 and 13 that the maximum length of an unterminated line (stub length) is a function of loading. Figures 3-13, 3-14, and 3-15 are a tabulation of some values of permissible lengths versus fanout and logic family. However, in most designs it becomes necessary to increase the line length beyond the distances specified in the table. It has been shown that for long lines, $2 \mathrm{~T}_{\mathrm{D}}$ (line) $>t_{r}$ (pulse), a termination resistor will reduce or eliminate reflections. In a practical situation, a MECL gate driving a transmission line must feed other gates along that line. So it is important to be able to determine the effects of individual gate loads on the line.

There are two ways of placing gates on a parallel terminated transmission line: one is called "distributed" loading, the other "lumped" loading. Figure 7-20 shows an example of a parallel terminated line with a lumped load at the end. The term $T_{D}$

7-20: Driving a Parallel Terminated Line

represents the delay of the line. Since a full logic swing is available all along the line, parallel termination permits distributed loading to be placed anywhere along the line.

The change in characteristic impedance of a line caused by gate loads being distributed along the line can be calculated. For a lossless line the characteristic impedance of a transmission line is:

$$
\begin{equation*}
\mathrm{Z}_{\mathrm{o}}=\sqrt{\frac{\mathrm{L}_{\mathrm{O}}}{\mathrm{C}_{\mathrm{o}}}}, \tag{31}
\end{equation*}
$$

where $\mathrm{L}_{\mathrm{O}}$ is the intrinsic inductance of the line and $\mathrm{C}_{\mathrm{O}}$ is the intrinsic capacitance of the line, both per unit length. The MECL gate has a high input impedance so that only the capacitive effect need be considered for ac conditions. The characteristic impedance of a transmission line altered by gate loading, $\mathrm{Z}_{\mathrm{O}}^{\prime}$, is:

$$
\begin{equation*}
\mathrm{Z}_{\mathrm{o}}^{\prime}=\sqrt{\frac{\mathrm{L}_{\mathrm{o}}}{\mathrm{C}_{\mathrm{o}}+\mathrm{C}_{\mathrm{d}}}}=\frac{\mathrm{Z}_{\mathrm{o}}}{\sqrt{1+\frac{\mathrm{C}_{\mathrm{d}}}{\mathrm{C}_{\mathrm{o}}}}}, \tag{32}
\end{equation*}
$$

where $Z_{O}$ is the original line impedance defined in equation 31 and $C_{d}$ is the distributed gate capacitance. The propagation delay per unit length of a lossless transmission line is:

$$
\begin{equation*}
{ }^{\mathrm{t}_{\mathrm{pd}}}=\sqrt{\mathrm{L}_{\mathrm{o}} \mathrm{C}_{\mathrm{o}}} \tag{33}
\end{equation*}
$$

Rearranging, and using equation 31 gives:

$$
\begin{equation*}
t_{\mathrm{pd}}=\left(\sqrt{\frac{\mathrm{L}_{\mathrm{o}}}{\mathrm{C}_{\mathrm{o}}}}\right) \mathrm{C}_{\mathrm{o}}=\mathrm{Z}_{\mathrm{o}} \mathrm{C}_{\mathrm{o}} . \tag{34}
\end{equation*}
$$

Example. An application of the foregoing relationships and rules can be seen in the following design problem. Given: a 68 ohm microstrip line 8 inches long. It is desired to drive four MECL III gate loads spaced equally at 2 " intervals along this line. These loads are, of course, "distributed" loads. The microstrip line is on a glass epoxy board which has a dielectric constant, $\mathrm{e}_{\mathrm{r}}$, of 5.0. It is necessary to determine a value for a parallel terminating resistor which will essentially eliminate reflections on the line.

First, the propagation delay of the microstrip line can be found using the relation from Chapter 3:

$$
\begin{equation*}
\mathrm{t}_{\mathrm{pd}}=1.017 \sqrt{0.475 \mathrm{e}_{\mathrm{r}}+0.67} \mathrm{~ns} / \mathrm{ft}=1.77 \mathrm{~ns} . \mathrm{ft}=0.148 \mathrm{~ns} / \mathrm{in} \tag{35}
\end{equation*}
$$

in this case. Using equation 34 , the line capacitance, $\mathrm{C}_{\mathrm{O}}$ is found to be:

$$
\mathrm{C}_{\mathrm{o}}=\frac{0.148}{68}=2.18 \mathrm{pF} / \mathrm{in}
$$

Four MECL III gate loads are equivalent to a load capacitance of 13.2 pF which is distributed along 8 inches of line. Therefore, $\mathrm{C}_{\mathrm{d}}=13.2 \mathrm{pF} / 8 \mathrm{in}$. $=$ $1.65 \mathrm{pF} / \mathrm{in}$. Substituting these values into equation 32 gives:

$$
\mathrm{Z}_{\mathrm{o}}^{\prime}=\frac{68}{\sqrt{1+\frac{1.65}{2.18}}}=51.5 \mathrm{ohms}
$$

Thus, a 51 ohm termination resistor would be acceptable for terminating the 8 inch 68 ohm microstrip line with four distributed MECL III gates. The resulting circuit is shown in Figure 7-21.

The driving gate shown in Figure 7-21, besides driving the long transmission line, can also drive many lines (no limit) as long as the length of each stub does not exceed the limits of Figures 3-13, 3-14, or 3-15. For instance, if a 50 ohm microstrip line were used with MECL III to connect the driving gate to 1 gate load in one direction, and to four gate loads in another direction (in addition to the loads shown in Figure 7-21), then from Figure 3-15 the maximum permissible stub lengths are 1.6 and 0.7 inches, respectively (of Figure 7-22). It should be noted that the four

7-21: Example Illustrating Distributed Loading


7-22: MECL III Gate Driving a Long Transmission Line with Distributed Loads, and Short Stubs at the Driving Source

gates on the stub ( $\ell_{\max }=0.7$ inch) could be lumped at the end of that line, without the need for any other changes.

In order to determine the amount of reflection which can be tolerated on a line, the following development is presented. Reflection is, of course, caused by gate loading which produces a change in the impedance on a section of the transmission line. The equations to be developed use distributed line theory - an approximate method, but one which gives very accurate results, as verified in Reference 11.

The reflection coefficient given in equation 3 can be revised to take into account the reflection due to the altered characteristic impedance produced by loading:

$$
\rho=\frac{\mathrm{Z}_{\mathrm{O}}^{\prime}-\mathrm{Z}_{\mathrm{O}}}{\mathrm{Z}_{\mathrm{O}}^{\prime}+\mathrm{Z}_{\mathrm{O}}}
$$

Substituting the expression for $\mathrm{Z}_{\mathrm{O}}^{\prime}$ given in equation 32 yields:

$$
\begin{equation*}
\rho=\frac{1-\sqrt{1+\frac{\mathrm{C}_{\mathrm{d}}}{\mathrm{C}_{\mathrm{O}}}}}{1+\sqrt{1+\frac{\mathrm{C}_{\mathrm{d}}}{\mathrm{C}_{\mathrm{O}}}}} . \tag{36}
\end{equation*}
$$

From this equation, it is possible to find the maximum load capacitance that can be distributed or lumped on a length of transmission line. Further, the length of transmission line for distributing loads will be assumed to be the stub length defined in equations 12 and 13. This length of line will limit reflection discontinuities caused by differences between distributed and lumped loads. However a rule is needed which can be stated for a particular value of transmission line, to specify a limit for the number of gate loads distributed or lumped along an arbitrary length of line.

For a maximum reflection of $20 \%(\rho=-0.20)$ equation 36 may be solved for the ratio of $\mathrm{C}_{\mathrm{d}} / \mathrm{C}_{\mathrm{O}}$, giving:

$$
\begin{equation*}
\frac{\mathrm{C}_{\mathrm{d}}}{\mathrm{C}_{\mathrm{o}}}=1.25 \tag{37}
\end{equation*}
$$

Since $C_{d}$ is the distributed gate load capacitance per unit line length, it may be written that:

$$
\begin{equation*}
\mathrm{C}_{\mathrm{d}}=\frac{\mathrm{C}_{\mathrm{d}}^{\prime}}{\ell_{\max }} \tag{38}
\end{equation*}
$$

where $C_{d}^{\prime}$ is the total gate load capacitance. Substituting into equation 37 y ields:

$$
\begin{equation*}
\frac{\mathrm{C}_{\mathrm{d}}^{\prime}}{\mathrm{C}_{\mathrm{o}}}=1.25 \ell_{\max } \tag{39}
\end{equation*}
$$

For a 50 ohm microstrip transmission line, on a glass epoxy board, with MECL III gates, with $\mathrm{C}_{\mathrm{O}}=2.96 \mathrm{pF} / \mathrm{in}$, and $\mathrm{t}_{\mathrm{r}}=1.1 \mathrm{~ns}$, equation 12 may be used to find $\ell_{\max } \approx 2.5$ inches. Then substituting into equation 39 and solving: $\mathrm{C}_{\mathrm{d}}^{\prime}=9.2 \mathrm{pF}$. This means that up to 9.2 pF can be distributed or lumped along any 2.5 inches of 50 ohm microstrip line using MECL III. Two MECL III gate loads can be used along any 1.8 inches of line for a carefully laid out board, or two MECL III gate loads and 2.6 pF of stray capacitance can be distributed or lumped along any 2.5 inches of line.

For a 50 ohm strip line on a glass epoxy board and using MECL III gates, with $\mathrm{C}_{\mathrm{O}}=3.77 \mathrm{pF} / \mathrm{in}$ and $\mathrm{t}_{\mathrm{r}}=1.1 \mathrm{~ns}$, equations 13 and 39 may be used to find $\ell_{\max } \approx 2.0$ inches. Then substituting into equation 39 and solving, $\mathrm{C}_{\mathrm{d}}^{\prime}=9.4 \mathrm{pF}$. This means that up to 9.4 pF can be distributed or lumped along any 2.0 inch portion of 50 ohm strip line when using MECL III gates. If 3.3 pF per gate input is used, then from equation 39 two gate loads can be lumped or distributed along any 1.4 inch portion of a 50 ohm strip line.

It is seen from these calculations that strip line has an advantage over microstrip: it can be used for driving more gate loads per unit length than microstrip, granting the same amount of reflection in each case. This is due to strip line having a larger capacitance per unit length. Figure 7-23 gives values for the maximum capacitance that can be lumped or distributed over a length ( $\ell_{\max }$ ) of line for MECL III, MECL 10,000, and high speed MECL II.

As an example of how Figure $7-23$ can be used, suppose 68 ohm microstrip lines are to be used with the MECL 10,000 series. From the Figure, 21 pF of capacitance of five gate loads can be lumped or distributed over any 7.7 inch portion of the line. The rise times shown in the figure are characteristic of the particular logic family and were used in the calculations to obtain the data.

7-23: Maximum Capacitance That Can Be Lumped or Distributed Over a Length of Terminated Transmission Line $\ell_{\text {max }}$.


## Analysis: Series Terminated Lines Compared to Parallel Terminated Lines

The propagation delay increase due to gate loading when a line is series terminated is about twice as large as for a comparable parallel terminated line. Equation 11 gives a fairly close approximation for the propagation delay of a parallel terminated line with loading. This equation was:

$$
\begin{equation*}
\mathrm{t}_{\mathrm{pd}}^{\prime}=\mathrm{t}_{\mathrm{pd}} \sqrt{1+\frac{\mathrm{C}_{\mathrm{d}}}{\mathrm{C}_{\mathrm{o}}}} . \tag{11}
\end{equation*}
$$

The output waveform at the end of a series terminated line or at the end of a parallel terminated line can be derived from an equivalent circuit using Thevenin's Theorem, assuming the line is long ( $2 \mathrm{~T}_{\mathrm{D}} \gg \mathrm{t}_{\mathrm{r}}$ ). Figure 7-24(a) shows a parallel terminated transmission line circuit, along with the waveform driving the line.

The equivalent open circuit voltage of the line is twice the input voltage and the Thevenin resistance is the impedance of the open line at the load looking toward the source. The Thevenin equivalent for a parallel terminated line is shown in Figure

7-24: Parallel Terminated Transmission Line, and its Thevenin Equivalent

$E_{1}=\frac{E_{1} Z_{0}}{R_{0}+Z_{0}} ; E_{1}$ is the voltage change at the base of the emitter-follower driver transistor.
(a) Transmission Line


7-24(b). Figure 7-25 shows the Thevenin equivalent for a series terminated line. Note that the impedance $\left(\mathrm{Z}_{\mathrm{O}}\right)$ of the series terminated line is twice as large as that for the parallel terminated line. A general equation can be derived for the output voltage assuming the impedance in the circuit to be R . Then a substitution for R will give the equations for both types of lines.

Writing the equation around either Thevenin equivalent loop:

$$
\begin{equation*}
\mathrm{e}_{\mathrm{i}}(\mathrm{t})=\mathrm{i} R+\frac{1}{\mathrm{C}_{\mathrm{T}}} \int_{0}^{\mathrm{t}} \mathrm{idt} \tag{40}
\end{equation*}
$$

## 7-25: Thevenin Equivalent of Series Terminated Transmission Line



But also:

$$
\begin{equation*}
\mathrm{e}_{\mathrm{i}}(\mathrm{t})=\mathrm{mt} \mathrm{U}(\mathrm{t})-\mathrm{m}\left(\mathrm{t}-\mathrm{T}_{1}\right) \mathrm{U}\left(\mathrm{t}-\mathrm{T}_{1}\right) \tag{41}
\end{equation*}
$$

Equating the equations and taking the LaPlace transform of both sides gives:

$$
\begin{equation*}
\frac{m}{s^{2}}-\frac{m}{s^{2}} e^{-T_{1} s}=R I(s)+\frac{I(s)}{C_{T} s}=\left(R+\frac{1}{C_{T}^{s}}\right) I(s) \tag{42}
\end{equation*}
$$

But:

$$
\begin{equation*}
\mathrm{e}_{\text {out }}(\mathrm{t})=\frac{1}{\mathrm{C}_{\mathrm{T}}} \quad \int_{0}^{\mathrm{t}} \text { idt or } \quad \mathrm{E}_{\text {out }}(\mathrm{s})=\frac{\mathrm{I}(\mathrm{~s})}{\mathrm{C}_{\mathrm{T}} \mathrm{~s}} \tag{43}
\end{equation*}
$$

Therefore:

$$
\begin{equation*}
\frac{m}{s^{2}}-\frac{m}{s^{2}} e^{-T_{1} s}=\left(R+\frac{1}{C_{T} s}\right) C_{T} s E_{\text {out }}(s) \tag{44}
\end{equation*}
$$

Solving for $\mathrm{E}_{\text {out }}(\mathrm{s})$ :

$$
\begin{equation*}
\mathrm{E}_{\text {out }}(\mathrm{s})=\frac{\frac{\mathrm{m}}{\mathrm{~s}^{2}}\left(1-\mathrm{e}^{-\mathrm{T}_{1} \mathrm{~s}}\right)}{\mathrm{C}_{\mathrm{T}} \mathrm{~s}\left(\mathrm{R}+\frac{1}{\mathrm{C}_{\mathrm{T}^{\mathrm{s}}}}\right)} \tag{45}
\end{equation*}
$$

which reduces to:

$$
\begin{equation*}
\mathrm{E}_{\mathrm{out}}(\mathrm{~s})=\frac{\frac{\mathrm{m}}{\mathrm{RC}_{\mathrm{T}}}\left(1-\mathrm{e}^{-\mathrm{T}_{1} \mathrm{~s}}\right)}{\mathrm{s}^{2}\left(\mathrm{~s}+\frac{1}{\mathrm{RC}}\right)} \tag{46}
\end{equation*}
$$

Taking the inverse LaPlace transform yields:

$$
\begin{align*}
\mathrm{e}_{\text {out }}(\mathrm{t})= & {\left[\mathrm{mRC}_{\mathrm{T}}\left(\frac{-\mathrm{t}}{\mathrm{e}^{2} C_{T}}-1\right)+m t\right] \mathrm{U}(\mathrm{t})-} \\
& {\left[\mathrm{mRC}_{\mathrm{T}}\left(\mathrm{e}^{\frac{-\left(\mathrm{t}-\mathrm{T}_{1}\right)}{R C_{T}}-1}\right)+m\left(\mathrm{t}-\mathrm{T}_{1}\right)\right] \mathrm{U}\left(\mathrm{t}-\mathrm{T}_{1}\right) } \tag{47}
\end{align*}
$$

Equation 47 defines the output voltage for a series terminated transmission line when $\mathrm{R}=\mathrm{Z}_{\mathrm{O}}$; it defines the output voltage for a parallel terminated transmission line when $\mathrm{R}=\mathrm{Z}_{\mathrm{O}} / 2$.

From equation 47 the equation for the series terminated line can be written:

$$
\begin{equation*}
e_{\text {out }}(t)=\frac{E_{1}^{\prime} Z_{o} C_{T}}{T_{1}}\left(\frac{-t}{\mathrm{e}_{\mathrm{o}} C_{T}}-1\right)+\frac{E_{1}^{\prime}}{T_{1}}(t) \quad \text { for } t \leq T_{1} \tag{48}
\end{equation*}
$$

and:

$$
\begin{equation*}
e_{o u t}(t)=\frac{E_{1}^{\prime}}{T_{1}} Z_{o} C_{T}\left(1-e^{\frac{T_{1}}{Z_{o} C_{T}}}\right) e^{\frac{-t}{Z_{o} C_{T}}}+E_{1}^{\prime} \text { for } t>T_{1} \tag{49}
\end{equation*}
$$

where $E_{1}^{\prime}$ is defined in Figure 7-24. The equations for the parallel terminated line can also be written:

$$
\begin{equation*}
e_{o u t}(t)=\frac{E_{1}^{\prime} Z_{o} C_{T}}{2 T_{1}}\left(e^{\frac{-2 t}{Z_{o} C_{T}}}-1\right)+\frac{E_{1}^{\prime}}{T_{1}}(t) \quad \text { for } t \leq T_{1} \tag{50}
\end{equation*}
$$

and:

$$
\begin{equation*}
e_{o u t}(t)=\frac{E_{1}^{\prime} Z_{o} C_{T}}{2 T_{1}}\left(1-e^{\frac{2 T_{1}}{Z_{o} C_{T}}}\right) \frac{-2 t}{e^{Z_{o} C_{T}}}+E_{1}^{\prime} \text { for } t>T_{1} \tag{51}
\end{equation*}
$$

If the input voltage is assumed to be a step function, then the equation for the output voltage for a series terminated line can be written as:

$$
\begin{equation*}
e_{\text {out }}(t)=E_{1}^{\prime}\left(1-e^{\frac{-t}{Z_{o} C_{T}}}\right) \tag{52}
\end{equation*}
$$

and for a parallel terminated line:

$$
\begin{equation*}
\mathrm{e}_{\text {out }}(\mathrm{t})=\mathrm{E}_{1}^{\prime}\left(1-\mathrm{e}^{\frac{-2 \mathrm{t}}{\mathrm{Z}_{\mathrm{o}} \mathrm{C}_{\mathrm{T}}}}\right) \tag{53}
\end{equation*}
$$

To derive the equation for the additional propagation delay due to gate loading at the end of the line, equations 52 and 53 will be used. A more exact equation can be derived using equations 48 through 51 but the analysis is more difficult due to the complexity of the equations. Letting $\mathrm{e}_{\mathrm{out}}(\mathrm{t})=0.5 \mathrm{~F}_{1}^{\prime}$ and solving for t , we obtain a propagation delay time of:

$$
\begin{equation*}
t_{\mathrm{pd}}=0.7 \mathrm{Z}_{\mathrm{o}} \mathrm{C}_{\mathrm{T}} \quad \text { for series termination, } \tag{54}
\end{equation*}
$$

and :

$$
\begin{equation*}
\mathrm{t}_{\mathrm{pd}}=0.35 \mathrm{Z}_{\mathrm{o}} \mathrm{C}_{\mathrm{T}} \quad \text { for parallel termination. } \tag{55}
\end{equation*}
$$

These additional line delays should be added to the existing physical line delay as expressed in equation 34 to obtain total system line delay. To derive the equation
for the output rise time, $\mathrm{t}_{\text {ro }}$, knowing the input rise time, $\mathrm{t}_{\text {ri }}$, equations 49 and 51 will be used. The output rise time is defined as the time it takes for the output voltage to travel from 10 to $90 \%$ of its final value. $\mathrm{T}_{1}$ is defined as:

$$
\begin{equation*}
\mathrm{T}_{1} \approx 1.2 \mathrm{t}_{\mathrm{ri}} \tag{56}
\end{equation*}
$$

Substituting into Equation 49, rearranging, and taking the natural $\log$ of both sides, the output rise time at the end of the transmission line is obtained:

$$
\begin{equation*}
t_{r o}=Z_{o} C_{T} \ln \left[\frac{Z_{o} C_{T}}{0.18 t_{r i}}\left(\frac{1.2 t_{r i}}{Z_{0} C_{T}}-1\right)\right], \quad \text { for series termination. } \tag{57}
\end{equation*}
$$

Doing the same thing with equation 51:

$$
\begin{equation*}
t_{\text {ro }}=\frac{Z_{o} C_{T}}{2} \ln \left[\frac{Z_{o} C_{T}}{0.36 t_{r i}}\left(\frac{{ }^{2.4 t_{r i}}}{\mathrm{Z}_{\mathrm{o}} C_{T}}-1\right)\right], \text { for parallel termination. } \tag{58}
\end{equation*}
$$

Equations 56 and 57 may also be used to solve for the output fall time by substituting the input fall time, $\mathrm{t}_{\mathrm{fi}}$, in place of $\mathrm{t}_{\mathrm{ri}}$.

Example. An example will be shown to illustrate the use of equations 54 through 58 using MECL 10,000 gates. Figure 7-26(a) and (b) shows comparable setups for series and parallel termination. The load gates at point B were placed in sockets. The total capacitance at point B is $\mathrm{C}_{\mathrm{T}}=20 \mathrm{pF}$ which takes into account the gate capacitances, socket capacitance, as well as interconnect and stray capacitances. The propagation delay due to the transmission line from A to B is 1.75 ns . The rise and fall times at point A , due to the MECL 10,000 driving gate, are $\mathrm{t}_{\text {ri }}=3.5 \mathrm{~ns}$, and $\mathrm{t}_{\mathrm{fi}}=2.8 \mathrm{~ns}$. From equation 54, the propagation delay increase due to the series termination is: $(0.7)(50 \mathrm{ohms})(20 \mathrm{pF})=0.7 \mathrm{~ns}$. From equation 55 , the propagation delay due to the parallel terminations is half as much, 0.35 ns . Therefore, the total propagation delay from point A to B is 2.45 ns for series termination, and 2.1 ns for parallel termination.

The rise and fall times at point B can be calculated from equations 56,57 , and 58. The mathematical 10 to $90 \%$ rise time at point B is 4.65 ns for series termination, versus 4.1 ns for parallel termination. The fall time at point B is 4 ns for series termination versus 3.35 ns for parallel termination. Measured test results agreed closely with the calculated values.

Equation 11 could have been used to calculate the propagation delay from A to $B$ for the parallel termination arrangement. Solving for $t_{p d}^{\prime}$ :

$$
\mathrm{t}_{\mathrm{pd}}^{\prime}=1.75 \mathrm{~ns} \sqrt{1+\frac{20 \mathrm{pF}}{35 \mathrm{pF}}}=2.2 \mathrm{~ns}
$$

which is very close to the value of 2.1 ns that was calculated using equation 54 .

7-26: Test Setups for Comparison of Propagation Delays from A to B, and the Rise and Fall Times at B


Since the propagation delay increase is twice as much for a series terminated line as for a parallel terminated line, an equation similar to equation 11 can be derived. The propagation delay of a series terminated line can be written as:

$$
\begin{equation*}
\mathrm{t}_{\mathrm{pd}}^{\prime}=\mathrm{t}_{\mathrm{pd}}\left[2\left(\sqrt{1+\frac{\mathrm{C}_{\mathrm{T}}}{\mathrm{C}_{\mathrm{O}}}}-1\right)+1\right] \tag{59}
\end{equation*}
$$

where $t_{p d}^{\prime}$ is the modified propagation delay of the line, $t_{p d}$ is the original propagation delay of the line, $\mathrm{C}_{\mathrm{T}}$ is the total capacitance at the end of the line, and $\mathrm{C}_{\mathrm{O}}$ is the intrinsic capacitance of the transmission line.

The effective characteristic impedance of a transmission line decreases with capacitance at the end of the series terminated line, but only half as much as for a parallel terminated line (cf equation 32). The characteristic impedance due to
loading of a series terminated transmission line can be written:

$$
\begin{equation*}
Z_{\mathrm{o}}^{\prime}=\frac{2 \mathrm{Z}_{\mathrm{o}}}{\sqrt{1+\frac{\mathrm{C}_{\mathrm{T}}}{\mathrm{C}_{\mathrm{O}}}}+1}=\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{\mathrm{o}} \tag{60}
\end{equation*}
$$

This means that the series terminating resistor should be changed in the proportion indicated by equation 60 when the capacitance at the end of the line exceeds the value of capacitance given in Table 7-23. Equation 60 has been verified in the laboratory as valid for heavy loading conditions. If the resistor, $\mathrm{R}_{\mathrm{S}}$, is not altered according to equation 60 , increased propagation delays will result from underdamping.

Furthermore, if the amount of loading at the end of a series terminated line is more than that shown in Table 7-23, then the emitter pulldown resistor, $\mathrm{R}_{\mathrm{E}}$, should be lower than the value given in equation 61 for the maximum pulldown resistor value (Chapter 3). The maximum value of $\mathrm{R}_{\mathrm{E}}$ as stated in Chapter 3 is:

$$
\begin{equation*}
\mathrm{R}_{\mathrm{E}(\max )}=\frac{10 \mathrm{Z}_{\mathrm{O}}-\mathrm{R}_{\mathrm{S}}}{\mathrm{n}} \tag{61}
\end{equation*}
$$

The reason that the pulldown resistor should be lowered is that the reflection returning to the source contains a short positive component associated with the slower fall rate of the negative-going signal (due to capacitance loading). Thus, the output transistor will turn off due to this momentary positive reflection if a value given by equation 61 is used. The value of $\mathrm{R}_{\mathrm{E}}$ should be chosen so that the output transistor of the driving gate is furnishing enough current to supply the maximum reflection without switching off. The maximum reflection on a series terminated line, due to capacitance, is +0.4 volts. Therefore, the value of $\mathrm{R}_{\mathrm{E}}$ should be reduced enough so that the output transistor will be able to supply an additional current of $0.4 / \mathrm{Z}_{\mathrm{O}}$. A modified emitter pulldown resistor equation can be written as:

$$
\begin{equation*}
R_{E(\max )}^{\prime}=\frac{3.6}{\frac{3.6}{R_{E \max }}+\frac{0.4}{Z_{0}}} \tag{62}
\end{equation*}
$$

where $R_{E}(\max )$ is defined in equation 61.
There is no limit (due to reflections) on the amount of gate loading that can be placed at the end of a series terminated line, as long as equation 60 is used to determine the proper series terminating resistor. All reflections will be terminated at the driving end if the proper value of $\mathrm{R}_{\mathrm{E}}$ is chosen with equation 61 or 62 . This is true even though the amount of reflection is twice as much for a series terminated line as it is for a parallel terminated one.

The maximum loading for a parallel terminated transmission line is defined in Figure 7-23. There is no limit to the amount of distributed loading that can be placed on the line, as long as equation 32 is used to choose the terminating resistor. In actual practuce, there seems to be no limit to the amount of lumped loading that is placed at the end of a parallel terminated line as long as the terminating resistor is chosen this way. This is true as long as there are no other gates stubbed off the line.

For reference purposes, the equations for the reflection that is sent back to the driving source, with lumped loading at the end of either a series terminated line or a parallel terminated line, can be derived from equations 48 and 50 as follows:

$$
\begin{equation*}
\text { percent of maximum reflection }=\frac{e_{o u t}(t)-E_{1}^{\prime}}{E_{1}^{\prime}} \quad \text { at } t=T_{1} \tag{63}
\end{equation*}
$$

Therefore, the maximum reflection due to lumped loading at the end of a series terminated line is:

$$
\begin{equation*}
\text { percent of maximum reflection }=\frac{Z_{0} C_{T}}{T_{1}}\left(e^{-\frac{T_{1}}{Z_{0} C_{T}}}-1\right) \tag{64}
\end{equation*}
$$

and for lumped loading at the end of a parallel terminated line:

$$
\begin{equation*}
\text { percent of maximum reflection }=\frac{Z_{o} C_{T}}{2 T_{1}}\left(\frac{-2 T_{1}}{Z_{0} C_{T}}-1\right) \tag{65}
\end{equation*}
$$

## Analysis of Series Damping Terminations

A series damped line is very similar to a series terminated line with the exceptions being the line length and the value of the series damping resistor, $\mathrm{R}_{\mathrm{S}}$. The resistor is normally much smaller than the characteristic impedance of the line, $\mathrm{Z}_{\mathrm{O}}$. If $\mathrm{R}_{\mathrm{S}},=0$, then an open line exists for which the maximum length is defined in Figures 3-13, 3-14, or 3-15. If a small value resistor, $\mathrm{R}_{\mathrm{S}}$, is placed in the line, a longer line length is possible. An example of series damping is shown in Figure 7-27

7-27: Series Damping Termination

where the voltage change at point $B$ is defined in Chapter 3 as,

$$
\begin{equation*}
\Delta \mathrm{V}_{\mathrm{B}}=\Delta \mathrm{V}_{1} \cdot \frac{\mathrm{Z}_{\mathrm{O}}}{\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{\mathrm{o}}+\mathrm{Z}_{\mathrm{O}}} \tag{66}
\end{equation*}
$$

Series damping is primarily used where the characteristic impedance varies - as in backplane wiring when line lengths must be longer than those specified in Figures 3-13 through 3-15. A disadvantage of series damping is that distributed loading cannot be used. A propagation delay slightly slower than for parallel termination also results. Parallel fanout can be used as shown in Figure 3-18.

Figures 3-22, and 3-23, described in Chapter 3, show the minimum values for $\mathrm{R}_{\mathrm{S}}$ for any line length, corresponding to specified limits of undershoot and overshoot. These figures were generated by a computer program based on the equations and calculations presented in the following pages. These calculations show how the output voltage from series-damped transmission lines may be derived.

The Thevenin equivalent circuit for a series damped transmission line is shown in Figure 7-28. Note that the circuit is similar to the equivalent circuit for a series terminated line except for the amplitude of the voltage waveform.

## 7-28: Thevenin Equivalent of a Series Damped Transmission Line



$$
\begin{aligned}
\text { Slope } & =m=\frac{E_{i}^{\prime}}{T_{1}} \\
\text { Where } E_{i}^{\prime} & =\frac{2 Z_{0} E_{1}}{R_{0}+R_{s}+Z_{0}} \\
C_{T} & =\text { Total Load Capacitance }
\end{aligned}
$$

The equations for the output voltage from a series terminated line were derived previously (equations 48 and 49). Since the amplitude has been modified by the factor $\left(2 Z_{\mathrm{O}} / \mathrm{R}_{\mathrm{O}}+\mathrm{R}_{\mathrm{S}}+\mathrm{Z}_{\mathrm{O}}\right)$, a simple substitution will define the output voltage at the load. The output voltage for a series damped line can be written as:

$$
\begin{gather*}
\mathrm{e}_{\mathrm{out}}(\mathrm{t})=\frac{2 \mathrm{Z}_{\mathrm{o}} \mathrm{E}_{1}}{\mathrm{R}_{\mathrm{o}}+\mathrm{R}_{\mathrm{S}}+\mathrm{Z}_{\mathrm{o}}}\left[\frac{\mathrm{Z}_{\mathrm{o}} \mathrm{C}_{\mathrm{T}}}{\mathrm{~T}_{1}}\left(\mathrm{e}^{\frac{-\mathrm{t}}{\mathrm{Z}_{\mathrm{o}} \mathrm{C}_{\mathrm{T}}}}-1\right)+\frac{\mathrm{t}}{\mathrm{~T}_{1}}\right] \\
\text { for } \mathrm{t} \leq \mathrm{T}_{1} \tag{67}
\end{gather*}
$$

and:

$$
\begin{gather*}
\mathrm{e}_{\text {out }}(\mathrm{t})=\frac{2 \mathrm{Z}_{\mathrm{o}} \mathrm{E}_{1}}{\mathrm{R}_{\mathrm{o}}+\mathrm{R}_{\mathrm{S}}+\mathrm{Z}_{\mathrm{o}}}\left[\frac { \mathrm { Z } _ { \mathrm { o } } \mathrm { C } _ { \mathrm { T } } } { \mathrm { T } _ { 1 } } \left(1-\mathrm{e}^{\left.\left.\frac{\mathrm{T}_{1} C_{T}}{\mathrm{Z}_{\mathrm{o}}}\right) \frac{-\mathrm{t}}{\mathrm{Z}_{\mathrm{o}} C_{T}}+1\right]} \text { for } \mathrm{t}>\mathrm{T}_{1}\right.\right.
\end{gather*}
$$

where $E_{1}$ is the voltage change at the base of the output emitter follower in the driving gate.

If the input voltage is assumed to be a step function, the equation for the output voltage from a series damped line becomes:

$$
\begin{equation*}
\mathrm{e}_{\text {out }}(\mathrm{t})=\frac{2 \mathrm{Z}_{\mathrm{o}} \mathrm{E}_{1}}{\mathrm{R}_{\mathrm{o}}+\mathrm{R}_{\mathrm{S}}+\mathrm{Z}_{\mathrm{o}}}\left(1-\mathrm{e}^{\mathrm{Z}_{\mathrm{o}} \mathrm{C}_{\mathrm{T}}}\right) \tag{69}
\end{equation*}
$$

The additional propagation delay due to gate loading can be found by using equation 69 , letting $\mathrm{e}_{\text {out }}(\mathrm{t})=0.5 \mathrm{E}_{1}$, and then solving for t . The increase in the line propagation delay which results, is:

$$
\begin{equation*}
t_{p d}=-Z_{o} C_{T} \ln \left(\frac{3 Z_{o}-R_{S}-R_{o}}{4 Z_{o}}\right) \tag{70}
\end{equation*}
$$

The exact reflected voltage will now be derived by a method similar to that used previously in deriving equation 19. The reflection coefficient at the load is:

$$
\begin{equation*}
\rho_{\mathrm{L}}(\mathrm{~s})=\frac{\frac{1}{\mathrm{sC}_{\mathrm{T}}}-\mathrm{Z}_{\mathrm{o}}}{\frac{1}{\mathrm{sC}_{\mathrm{T}}}+\mathrm{Z}_{\mathrm{O}}}=\frac{1-\mathrm{sC}_{\mathrm{T}} \mathrm{Z}_{\mathrm{o}}}{1+\mathrm{sC}_{\mathrm{T}} \mathrm{Z}_{\mathrm{o}}}=\frac{-\left(\mathrm{s}-\frac{1}{\mathrm{Z}_{\mathrm{o}} \mathrm{C}_{\mathrm{T}}}\right)}{\mathrm{s}+\frac{1}{\mathrm{Z}_{\mathrm{o}} \mathrm{C}_{\mathrm{T}}}} \tag{71}
\end{equation*}
$$

The input voltage at point B in Figure 7-27 is:

$$
\begin{equation*}
\mathrm{e}_{\mathrm{i}}(\mathrm{t})=\mathrm{mtU}(\mathrm{t})-\mathrm{m}\left(\mathrm{t}-\mathrm{T}_{1}\right) \mathrm{U}\left(\mathrm{t}-\mathrm{T}_{1}\right) \tag{72}
\end{equation*}
$$

where:

$$
\mathrm{m}=\frac{\mathrm{Z}_{\mathrm{o}} \mathrm{E}_{1}}{\left(\mathrm{R}_{\mathrm{o}}+\mathrm{R}_{\mathrm{S}}+\mathrm{Z}_{\mathrm{o}}\right) \mathrm{T}_{1}}=\text { slope }
$$

Here $\mathrm{R}_{\mathrm{O}}$ is the output impedance of the driving gate; $\mathrm{R}_{\mathrm{S}}$ is the series damping resistor; $Z_{O}$ is the characteristic impedance of the transmission line; $\mathrm{E}_{1}$ is the voltage change at the base of the output emitter follower of the gate at point A in Figure $7-27$; and $T_{1}=1.2 t_{r}$ where $t_{r}$ is the 10 to $90 \%$ rise time of the voltage at point A . Taking the LaPlace transform of equation 72 gives:

$$
\begin{equation*}
\mathrm{E}_{\mathrm{i}}(\mathrm{~s})=\frac{\mathrm{m}}{\mathrm{~s}^{2}}\left(1-\mathrm{e}^{-\mathrm{T}_{1} \mathrm{~s}}\right) \tag{73}
\end{equation*}
$$

The first reflected voltage waveform at the load at time $\mathrm{T}_{\mathrm{D}}$ (point C in Figure 7-27) due to the input voltage is (in LaPlace notation):
$E_{\text {refl } 1}(s)=E_{i}(s) \rho_{L}(s)=\frac{-\left(s-\frac{1}{Z_{o} C_{T}}\right)}{s^{2}\left(s+\frac{1}{Z_{o} C_{T}}\right)} m\left(1-e^{-T_{1} s}\right)$.

The second reflected voltage waveform at the load occurs a time $2 \mathrm{~T}_{\mathrm{D}}$ later and can be written as:
$\mathrm{E}_{\text {refl } 2}(\mathrm{~s})=\mathrm{E}_{\text {refl 1 }}(\mathrm{s})_{\mathrm{S}} \rho_{\mathrm{L}}(\mathrm{s})=\frac{\left(\mathrm{s}-\frac{1}{\mathrm{Z}_{\mathrm{o}} \mathrm{C}_{\mathrm{T}}}\right)^{2} \rho_{\mathrm{S}}}{\mathrm{s}^{2}\left(\mathrm{~s}+\frac{1}{\mathrm{Z}_{\mathrm{O}} \mathrm{C}_{\mathrm{T}}}\right)^{2}} \mathrm{~m}\left(1-\mathrm{e}^{-\mathrm{T}_{1} \mathrm{~s}}\right)$,
where:

$$
\begin{equation*}
\rho_{\mathrm{S}}=\frac{\mathrm{R}_{\mathrm{O}}+\mathrm{R}_{\mathrm{S}}-\mathrm{Z}_{\mathrm{O}}}{\mathrm{R}_{\mathrm{O}}+\mathrm{R}_{\mathrm{S}}+\mathrm{Z}_{\mathrm{O}}} \tag{76}
\end{equation*}
$$

The third reflected voltage waveform at the load is:
$E_{\text {refl } 3}(s)=E_{\text {refl 1 }}(\mathrm{s}) \rho_{S^{2}}{ }^{2} L^{2}(\mathrm{~s})=\frac{-\left(\mathrm{s}-\frac{1}{\mathrm{Z}_{\mathrm{o}} \mathrm{C}_{\mathrm{T}}}\right)^{3} \rho_{\mathrm{S}}{ }^{2} \mathrm{~m}\left(1-\mathrm{e}^{-\mathrm{T}_{1} \mathrm{~s}}\right)}{\mathrm{s}^{2}\left(\mathrm{~s}+\frac{1}{\mathrm{Z}_{\mathrm{o}} \mathrm{C}_{\mathrm{T}}}\right)^{3}}$.

So the $\mathrm{n}^{\text {th }}$ reflected voltage waveform at the load is:

$$
\begin{align*}
\mathrm{E}_{\text {refl }(\mathrm{n})}(\mathrm{s}) & =\mathrm{E}_{\text {refl } 1} \rho_{\mathrm{S}}^{\mathrm{n}-1} \rho_{\mathrm{L}}^{\mathrm{n}}-1 \\
& =\frac{(-1)^{\mathrm{n}}\left(\mathrm{~s}-\frac{1}{\mathrm{Z}_{\mathrm{o}} \mathrm{C}_{\mathrm{T}}}\right)^{\mathrm{n}} \rho_{\mathrm{S}}^{\mathrm{n}-1} \mathrm{~m}\left(1-\mathrm{e}^{-\mathrm{T}_{1} \mathrm{~s}}\right)}{\mathrm{s}^{2}\left(\mathrm{~s}+\frac{1}{\mathrm{Z}_{\mathrm{o}} \mathrm{C}_{\mathrm{T}}}\right)^{\mathrm{n}}} \tag{78}
\end{align*}
$$

The output voltage at the end of the line can be derived by using equations 73 through 78. The output voltage, $\mathrm{E}_{\mathrm{Ol}}$, due to the input voltage waveform and the first reflection is:

$$
\begin{align*}
E_{o 1}(s)=E_{i}(s)+E_{r e f l 1}(s) & =E_{i}(s)\left(1+\rho_{L}(s)\right) \\
& =\frac{\frac{2 m}{Z_{o} C_{T}}\left(1-e^{-T_{1} s}\right)}{s^{2}\left(s+\frac{1}{Z_{o} C_{T}}\right)} \tag{79}
\end{align*}
$$

It should be noted that equations 79 and 46 are equal (though they were derived differently), when $\mathrm{R}=\mathrm{Z}_{\mathrm{O}}$. At first glance it may appear that equation 79 is twice the value of equation 46, but the apparent discrepancy is resolved by noting that $m$ has been defined differently for each equation.

The output voltage, $\mathrm{E}_{\mathrm{o} 2}$, due to the first reflected voltage waveform returning from the driving source will be:

$$
\begin{align*}
\mathrm{E}_{\mathrm{o} 2}(\mathrm{~s}) & =\rho_{\mathrm{S}} \mathrm{E}_{\text {refl } 1}(\mathrm{~s})+\mathrm{E}_{\mathrm{refl} 2}(\mathrm{~s})=\mathrm{E}_{\mathrm{i}}(\mathrm{~s}) \rho_{\mathrm{S}} \rho_{\mathrm{L}}(\mathrm{~s})\left(1+\rho_{\mathrm{L}}(\mathrm{~s})\right) \\
& =\frac{\frac{-2 \mathrm{~m}}{\mathrm{Z}_{\mathrm{o}} \mathrm{C}_{\mathrm{T}}} \rho_{\mathrm{S}}\left(\mathrm{~s}-\frac{1}{\mathrm{Z}_{\mathrm{o}} \mathrm{C}_{\mathrm{T}}}\right)\left(1-\mathrm{e}^{-\mathrm{T}_{1} \mathrm{~s}}\right)}{\mathrm{s}^{2}\left(\mathrm{~s}+\frac{1}{\mathrm{Z}_{\mathrm{o}} \mathrm{C}_{\mathrm{T}}}\right)^{2}} \cdot \mathrm{U}\left(\mathrm{t}-2 \mathrm{~T}_{\mathrm{D}}\right) \tag{80}
\end{align*}
$$

Similarly, the output voltage, $\mathrm{E}_{\mathrm{O} 3}$, due to the second reflected voltage waveform returning from the driving source is:
$\mathrm{E}_{\mathrm{o} 3}(\mathrm{~s})=\mathrm{E}_{\mathrm{i}}(\mathrm{s}) \rho_{\mathrm{S}}{ }^{2} \rho_{\mathrm{L}}{ }^{2}(\mathrm{~s})\left(1+\rho_{\mathrm{L}}(\mathrm{s})\right)$,
or:

$$
\begin{equation*}
E_{o 3}(s)=\frac{\frac{2 m}{Z_{o} C_{T}} \rho_{S}^{2}\left(s-\frac{1}{Z_{o} C_{T}}\right)^{2}\left(1-e^{-T_{1} s}\right)}{s^{2}\left(s+\frac{1}{Z_{o} C_{T}}\right)^{3}} \cdot U\left(t-4 T_{D}\right) \tag{81}
\end{equation*}
$$

Finally, the nth output voltage waveform will be:

$$
\begin{align*}
& \mathrm{E}_{\mathrm{On}}(\mathrm{~s})= \mathrm{E}_{\mathrm{i}}(\mathrm{~s}) \rho_{\mathrm{S}}^{\mathrm{n}-1} \rho_{\mathrm{L}}^{\mathrm{n}-1}(\mathrm{~s})\left(1+\rho_{\mathrm{L}}(\mathrm{~s})\right) \\
&= \frac{(-1)^{\mathrm{n}-1\left(\frac{2 m}{Z_{\mathrm{O}} \mathrm{C}_{\mathrm{T}}}\right) \rho_{\mathrm{S}}^{\mathrm{n}-1}\left(\mathrm{~s}-\frac{1}{\mathrm{Z}_{\mathrm{O}} \mathrm{C}_{\mathrm{T}}}\right)^{\mathrm{n}-1}\left(1-\mathrm{e}^{-\mathrm{T}_{1} \mathrm{~s}}\right)}}{\mathrm{s}^{2}\left(\mathrm{~s}+\frac{1}{\mathrm{Z}_{\mathrm{o}} \mathrm{C}_{\mathrm{T}}}\right)^{\mathrm{n}}} \\
& \mathrm{U}\left(\mathrm{t}-2(\mathrm{n}-1) \mathrm{T}_{\mathrm{D}}\right) \tag{82}
\end{align*}
$$

therefore, the general equation for the output voltage at the end of the line (point C in Figure 7-27) can be formulated as a summation of the individual reflected voltage components:

$$
\begin{align*}
& E_{o u t}(s)=E_{o 1}(s)+E_{o 2}(s)+E_{o 3}(s)+\ldots+E_{o n}(s)+\ldots \\
& =\sum_{n=1}^{\infty}\left[\frac{(-1)^{n}-1\left(\frac{2 m}{Z_{o} C_{T}}\right) \rho_{S}^{n}-1\left(s-\frac{1}{Z_{o} C_{T}}\right)^{n}-1\left(1-e^{-T_{1} s}\right)}{s^{2}\left(s+\frac{1}{Z_{o} C_{T}}\right)^{n}} .\right. \\
& \left.U\left(t-2(n-1) T_{D}\right)\right] \tag{83}
\end{align*}
$$

The inverse LaPlace transforms for equations 79,80 , and 81 can be found in standard tables. The inverses can be written to take into account the time delays the following way.

The inverse LaPlace transform of equation 79 is:

$$
\begin{align*}
\mathrm{e}_{\mathrm{O} 1}(\mathrm{t}) & =\left[\frac{\frac{2 \mathrm{~m}}{\mathrm{Z}_{\mathrm{o}} \mathrm{C}_{\mathrm{T}}}\left(1-\mathrm{e}^{-\mathrm{T}_{1} \mathrm{~s}}\right)}{\mathrm{s}^{2}\left(\mathrm{~s}+\frac{1}{\mathrm{Z}_{\mathrm{o}} \mathrm{C}_{\mathrm{T}}}\right)}\right] \\
& =2 m Z_{\mathrm{o}} \mathrm{C}_{\mathrm{T}}\left(\mathrm{e}^{\left.\frac{-\mathrm{Z}}{\mathrm{Z}_{\mathrm{o}} \mathrm{~T}}+\frac{t}{\mathrm{Z}_{\mathrm{o}} \mathrm{C}_{\mathrm{T}}}-1\right) \cdot \mathrm{U}(\mathrm{t})}\right. \\
& -2 m \mathrm{Z}_{\mathrm{o}} \mathrm{C}_{\mathrm{T}}\left(\mathrm{e}\left(\frac{\left(\mathrm{t}-\mathrm{T}_{1}\right)}{\mathrm{Z}_{\mathrm{o}} \mathrm{C}_{\mathrm{T}}}+\frac{\mathrm{t}-\mathrm{T}_{1}}{\mathrm{Z}_{\mathrm{o}} \mathrm{C}_{\mathrm{T}}}-1\right) \cdot \mathrm{U}\left(\mathrm{t}-\mathrm{T}_{1}\right)\right. \tag{84}
\end{align*}
$$

Likewise, the inverse transform of equation 80 becomes:

$$
\begin{align*}
e_{o 2}(t)= & 2 m^{\rho} \rho_{S} Z_{o} C_{T}\left[\left(-3+\frac{t-2 T_{D}}{Z_{o} C_{T}}\right)+\left(3+\frac{2\left(t-2 T_{D}\right)}{Z_{o} C_{T}}\right) \cdot\right. \\
& e^{\left.-\left(\frac{t-2 T_{D}}{Z_{0} C_{T}}\right)\right] \cdot U\left(t-2 T_{D}\right)-2 m^{\rho}{ }_{S} Z_{o} C_{T} \cdot} \\
& {\left[\left(-3+\frac{t-2 T_{D}-T_{1}}{Z_{0} C_{T}}\right)+\left(3+\frac{2\left(t-2 T_{D}-T_{1}\right)}{Z_{0} C_{T}}\right) \cdot\right.} \\
& \left.\quad\left[\frac{t-2 T_{D}-T_{1}}{Z_{o} C_{T}}\right)\right] \cdot U\left(t-2 T_{D}-T_{1}\right) \tag{85}
\end{align*}
$$

Finally, the inverse transform of equation 81 produces:

$$
\begin{align*}
& e_{o 3}(t)=2 m{ }_{S}{ }^{2} Z_{o} C_{T}\left[-5+\frac{t-4 T_{D}}{Z_{o} C_{T}}+\left(5+\frac{4\left(t-4 T_{D}\right)}{Z_{o} C_{T}}+\right.\right. \\
& \left.\left.\frac{2\left(t-4 T_{D}\right)^{2}}{\left(Z_{o} C_{T}\right)^{2}}\right) \cdot e^{\frac{-\left(t-4 T_{D}\right)}{Z_{o} C_{T}}}\right] \cdot U\left(t-4 T_{D}\right)- \\
& { }^{2}{ }^{\rho} S_{S}{ }^{2} Z_{o} C_{T}\left[-5+\frac{t-4 T_{D}-T_{1}}{Z_{o} C_{T}}+\left(5+\frac{4\left(t-4 T_{D}-T_{1}\right)}{Z_{o} C_{T}}+\right.\right. \\
& \left.\left.\frac{2\left(t-4 T_{D}-T_{1}\right)^{2}}{\left(Z_{o} C_{T}\right)^{2}}\right) \cdot e^{\frac{-\left(t-4 T_{D}-T_{1}\right)}{Z_{o} C_{T}}}\right] \cdot U\left(t-4 T_{D}-T_{1}\right) . \tag{86}
\end{align*}
$$

A general form equation can be established for $\mathrm{e}_{\mathrm{o}}(\mathrm{n})^{(t)}$ as an extension of the preceding equations. Such a general equation can then be used to obtain a general relationship for $\mathrm{e}_{\mathrm{out}}(\mathrm{t})$ derived from equation 83.

However, for our purposes, the output voltage needs to be defined only for a period of time long enough to determine the maximum amount of overshoot and undershoot. The following can be written for the first three reflections (a sufficient time interval):

$$
\begin{aligned}
& e_{\text {out }}(t)=\sum_{n=1}^{3}\left\{2 m \rho \frac { n - 1 } { S } Z _ { o } C _ { T } \left[\left(\frac{t-2 T_{D}(n-1)}{Z_{o} C_{T}}-(2 n-1)\right) .\right.\right. \\
& \left(1-e^{\frac{t-2 T_{D}(n-1)}{Z_{o} C_{T}}}\right)+\left(\sum_{(n-1) e^{\frac{-\left(t-2 T_{D}(n-1)\right.}{}}}^{Z_{o} C_{T}}\right) .
\end{aligned}
$$

$$
\left.\left.\left(\frac{2\left(t-2 T_{D}(n-1)\right)}{Z_{o} C_{T}}+(n-2)\left(\frac{t-2 T_{D}(n-1)}{Z_{o} C_{T}}\right)^{2}\right)\right] \cdot U\left(t-2(n-1) T_{D}\right)\right\}
$$

$$
\begin{align*}
& \sum_{n=1}^{3}\left\{2 m ^ { \rho } \rho _ { S } ^ { n - 1 } Z _ { o } C _ { T } \left[\left(\frac{t-2 T_{D}(n-1)-T_{1}}{Z_{0} C_{T}}-(2 n-1)\right) .\right.\right. \\
& \left(1-e \frac{-\left(t-2 T_{D}(n-1)-T_{1}\right)}{Z_{0} C_{T}}\right)+\left(\sum_{(n-1) e} \frac{\left(t-2 T_{D}(n-1)-T_{1}\right)}{Z_{0} C_{T}}\right) . \\
& \left.\left(\frac{2\left(t-2 T_{D}(n-1)-T_{1}\right)}{Z_{0} C_{T}}+(n-2)\left(\frac{t-2 T_{D}(n-1)-T_{1}}{Z_{0} C_{T}}\right)^{2}\right)\right] . \\
& \left.U\left(t-2(n-1) T_{D}-T_{1}\right)\right\} \text {, for } t<6 T_{D} \text {, } \tag{87}
\end{align*}
$$

where:

$$
\begin{aligned}
\mathrm{m} & =\frac{\mathrm{Z}_{\mathrm{o}} \mathrm{E}_{1}}{\left(\mathrm{R}_{\mathrm{o}}+\mathrm{R}_{\mathrm{S}}+\mathrm{Z}_{\mathrm{o}}\right) \mathrm{T}_{1}}, \\
\mathrm{~T}_{1} & =1.2 \mathrm{t}_{\mathrm{r}}
\end{aligned}
$$

and $t_{r}$ is the 10 to $90 \%$ rise time of the voltage at point A in Figure 7-27.

An extension of equation 87 was used in generating Tables 3-22 and 3-23 and may also be used to determine maximum line length for specified undershoot and overshoot, instead of using equations 12 and 13 .

For $\mathrm{C}_{\mathrm{T}}=0$ and $\mathrm{t}<6 \mathrm{~T}_{\mathrm{D}}$, equation 87 reduces to:

$$
\begin{align*}
& \mathrm{e}_{\mathrm{out}}(\mathrm{t})=2 \mathrm{mt} U(\mathrm{t})-2 \mathrm{~m}\left(\mathrm{t}-\mathrm{T}_{1}\right) \mathrm{U}\left(\mathrm{t}-\mathrm{T}_{1}\right)+2 \mathrm{~m}_{\mathrm{S}} . \\
& \quad\left(\mathrm{t}-2 \mathrm{~T}_{\mathrm{D}}\right) \mathrm{U}\left(\mathrm{t}-2 \mathrm{~T}_{\mathrm{D}}\right)-2 \mathrm{~m}_{\mathrm{S}} \mathrm{~S}\left(\mathrm{t}-2 \mathrm{~T}_{\mathrm{D}}-\mathrm{T}_{1}\right) \mathrm{U}\left(\mathrm{t}-2 \mathrm{~T}_{\mathrm{D}}-\mathrm{T}_{1}\right)+ \\
& \quad 2 \mathrm{~m}^{2} \mathrm{~S}^{2}\left(\mathrm{t}-4 \mathrm{~T}_{\mathrm{D}}\right) \mathrm{U}\left(\mathrm{t}-4 \mathrm{~T}_{\mathrm{D}}\right)-2 \mathrm{~m}_{\mathrm{S}}^{2}\left(\mathrm{t}-4 \mathrm{~T}_{\mathrm{D}}-\mathrm{T}_{1}\right) . \\
& \mathrm{U}\left(\mathrm{t}-4 \mathrm{~T}_{\mathrm{D}}-\mathrm{T}_{1}\right) . \tag{88}
\end{align*}
$$

This equation can also be derived by starting from equation 5 .
Using a lattice diagram, it is found that the maximum overshoot occurs at $\mathrm{t}=\mathrm{T}_{1}$. Substituting $\mathrm{t}=\mathrm{T}_{1}$ into equation 88 gives:

$$
\begin{align*}
& E_{\max }=2 m\left[T_{1}+\rho_{S}\left(T_{1}-2 T_{D}\right)\right]  \tag{89}\\
& \text { for } 2 T_{D}<T_{1}<4 T_{D}
\end{align*}
$$

and:

$$
\mathrm{E}_{\max }=2 \mathrm{mT}_{1}
$$

$$
\begin{equation*}
\text { for } \mathrm{T}_{1} \leq 2 \mathrm{~T}_{\mathrm{D}} \tag{90}
\end{equation*}
$$

In both cases,

$$
\begin{aligned}
\mathrm{m} & =\frac{\mathrm{Z}_{\mathrm{o}} \mathrm{E}_{1}}{\left(\mathrm{R}_{\mathrm{o}}+\mathrm{Z}_{\mathrm{o}}+\mathrm{R}_{\mathrm{s}}\right) \mathrm{T}_{1}} \\
\mathrm{~T}_{1} & =1.2 \mathrm{t}_{\mathrm{r}} \\
\mathrm{~T}_{\mathrm{D}} & =\mathrm{t}_{\mathrm{pd}} \cdot \ell
\end{aligned}
$$

and

$$
\begin{aligned}
\mathrm{t}_{\mathrm{pd}} & =\text { line delay in nanoseconds/inch } \\
\ell & =\text { line length in inches. }
\end{aligned}
$$

By definition,

$$
\begin{equation*}
\mathrm{E}_{\max }=\mathrm{E}_{1} \frac{(100+\text { O.S. })}{100} \tag{91}
\end{equation*}
$$

where $E_{1}$ is the voltage change at the output of the driving gate, and O.S. is the percent overshoot based on logic swing level. Thus by substituting into equation 89 , the percent overshoot can be obtained:
$\%$ O.S. $=\left[-1+\frac{2 \mathrm{Z}_{\mathrm{O}}}{\mathrm{Z}_{\mathrm{O}}+\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{\mathrm{O}}}\left(1+\rho_{\mathrm{S}}\right)-\frac{4 \rho_{\mathrm{S}^{\mathrm{t}}}{ }_{\mathrm{pd}} \mathrm{Z}_{\mathrm{O}}}{1.2 \mathrm{t}_{\mathrm{r}}\left(\mathrm{Z}_{\mathrm{O}}+\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{\mathrm{O}}\right)}\right] \cdot 100$,

$$
\begin{equation*}
\text { for } 2 \mathrm{tpd}_{\mathrm{pd}}<\mathrm{T}_{1}<4 \mathrm{t}_{\mathrm{pd}} \tag{92}
\end{equation*}
$$

Equation 92 gives the overshoot (as a percentage of the logic swing) that occurs for a particular length of line, assuming zero capacitance at the end of the line. If the two way propagation delay of the line is equal to or greater than $\mathrm{T}_{1}$, then this particular length of line is:

$$
\begin{equation*}
\ell \geq \frac{1.2 \mathrm{t}_{\mathrm{r}}}{2 \mathrm{t}_{\mathrm{pd}}} . \tag{93}
\end{equation*}
$$

If equation 93 is satisfied, then the overshoot reaches a maximum value which can be solved for by using equation 90 :

$$
\begin{equation*}
\% \text { O.S. } \max =100\left(\frac{2 \mathrm{Z}_{\mathrm{O}}}{\mathrm{Z}_{\mathrm{O}}+\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{\mathrm{O}}}-1\right) \tag{94}
\end{equation*}
$$

If the length of line is less than that specified in equation 93 , the line length can be found from equation 92, given the permissible overshoot for a given design:

$$
\begin{align*}
\ell= & {\left[\frac{2 \mathrm{Z}_{\mathrm{O}}}{\mathrm{R}_{\mathrm{O}}+\mathrm{Z}_{\mathrm{O}}+\mathrm{R}_{\mathrm{S}}} \cdot\left(1+\rho_{\mathrm{S}}\right)-\frac{(100+\mathrm{O} . \mathrm{S} .)}{100}\right] } \\
& \left(\frac{\left(\mathrm{R}_{\mathrm{O}}+\mathrm{Z}_{\mathrm{O}}+\mathrm{R}_{\mathrm{S}}\right) 1.2 \mathrm{t}_{\mathrm{r}}}{4 \mathrm{Z}_{\mathrm{o}} \rho_{\mathrm{S}} \mathrm{t}_{\mathrm{pd}}}\right) \tag{95}
\end{align*}
$$

In this relation, it is necessary that:

$$
\ell<\frac{1.2 \mathrm{t}_{\mathrm{r}}}{2 \mathrm{t}_{\mathrm{pd}}}
$$

The maximum permissible line length with capacitance loading can be approximated in a manner similar to that used to establish a maximum open line length in a previous section:

$$
\begin{equation*}
\frac{\ell}{\ell_{\max }}=\frac{{ }^{\mathrm{t}_{\mathrm{pd}}} \sqrt{1+\frac{\mathrm{C}_{\mathrm{T}}}{\mathrm{C}_{\mathrm{o}} \ell}{ }_{\mathrm{max}}}}{\mathrm{t}_{\mathrm{pd}}} \tag{96}
\end{equation*}
$$

Solving for $\ell_{\max }$ :

$$
\begin{equation*}
\ell_{\max }=\frac{-\frac{\mathrm{C}_{\mathrm{T}}}{\mathrm{C}_{\mathrm{O}}}+\sqrt{\left(\frac{\mathrm{C}_{\mathrm{T}}}{\mathrm{C}_{\mathrm{o}}}\right)^{2}+4 \ell^{2}}}{2} \tag{97}
\end{equation*}
$$

where $\mathrm{C}_{\mathrm{T}}$ is the total lumped capacitance in $\mathrm{pF}, \mathrm{C}_{\mathrm{O}}$ is the intrinsic line capacitance in $\mathrm{pF} / \mathrm{in}$, and $\ell$ is the length of line in inches defined in equation 95.

Using a lattice diagram, it has been found that the maximum undershoot occurs when $\mathrm{t}=2 \mathrm{~T}_{\mathrm{D}}+\mathrm{T}_{1}$. Substituting this information into equation 88 produces the relation:

$$
\begin{equation*}
\mathrm{E}_{\min }=2 \mathrm{~m}\left(\left(2 \mathrm{~T}_{\mathrm{D}}+\mathrm{T}_{1}\right)-2 \mathrm{~T}_{\mathrm{D}}+\rho_{\mathrm{S}} \mathrm{~T}_{1}+\rho_{\mathrm{S}}^{2}\left(\mathrm{~T}_{1}-2 \mathrm{~T}_{\mathrm{D}}\right)\right) \tag{98}
\end{equation*}
$$

for:

$$
\begin{align*}
& 2 \mathrm{~T}_{\mathrm{D}}<\mathrm{T}_{1}<4 \mathrm{~T}_{\mathrm{D}} \\
& \mathrm{E}_{\min }=2 \mathrm{~m}\left(1+\rho_{\mathrm{S}}\right) \mathrm{T}_{1}  \tag{99}\\
& \mathrm{~T}_{1} \leq 2 \mathrm{t}_{\mathrm{pd}}
\end{align*}
$$

By definition,

$$
\begin{equation*}
E_{\min }=E_{1} \frac{(100-\text { U.S. })}{100} \tag{100}
\end{equation*}
$$

where U.S. is the percent undershoot. Equation 98 can be used to form a useful
relationship, which expresses the undershoot in terms of circuit parameters:

$$
\begin{align*}
\% \mathrm{U} . \mathrm{S} .= & \left(1-\frac{2 \mathrm{Z}_{\mathrm{o}}}{\mathrm{Z}_{\mathrm{o}}+\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{\mathrm{o}}}\left(1+\rho_{\mathrm{S}}+\rho_{\mathrm{S}}^{2}\right)+\right. \\
& \left.\frac{4 \rho_{\mathrm{S}}^{2} \mathrm{t}_{\mathrm{pd}} \ell \mathrm{Z}_{\mathrm{o}}}{1.2 \mathrm{t}_{\mathrm{r}}\left(\mathrm{Z}_{\mathrm{o}}+\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{\mathrm{o}}\right)}\right) \cdot 100 \tag{101}
\end{align*}
$$

for:

$$
2 \mathrm{~T}_{\mathrm{D}}<\mathrm{T}_{1}<4 \mathrm{~T}_{\mathrm{D}}
$$

and:

$$
\ell<\frac{1.2 t_{\mathrm{r}}}{2 \mathrm{t}_{\mathrm{pd}}}
$$

Thus equation 101 gives the undershoot as a percentage of the logic swing - for a particular length of line.

If equation 93 is satisfied, then the undershoot reaches a maximum value which can be found from equation 99 to be:

$$
\begin{equation*}
\% \mathrm{U} . \mathrm{S}_{\cdot \max }=100\left(1-\frac{2 \mathrm{Z}_{\mathrm{o}}}{\mathrm{Z}_{\mathrm{o}}+\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{\mathrm{o}}} \cdot\left(1+\rho_{\mathrm{S}}\right)\right) \tag{102}
\end{equation*}
$$

On the other hand, if the length of line is less than specified in equation 93, the line length can be found from equation 101 once the permissible undershoot has been specified. Solving:

$$
\begin{align*}
& \ell=\left(\frac{2 Z_{o}}{Z_{o}+R_{S}+R_{\mathrm{o}}}\left(1+\rho_{S}+\rho_{S}^{2}\right)-\frac{(100-\mathrm{U} . \mathrm{S} .)}{100}\right) \\
& \frac{\left(\mathrm{Z}_{\mathrm{o}}+\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{\mathrm{o}}\right) 1.2 \mathrm{t}_{\mathrm{r}}}{4 \mathrm{Z}_{\mathrm{o}} \rho_{\mathrm{S}}{ }^{2} \mathrm{t}_{\mathrm{pd}}} \tag{103}
\end{align*}
$$

for:

$$
\ell<\frac{1.2 \mathrm{t}_{\mathrm{r}}}{2 \mathrm{t}_{\mathrm{pd}}}
$$

Equations 95 and 97 can be used to find the maximum open line length (instead of equations 12 and 13) when the maximum percentage overshoot has been specified. Equations 97 and 103 can be used when the maximum undershoot is specified. Of course, a more exact value for the maximum permissible line length is found when a computer program is used to generate the values using an extension of equation 87. This was done to generate Figures 3-22 and 3-23. The first seven reflections ( $n=7$ ) were used to accurately define the series damping resistor required to limit overshoot and undershoot for a wide range of load capacitances.

## REFERENCES

1. Kaupp, H. R., "Characteristics of Microstrip Transmission Lines", IEEE Transactions on Electronic Computers, Vol. EC-16, No. 2, April 1967, pp. 185-193.
2. Cohn, S. B., "Characteristic Impedance of the Shielded Strip Transmission Line", Transactions IRE, Vol. MTT-2, July 1954, pp. 52-57.
3. Springfield, W. K., "Designing Transmission Lines into Multilayer Circuit Boards", Electronics, November 1, 1965, pp. 90-96.
4. Skilling, H. H., "Electric Transmission Lines", New York, McGraw-Hill, 1951.
5. DeFalco, J. A., "Reflections and Crosstalk in Logic Circuit Interconnections", IEEE Spectrum, July 1970, pp. 44-50.
6. Millman, J., and Taub, H., "Pulse, Digital and Switching Waveforms", New York, McGraw-Hill, 1965, pp. 83-106.
7. "Time Domain Reflectometry", Hewlett-Packard Application Note 62, 1964.
8. Botos, Bob, "Nanosecond Pulse Handling Techniques in I/C Interconnections", Motorola Application Note AN-270.
9. Schwarzmann, A., "Microstrip Plus Equations Adds Up to Fast Designs", Electronics, October 2, 1967, pp. 109-112.
10. Catt, I., "Crosstalk (Noise) in Digital Systems", IEEE Transactions on Electronic Computers, Vol. EC-16, No. 6, December 1967, pp. 743-763.
11. Feller, A., H. R. Kaupp, J. J. Digiacoma, "Crosstalk and Reflections in High-Speed Digital Systems", Proceedings, Fall Joint Computer Conference, 1965, pp. 511-525.
12. Cohn, S. B., "Shielded Coupled-Strip Transmission Line", IRE TransactionsMicrowave Theory and Techniques, October 1955, pp. 29-38.
13. Gabbard, O. G., "High-Speed Digital Logic for Satellite Communications", Electro-Technology, April 1969, pp. 59-65.
14. Henschen, I. E. and E. M. Reyner II, "Adapting PC Connectors for Impedance Matching", Proceedings, NEPCON, 1970.

MECL Applications

This chapter presents design ideas for using MECL circuits. The majority of circuits shown here use MECL II parts, as this family was introduced before the MECL III and MECL 10,000 families. However most of the MECL II circuits may be built with MECL 10,000 or MECL III parts, giving a corresponding increase in speed. Conversely, the MECL III designs can use MECL II or MECL 10,000 devices to save power, when the speed is not required.

Some of the MECL III circuits do not show pulldown resistors. These circuits are intended only to illustrate the logic connections and either pulldown resistors or line termination resistors must be incorporated in these designs.

The intent of this chapter is to present various circuits to the MECL user together with a description of their use and general performance. No attempt is made to explain the operation of each circuit completely. Since Motorola is continually expanding the MECL lines, it is expected that some of the following circuits may be simplified by future complex functions.

## Counters

High speed counters are an important part of many system designs. Since MECL flip-flops are the industry's fastest, MECL counters find widespread use in high speed computer, communication and instrumentation systems. Figure 8-1 shows the fastest MECL II decade counter. MC1027s are used in the divide-by five section because the multiple $\overline{\mathrm{J}}$ and $\overline{\mathrm{K}}$ inputs allow use of the BCD code without an

8-1: 100 MHz MECL II Decade Counter



additional gate. Package count can be reduced by going to the MC10131 dual flip-flops as shown in Figure $8-2$. The gate (1/4-MC10102) is required for BCD coding. Typical input clock speed for this circuit is greater than 150 MHz . When higher speeds are needed, the MECL III decade counter shown in Figure 8-3 may be used. The counter does not operate in a BCD sequence, but the $60 / 40 \%$ duty cycle output may be a better signal if a slower logic family follows the counter. The speed of this circuit is more than 300 MHz .

Figure 8-4 shows circuits for using MECL D flip-flops to count from 2 through 10. It should be noted that some counts are not in a natural binary sequence and some circuits use the MECL Wired-OR feature. The divide-by-seven arrangement of Figure 8-4 may be simplified by adding a gate in place of the extra flip-flop as shown in Figure 8-5.

Synchronous counters have a speed advantage when decoding is required or when propagation delay of the total counter is important. The multiple inputs of the MC1013 and MC1027 flip-flops may be used for synchronous counting as illustrated in Figure 8-6. Figure $8-7$ shows how the counter may be expanded to 8 stages by using MECL gates in addition to flip-flops. Gate delays to the $\overline{\mathrm{J}}$ and $\overline{\mathrm{K}}$ inputs must be considered when computing the circuit's top operating speed. Even longer
(Continued on Page 174)

8-4: Dividers Using MECL D Master-Slave Flip-Flops


## Counters

## 8-5: High Speed Divide-By-Seven Counter



| STATE | 1 | 2 | 4 |
| :---: | :---: | :---: | :---: |
| A | B | C |  |
| 1 | 1 | 0 | 0 |
| 2 | 0 | 1 | 0 |
| 3 | 1 | 1 | 0 |
| 4 | 0 | 0 | 1 |
| 5 | 1 | 0 | 1 |
| 6 | 0 | 1 | 1 |
| 7 | 1 | 1 | 1 |

8-6: MECL II Divide-By-16 Synchronous Counter




8-9: MECL Synchronous Excess Three Up-Down Counter

synchronous counters are possible by cascading the count sequence to the other C input, as shown in Figure 8-8. The count may be increased by continuing the sequence, but the additional series-gate delays must be considered when determining top speed operation. Circuits for non-binary count sequences are easily designed with MECL type D flip-flops, because of the extra C input. Examples of such counters are shown in Figures 8-9, 8-10, and 8-11.

MECL programmable counters are used in high speed phase-locked loop applications because the higher speeds of such counters eliminate much of the prescaling required by slower counters. Figure $8-12$ is a typical two decade MECL programmable counter. Early decoding is used to minimize the reset time and speed up the circuit. A typical BCD decade down counter for the circuit is shown in Figure 8-13. A three decade MECL II programmable counter is shown in Figure 8-14. Worst case top speed for the circuit is over 50 MHz .

Higher speed programmable counters are possible with MECL III circuits. Figure 8-15 shows a counter using the MC1678L decade counter. The circuit, as shown, has a worst case toggle frequency of 125 MHz and typically runs at more than 150 MHz . Since the MC1678 counts forward, a nine's complement code is required on the inputs.

Figures 8-16, 8-17, and 8-18 illustrate typical MECL ring counters. Ring counters are used for ease of decoding and synchronous operation. The counter in Figure 8-18 requires more flip-flops (10), but gives a direct one-of-ten output. These circuits may be of any length needed to give multiphase clocks.

MECL circuit designs with discrete components have been used to obtain even faster performance than with ICs. Figure 8-19 shows a very high speed divide-by-two circuit. Speeds greater than 800 MHz have been achieved using the MMT3960 transistors and over 1 GHz using the MMT8015 transistors.


8-10: Synchronous Divide-By-9 (3x3) Counter







8-16: MECL II Decade Ring Counter


Typical Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ ):
Toggle Frequency $=100 \mathrm{MHz}$
Propagation Delay $/ \mathrm{Per}$ Stage $=4.5 \mathrm{~ns}$

8-17: MECL II 100 MHz Decade Ring Counter


| STATE | OUTPUTS |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | B | C | D | E | F | G | H | L | M |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 3 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 4 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 5 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 6 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 9 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |



## Shift Registers

Similar to counters, MECL shift registers make use of the fast flip-flops for high performance. These registers are often used as delay lines, with delays controlled to nanosecond accuracy. Figure 8-20 shows a register commonly used for serial-toparallel and parallel-to-serial conversions. This circuit uses the additional gates on the set and reset inputs to permit parallel data entry without previously clearing the register.

The shift register in Figure 8-21 takes advantage of the MC10141 to form a 16 -bit shift register circuit. With a continuing signal on the clock input, the control lines are used for shift right, shift left, parallel data entry, and inhibit operations. The parallel entry mode is used in conjunction with the clock line for loading information into the register.

Figure 8-22 illustrates a universal register capable of both shift right and shift left operations. Additional gating may be added as shown in Figure 8-20 for strobed parallel data inputs.

## Adders

In many applications MECL adder circuits are fast enough to use a standard ripple-technique adder. The speed of this type adder is dependent on the carry-in to carry-out time of the adder, as well as the number of bits. When faster add times are
(Continued on Page 188)






8-24: Look-Ahead Carry Block With MECL II Dual Adders


8-25: 24-Bit Look-Ahead Carry Adder
required, a lookahead-carry circuit may be used. Figure 8-23 shows a MECL II four bit adder block. The propagate function is derived with NOR gates and carry-out is used for the generate function. Exclusive NOR circuits on the B inputs permit adding or subtracting.

The generate (G) and propagate ( P ) outputs of the MC1059 dual adder simplify the lookahead carry block as shown in Figure 8-24. The lookahead carry block for this circuit is similar to the MC 10179 and the two are interchangeable. The lookahead carry blocks can be cascaded to produce second level lookahead carry as shown for the 24-bit adder circuit in Figure 8-25.

The MC10181 4-bit arithmetic unit and associated MC10179 lookahead carry block from the MECL 10,000 series are used to cut package count significantly. Figure 8-26 illustrates some adder circuits along with typical add times for the total circuit. The typical time of 19 ns for adding two 32-bit words (using only 10


packages) illustrates the performance of MECL adders. Figure 8-27 shows the interconnections for a complete 16 -bit arithmetic circuit with second level lookahead carry.

For specialized applications, three numbers may be added simultaneously using a carry/save adder. Figure 8-28 illustrates this type of adder using MECL II circuits. Both the sum and carry outputs from the first level adder are used as inputs for the second level of addition.

8-28: MECL II 3 Number 4-Bit Carry/Save Adder


## Code Converters

The complementary outputs and Wired-OR capabilities of the MECL circuits are useful for improving performance and reducing circuit count in many code converters. Figure $8-29$ and $8-30$ illustrate a high speed ripple BCD-to-binary converter. The circuit may be extended to any length by adding the two basic building blocks of Figure $8-30$. Note the use of the Wired-OR connection in the building blocks.

Figure 8-31 illustrates cascaded data selectors for selecting 1 of 32 lines. This circuit also makes a good parallel-to-serial converter when the C inputs are controlled by a counter chain and when parallel information is put on the input data lines. The converse of this circuit is made possible by using decoder circuits which give binary-to-one-of-N code conversion (or, with a counter, a serial-to-parallel conversion). A point to consider, when cascading data selectors or decoders with MECL series gated parts, is the unequal propagation delays of the differing inputs. Since the lower levels of the series gate are slightly slower than the top level, a spike may result on some of the outputs while switching the circuit. This spike is normally much less than a gate delay in duration. It can be nullified, if necessary, by adding a faster gate in series with the appropriate input leads or by sampling the outputs after the longest delay-path time. The MECL 10,000 series multiplexers and decoders do not use series gating and do not exhibit this output characteristic.

Figures $8-32$ and $8-33$ show conversions between Gray and binary codes. The Gray-to-binary coding uses both the Wired-OR and complementary gate outputs to give a maximum of two gate delays for any signal path.


Max Ripple Delay for 14-Bits of BCD to 12 Binary Bits: 140 ns for MECL II




Typical Propagation Delay $=5 \mathrm{~ns}$

## 8-33: MECL II Gray to Binary Code Converter



## Memories

While the cost and size of present MECL memories limit their practical use for very large storage, the fast access and write times can speed-up system operation when these circuits are used for scratch-pad or temporary storage memories. Figure 8 -34 illustrates the use of the MC1036 16-bit memory in such a circuit. The circuit

8-34: MECL II 16-Word by 4-Bit Memory

can be expanded to any reasonable size by decoding the input with extra logic. The larger and faster MECL 10,000 64-bit memory, the MC10140, may be used in similar circuits for lower package count.

Although not designed as a memory, the gated inputs and strobed outputs of the MC1040 or MC10133 quad latches allow this circuit to be used in many memory applications. An example of a memory using the MC1U40 latches is shown in Figure 8-35. The word/bit configuration is flexible, depending on how the input and outputs are selected and how the outputs are wired together.

Small MECL III memories provide the ultimate in high speed performance. Available as a random access memory (RAM), content addressable memory (CAM), or both (CARAM), the circuits may be combined for several high speed memory types. Figure 8-36 illustrates using both the CARAM and RAM memories in a very high speed buffer memory. When a word is required from the main storage memory, it is placed in the RAM portion of the buffer for future access. The word's address in mass storage is placed in a content addressable memory (tied to the random access section), thereby allowing words to be addressed by their mass storage location during one cycle time of the buffer memory. As the address of the desired word is
(Continued on Page 199)



8-36: CAM/RAM High Speed Buffer Memory (MECL III) 64-Word by 2-Bit RAM-16-Word by 8-Bit CAM

## Oscillators

presented to the content addressable section, the CAM will indicate (in one cycle time) whether or not the address is in the CAM, and whether or not the desired word is available in the buffer. If the word is present, the desired read and/or write function can be performed at buffer RAM speeds.

## Oscillators

Oscillators are easily designed with MECL circuits. The simplest high speed oscillators are formed by an odd number of NOR gates arranged to form a ring. The oscillation frequency is determined by the gate propagation delay and the number of gates. RC timing networks are used for slower oscillators as shown in Figures 8-37 and $8-38$. Both of these circuits give complementary outputs and a good range of oscillation frequencies.

8-37: MECL II Astable Multivibrator with Gates and RC Timing


8-38: MECL II Astable Multivibrator with JK Flip-Flop and RC Timing


Crystal controlled oscillators are required when tighter frequency control is needed than is practical with the simple RC oscillator. Because of high input impedance and linear operation, any MECL NOR gate may be used in a simple crystal oscillator circuit. However, line receiver circuits are normally used because $\mathrm{V}_{\mathrm{BB}}$ is available for biasing. Figure $8-39$ shows a typical crystal oscillator circuit using the MC1035.

MECL crystal oscillator circuits are often used with TTL designs. By using a resistor in series with the $\mathrm{V}_{\mathrm{CC}}$ line of a second gate, a MECL crystal oscillator can be converted to a TTL-compatible output, as shown in Figure 8-40. The high speed MECL III circuits are capable of operation beyond practical crystal frequencies. A

8-39: 10 MHz MECL II Crystal Oscillator with Schmitt Trigger


8-40: MECL 10,000 Crystal Oscillator With TTL or MECL Output

frequency doubler may be used with the crystal oscillator to generate higher frequencies as shown in Figure 8-41. The MC1662 is converted to two one-shot multivibrators by using the proper length delay lines; Wire-ORing the one-shot outputs gives the frequency multiplication.

In addition to oscillators, pulse generators are often required in system design and test equipment. Figure 8-42 illustrates a circuit for constant frequency

8-41: MECL III Crystal Oscillator with Frequency Doubler


8-42: MECL II/MECL 10,000 Variable Pulse Width Generator

operation with variable pulse width. Figure 8-43 shows a generator with both variable frequency and variable pulse width.

8-43: MECL II Pulse Generator: Variable Frequency and Pulse Width


## One-Shot Multivibrators

The one-shot multivibrator circuits are used in a variety of pulse shaping applications. These circuits are used both as pulse stretchers, and as pulse generators driven by input pulses differing in duration from the output pulses. Most of the slower circuits use RC timing to determine pulse width; but the use of delay lines gives better results for very narrow pulses.

Figures $8-44,8-45$, and $8-46$ illustrate three techniques for shaping pulses. If the input pulse is narrower than the time constant setting, the output in Figure $8-46$ will

8-44: Monostable Multivibrator: Constant Output Pulse Width


8-45: MECL II One-Shot Multivibrator

$t_{2}$ occurs when $V_{R}$ reaches $=-1.15 \mathrm{Vdc} A$ at $t_{1}, V_{R}=-2.35 \mathrm{Vdc}$

8-46: MECL II Multivibrator


8-47: High Speed Multivibrators

follow the input. The one-shot in Figure $8-44$ will accept an input of any pulse width and give a constant output pulse width. Figure $8-45$ must have an input narrower than the output and be used as a pulse stretcher or the flip-flop will reach an indeterminate state with both set and reset high. This condition can be eliminated by connecting the input to a $\bar{J}$ input of an MC1013 or similar circuit. Use of the MC1013 gives a constant pulse width out, regardless of input pulse width.

For high speed applications a delay line is used to set the time duration of one-shot multivibrators as shown in Figure 8-47. In addition to commercially available delay lines, lengths of coaxial cable and circuit board microstrip line are commonly used for the delay path. A variation of the delay line monostable multivibrator is shown in Figure 8-48. This circuit uses two delay lines of unequal duration. Either pulse length, or no output pulse, may be selected with the $\overline{\mathrm{S}}$ inputs. This circuit may be expanded as necessary with additional delay lines and gates.

8-48: Gated Pulse Width One-Shot Multivibrator


8-49: MECL III Retriggerable One-Shot Multivibrator


The retriggerable one shot multivibrator is useful for many applications, for example, to determine the presence or absence of pulse trains. A MECL III retriggerable one shot is shown in Figure 8-49. This circuit recognizes a pulse train having pulses spaced up to 550 ns apart. The minimum input pulse width is dependent on the repetition rate of the incoming signal. The 550 ns delay time is adjustable with the RC time constant $\left(\mathrm{C}_{1}, \mathrm{R}_{1}\right)$.

## Linear Applications

The differential amplifier input of the basic MECL circuit allows the parts to be used in many linear applications. Some devices are made in all families with both inputs of the differential amplifier available outside the package. These MECL circuits are called Schmitt triggers or line receivers. Most circuits supply VBB on an output pin for additional flexibility. Figure 8-50 and 8-51 illustrate two amplifiers

8-50: MECL II Amplifier/Schmitt Trigger


8-51: MECL II Video Amplifier

using the MC 1035 . The circuit in Figure 8-50 is useful for shaping and amplifying low level signals up to MECL signal levels. The Schmitt trigger third stage assures good edges. The bandwidth is about 40 MHz for the MC1035, but can be increased by using faster MECL circuits. The MECL $10,000 \mathrm{MC} 10115$ has 10 dB of gain per stage at 100 MHz when used as an amplifier. The MECL III MC1692 is useful beyond 300 MHz , although care must be taken in circuit layout to avoid oscillation at these high frequencies.

Additional flexibility of MECL circuits is demonstrated by the MC1019 adder, used as a balanced modulator as shown in Figure 8-52. The three-level series gating required for this circuit is not available in the faster adders, but the speed of the MC1019 is adequate for many applications. When properly adjusted, carrier suppression is quite good.

Introduction of the MECL MC1650 A/D comparator set a new standard for high speed A-to-D conversion. A 3-bit parallel A-to-D converter is shown in Figure $8-53$. The MC1650 is limited to 6-bits conversion because of hysteresis in the circuit. The MC1650 is also used in serial conversions to save on parts - but with some sacrifice in speed.

## Translators

MECL signal levels are completely compatible within any one family. In addition, MECL 10,000 and MECL III parts are designed to interface directly with each other. However, translators are required to interface MECL with most other logic families and with signals from other electrical equipment.

MECL II is easily interfaced with MECL 10,000 and MECL III as shown in Figure 8-54. The higher MECL II output levels are compatible with the faster MECL 10,000 and MECL III inputs when MECL II is heavily loaded with the resistor pair. While not essential, the resistor combination insures full noise margin in the logic $\emptyset$ level. An alternate approach is to use a single $510 \Omega$ resistor to $V_{\text {EE }}$ on the MECL II output. Conversely, lightly loading the MECL 10,000 or MECL III outputs with a

8-52: MECL II Balanced Modulator


$2.0 \mathrm{k} \Omega$ resistor raises the output logic levels to meet MECL II requirements. MECL II will operate directly with MECL 10,000 and MECL III, but there is a loss of 115 mV noise margin at the interface.

MECL and MTTL or MDTL circuits are interfaceable by any of several methods: When MECL is operated at the recommended -5.2 volts and TTL at +5 volts supply, translator circuits such as the MC1017 and MC1039 may be used. When using MECL 10,000 or MECL III, a circuit using the MC10110, shown in Figure 8-55, makes a good translator. If a -2 volt supply is not available, the two Thevenin equivalent resistors may be used as shown in Figure 3-25. The MC10110 has the advantage of being a dual translator, but the MC1026 or any MECL 10,000 or MECL III gate (as shown in Figure 8-56) may be used. The MC1650 A/D comparator is useful for very high speed TTL to MECL translation.

For many small systems it is not practical to have two supplies, with MECL operating at -5.2 volts and TTL at +5 volts. No integrated circuit translators are available for interfacing with both circuit types at +5 volts; however translation is easily accomplished with discrete components as shown in Figure 8-57. These circuits are fast enough for any available TTL.

8-54: Interfacing MECL II to MECL III or MECL $\mathbf{1 0 , 0 0 0}$


8-55: Dual MECL to TTL Interface


MECL also interfaces readily with MOS. With CMOS operating at +5 volts, any of the MECL to TTL translators works very well. On the other hand, CMOS will drive MECL directly when using a common supply. P-channel MOS, operating with a negative supply, requires simple translators as shown in Figure 8-58.

MECL translators such as the MC1018 are used with transistor buffers for lamp driving as shown in Figure 8-59. These circuits are also used for interfacing with most discrete component circuits when the input must drive the base of a grounded emitter transistor. The MECL to MOS translator circuit in Figure 8-58 drives a lamp connected to a negative voltage. These circuits can be further buffered for driving relays and other equipment with high current requirements.

Important when designing indicator displays is the ability of MECL 10,000 and MECL III to drive light emitting diodes (LEDs) directly. The LED is connected between the MECL output and $\mathrm{V}_{\mathrm{CC}}$. The MECL 1 level is adequate to hold the diode off, and a $\emptyset$ level is sufficient to allow the diode to conduct. Current in the light emitting diode is controlled by the size of the pulldown resistor between the MECL output and $\mathrm{V}_{\mathrm{EE}}$.
8-56: High Speed MECL to Saturated Logic Translator


8-57: TTL/MECL Interfaced with Discrete Components, to Permit Common Supply Voltage Operation


8-58: MECL 10,000/MOS Interface


## Translators

## 8-59: MECL II Lamp Driver



The MECL line receiver and Schmitt trigger circuits are ideal for interfacing low frequency sine waves and low amplitude signals to MECL. An example of this type of circuit was shown in Figure 8-50 and described earlier in this chapter under the heading, "Linear Applications."

## A CONCLUDING COMMENT

The wide variety of applications shown in this chapter illustrates the versatility of MECL integrated circuits. Although used primarily in high performance digital equipment, these circuits have been designed into all types of electronic equipment. The circuits exhibited in this section are intended as design ideas for using MECL, and are not meant to restrict the user to the particular applications shown.

Motorola has incorporated the features necessary for high system performance into MECL circuits. How well this performance is translated into an operating system is measured by the ingenuity and imagination of the System Designer.


## Index of Tabulated Data

Figure Title Page
1-3 Worst-Case Change of Levels As a Function of Temperature, for MECL 10,000 and MECL III ..... 4
1-7 MECL Family Comparison ..... 11
3-13 Maximum Open Line Length for MECL 10,000 ..... 44
3-14 Maximum Open Line Length for MECL II ..... 45
3-15 Maximum Open Line Length for MECL III ..... 45
3-22 Minimum Values of $\mathrm{R}_{\mathrm{S}}$ for Any Length of Line with Specified Limits of Overshoot and Undershoot, Using MECL 10,000 ..... 51
3-23 Minimum Valucs of $\mathrm{R}_{\mathrm{S}}$ for Any Length of Line with Specified Limits of Overshoot and Undershoot, Using MECL III ..... 51
3-26 Types of Lines Recommended ..... 54
3-27 Power Consumption for Various Line Terminations ..... 55
4-4 Impedance Characteristics of Carbon Resistors Measured on a GR Admittance Bridge ..... 61
4-7 Typical Switching Times ..... 62
4-10 Attenuation of 50 Ft Twisted Pair Line with MC1026 Line Driver ..... 66
4-12 Attenuation in a 50 Ft Twisted Pair Line with a MECL III Driver ..... 66
4-13 Attenuation in a 10 Ft Twisted Pair Line with a MECL III Driver ..... 66
4-27 10 Ft Multiple Conductor Cable Crosstalk ..... 81
4-31 Test Results for an 18 Inch Multiple Conductor Cable: Crosstalk ..... 83
4-32 Crosstalk for 10 Ft Multiple Twisted Pair Cable ..... 84
4-34 Crosstalk for 10 Ft Multiple Shielded Twisted Pair ..... 85
5-2 Changes in Output Levels and $\mathrm{V}_{\mathrm{BB}}$ with $\mathrm{V}_{\mathrm{EE}}$ ..... 88
5-3 Typical Output Power ..... 90
6-6 Typical Thermal Characteristics for MECL Packages ..... 105
6-9 MECL III Worst-Case Logic Levels ..... 110
6-10 Junction Temperature Thermal Gradients ..... 111
7-23 Maximum Capacitances That Can be Lumped or Distributed Over a Length of Terminated Transmission Line $\ell_{\text {max }}$ ..... 145

## Index

Attenuation, 58
Backplane:
power, 95
wiring, 24, 25
Bandwidth, 59, 66
Capacitance:
distributed, 123, 139, 144
input, 12, 141
Capacitors, by pass; 20, 24
Characteristic impedance, 27, $30,116,142$
Circuit boards, 20, 23, 29, 96
Coaxial cable, 24, 38, 59
Collector dotting, 7
Common mode rejection, 64
Connectors, 59
Cooling:
forced air, 110
heat sink, 112
Crosstalk, 29, 55, 58, 76, 135
Current input, 11
Emitter coupled logic, vi
Emitter follower outputs, 2
Fall time, 13, 15, 26, 120
Ferrite beads, 22
Flip-flop:
AC-coupled, 8
master-slave, 9
Gain of circuits, 64
Ground, 22, 25, 95
Ground plane, 23, 37, 55, 95, 96, 128
Ground screen, 21, 95
Heat sink, 112
Impedance, output; 13, 116
Junction temperature, 101, 112
Lattice diagram, 118, 162
Line lengths, 43, 124
Line receivers, 64
MECL I, vi
MECL II, vi, 15
MECL III, vii, 29
MECL 10,000, vii, 23
Microstrip line, 38, 128
Noise immunity, 5
Noise margin, 5, 57, 87, 110
Overshoot, 21, 36, 57, 119
Parallel termination, 47, 52, 139, 146
Party line, 68
Power:
backplane, 95
circuit, 88
lines, 92
supply, 24, 91
Propagation delay, 13, 15, 26
Propagation of lines, 18, 27, 30,58, 63, 123 125, 150
Pulldown resistor, 47, 91, 152
Receivers, line; 64
Reflection coefficient, 43, 117, 128, 144
Resistors:
pulldown, 47, 91, 152
series damping, 51, 153
termination, 47,52, 139, 146
Ribbon cable, 70
Rise time, 13, 15
Schottky diode termination, 71
Series:
damping, 51, 153
gating, 6
termination, 46, 53, 146
Skin effect, 59
Speed-power product, 14
Strip line, 39, 128
Termination:
parallel, 47, 52, 139, 146
resistors, 90
schottky diode, 71
series, 46, 53, 146
voltage, 99
Thermal:
conduction, 113
resistance, 101
Time domain reflectometer, 126
Toggle rate, 13, 15
Transmission line:
coaxial, 24, 38, 59
microstrip, 38,128
ribbon cable, 70
strip line, 39,128
triaxial cable, 70
twisted pair, 22, 25, 31, 38, 64, 69, 83
Transmission lines, 35, 42, 115
Transfer characteristics, 3
Transistor beta, 5
Twisted pair lines, 22, 25, 31, 38, 64, 69, 83
Undershoot, 21, 36, 57, 119
Unterminated lines, 43
Voltage:
termination, 99
$\mathrm{V}_{\mathrm{BB}}, 1,88,106$
$\mathrm{V}_{\mathrm{CC}}, 13,87,97$
$\mathrm{V}_{\mathrm{EE}}, 88$
Wire cables, 76
Wired-or, 14, 19, 27, 31
Wire-wrap connections, 13, 55


Motorola Integrated Circuits Center
Mesa, Arizona


[^0]:    *T.M. - Burroughs Corp.

[^1]:    *O. Gene Gabbard, "High Speed Digital Logic for Satellite Communications." Electro-Technology, April 1969, p. 59.

