MOTOROLA SEMICONDUCTOR

AN1015

MC68020 Minimum System Configuration

As described in this application note, Motorola's MC68020 32-bit microprocessor minimum system configuration can be used for many applications that were formerly in the realm of mainframe computers or microprocessors. These applications need the benefits of the complete 32-bit architecture but with a simpler address and data bus configuration.

DESCRIPTION

This application uses the MC68020 microprocessor in a system having minimum hardware interconnects. The system, which includes an 8-bit data bus, a 24-bit address bus, and as few devices as possible, can upgrade an existing MC68008 design or can be constrained for use in a space-limited environment.

The system uses inexpensive large-scale integration (LSI) devices. In addition to the MC68020, a single bytewide electrically programmable read-only memory (EPROM) (similar to a 27512-170) and static random-access memory (SRAM) (the Motorola MCM6064P15) are used with the Motorola MC68901 multifunction peripheral (MFP) for system timing and serial communications. Also, medium-scale integration/small-scale integration (MSI/SSI) TTL devices are used for clock generation, highspeed gating, buffering BERR generation, and address decoding. Other common components are required for power supply decoupling, reset generation, and pullups. The schematic diagram is shown in Figure 1 (found at the back of this document), and the list on page 2 shows the inputs, outputs, and logic equations for device U05, a programmable array logic PAL16L8. Table 1 lists the parts for the minimum system configuration.

INPUT/OUTPUT

In this minimum system configuration, the only system I/O required is a serial interface to a terminal or some similar device. This interface uses the USART contained on the MC68901 MFP, and the MFP also generates baud rates for the onboard serial port. The XTAL1 and XTAL2 inputs are connected to a 2.4576-MHz crystal. The delay-

only timers C and D in the MFP are configured for prescaling and delay generation for timing a 9600 baud asynchronous communication port. The RS-232-C interfacelevel generation is accomplished by using Motorola's MC145406, a single 16-pin device providing three RS-232-C line drivers and three RS-232-C line receivers. It provides a very efficient single-device solution for the vast majority of RS-232-C interfacing requirements. Of the standard RS-232 handshake lines, only RTS is controlled via software, DTR is strapped in the active-high state, and all others are ignored.

Unused inputs are important considerations for any MC68020 system, regardless of configuration. All inputs must be driven to a known level. Several inputs to the MC68020 were not used in this application — signals such as CDIS, BR, BGACK, AVEC, and HALT, all of which are active in a low state. These inputs were pulled to a high level to avoid conflict with functions on the devices that were used.

SYSTEM TIMING GENERATION

The MC68020RC12 microprocessor operates at a clock speed of 12.5 MHz. The simplest way to obtain a clean, symmetrical clock signal is to use the buffered output of a 12.5-MHz oscillator to drive a pair of F04 inverter/ buffers, eliminating the use of expensive delay lines or complex timing functions. In addition, critical parameters for worst-case performance can be determined for a guaranteed functional design over worst-case timing constraints. These parameters include clock skew, setup and hold-time conformance, and worst-case signal propagation.

The basic bus cycle of the MC68020 is asynchronous and occurs in three clock periods. Using memory devices listed previously can provide for zero wait-state operation at a 12.5-MHz clock frequency. However, an MC68020 system using an 8-bit data bus would usually not have zero wait-state performance as a major system requirement. Thus, the extra gating required to allow zero waitstate access to the SRAM and EPROM is inconsistent with the minimum system configuration. A simpler approach is to allow a single wait state for memory accesses, using inexpensive 150–170-ns devices. This approach allows

MOTOROLA

INPUTS, OUTPUTS, AND LOGIC EQUATIONS FOR U05, PAL16L8

- Inputs
 - Pin 1=A00; Address Bus Bit 0 Pin 2=A01; Address Bus Bit 1 Pin 3=A02; Address Bus Bit 2 Pin 4=A16; Address Bus Bit 16 Pin 5=A17; Address Bus Bit 17 Pin 6=A18; Address Bus Bit 18 Pin 7=A19; Address Bus Bit 19 Pin 8=A20; Address Bus Bit 20 Pin 9=A21; Address Bus Bit 21 Pin 11 = A22; Address Bus Bit 22 Pin 13=A23; Address Bus Bit 23 Pin 14=FC0; Function Code Bit 0 Pin 15=FC1; Function Code Bit 1 * Pin 16=FC2; Function Code Bit 2

Outputs

Pin 12 = !IACK; IACK cycle output Pin 17 = !MFP; MFP select Pin 18 = !R0M; R0M select Pin 19=!RAM; RAM select

Logic Equations

IACK = FC0 & FC1 & FC2 & A02 & !AO1 & !AOO ;

- OR WILLING DE SIGN MFP = FCO & !FC1 & A16 & A17 & A18 & A19 & A20 & A21 & A22 & A23 # !FCO & FC1 & A16 & A17 & A18 & A19 & !A20 & A21 & A22 & A23 ;
- ROM = FCO & !FC1 & !A16 & !A17 & !A18& !A19 & !A20 & A21& !A22 & !A23 # !FCO & FC1 & !A16 & !A17 & !A18& !A19 & !A20 & !A21& !A22 & !A23 #
- RAM = FCO & !FC1 & !A16 & !A17 & !A18 & !A19 & A20 & A21&.A22 & A23 # !FC0 & FC1 & !A16 & A17 & A18 & A19 & A20 & A21 & A22 & A23 ;

	100			
	Reference	Part Number	Description	Manufacturer
	U01	MC68020RC12	MPU	Motorola
	U02	MCM6064P15	8K×8 SRAM	Motorola
	U03	27512-170	64K×8 EPROM	Various
	U04	MC68901P	MFP	Motorola
	U05	PAL16L8	PAL	Various
	U06	MC74F32	Quad 2-in NOR	Motorola
	U07	MC74F00	Quad 2-in NAND	Motorola
	U08	MC74F161	4-Bit Sync Counter	Motorola
	U09	MC145406	Hex RS232 Tx/Rx	Motorola
	U10	MC74F74	Dual D-Flip-Flop	Motorola
	U11	MC74F74	Dual D-Flip-Flop	Motorola
	U12	MC74LS14	Hex Schmitt Inverter	Motorola
	U13	MC74F04	Hex Inverter	Motorola
	Y01	Oscillator	12.5 MHz	Various

Table 1. MC68020 Minimum System Configuration Parts List

NOTE: Capacitors, resistors, a crystal, a diode, and a switch are also required.

DSACK generation using a single MC74F74 and two of the four gates in an MC74F00.

The timing for generation of DSACK0 in this manner is simple. In all bus cycles, the address bus is guaranteed stable within 40 ns of the rising edge of the first clock of the bus cycle, and \overline{AS} is guaranteed asserted within 40 ns of the falling edge of the same clock. In all read cycles, data is required to meet a 10-ns setup time with respect to the falling edge of the last clock in the cycle, regardless of any wait states. In write cycles, data is guaranteed stable well in advance of the same edge.

Figure 2 shows a RAM/ROM read cycle followed by a RAM write cycle in the minimum system configuration. DSACK generation begins on the falling edge of the second clock of the cycle, and DSACK0 is asserted after the

rising edge of the third clock cycle. The cycle completes after the falling edge of the fourth clock cycle.

Address strobe gates the output of the PAL16L8 at U05 to select access to the ROM, RAM, or MFP during an IACK cycle. If the MFP is selected, DSACK is generated by the MFP's DTACK output. If ROM or RAM access is selected, the dual F74 DSACK generation circuit is used per the diagram shown in Figure 3.

Using the previous timing constraints, a simple formula determines the number of wait states, the speed of memory devices required, or the time allowable for decode logic in any 12.5-MHz system:

110 ns + 80 ns(# wait states) = system access time or

110 ns + 80 ns(# wait states) = device access + decode time





In the MC68020, minimum system configuration, onewait-state operation yields a total system access time of 190 ns. Using 150-170-ns devices, at least 20 ns is available for decoding, well within the performance capability of an MC74F32. The MC74F32 is used to gate address decode with AS to develop chip selects for the memory devices or for higher speed B and D series PALs.

The MC68901 MFP operates at any clock frequency from 1-4 MHz. For simplicity, the 12.5-MHz clock used to operate the MC68020RC12 was divided by four, yielding a 3.125-MHz frequency for operating the MFP. This frequency is also suitable for operating an MC74F161 4-bit counter used to generate BERR as the result of an incomplete bus cycle. The MFP generates DTACK after it has been accessed and adheres to a basic four MFP-clock bus cycle. As such, all read/write accesses to the device complete within 1.28 µs, well within the 5-12-µs nominal timeout of the BERR watchdog.

BASE ADDRESS DECODING

Decoding of base addresses for the directly accessible devices is accomplished using a single 16L8 PAL. The PAL speed required for the minimum system configuration is not critical; only the address lines and functional codes are decoded. Depending on the cycle in process, an active-low output is logically ANDed with AS (also active low) in an MC74F32 to enable the ROM, RAM, MFP, or MFP IACK. It would be possible to eliminate the MC74F32 if a high-speed PAL similar to D-series devices is used.

SOFTWARE

MFPISRA

The following software listing (see Figure 4) describes minimum system initialization and routines used to verify the prototype hardware developed in this application note. The routines include a simple memory exerciser program,

which first performs a cursory test of RAM memory and then initializes RAM, including the interrupt vector table, with appropriate information. Also included is a minimum initialization of the MC68901 MFP. Actual application software can be added as needed. The software listing in Figure 4 can be used as minimum routines for any system of similar configuration.

SYSTEM EXPANSION

This minimum system configuration can be expanded to a 32-bit data bus configuration by adding three more SRAM and/or EPROM devices. Also add chip select connections to the memory devices, connection to the appropriate address and data bus lines, and expanded hardware in support of 8- and 16-bit accesses over the 32-bit data bus.

For an expanded system, additional I/0 requirements can be handled with the unused portions of the MFP. With their highly functional programmability, the six unused ports in the general-purpose I/O can be used for external inputs to allow edge detection, pulse generation, or similar I/O functions. Added circuitry can be limited to external inputs to the device. For other functions. additional address decode logic and the particular I/0 are needed.

The required hardware is described in the MC68020 User's Manual.

CONCLUSION

The minimum system configuration can be expanded to larger data paths and can be adapted to many applications requiring the performance of Motorola's MC68020 32-bit microprocessor.

ROM BASE ADDRESS RAM BASE ADDRESS INITIAL STACK POINTER MFP BASE ADDRESS VECTOR FOR MFP SOURCED INTERRUPT STANDARD 68000 NOP INSTRUCTION

GPIP DATA ACTIVE EDGE DATA DIRECTION INTERRUPT ENABLE A INTERRUPT ENABLE B INTERRUPT PENDING A INTERRUPT PENDING B INTERRUPT IN-SERVICE A

Figure 4. MC68020 Minimum System Configuration Startup Software (Sheet 1 of 5)

	AU	
*	Equates section	
	$\langle 0 \rangle$	
ROMBAS	EQU	0
RAMBAS	EQU	\$F00000
STACK	EQU	\$F003FF
MFPBAS	EQU	\$EF0000
MFPVCT	EQU	\$40
NOP	EQU	\$4E71
v a b b v		
*	MC68901 MFP R	egisters
MEPGPIP	ΕΩυ	MFPBAS + \$1
MFPAER	EQU	MFPBAS + \$3
MFPDDR	EQU	MFPBAS + \$5
MFPIERA	EQU	MFPBAS + \$7
MFPIERB	EQU	MFPBAS + \$9
MFPIPRA	EQU	MFPBAS + \$B
MFPIPRB	EQU	MFPBAS + \$D

EQU

MFPBAS + \$F

MEPISBB	FOLL	$MEPB\Delta S + \$11$	INITERRITET IN-SERVICE R
MEPIMBA	FOLI	$MEDBAC \pm 12	
MEDIMOR	EQU		
	EQU		
	EUU	MERBAS + \$17	VEGIUR
	EUU	MFPBAS + \$19	TIMER A CONTROL
MFPIBCR	EUU	MFPBAS + \$1B	TIMER B CONTROL
MEPTCOCK	EQU	MFPBAS + \$1D	TIMER C/D CONTROL
MFPTADR	EQU	MFPBAS + \$1F	TIMER A DATA
MFPTBDR	EQU	MFPBAS + \$21	TIMER B DATA
MFPTCDR	EQU	MFPBAS + \$23	TIMER C DATA
MFPTDDR	EQU	MFPBAS + \$25	TIMER D DATA
MFPSCR	EQU	MFPBAS + \$27	SYNCHRONOUS CHARACTER
MFPUCR	EQU	MFPBAS + \$29	USART CONTROL
MFPRSR	EQU	MFPBAS + \$2B	RECEIVER STATUS
MFPTSR	EQU	MFPBAS + \$2D	TRANSMITTER STATUS
MFPUDR	EQU	MFPBAS + \$2F	USART DATA
v			
*	Program section		
*	The ROM in this	application is mapped to the vari	iable
*	ROMBAS. All exe	cutable code is resident in ROM	
START	EQU	ROMBAS	
	DC.L	STACK	INITIAL STACK POINTER
	DC.L	ROMSTART	INITIAL PROGRAM COUNTER
ROMBUF	DSJ	32	LEAVE A LITTLE SPACE HERE
MEMDAT	EOU	*	MEMORY EXERCISER DATA
*			THIS DATA IS USED TO CHECK MEMORY
	DC B	\$5	
	DC B	\$Δ \$Δ	
		φ Π \$Ω	
	DC.D DC B	φ υ ¢E	
		¢100	LEAVE MODE COACE
	DUL	ψ100	LEAVE MULL STACE
ROMSTART	FOLI	*	
nomoriali	MOVEL		
	MOVECI		
	WOVEG.L	DU,VDN	AND INITIAL VON TO FUINT THENE
*		**	+* Mamony averages ***
*	This routing porfe	THE A CUISARY shack of momony	nier te
*	procooding An o	rer count is contained in D7 upo	prior to
	proceeding. An e	from count is contained in D7 upo	ni completion.
	CIDI	ER .	
		U7 #2.50	
	LEAL		PUINT AT MEMORY EVERYOER DATA
	LEA.L	VIEWIDAT,AT	PUINT AT MEMURY EXERCISER DATA
	FOL	*	
LUUPU	EUU		AUT MALER LOOP COUNTER
	WOVE D		
	WIUVE.B	(A1,U3),U2	GET MEMURY DATA
10001	FOU	*	
LUUPT	EUU	Do (Ao Do)	
a da se	MUVE.B	DZ,(AU,DU)	PUT DATA INTO MEMORY
en de la Carlo de		(AU,DU),D2	NUW CUMPARE WITH STORED DATA
	BEU.S		JUMP AROUND IF THE SAME
	ADDA	# I,U/	else increment error counter
10001		*	
LUUPILI	EUU		
	DBRA	DU,LOOP1	IEST ALL OF RAM MEMORY
	DBRA	D3,LOOP0	FOR ALL DATA TYPES (4 TESTS)

Figure 4. MC68020 Minimum System Configuration Startup Software (Sheet 2 of 5)

٭ * *

÷

When done with test, memory is to be initialized with NOPs and vector table initialized with address of generic handler. After initialization, D7 will contain the number of errors from the test section.

MEMINIT	EQU	.			
	LEA.L	RAMBAS,A0		POINT AT BASE OF RAM AGAIN	
	MOVE.L	#\$1FFE,D0		USE AS LOOP COUNTER FOR MEMINIT	
	MOVEL MOVE W	#\$3FE,D2		POINT AT BOTTOM OF VECTOR TABLE	
	WUVE.W	#NUP,D1		FILL NON-VECTOR MEMORY WITH NOPS	
LOOP2	EQU	*			4
	MOVE.W	D1,(A0,D0)		PUT DATA INTO MEMORY	
	SUBQ	#2,D0		DECREMENT COUNTER	CAL
*	CMP.L	D0,D2		NOW LOOK FOR BOTTOM OF VECTOR	
	RNES	10001			1 (
	U14L.0	LUUFZ			d"
	SUBQ	#2,D0		ELSE MOVE TO LONG-WORD INIT	
*	MOVE.L	#EXCHND,D1		AND PUT GENERIC EXCEPTION HANDLER	
ň				IN REST OF VECTOR TABLE MEMORY	
10063	FOUL	×			
20013	MOVEL	D1 (Δ0 D0)			
	SUBQ	#4.D0	-	AND DECREMENT POINTER	
	BGE.S	LOOP3		FILL REST OF MEMORY	
*	Done with memo	ry check/initialization			
*	N				
	Now init the MC	58901 MFP		C. Martin C. Mar	
	JSB	MEPINIT			
*				AT LATER TIME	
			and the second se		
	TST	D7		NOW CHECK IF ANY ERRORS	
*	BEO	NO_ERR	A.S.S.	IF NONE DUTPUT OK MESSAGE	
	IFAI	FRRMSG AD	¢		
	LEA.L	ERMEND,A1		AND POINT AT FND	
	BRA.S	INITND		JUMP TO END OF INIT ROUTINE	
	5011	*			
NU_ENN		OKWEG AD		INIT UK!!! DOINT AT MERCAGE	
	LEA.L	FRRMSG-1 A1		POINT AT MESSAGE	
INITND	EQU	* .			
×	JSR	SEROUT		OUTPUT MESSAGE OVER SERIAL PORT	
				THEN FALL THRU TO	
POLL	FOU	*		POLL SERIAL PORT FOR INDUT	
	BTST.B	#3.MFPRSR		CHECK FOR BREAK	
s Ser.	BNE.S	BREAK		IF PRESENT, JUMP TO PROCESS	
	BTST.B	#7,MFPRSR		ELSE CHECK FOR CHARACTER	
*	BEQ.S	POLL		LOOP IF NO DATA PRESENT, ELSE	
*		· •		DATA PRESENT IN USART RECEIVER	
*				USER INSERT INPUT CHARACTER	
\sim					
-					
BREAK	EQU	0		BREAK DETECT ROUTINE	
*					
	JMP	POLL		AND RETURN WHEN COMPLETED	





7



i System Schematic Diagram

ŝ	E	R	0	U	T	

EQU

OUTPUT MESSAGE VIA MC68901 USART BEGINNING OF MESSAGE POINTED AT BY A0, END BY A1

BTST.B BEQ.S	#7,MFPTSR SEROUT	
MOVE.B MOVE.B CMPA BGE.S	(A0) + ,D0 D0,MFPUDR A1,A0 SEROUT	
BTS		n de la composition d La composition de la c

GET DATA POINTED TO BY A0 INTO DO AND PUT INTO USART DATA REGISTER COMPARE CURRENT ADDRESS WITH END HDESIGN LOOP UNTIL DONE.

ELSE RETURN WHEN COMPLETED.

CHECK FOR BUFFER EMPTY AND LOOP UNTIL SO

GENERIC EXCEPTION HANDLER

THE GENERIC EXCEPTION HANDLER ACCOMMODATES EXCEPTIONS THAT OCCUR IN THE MINIMUM SYSTEM VIA RTE. ADD APPLICATION S/W HERE TO ACCOMMODATE EXCEPTIONS THAT ARE PROCESSED IN SPECIFIC APPLICATIONS

EXCHND

×

×

MFPINIT

RTE	
EQU	*
CLR.L	DO
SUBO	#1,D0
MOVE.B	D0,MFPDDR
ADDO	#3,D0
MOVE.B	D0,MFPTCDR
MOVE.B	D0,MFPTDDR
MOVE.B	#\$11,MFPTCDCR
MOVE.B	#\$88,MFPUCR

×

GENERIC EXCEPTION HANDLER USER INSERT HANDLER(S) AS NEEDED AND RETURNS

MC68901 INITIALIZATION ROUTINE CLEAR DO THEN TURN INTO ALL 1's ALL MFP 1/0 INIT'D TO OUTPUT NOW TURN DO INTO 2 SELECT 1/4 Tx CLOCK SELECT 1/4 Rx CLOCK SELECT DIVIDE BY 4 IN C/O CNTRL REG

SELECT DIVIDE BY 16, 8-BIT, NO PARITY IN USART CONTROL REGISTER

INITIALIZE MFP VECTOR AND HANDLER

MOVE.L	#MFPVCT,D0	, ta ti	GET VECTOR		
MOVE.B	DO,MFPVR		LOAD INTO MFP		
ASL.L	#2,D0		NOW SHIFT LEFT	2	
MOVE.L	DO,AO		PUT INTO ADDRE	SS REGISTE	ĒR
MOVE.L 🦯 🥂	#MFPEXC,(A0)		AND INIT APPROL	PRIATE VEC	TOF
NOW START TX	, Rx CLOCKS	and the second			
"Mr. All .					•

# : · · · · · · · · · · · · · · · · · ·			and the second	
MOVE.B	#1,MFPRSR	19.2	START RECEIVER CLOCK	
MOVE.B	#5,MFPTSR		START TRANSMITTER CLOCK	
BSET.B	#7,MPFGPIP	÷ .	NOW RAISE RTS	

RTS

CHN .

DONE!! RETURN FROM ROUTINE

MFP EXCEPTION HANDLER ROUTINE EQU

USER INSERT EXCEPTION HANDLER HERE

RTE

MESSAGES SECTION

Figure 4. MC68020 Minimum System Configuration Startup Software (Sheet 4 of 5)

MFPEXC

ERMIND END START END OF PROGRAM	OKMSG	EQU DC.B	* 'Welcome to mins)	'S CONFIGURATION SYSTEM!>'	
ERRMND BCB MEMORY ERRORS ENCOUNTERED!!!" ERMMND BCB START END OF PROGRAM Figure 4. MC68020 Minimum System Configuration Startup Software (Sheet 5 of 5) Figure 4. MC68020 Minimum System Configuration Startup Software (Sheet 5 of 5) HILL HILL HILL HILL HILL HILL HILL HILL	ERRMSG	EQU	*		
END START END OF PROGRAM	FRBMND	DC.B FOLL	'MEMORY ERRORS EN *	ICOUNTERED!!!'	
END START END OF PROGRAM	2.11.11.12	DC.B	'>'		
Figure 4. MC68020 Minimum System Configuration Startup Software (Sheet 5 of 5)		END	START	END OF PROGRAM	
Figure 4. MC68020 Minimum System Configuration Startup Software (Sheet 5 of 5)			· · ·		
Figure 4. MC68020 Minimum System Configuration Startup Software (Sheet 5 of 5)				a	.67
active poculation and a second and a second a se		Figure 4. MC68020	Minimum System	Configuration Startup Software	e (Sheet 5 of 5)
active poculation work of the second					
a chinter poculation in the poly of the po					
CHINE DOCUMENT - NOT FOR NE					
activite poculation work of the second					
ochine poculation and the					
ochine Document M					
CHINE DOCUMENT -					
a chille					
CHINE DOCUMPTER					
CHINE DOCUS					
CHINE DOC					
CHINE Y		- 0 ⁰			
			но се Стали		
	A.				

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license does not assume any liability arising out or the application or use of any product or circuit described herein, herther does it convey any license under its patent rights nor the rights of others. Motorola products are not authorized for use as components in life support devices or systems intended for surgical implant into the body or intended to support or sustain life. Buyer agrees to notify Motorola of any such intended end use whereupon Motorola shall determine availability and suitability of its product or products for the use intended. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/Affirmative Action Employer.

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. EUROPE: Motorola Ltd.; European Literature Center; 88 Tanners Drive, Blakelands Milton Keynes, MK145BP, England. ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; P.O. Box 80300; Cheung Sha Wan Post Office; Kowloon Hong Kong.

