MOTOROLA Semiconductor Products Inc.



MULTI-PROCESSOR CONTROLLER USING THE MC6809E AND THE MC68120

Prepared by David L. Ruhberg and Michael C. Wood Microprocessor Applications Engineering Austin, Texas

As the demand for system performance increases, the design engineer is faced with the task of providing additional throughput. To obtain the increased performance, system flexibility should provide for additional expansion without the need for total redesign of the existing system. Two alternatives are available to the designer in developing any microprocessor system: single processor and multi-processor. This application note investigates both alternatives and describes a basic multi-processor system using Motorola's MC6809E and MC68120.

The single processor system is the more common approach in use, since one microprocessing unit (MPU) typically has been able to handle the system performance requirements. Hardware and software are both simpler with only one MPU on the bus; however, as system performance requirements continue to increase, the design engineer is faced with the job of either upgrading the system or redesigning a complete system. The characteristics of a single processor system should be reviewed before jumping into another single processor system redesign. Basically, the total growth of the single processor system is limited to the throughput rate of the MPU, so all future tasks and expansions must be taken into account at design time to avoid another complete system redesign. An MPU capable of handling all of the anticipated expansion must be selected. Thus, the MPU will not perform anywhere near its rated peak efficiency until the system is expanded. In any area where rapid system expansion is anticipated, the single processor system is a temporary solution at best.

The multi-processor configuration can eliminate the expansion problems which are present in a single MPU design. An interface containing a bus arbitrator and data transfer area common to both MPU buses could keep the buses separate and also allow the two systems to communicate. Thus, the simplicity of single bus systems can be maintained while obtaining the expansion capabilities of the multiprocessor system. By adding more of these interfaces, the system expansion occurs by simply adding peripherals to an MPU bus. Two features utilized by the Motorola MC68120 Intelligent Peripheral Controller (IPC) provide the bus arbitrator and data transfer area for a multiple MPU system just described. These features are six semaphore registers and 128 bytes of dual-ported RAM. With the MC6809E MPU operating the system bus (master) and the MC68120 containing the system bus interface, as well as the CPU controlling the local bus (slave), the system now has the best features of both the single and multi-processor approaches.

TRADITIONAL MPU MULTI-PROCESSING

One of the most common multi-processor schemes has been a bi-phase technique in which both processors operate from opposite phases of a system clock (see Figure 1). The memory and peripherals are accessed during each MPU clock high time. This scheme has the benefit of lower costs due to the presence of only one bus; however, some of the cost savings may be consumed in circuitry required to synchronize the clocks and in buffers required to prevent bus contention. In order to debug the bi-phase system, most of the hardware and software in both of the MPU systems must be working. Also, care must be taken when all resources are available to both processors, as in this bi-phase configuration, to avoid inadvertently clearing status flags or making changes in RAM. The major drawback to this system is that the system is limited to two MPUs.

The multiple bus configuration can simplify or eliminate most of the constraints and limitations of the bi-phase approach (see Figure 2) provided a simple bus arbitration scheme is available. The debugging of this type of system is simplified since one bus can operate independent of the other, except when the buses need to communicate with each




FIGURE 2 - Multi-Processor Multiple Bus Technique (Asynchronous Clocks)

other. This configuration also physically eliminates any chance of one processor accidently clearing any flags in the nonshared resources of the other system. There is no need to determine if the other processor is using the bus for more than one cycle (read-modify-write) since each processor has its own bus, thus eliminating any chance of bus contention. The bi-phase approach is limited to two processors, whereas this system is limited only by the throughput of the system (master) processor.

DESCRIPTION OF THE BASIC SYSTEM

Using the multiple bus scheme, the MC6809E-MC68120 multi-processor pair can be used in many different applications. One particular application could be a system in which the multi-processor pair is responsible for holding the pressure and temperature in a given system within certain limits (see Figure 3). To simplify matters, the application discussed here concentrates only on the MC6809E and MC68120 interface.

HARDWARE

The MC6809E MPU is one of the most advanced 8-bit microprocessor units on the market today. The M6809E (see Figure 4) contains two 16-bit index registers, two 16-bit indexable stack pointers, two 8-bit accumulators (which can be concatenated to form one 16-bit accumulator), and a direct

page register that allows the direct addressing mode to be used throughout memory.

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The M6809E has one of the most complete sets of addressing modes available on any microprocessor today. For example, the M6809E contains 59 basic instructions; however, due to these addressing modes, the M6809E will recognize 1464 different variations of the basic instructions. It features an external clock input which facilitates synchronizing the processor to an overall multi-processor system. Other hardware features include three-state control (TSC) inputs for control of internal bus buffers and the advanced valid memory address (AVMA) allows efficient use of common resources in a multi-processor system. Two outputs which facilitate multiprocessor configurations are the last instruction cycle (LIC) output and the BUSY output. The LIC output indicates when an opcode fetch will occur. The BUSY output is a status line that indicates the need to hold off the bus transfer for the next bus cycle. The M6809E also contains three prioritized interrupts (NMI, IRQ, FIRQ) and a SYNC acknowledge output which allows synchronization to an external event. These features make the MC6809E an easy MPU to incorporate into a multi-processor system.

The MC68120 Intelligent Peripheral Controller (IPC) is a general purpose mask-programmable peripheral controller




FIGURE 3 - Typical System Configuration




FIGURE 4 - MC6809E Block Diagram


designed to simplify the interface between two MPU buses. The MC68120 IPC is a single chip microcomputer containing the hardware elements necessary to interface multiple processors into one system. These hardware elements consist of dual-ported RAM and semaphore registers. The dual-ported RAM provides a means for the IPC, and other devices interconnected on a system bus, to exchange data without affecting devices on a local bus. Six semaphore registers are used as a software tool in arbitrating between the system and the local bus. The IPC also contains 2K of mask-programmable ROM which allows the user to provide customized firmware for his application. A full-duplex, asynchronous, serial communications interface (SCI) with two data formats are available at a variety of baud rates. A 16-bit programmable timer consisting of a free-running counter which is incremented by the MPU E-clock is also incorporated in the IPC. The IPC also has up to 21 I/O lines available, depending on which of the on-chip resources are being used. A block diagram of the MC68120 IPC is shown in Figure 5.

In the application discussed here, the MC6809E-MC68120 multi-processor pair is responsible for monitoring a temperature and pressure sensitive system and holding it within safe operating limits. The MC68120 is responsible for monitoring the analog-to-digital (A/D) converters (such as Motorola's MC14443) which reflect the temperature and

pressure at various points within the system. The MC68120 checks the data and, if it is not within a desired range, signals the MC6809E and passes the data. The MC6809E will then take the appropriate action. The implementation, as shown in Figure 6, consists of only one MC6809E and MC68120 interface although many more can be added in a similar manner. The system bus (MC6809E), as implemented, has 1K of RAM, 2K of EPROM, and the MC68120 on it. The MC68120 is operated in an expanded multiplexed mode with 2K of RAM, 2K of EPROM, and the demultiplexing latch (SN74LS373) on the bus. The MC68120 also has an RS-232 interface connected to the transmit and receive pins on the SCI to utilize the resident monitor in the ROM on the MC68120. The detailed schematic of the implemented hardware is shown in Figure 7. The resident monitor allows the user to examine internal registers and the dual-ported RAM from the local bus with a terminal, as well as to develop and modify small programs. This ability greatly enhances the testability of the system.

SOFTWARE

The software needed for transfer of information in the multi-processor system is made much easier with the use of the semaphore registers and dual-ported RAM, located in the





IPC. The dual-ported RAM provides a vehicle for transferring data between a system and local bus while keeping each bus isolated. Semaphore registers are provided as a software tool to arbitrate between shared resources such as the dualported RAM or peripheral devices. The semaphore registers may also be used to indicate that a task is in process or has been completed.

Each semaphore register (as shown below) consists of a semaphore bit (SEM, bit 7) and an ownership bit (OWN, bit 6). The remaining six bits (b0-b5) are not used and when read, will read zeroes. The semaphore bits are test and set bits with hardware arbitration during simultaneous accesses. Basically, the semaphore bit is cleared when written and set when read during a single processor access.

b7	b6	b5	b4	b3	b2	b1	b0
SEM	OWN	0	0	0	0	0	0

Semaphore Register

A single processor semaphore bit truth table is shown below. During a write to a semaphore register, the data is disregarded and the semaphore bit is cleared. However, during a read, the data read from the semaphore bit can be interpreted as: 0 — resources are available, 1 — resources are not available. Thus a write to any semaphore register clears the semaphore bit and makes the associated resources "available."

Org. Sem Bit	R/W	Data Read	Resulting Sem Bit
0	R	0	1
and a participation	R	COLUMN TO STATE	1 100 100
0	W	13 abienta novem	0
1	W	20050 8 00 01	0

Single Processor Semaphore Bit Truth Table

In passing data from the IPC to a system processor through the dual-ported RAM, the semaphore registers can be used to indicate to the system processor that data is ready. The system processor can poll, for example, on semaphore 1 and when data is ready, the IPC CPU will write to semaphore 1, thus clearing the semaphore bit. A simple polling routine for the system processor is shown below. The system processor will always read a 1 in the semaphore bit of semaphore register 1 until semaphore register 1 is written to by the IPC CPU. This will clear the semaphore bit and




FIGURE 6 — Hardware Block Diagram

cause the system processor to jump to a program and get data.

LOOP	LDA	SEMPH1
	ANDA	#\$80
	BNE	LOOP
	BSR	GETDATA
	Polling Routine	

It may now be necessary for the IPC CPU to determine if the system processor reads the data from the dual-ported RAM in case more data needs to be sent. Another semaphore register could be dedicated for this purpose or the same semaphore register could be used again. Timing complications could arise when reads and writes of the same semaphore register are occurring from both buses. For example, if the IPC CPU wrote to semaphore 1 to clear the semaphore bit and then polls on semaphore 1, the IPC could set the semaphore bit before the system processor detected it as clear. Therefore, to avoid an inadvertent set, a delay must be incorporated in the program between the read and write of the semaphore to guarantee that the semaphore bit was detected clear by the system processor.


In token-passing applications, the ownership bits can be used to simplify the procedure. The ownership bit is a readonly bit that indicates which processor set the semaphore bit. When the semaphore bit is set, the ownership bit indicates which processor set it. When the semaphore bit is not set, the ownership bit indicates which processor last set the semaphore bit: OWN=0, the other processor set it; OWN=1, this processor set SEM. After reset, all semaphores are set and the IPC owns all of them except semaphore 2 which the system processor owns.

As mentioned earlier in the hardware section, this MC6809E-MC68120 system monitors the temperature and pressure in a typical system. Basically, the MC68120 accumulates and monitors the data. The data is transferred to the MC6809E either when the MC6809E requests it, at the end of 12 hours, or if the data is out of the desired range. The CPU on the local bus is responsible for reading the data from the A/D converters every 15 seconds. In this software, it is assumed that the data is formatted in such a way that both the temperature and pressure are available in one byte of data as shown below.

MSB	LSB
TEMP	PRES

One Byte of Data from A/D Converter

The 15 seconds are measured by using the internal timer of the MC68120. The timer sets a flag every 50 ms and after the



J

flag has been set 300 times, the data is read. After the data is read, it is stored in RAM and checked to determine if it is within the desired range. If not within the desired range, an error condition is realized. The MC68120 then pulls the IRQ line to the MC6809E low and begins dumping all the data (15

second increments) to the MC6809E through the dual-ported RAM (\$B0-EB). The MC68120 can hold up to 8 hours of data in 15 second increments. The MC68120 will also dump its 15 second data upon request from the MC6809E. Every 15 minutes, the MC68120 stores the value into dual-ported






FIGURE 8 - MC68120 Flowchart

8








FIGURE 8 - MC68120 Flowchart (Continued)




FIGURE 8 - MC68120 Flowchart (Concluded)

RAM (\$80-AF) and if after 12 hours no error has occurred, it will dump its 15 minute data to the MC6809E via the dualported RAM. See Figures 8 and 9 for the MC68120 flowchart and software. When the MC6809E receives data, it does two things: first it writes the data out to a printer via another MC68120 (perhaps an MC68122 - Cluster Terminal Controller; for more information, see the Motorola MC68122 Data Sheet); and second, if the transfer is a result of an error condition, the MC6809E stores the data in RAM. After the MC6809E stores the data into RAM, the last bytes of data are used to determine which way to modify the temperature and pressure and then modifies them accordingly (one increment up or down). These bytes are also used to calculate the temperature and pressure differential. If the differential exceeds a designated amount, the temperature and pressure are modified again (turned up or down) to compensate. (In this application, temperature and pressure are assumed to be directly related - increasing one automatically increases the other.) The MC6809E then provides a signal via a semaphore register which causes the MC68120 to clear the IRQ line. The MC6809E also monitors an input from a display panel in which the operator could ask for a listing of 15 second data. See Figures 10 and 11 for the MC6809E flowchart and software. The implemented portion of the

MC6809E-MC68120 system is intended to show what is needed in the basic system and demonstrate the modularity of the software for expansion purposes. When the system requires expansion, more MC68120s can easily be added to the MC6809E bus. The added MC68120s will use the same software as the existing MC68120, and the MC6809E software will only require slight modification to poll devices and discern which MC68120 generated the low IRQ. The same service routines may be used that are now in service.

EXPANDING THE BASIC SYSTEM

Specific computational tasking is one of the many functions the MC68120 may perform. When time consuming functions need to be implemented, parallel processing becomes a viable alternative. This is easily accomplished by putting several MC68120s on the system bus. Simple data encryption is one example of the tasks the MC68120 can perform. Others could include calculating trigonometric functions, fourier transforms, or other data processing needs.

Expansion of the basic system by using additional MC68120s requires a method of interrupt distinction. The problem that arises when multiple interrupts are needed is that most microprocessors have only one nonmaskable and one (sometimes two) maskable interrupt inputs. Therefore, in larger systems, a large polling routine must be used to determine which device caused the actual interrupt.

An ideal situation would be to have a separate input pin on the microprocessors for each interrupt required. However, it is not feasible to devote pins on the processor exclusively for this purpose when it can be done more economically with external devices.

By using the MC6828 Priority Interrupt Controller (PIC), each interrupt input to the processor could be easily expanded to have eight maskable interrupt inputs. The primary purpose of the PIC is to generate a modified address to ROM in response to prioritized inputs. The PIC assigns each interrupting device a unique ROM location which contains the starting address of the appropriate service routine. After the MPU detects and responds to an interrupt, the PIC directs the MPU to the proper memory location. The PIC simplifies multiple interrupt handling and interfacing it to the MC6809E is easily done. They can also be cascaded to allow more than eight interrupts.

When servicing slow peripherals such as low baud rate terminals and printers, the MC68120 can relieve the host of these time consuming chores, formulate the data into bigger blocks, and allow the host to obtain the data all at once. The MC68122 (Cluster Terminal Controller) is a prime example.

OVERCOMING SYSTEM PROCESSOR LIMITATIONS

When expanding the multi-processor system, the limiting factor becomes the throughput of the system processor. The system processor must be able to service all the MC68120s in a system and still have time to process the information it has received. As this occurs, the tendency would be to shift more and more of the processing responsibility from the system processor towards the local processor. These MC68120s would then provide the system bus another level of MC68120s leaving the system processor free as communications arbitrators for the lower level of MC68120s.

CONCLUSION

The MC6809E and the MC68120 utilize the semaphore registers and dual-ported RAM to provide an efficient multiprocessor system that is easily expandable. This feature allows the engineer to design a system that has the capability of simple expansion and increases its time of usefulness.

	MLTPRCA .S				
00001		*			
00002			OPT	ABS,ZO	l,LLEN=80
00003		*			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
00004		*			
00005		* TH	TS PPOC	DAM TO	JSED ON THE MC68120 IN A MC6809E
00006		*			SSOR CONFIGURATION
00007		*	MOL	IIIFROCE.	SSOR CONFIGURATION
		+			
80000		*			
00009	SUN SETTO	* * * *		CLUMBER IN	A MARI DE MORO AVORA
00010	0003	A P2DR	EQU	\$03	PORT 2 DATA REGISTER
00011	0001	A P2DDR	EQU	\$01	PORT 2 DATA DIR. REG.
00012	0008	A TCSR	EQU	\$08	TIMER CONTROL & STAT. REG.
00013	0009	A TIMERR	EQU	\$09	READ TIMER COUNTER REGISTER
00014	000B	A TIMROC	EOU	\$0B	TIMER OUTPUT COMPARE REG.
00015		*		adsa	BEBTA SHIT OF 33 A FORD
00016		*****	******	******	***************************************
00017		* The	1ST 2 S	emaphor	e Registers are cleared by the
00018		*			and set by the MC6809E
00019					re registers are cleared by the
00020		*			and cleared the by MC68120
00020		* 776 -			
		* The	last tw		sed as flags, to pass data between
00022		*****		the two	MPUS ************************************
00023		******	******	******	********************************
00024	CELERON LAU	*		EL DIG S	A BULL A BULL AN ALLES ALLES
00025	0017	A SEMPH1	EQU	\$17	SEMPH REG 1 (ERROR SITUATION)
0026	0018	A SEMPH2	EQU	\$18	SEMPH REG 2 (NORMAL RAM DUMP)
00027	0019	A SEMPH3	EQU	\$19	SEMPH REG 3 (REQUEST FOR DATA)
00028	001A	A SEMPH4	EQU	\$1A	SEMPH REG 4 (IRQ CLR)
0029	001B	A SEMPH5	EOU	\$1B	SEMPH REG 5 (PASS DATA FLAG)
00030	001C	A SEMPH6	EOU	\$1C	SEMPH REG 6 (PASS DATA FLAG)
00031	00F0	A WHNO	EQU	\$F0	WHOLE NUMBER OF BLOCKS 60 BYTES
00032	0010	*	120	ŶI U	(1 byte wide)
00033	00F1	A RMDR	EQU	\$F1	REMAINDER OF BYTES TO BE
00034	0011	*	500	ŶĨ I	TRANSFERRED (1 byte wide)
00035	1780	A SECCTR	FOU	\$1780	15 SECOND COUNTER REGISTER
00036	1700	*	БÕО	91100	
	1700			A1200	(2 bytes)
00037	1782	A MINCTR	EQU	\$1782	15 MINUTE COUNTER REGISTER
00038	IOOA ADEVISA	*			(1 bytes)
00039	EB00	A TXDCR	EQU	\$EB00	TRANSDUCER INPUT LOCATION
00040	1783	A SDPTR	EQU	\$1783	START DATA POINTER
00041		*			(2 bytes-for RAM)
00042	1785	A EDPTR	EQU	\$1785	END DATA POINTER
00043		*	53 5 - 5		(2 bytes-for RAM)
00044	1787	A TXRMSZ	EOU	\$1787	TRANSMIT RAM SIZE (2 BYTES)
00045	1789	A TEMP	EQU	\$1789	TEMPORARY ADDRESS STORAGE
00046	1105	*	120	41105	(2 bytes)
00047	178B	A NRMPTR	EQU	\$178B	NORM. RAM DUMP POINTER (2 BYTES)
00048	0011				
	0011	A LOW	EQU	\$11	TXDUCER DATA SHOULD BE ABOVE
00049	0000		DOU	600	THIS VALUE
00050	00CC	A HIGH	EQU	\$CC	TXDUCER DATA SHOULD BE BELOW
00051	1.3240	* *		COLUMN T	THIS VALUE
00052	0000	A IRQLW	EQU	\$00	VALUE FOR PORT 2 TO PULL '09
00053		*			IRQ LOW
00054	0001	A IRQHG	EQU	\$01	VALUE FOR PORT 2 TO PULL '09
00055		*			IRQ HIGH
00056	178D	A FROM	EQU	\$178D	TEMP RAM FOR DATA ADDRESS(2 byte
	EB80	A TO	EQU	\$EB80	END OF DATA
00057					

FIGURE 9 — MC68120 Software

PAGE 0	002 I	MLTI	PRCA .S	A :	1			
ØØØ59					*			
ØØØ6ØA	E8ØØ				ARM-1	ORG	\$E8ØØ	
ØØØ61 ØØØ62					* * TNI		MION DOLL	TIM
00062					*	TIALIZA	TION ROU	TINE
ØØØ64A	E8ØØ	8E	17FF	A		LDS	#\$17FF	INIT. STACK
ØØØ65A	E8Ø3	CE	ØØØØ	A		LDX	#Ø	CLEAR COUNTER REGS.
ØØØ66A				A		STX	SECCTR	15 SECOND COUNTER REG.
ØØØ67A				A		STX	MINCTR	15 MINUTE COUNTER REG.
ØØØ68A				A		LDX	#\$1000	INIT. START DATA POINTER
ØØØ69A				A		STX	SDPTR	
ØØØ7ØA ØØØ71	E812	F.F.	1785	A	*	STX	EDPTR	AND END DATA POINTER
ØØØ72A	F815	96	Øl	A		LDAA	IROHG	COMES UP INIT. IN DESIRED MODE CONFIGURE AND INIT.
ØØØ73A				A		STAA	P2DR	IRO TO MC6809
ØØØ74A				A		LDAA	#\$Ø1	ing to Medday
ØØØ75A				A		STAA	P2DDR	
ØØØ76A	E81D	DC	Ø9	A		LDD	TIMERR	INIT. TIMER FOR 50 MSEC.
ØØØ77A	E91F	C3	EFBF	Α		ADDD	#\$EFBF	
ØØØ78A				A		STD	TIMROC	
ØØØ79A				A		LDX	#\$EBØØ	START ADDRESS FOR DATA
ØØØ8ØA				A		STX	FROM	THE NORMAL RAN ROTHER
ØØØ81A ØØØ82A				A		LDX	#\$ØØ8Ø	INIT. NORMAL RAM POINTER TO BEG. OF DUAL PORTED RAM
ØØØ83A		_		AA		STX LDAA	NRMPTR #\$ØØ	TO BEG. OF DUAL PORTED RAM
ØØØ84A				A		STAA	WHNO	
ØØØ85			1.0		*	DIIMI	MILLO	
ØØØ86					*	CHEO	CKING ON	UPDATE DATA SEMAPHORE (#3)
ØØØ87					*		(NO DAT	A PASSED IN REGISTERS)
ØØØ88A					POLL1	LDAA	SEMPH3	CHECK REQUEST
ØØØ89A				A		ANDA	#\$8Ø	FOR MORE
ØØØ9ØA						BNE	CONT1	DATA
ØØØ91A ØØØ92A					CONT1		DMPRAM	GO DUMP IT
ØØØ93A				A	CONTI	LDAA ANDA	TCSR #\$4Ø	CHECK FOR TIMER FLAG SET
ØØØ94A						BEQ	POLLI	BRA IF NOT SET
00095		2,	12 105		*	DHQ	TOTTT	BRATIT ROT BET
00096					* EN	TERING	THE 50 M	SEC TIMEOUT SERVICE LOOP
ØØØ97					*			
ØØØ98A	E842	96	Ø8	A		LDAA	TCSR	DUMMY READ TO CLEAR OCF
ØØØ99A				A		LDD	TIMERR	READ TIMER
ØØ1ØØA				A		ADDD	#\$EF9C	REINIT. TIMER - ADJUSTED TO COR-
ØØ1Ø1A				A		STD	TIMROC	RECT FOR ADDED CYCLES OF ROUTINE
ØØ1Ø2A			1/80	A		LDX	SECCTR	INCREMENT 15 SEC. CTR.
ØØ1Ø3A ØØ1Ø4A			1700	7		INX STX	SECCTR	
00104A	E04F	11	Ø12C	A		CDX	#300	CHECK IF 15 SECS. UP?
ØØ1Ø6A	E855	26	DD E83	4		BNE	POLLI	BRANCH IF NOT (300 TIMES)
ØØ1Ø7A	E857	7E	E8C9	A		JMP	TMRSRV	GO TO TIMER SERVICE ROUTINE
ØØ1Ø8					*			
ØØ1Ø9					* THI	IS ROUTI	INE DUMPS	THE RAM (15 SEC. DATA SAMPLES)
								CALC. SIZE OF DATA
						SUBD		TO BE TRANSFERRED
ØØ112A	E86Ø	FD	1787	A		STD LSLD	TXRMSZ	
						LSLD		CLEAR SIGN BIT
ØØ114A ØØ115	L004	04				LSRD		
	E865	70		A	COUNT		WHNO	FORMAT FOR DPR STORAGE DIVIDING BY 60
SOLION	1005		2010	11	000111	INC		

FIGURE 9 - MC68120 Software (Continued)

PAGE 003 MLTPRCA .SA:1

00117A				Α		SUBD	#60	
00118A	E86B	2A	F8 E86	55		BPL	COUNT	GOLTRA- HERE EEL LIES A.
00119A	E86D	7A	00F0	A		DEC	WHNO	
00120A				A		ADDD	#60	DONE
00121A	E873	D7	Fl	A		STAB	RMDR	SAVE REMAINDER
00122					*CHECK	IF WHC	DLE NUMBER	EQUAL ZERO
00123A				Α		LDAA	WHNO	
00124A							#00	
00125A	E879	27	2B E87	A6	101	BEQ	LAST	
00126						OADING		OF DATA TO DPR
00127A					LOOP	LDD	#\$00B0	INIT. DPR PTR.
00128A				A		STD	TEMP	00184A H277 68
00129A					TLOOP	LDX	SDPTR	GET MEMORY LOC & DATA
00130A			00	A		LDAB	0,X	051888 F903 81 11 OK
00131A						INX	ROSAL	SET SDPTR UP FOR NEXT
00132A				Α		STX	SDPTR	TIME
00133A				A		LDX	TEMP	GET DESTINATION
00134A				A		STAB	- /	STORE DATA
00135A			200 03	1MT		INX	034 85	SET TEMP UP FOR NEXT
00136A		-		A		STX	TEMP	TIME
00137A				A			#\$00EC	06195A 6312 68 1788 A
00138A						BNE	TLOOP	CHECK IF 60 BYTES TX
00139A				A	33 122	STAB	SEMPH5	SET TX'FER SEMPH GIVES '09 "00
00140A		-			WAIT1	LDAA	SEMPH6	CHECK IF OK TO PROCEED
00141A				A		ANDA	#\$80	001003.000100
00142A						BNE	WAIT1	BRANCH IF NOT OK
00143A						LDAA	#00	CHECK IF ALL 60 BYTE
00144A				A		CMPA	WHNO	BLOCKS ARE TX'FERRED
00145A	E8A4	26	D5 E8	7B	0 700	BNE	LOOP	BRANCH IF NOT
00146						NSFER		OF DATA
00147A					LAST	LDD	#\$00B0	BEGINNING OF TX'FER
00148A				A		STD	TEMP	AREA
00149A		-	Construction of the last		ELOOP		SDPTR	GET START ADDRESS
00150A			00	A		LDAB	0,X	GET DATA
00151A						INX	80.2258	PREPARE FOR NEXT FETCH
00152A						STX	SDPTR	AND SAVE
00153A				A		LDX	TEMP	
00154A			00	A		STAB	0,X	STORE IN DPR
00155A								PREPARE FOR NEXT STORE
00156A				A		STX	TEMP	AND SAVE
00157A				A		LDX	EDPTR	CHECK IF DONE
00158A				A			SDPTR	CHECK IF DONE
00159A						BNE	ELOOP	BRANCH IF NOT TO END LOOP
00160A			1B	A		STAB	SEMPH5	SET TX'FER SEMPH GIVES °09 "00
00161A	E8C8	39			2017 51	RTS		GOIN HOME
00162					*			· · · · · · · · · · · · · · · · · · ·
00163					*		MER SERVIC	E ROUTINE - ACCESSED EVERY 15 SEC
00164					*			
00165A					TMRSRV	INC	MINCTR	INCREMENT 15 MIN. CTR.
00166A				A		LDX	#00	CLEAR 15 SEC. CTR.
00167A				Α		STX	SECCTR	
00168A				A		LDX		READ DATA
00169A				A		CPX		DUMMY ROUTINE FOR DATA
00170A				EO		BNE		AQUISITION
00171A				A		LDX		
00172A	E8DD	FF	178D	A		STX	FROM	
	the second s		0.0	100			0	
00173A 00174A				A	AROUND	INX	0,X	

FIGURE 9 - MC68120 Software (Continued)

00175A E8E3 FF 178D ASTXFROM00176A E8E6 FE 1785 ALDXEDPTRGET NEXT OPEN LOCATION00177A E8E9 A7 00ASTAA0,X00178A E8EB 08INXINCREMENT AND CHECK00179A E8EC 8C 1780 ACPX#\$178000180A E8EF 26 03 E8F4BNEDOVRN00181A E8F1 CE 1000 ALDX#\$100000182A E8F4 FF 1785 A DOVENGET 00182A E8F4 FF 1785 A DOVRN STX EDPTR SAVE END DATA POINTER
 00183A
 E8F7
 BC
 1783
 A
 CPX
 SDPTR
 CHECK
 FOR
 DATA
 OVERRUN

 00184A
 E8FA
 26
 07
 E903
 BNE
 OK
00185A ESFC CE 1000 A LDX #\$1000 DATA OVERRUN 00186AESFF08INXINCREMENT START00187AE900FF1783ASTXSDPTRADDRESS POINTER00188AE9038111AOKCMPA#LOWCHECK IF DATA IN00189AE9052521E928BLOERRORRANGE00190AE90781CCACMPA#HIGH00191AE909221DE928BHIERROR00192AE90BF61782ALDABMINCTRDATA GOOD-00193AE90EC13CACMPB#60COUNTERTIMED<OUT</td> INCREMENT START 00192A E90B F0 1702AIDADINNOTDAD00193A E90E C1 3CACMPB#60COUNTER TIMED OUT YET?00194A E910 26 11 E923BNEGONEBRANCH IF NOT00195A E912 FE 178BALDXNRMPTRIF SO STORE IT IN UPPER 00194AE9102011E92011E92000195AE912FE178BALDXNRMPTRIF SO STORE IT IN UPPER00196AE915A700ASTAA0,X00197AE9178C00AFACPX#\$AFCHECK IF DUAL PORTED RAM00198AE91A2729E945BEQDPRSTOVERRUN-IF SO DMP & RESET 00199A E91C 08 INX 00199A E91C 08INX00200A E91D FF 178B ASTXNRMPTRUPDATE DATA PTR. FOR NEXT TIME00201A E920 7F 1782 ACLRMINCTRREINIT. 15 MIN COUNTER TO 000202A E923 96 17A GONELDAASEMPH1REGAIN OWNERSHIP OF SEMPH100203A E925 7E E834 AJMPPOLL1GET OUT OF ROUTINE00204* * ERROR ROUTINE 00205 * 00206 00206*00207A E928 D717A ERRORSTABSEMPH1SET ERROR SEMAPHORE(1)00208A E92A C600ALDAB#IRQLWPULL '09 IRQ LOW00209A E92C D703ASTABP2DR00210A E92E 961AA KPLKNG LDAASEMPH4CHECK FOR IRQ CLEAR SIGNAL00211A E9308480AANDA#\$8000212A E9322606E93ABNEDMPCHK00213A E934C601ALDAB#IRQHG00214A E936D703ASTABP2DR00215A E93820E9E923BRAGONEGET OUT OF ROUTINE00216A F93A D619ADMPCHKLDABSEMPH3CHECK FOR REQUEST 00215A E938 20 E9 E923BRAGONEGUL00216A E93A D6 19A DMPCHK LDABSEMPH3CHECK FOR REQUEST00217A E93C 84 80AANDA#\$80TO DUMP DATA IN RAM00218A E93E 26 EE E92EBNEKPLKNGKEEP LOOKING00218A E93E 26 EE E92EJSRDMPRAMDUMP THE RAM 00219AE940BDE85AAJSRDMPRAMDUMPTHERAM00220AE94320E9E92EBRAKPLKNGWAITFORIRQC 00220A E943 20 E9 E92E BRA KPLKNG WAIT FOR IRQ CLEAR 00221A E945 97 18 A DPRST STAA SEMPH2 SET NORMAL DUMP SEMPH. 00222A E943 97 18A DFRS1STAASEMPH2SET NORMAL DOMP SEMPH.00222A E947 C6 00ALDAB#IRQLWPULL '09 IRQ LOW00223A E949 D7 03ASTABP2DR00224A E94B 96 1AA WAITLDAASEMPH4CHECK REQUEST TO CLR IRQ00225A E94D 84 80AANDA#\$80WAITING ON '0900226A E94F 26 FA E94BBNEWAIT
 00227A
 E951
 C6
 01
 A
 LDAB
 #IRQHG

 00228A
 E953
 D7
 03
 A
 STAB
 P2DR
'09 IRQ AND #IROHG CLEAR 00229A E955 7F 178B A CLR NRMPTR 00230A E958 7F 1782 A CLR MINCTR RESET NORMAL RAM POINTER RESET 15 MIN. COUNTER TO 0 00231A E95B 20 C6 E923 BRA GONE END 00232

FIGURE 9 - MC68120 Software (Continued)

PAGE 005 MLTPRCA .SA:1 TOTAL ERRORS 00000--00000 E8E0 AROUND 00170 00173* E83C CONT1 00090 00092* E865 COUNT 00116*00118 E93A DMPCHK 00212 00216* E85A DMPRAM 00091 00110*00219 E8F4 DOVRN 00180 00182* E945 DPRST 00198 00221* 1785 EDPTR 00042*00070 00110 00157 00176 00182 00149*00159 E8AC ELOOP E928 ERROR 00189 00191 00207* 00056*00080 00168 00172 00175 178D FROM 00194 00202*00215 00231 E923 GONE 00050*00190 00CC HIGH 0001 IRQHG 00054*00072 00213 00227 0000 IROLW 00052*00208 00222 E92E KPLKNG 00210*00218 00220 00125 00147* 00127*00145 E8A6 LAST E87B LOOP 0011 LOW 00048*00188 1782 MINCTR 00037*00067 00165 00192 00201 00230 178B NRMPTR 00047*00082 00195 00200 00229 E903 OK 00184 00188* 0001 P2DDR 00011*00075 00010*00073 00209 00214 00223 00228 0003 P2DR E834 POLL1 00088*00094 00106 00203 00F1 RMDR 00033*00121 1783 SDPTR 00040*00069 00111 00129 00132 00149 00152 00158 00183 00187 1780 SECCTR 00035*00066 00102 00104 00167 0017 SEMPH1 00025*00202 00207 0018 SEMPH2 00026*00221 0019 SEMPH3 00027*00088 00216 001A SEMPH4 00028*00210 00224 001B SEMPH5 00029*00139 00160 001C SEMPH6 00030*00140 0008 TCSR 00012*00092 00098 1789 TEMP 00045*00128 00133 00136 00148 00153 00156 0009 TIMERR 00013*00076 00099 000B TIMROC 00014*00078 00101 E881 TLOOP 00129*00138 E8C9 TMRSRV 00107 00165* 00057*00169 EB80 TO EB00 TXDCR 00039* 1787 TXRMSZ 00044*00112 00224*00226 E94B WAIT E89A WAIT1 00140*00142 00031*00084 00116 00119 00123 00144 00F0 WHNO

FIGURE 9 - MC68120 Software (Concluded)




FIGURE 10 - MC6809E Flowchart

FIGURE 10 - MC6809E Flowchart (Concluded)

PAGE C	001 M	ILTPR(9A.SA	.:1				
00001					*			
00002					*			
00003						OPT	ABS . LLE=	=85,S,CRE
00004					*	OLI	mbo, unu	00,0,0,0KE
00005					*			
						TO MU		INT ALLOUG THE NOCOOD TO
00006								HAT ALLOWS THE MC6809E TO
00007					*			TH THE MC68120 IN A
00008					*	MUL	TIPROCESS	SOR CONFIGURATION
00009					*			
00010					*			
00011					*			
00012			0017	A	SEMPH1	EOU	\$17	ERROR SITUATION
00013			0018		SEMPH2		\$18	NORMAL RAM DUMP
00014			0019		SEMPH3	~~~	\$19	ROST FOR DATA (15 SEC INCR.)
00015			001A		SEMPH4		\$1A	IRO CLEAR
						~		
00016			001B		SEMPH5	~	\$1B	60 BYTE BLOCK OF DATA FLAG
00017			001C		SEMPH6		\$1C	60 BYTE BLOCK OF DATA FLAG
00018			00F0	A	WHNO	EQU	\$F0	WHOLE NUMBER OF 60 BYTE BLOCKS
00019					*			TO BE MOVED
00020			00F1	A	RMDR	EQU	\$F1	REMAINDER OF THE 60 BYTE BLOCK
00021					*			TO BE MOVED
00022			0100	A	LOWER	EQU	\$100	WHEN THIS ADDRESS IS WRITTEN
00023					*			TO, THE SYSTEM T&P IS LOWERED
00024			0101	A	RATSE	EQU	\$101	WHEN THIS ADDRESS IS WRITTEN
00025			Vices Ct	ST TRUE	*	-2-		TO, THE SYSTEM T&P IS RAISED
00026			12F0	Δ	CMPTMP	FOIL	\$12F0	TEMP. STORAGE FOR COMPARE
00027			1210	A	*	LQU	91210	
00027			12F2	A		DOLL	01000	(2 bytes)
					LASTI	EQU	\$12F2	SLOPE POINT VALUES (1 byte)
00029			12F3	A	DTAREQ	EQU	\$12F3	BUTTIN REQUEST FOR DATA
00030								(1-request;0-no request)
00031					*			
00032					*			
00033					*			
00034A	F800					ORG	\$F800	
00035					*			
00036					*			
00037					*	INI	TIALIZAT	ION ROUTINE
00038A	F800	10CE	13FF	A	START	LDS	#\$13FF	INIT. STACK
00039A			00	A	PARADE OF	LDA	#\$00	INIT. BUTTON REQ. FOR
00040A			12F3	A		STA	DTAREO	DATA (SET UP FOR NO REQ.)
00040A	1000	D/	1253	A	*	DIA	DIAREQ	DATA (SET OF FOR NO REQ.)
					* 5772		TTNG ON I	
00042					DIF			DUM RAM REQUEST AND WAIT
00043					*	FC	OR INTERRU	UPT REQUEST
00044					*			
00045A			12F3	A	MAIN	LDA	DTAREQ	CHECK IF OPERATOR
00046A				A		CMPA	#\$80	REQUESTING DATA
00047A	F80E	26	02	F812		BNE	OPEN	
00048A	F810	8D	07	F819		BSR	GETDTA	GO GET DATA
00049					* LET I	IN IRO	INPUT	
00050A	F812	1C	EF		OPEN	ANDCC	#\$EF	CLEAR I BIT
00051A			1000	in prend	13.0	NOP	aleg a	001094 6189 90 90 6819 680
00052A				A		ORCC	#\$10	SET I BIT
00053A			FO	F809		BRA	MAIN	BACK
00053A	101/	20	10	2005	*	DIM	LILTIN	
							CUDDOUT	
00055					* GI	ST DATA	SUBROUT	
			10	- 02		ama	0.000	001149 FING 88 CC
00057A			19		GETDTA		SEMPH3	ASK FOR DATA
00058A	F81B	96	TB	A	WAITI	LDA	SEMPH5	WAIT FOR READY

FIGURE 11 — MC6809E Software

PAGE 002 MLTPR09A.SA:1

00059A	F81D	84	80	A		ANDA	#\$80	SEMAPHORE
00060A			FA	F81B		BNE	WAITI	BRANCH IF NOT READY
00061A			FO		FCHDTA		WHNO	READY, READ HOW MUCH DATA
00062A			00	A	rCHDIA	CMPA	#00	TO TRANSFER
00063A			1C	F843				TX'FER REMAINDER IF WHNO =0
						BEQ	LAST	
00064A			00B0			LDX	#\$00B0	
00065A	F82A	108E	1000	A		LDY	#\$1000	60 BYTE BLOCK
00066								INTER CONTROLLER AT \$E000
00067					* THE	CONTRO	LLER IS WA	AITING FOR THE DATA
00068A	F82E	EC	84	A	MOVED	LDD	0,X	GET 2 BYTES
00069A	F830	ED	89 EC	A 00		STD	>\$E000.X	STORE TO PRINTER IPC
00070A	F834	30	-			LEAX	2,X	
00071A			Al	A		STD	0,Y++	STORE 2 BYTES
00072A			OOEC	A		CMPX	#\$EC	CHECK IF DONE (60 BYTES)
00073A			Fl	F82E		BNE	MOVED	GO AGAIN
00073A								
				A		STA	SEMPH6	CLEAR SEMPH6
00075A			FO	A		DEC	WHNO	IN THE BOD NEWS BLOCK
00076A			D8	F81B	089	BRA	WAIT1	WAIT FOR NEXT BLOCK
00077A			0080		LAST	LDX	#\$00B0	INITIALIZE POINTERS FOR LAST
00078A	F846	108E		A		LDY	#\$103C	TRANSFER (\$1000+60=\$103C)
00079A	F84A	lF	10	A		TFR	X,D	CHECK HOW MUCH TO MOVE
A08000	F84C	D3	FO	A		ADDD	WHNO	
00081A	F84E	1083	0030	Α		CMPD	#\$00B0	CHECK IF RMDR =0
00082A	F852	27	15	F869		BEO	OUT	AND GET OUT IF SO
00083A	F854	FD	12F0	A		STD	CMPTMP	IF NOT GO MOVE BLOCK
00084A			12F1	A		INC		ADD 1 TI CMPTMP+1(00F1)
00085A			84		NXTBYT		0,X	GET NEXT BYTE OF DATA
00086A				000 A	MAIDII	STA	\$E000,X	
00087A			01			LEAX	1,X	
							and the second s	
A88000				A		STA	0,Y+	STORE IN RAM
A68000			12F0	A		CMPX	CMPTMP	CHECK IF DONE
A06000			Fl	F85A		BNE	NXTBYT	IF NOT GO AGAIN
00091A			1C	A	OUT	STA	SEMPH6	CLEAR SEMPH6
00092A	F86B	39				RTS		
00093								
00094					*			
00095					*	IRQ R	OUTINE	
00096					*			
00097					* AH-HA	A! THE	MC68120 W2	ANTS TO TELL ME SOMETHING!!
00098A	F86C	96	17	A	IRQ	LDA	SEMPH1	CHECK IF ERROR SITUATION
00099A			80	A	~	ANDA	#\$80	
00100A			09	F87B		BEO	ERROR	BRANCH IF SO
00101A			18	A		LDA		CHECK FOR NORMAL DATA
00101A			80	A		ANDA	#\$80	DOWNLOAD
00102A				F8B3				
			3B 1A		CI DIDO	BEQ	NORMAL	
00104A			IA	A	CLRIRQ		SEMPH4	WRITE CLEAR IRQ SEMPH
00105A	F.87A	3B				RTI		BACK TO MAIN
00106					*			
00107						VE ERRO	R DATA ROU	
00108								
00109A	F87B	8D	9C	F819	ERROR	BSR	GETDTA	GET DATA INTO RAM
00110A	F87D	BE	12F0	A		LDX	CMPTMP	GET ADDRESS OF LATEST DATA
00111A	F880	A6	84	A		LDA	0,X	GET DATA AND CHECK
00112A	F882	81	CB	A		CMPA	#\$CB	IF DATA
00113A				F88D			CONT	TOO HIGH
00114A			CC	A		LDA	#\$CC	IF SO - TURN DOWN TEMP.
00115A				A		STA	LOWER	
00115A				F893		BRA		GO TO SLOPE CHECK
OUTTON	TOOD	20	00	1055		DICA	DHOLE	CO TO DIOLI CHECK

FIGURE 11 - MC6809E Software (Continued)

PAGE 003 MLTPR09A.SA:1

00118	A F88D A F88E A F890	86	11 0101	A A	CONT	NOP LDA STA	#\$11 RAISE	TNC	REASE 1	TEMD	
00120	A 1090	БЛ	0101	A	*	DIA	RAIDE	INC	KEASE I	LEMF.	
00121 00122 00123							NEG G POS G				
	A F893	A6	82	A	SLOPE	LDA	0,-X	GEI	LAST		
	A F895		12F2	A		STA	LAST1		TA AND M		
	A F898		84	A		LDA	0,X	TO	LAST DA	ATA	
	A F89A		12F2	A		SUBA	LAST1				
00128	A F89D	2A	0B F8	AA	*	BPL	MAGNC	BRA	NCH IF	COLDER SLOPE-	HOTTER
	A F89F	84	7F	A		ANDA	#\$7F	DEI	LETE NEC		HOTTER
	A F8Al		10		MAGNH		#\$10			AG OF SI	LOPE
00132	A F8A3	25	D3 F8	78		BLO	CLRIRQ) TO	CRIT. S	SLOPE VA	ALUE
	A F8A5		0100	Α		STA	LOWER	LOW	VER TEMP	P. 1 IN(CR.
	A F8A8			78		BRA	CLRIRQ				
	A F8AA		10		MAGNC	CMPA				AG OF SI	LOPE TO
	A F8AC A F8AE		CA F8 0101	78 A		BLO STA	CLRIRQ		IT SLOPE	P. 1 ING	-D
	A F8B1			78		BRA	RAISE CLRIRO		LSE TEMP	- I IN	-R.
	A F8B3		0080		NORMAI		#\$0080		EPARE TO	O GET DA	ATA
00140	A F8B6	EC	84	Α		LDD	0,X		DATA		
00141	A F8B8	ED	89 E000	Α	MOVIT	STD	\$E000,	X MOV	/E TO PI	RINTER	
	A F8BC		02	A		LEAX					
	A F8BE		0080	A		CMPX			ECK IF I		
	A F8C1 A F8C3			B8 78		BNE BRA	MOVIT CLRIRO		EPING GO	AND OU	P
00145	A LOCO	20	D5 F0	10	*	DIA	CURINQ		SAR INQ	AND OU.	L
	A FFFO					ORG	\$FFF0				
	A FFFO		F800	А		FDB	START				
00149	A FFF2		F800	Α		FDB	START				
	A FFF4		F800	A		FDB	START				
	A FFF6		F800	A		FDB	START				
	A FFF8 A FFFA		F86C F800	A A		FDB FDB	IRQ START				
	A FFFC		F800	A		FDB	START				
	A FFFE		F800	A		FDB	START				
00156						END					
			0000000								
TOTAL	WARNI	NGS	0000000	000)						
F8	78 CLR		00104*001						00085*0		
12	FO CMD		00136 001 00026*000				F812 C		00047		
12	ro chir		00089 001				F869 C 0101 F		00082	00091*	0127
F8	8D CON		00113 001				0101 F 00Fl F		00024*		0137
			00029*000						00012*		
	7B ERR		00100 001	09:	*				00013*		
			00061*		+00100				00014*		
	19 GET 6C IRQ		00048 000 00098*001		~00109				00015*		
	43 LAS		00063 000		*				00016*		
	F2 LAS		00028*001				001C S F893 S		00017*	00074 0	0091
	00 LOW		00022*001				F800 S			00124 0	0149
· F8	AA MAG	NC	00128 001	35	*		2000 0			00151 0	
	Al MAG		00131*						00154		a reserved the
	09 MAI		00045*000				F81B W			00060 00	
	2E MOV		00068*000				00F0 W	THNO		00061 00	0075
	B8 MOV		00141*001 00103 001		*				08000		
F O.	JJ NOR		00103 001	55.							

FIGURE 11 - MC6809E Software (Concluded)

LEAST. ACONSTRUCT NO. 1 MOAR

- 4 3 4			

Motorola reserves the right to make changes to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.

MOTOROLA Semiconductor Products Inc.

3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721 • A SUBSIDIARY OF MOTOROLA INC.