Application Note
ADVANCED SEMICONDUCTOR DEVIGES (PTY) LTD P.O. Box 2944, siohannesburg 2000 3rd Floor, Vogas House I23 Prtbchard Street/Comer Mool Street

Johammesburg
Tel Ne Ex-285e

## ANALOG-TO-DIGITAL CONVERSION TECHNIQUES WITH THE M6800 MICROPROCESSOR SYSTEM

Prepared by:
Don Aldridge
Applications Engineering

This application note describes several analog-to-digital conversion systems implemented with the M6800 microprocessor and external linear and digital IC's. Systems consisting of an 8 - and 10 -bit successive approximation approach, as well as dual ramp techniques of $31 / 2$ - and $41 / 2$-digit $B C D$ and 12 -bit binary, are shown with flow diagrams, source programs and hardware schematics. System tradeoffs of the various schemes and programs for binary-to-BCD and BCD-to7 segment code are discussed.

# Analog-To-Digital Conversion Techniques with the M6800 Microprocessor System 

## INTRODUCTION

The MPU (microprocessing unit) is rapidly replacing both digital and analog circuitry in the industrial control environment. It provides a convenient and efficient method of handling data; controlling valves, motors and relays; and in general, supervising a complete processing machine. However, much of the information required by the MPU for the various computations necessary in the processing system may be available as analog input signals instead of digitally formatted data. These analog signals may be from a pressure transducer, thermistor or other type of sensor. Therefore, for analog data an A/D (analog-to-digital) converter must be added to the MPU system.

Although there are various methods of A/D conversion, each system can usually be divided into two sections - an analog subsystem containing the various analog functions for the $A / D$ and a digital subsystem containing the digital functions. To add an A/D to the MPU, both of the sections may be added externally to the microprocessor in the form of a PC card, hybrid module or monolithic chip. However, only the analog subsystem of the A/D need be added to the microprocessor, since by adding a few instructions to the software, the MPU can perform the function of the digital section of the A/D converter in addition to its other tasks. Therefore, a system design that already contains an MPU and requires analog information needs only one or two additional inexpensive analog components to provide the A/D. The microprocessor software can control the analog section of the $A / D$, determine the digital value of the analog input from the analog section, and perform various calculations with the resulting data. In addition, the MPU can control several analog $\mathrm{A} / \mathrm{D}$ sections in a timeshare mode, thus multiplexing the analog information at a digital level.

Using the MPU, to perform the tasks of the digital section provides a lower cost approach to the A/D function than adding a complete A/D external to the MPU. The information presented in this note describes this technique as applied to both successive approximation (SA) A/D and dual ramp A/D. With the addition of a DAC (digital-to-analog converter), a couple of operational amplifiers, and the appropriate MPU software, an 8 - or 10-bit successive approximation A/D is available. Expansion to greater accuracies is possible by modifying the
software and adding the appropriate $\mathrm{D} / \mathrm{A}$ converter. The technique of successive approximation A/D provides medium speed with accuracies compatible with many systems. The second technique adds an MC1405 dual ramp analog subsystem to the MPU system and, if desired, a digital display to produce a 12 -15 bit binary or a $31 / 2$ - or $41 / 2$-digit BCD A/D conversion with 7 -segment display readout. This A/D technique has a relatively slow conversion rate but produces a converter of very high accuracy. In addition to the longer conversion time, the MPU must be totally devoted to the A/D function during the conversion period. However, if maximum speed is not required this technique of A/D allows an inexpensive and practical method of handling analog information.

Figure 1 shows the relative merits of each $\mathrm{A} / \mathrm{D}$ conversion technique. Listed in this table are conversion time, accuracy and whether interrupts to the MPU are allowed during the conversion cycle.

This note describes each method listed in Figure 1 and provides the MPU software and external system hardware schematics along with an explanation of the basic A/D technique and system peculiarities. In addition, the MPU interface connections for the external A/D hardware schemes are shown. These schemes are a complete 8 -bit successive approximation and a $31 / 2$-digit dual ramp A/D system, both of which externally perform the conversion and transfer the digital data into the MPU system through a PIA.

For additional information on the MC6800 MPU system or $\mathrm{A} / \mathrm{D}$ systems, the appropriate data sheets or other available literature should be consulted.

MPU
The Motorola microprocessor system devices used are the MC6800 MPU, MCM6810 RAM, MCM6830 ROM and MC6820 PIA (peripheral interface adapter). The following is a brief description of the basic MPU system as it pertains to the A/D systems presented later in this application note.

The Motorola MPU system uses a 16 -bit address bus and an 8 -bit data bus. The 16 -bit address bus provides 65,536 possible memory locations which may be either storage devices (RAM, ROM, etc.) or interface devices (PIA, etc.). The basic MPU contains two 8-bit accumulators, one 16 -bit index register, a 16 -bit program counter, a 16 -bit stack pointer, and an 8 -bit condition code register. The condition code register indicates carry, half carry, interrupt, zero, minus, and 2's complement overflow. Figure 2 shows a functional block of the MC6800 MPU.

The MPU uses 72 instructions with six addressing modes which provide 197 different operations in the MPU. A summary of each instruction and function with the appropriate addressing mode is shown in Appendix A of this note.

[^0]| Characteristic | Successive Approximation |  |  | Dual Ramp |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 8-Bit <br> Software | 10-Bit <br> Software | 8-Bit <br> Hardware | 12-Bit <br> Software | 3½-Digit <br> Software | 4 $1 / 2$-Digit <br> Software | 3 $1 / 2$-Digit <br> Hardware |
| External Hardware | 8-Bit DAC Op Amp Comparator | 10-Bit DAC Op Amp Comparator | 8-Bit DAC SAR* Op Amp Comparator | MC1405 | MC1405 | MC1405 | MC1405 MC14435 MC14558 (for 7-segment display) |
| Conversion Rate | $700 \mu \mathrm{~s}$ <br> Constant | $1.25 \mathrm{~ms}$ <br> Constant | $60 \mu \mathrm{~s}$ for MPU, plus A/D Conversion Time | $\begin{aligned} & 165 \mathrm{~ms} \\ & (\max ) \\ & \text { Variable } \end{aligned}$ | $\begin{gathered} 60 \mathrm{~ms} \\ \text { (max) } \\ \text { Variable } \end{gathered}$ | $\begin{aligned} & 600 \mathrm{~ms} \\ & \text { (max) } \\ & \text { Variable } \end{aligned}$ | $183 \mu \mathrm{~s}$ (min) for MPU, plus A/D <br> Conversion Time |
| Interrupt Capability | Allowed | Allowed | Allowed | Not Allowed | Not Allowed | Not <br> Allowed | Allowed |
| Number of Memory Locations Required (Including PIA Configuration) | 106 | 145 | 42 | 84 | 296 | 328 | 58 |
| Serial Output Available | Yes | Yes | Yes | No | No | No | No |

*Successive Approximation Register

## FIGURE 1 - Relative Merits of A/D Conversion Techniques

The RAMs used in the system are static and contain 1288 -bit words for scratch pad memory while the ROM is mask programmable and contains 10248 -bit words. The ROM and RAM, along with the remainder of the MPU system components, operate from a single +5 volt power supply; the address bus, data bus and PIAs are TTL compatible.

The MPU system requires a $2 \phi$ non-overlapping clock with a lower frequency limit of 100 kHz and an upper limit of 1 MHz .


The PIA is the interface device used between the address and data buses and the analog sections of the A/D. Each PIA contains two essentially identical 8-bit interface ports. These ports (A side, B side) each contain three internal registers that include the data register which is the interface from the data bus to the $A / D$, the data direction register which programs each of the eight lines of the data register as either an input or an output, and the control register which, in addition to other functions, switches the data bus between the data register and the data direction register. Each port to the PIA contains two addition pins, CA1 and CA2, for interrupt capability and extra I/O lines. The functions of these lines are programmable with the remaining bits in the control register. Figure 3 shows a functional block of the MC6820 PIA.

Each PIA requires four address locations in memory. Two addresses access either of the two ( A or B sides) data/data direction registers while the remaining two addresses access either of the two control registers. These addresses are decoded by the chip select and register select lines of the PIA which are connected to the MPU address bus. Selection between the data register and data direction register is made by programming a " 1 " or " 0 " in the third least significant bit of each control register . A logic " 0 " accesses the data direction register while a logic " 1 " accesses the data register.

By programming " 0 "s in the data direction register each corresponding line performs as an input, while " 1 "s in the data direction register make corresponding lines act as outputs. The eight lines may be intermixed between inputs and outputs by programming different combinations of " 1 "'s and " 0 "s into the data direction register. At the beginning of the program the $\mathrm{I} / \mathrm{O}$ configuration is programmed into the data direction register, after which the control register is programmed to select the data register for $\mathrm{I} / \mathrm{O}$ operation.


The printouts shown for each A/D program are the source instructions for the cross assembler from the Motorola timeshare. Since the MPU contains a 16 -bit address bus and an 8 -bit data bus, the hexadecimal number system provides a convenient representation of these numbers. Although the assembler output is in hexadecimal, the source input may be either binary, octal, decimal or hexadecimal. A dollar sign (\$) preceding a number in the source instructions indicates hexadecimal, a percent sign (\%) indicates binary and an at sign (@) indicates octal. No prefix indicates the decimal number system.

Only the beginning addresses of the program and labels are shown in the source programs. These beginning addresses may be changed prior to assembling the total system program or the programs may be relocated after assembly with little or no modification.

## SUCCESSIVE APPROXIMATION TECHNIQUES

## General

One of the more popular methods of A/D conversion is that of successive approximation. This technique uses a DAC (digital-to-analog converter) in a feedback loop to generate a known analog signal to which the unknown analog input is compared. In addition to medium speed conversion rates, it has the advantages of providing not only a parallel digital output after the conversion is completed but also the serial output during the conversion.

Figure 4 shows the block diagram and waveform of the SA-A/D. The DAC inputs are controlled by the successive approximation register (SAR) which is, as presented here, the microprocessor. The DAC output is compared to the analog input ( $\mathrm{V}_{\mathrm{in}}$ ) by the analog comparator and its output controls the SAR. At the start of a conversion
the MSB of the DAC is turned on by the SAR, producing an output from the DAC equal to half of the full scale value. This output is compared to the analog input and if the DAC output is greater than the input unknown, the SAR turns the MSB off. However, if the DAC output is less than the input unknown, the MSB remains on. Following the trial of the MSB the next most significant bit is turned on and again the comparison is made between the DAC output and the input unknown. The same criteria exists as before and this bit is either left on or turned off. This procedure of testing each bit continues for the total number of DAC inputs (bits) in the system.

After the comparison of each bit the digital output is available immediately thus providing both the serial output as well as the parallel output at the end of the conversion. The serial output provides the MSB first, followed by the remaining bits in order. The total conversion time for the SA-A/D is the time required to turn on a bit, compare the DAC output with the input unknown and, if required, turn the bit off, multiplied by the total number of bits in the $\mathrm{A} / \mathrm{D}$ system. The conversion time is hence constant and unaffected by the analog input value.

One SA-A/D shown in this note uses an 8 -bit DAC (MC1408) to produce an 8 -bit A/D; a second version uses a 10 -bit DAC (MC3410)* to produce a 10 -bit A/D. Both of these are used in conjunction with the MPU as an SAR. In addition, the MC1408 is shown with the MC14549 CMOS SAR as a convert-on-command system under control of the MPU. All of these A/Ds produce a binary output. However, by adding the appropriate software a BCD output or 7 -segment-display outputs are available. Also by using a BCD-weighted DAC, the BCD output can be produced directly.


FIGURE 4 - 4-Bit Successive Approximation Converter

## 8-Bit SA Program

The flow chart for the 8-bit MPU A/D system is shown in Figure 5; Figures 6 and 7 show the software and the hardware external to the microprocessor. The DAC used is the MC1408L-8 which has active high inputs and a current sink output. An uncompensated MLM301A operational amplifier is used as a comparator while an externally compensated MLM301A or internally compensated MC1741 operational amplifier is used as a buffer amplifier for the input voltage. The output voltage compliance of the DAC is $\pm 0.5$ volt; if the current required by the D/A does not match that produced from the output of the buffer amplifier through R1 and R2, then the DAC output will saturate at 0.5 volt above or below ground, thus toggling the comparator. The system is calibrated by adjusting R1 for 1 volt full scale, and zero calibration is set by adjusting R3.


The first MPU instruction for the 8 -bit A/D is in line 45 of Figure 6. After assembly, this instruction will be placed in memory location $\$ 0 \mathrm{~A} 00$ as defined in the assembler directive of line 42. The assembled code for this program is relocatable in memory as long as the PIA addresses and storage addresses are unchanged. The program as shown requires 106 memory bytes. Source program lines 45 through 53 configure the PIAs for the proper input/output configuration. PIA1BD is used for various control functions between the MPU system and the external hardware. The exact configuration of this PIA is shown in lines 28 through 33 of Figure 6. PIA1AD provides the 8 -bit output needed for the DAC. Lines 51 through 53 set bit 3 of the PIA control register to access the data register for the actual $\mathrm{A} / \mathrm{D}$ program.

Lines 55 and 56 set the conversion finished flag, which consists of a LED on the hardware schematic, after which the program enters a loop in lines 63-65 which causes the MPU to wait until the cycle input line goes high. (This feature could be eliminated if the program was a subroutine of a larger control program.) In this case, when a conversion was to be made the control program would go to the A/D subroutine and return with the digital results. Lines 68 and 69 clear the PIA-A which is connected to the DAC inputs and an internal memory location. This memory location is used as a pointer to keep track of which bit of the DAC is currently being tested. Next the conversion finished line is reset indicating a conversion is in process and the carry bit of the condition code register is set. The memory location POINTR is then rotated right in line 79 , moving the carry bit of the condition code register into the MSB of that memory location. Line 80 is a conditional branch that determines if all 8 bits of the DAC have been tested. After nine rotations of POINTR the carry bit will again be set indicating all 8 bits have been compared.

Program lines 81 through 83 load the previous DAC value into an accumulator and the next DAC bit is turned on for the comparator test. An $8 \mu$ s delay produced by
the NOP instruction of lines 87 through 90 allows the DAC and comparator to settle to a final value before the comparator test of lines 91 and 92 . At this point if the comparator was high the Yes loop is executed, which generates a simulated clock pulse and a serial output " 1 ". If the comparator was low, lines 95 through 101 are executed, resetting the bit under test and generating a simulated clock pulse and a serial output of " 0 ". The three NOP instructions of the Yes loop equalize the execution time between the high and low comparator loops. After completion of either the high or low comparator loop, the A accumulator which contains the new digital number is stored in PIA1AD and in a RAM memory location labeled ANS. Then the next bit of the DAC is tested in the same manner and this procedure is continued until all eight DAC inputs have been tested. When this has occurred the program returns to line 55 where the conversion finished flag is "set" and the MPU awaits the next cycle input from PIA1BD.

The total conversion time is $700 \mu \mathrm{~s}$ for the 8 -bit converter assuming a 1 MHz MPU clock frequency. The simulated clock pulse is $7 \mu \mathrm{~s}$ wide and can be used to indicate when to sample the serial output.

36.000
37.000 CDMF-CDMFARATUR, SL-SIMULATED ELICK, Sロ-SERIFL ZUTPUT
38.000
39.000
40.000
41.000
42.000 पRE कOROO
43.000
44.000
45.000
45.000
47.000
48.000
49.000
50.000
51.000
52.000
53.000
54.000
55.000
57.000
58.000
59.000
60.000
61.000
62.000
63.000
64.000
65.000
66.000
67.000
68.000
69.000
70.000
71.000
72.000
73.000
74.000
75.000
76.000
77.000
78.000
79.000
80.000
81.000 LIA A FIATAD
82.000 ADI A FOINTF
83.000 STA A FIA1AI
84.000
85.000
86.000
87.000

HaF
88.000 NDF
89.000 NDF
90.000 NDF
91.000 LDA A PIAIED CIMFPRATAR TEST
92.000 EMI YES
93.000
94.000
95.000 LIA A PIFIAI
96.000 SUE A FOIHTR

REGALL FREVIDUS DIGITAL DUTFUT
SET HEW DIGITAL GUTFUT

CLR FIAIBD RESET CUNVERSIDN FINISHEI
+
+
CINYRT ROR FIINTR
ELS RSTART
*
*
YCLE LDA A FIAIBI
ANI A \#502
EEQ CYCLE
+
CLR FIA1AI
CLR FIINTR
*
-

SEC
+
**DELFí FDF CIMPAFATDR**


```
97.000 LDA E #SE0
99.000 CLR E
100.000 STA E FIA1ED
101.000 EFF END
102.000 +
103.000*
104.000 YES LIH A FIA1RU
105.000 NDP
106.000 NDP
107.000 NOF
108.000 LDA E 拃こ马
109.000 STA B FIF1EI
110.000 LDA E #F0S
111.000 STA E FIF1ED
112.000
113.000 EMI STA A FIAIAI
114.000 STA A RHS
115.000 BFA EDHVRT
116.000
117.000
118.000
119.000
120.000
121.000
12巳.000 MDH
SERIAL DUT OF "0", CLDCK SET
CLICK FESET
**HIGH EDMPRRATDR LDIF***
IELAY
SERIAL DIITFUTT DF "1": ELDCK SET
ELDCK RESET
```

98.000 STA E PIH1BI
98.000 STA E PIH1BI
98.000 －TA B PIAIBN

FIGURE 6 －8－Bit SA Software（Page 3 of 3）


FIGURE 7 －8－Bit SA Hardware

## 10-Bit SA Program

Figures 8 and 9 show the MPU software and external hardware for a 10 -bit successive approximation $A / D$ using the MC3410 DAC. The operation of this A/D is very similar to that of the 8 -bit A/D. Both the A and B halves of a PIA are required for the DAC output while the control lines (comparator, conversion finished, etc.) are also identical to that of the 8 -bit A/D previously discussed. The pointer for indicating which bit is currently under test is contained in two memory locations, PONTR1 and

PONTR2. The pointer is initialized in lines 63 and 64 and as before, it is continuously shifted to the left as each bit is tested. Lines 72 through 77 and lines 89 through 101 operate on both halves of the PIA, "setting" and "resetting" the DAC bits under test. The final answer is stored in the two PIA memory locations as well as two internal memory locations (ANS1 and ANS2).

By using the appropriate DAC and changing line 63 of the software program, the 10 -bit SA D/A can be modified for $9-16$ bit A/D operation.

50.000
51.000
52.000
53.000
54.000
55.000
56.000
57.000
58.000
59.000
60.000
61.000
62.000
63.000
64.000
65.000
66.000
67.000
68.000
69.000
70.000
71.000
72.000
73.000
74.000
75.000
76.000
77.000
78.000
79.000
83.000
84.000
85.000
86.000
92.000
93.000
94.000
95.000
96.000
97.000
98.000
99.000
100.000
101.000
102.000
104.000 EMI YES
105.000
106.000
107.000
108.000
109.000
110.000
111.000
112.000
80.000 DLF FIA1BD
81.000 LTA A $\# \Phi 04$
82.000 STA A FOHTR 1
87.000 CUNWRT ROR FIMTR1
88.000 RIR FINTRE
89.000 BCS RESTART
90.000 LDH A FIAEAD
91.000 AIII A FINTR 1
103.000 LIA A FIA1EI

CLR PIAEBC
LDA A \＃57C
STA A FIA1BD
LDA $A$ 㴗0FF
STA A PIAEAI
STA A FIAEED
LIA $A$ \＃
STA A PIA1BC
STA A PIAEAC
STA A PIAEEC
－
FESTART LDA F \＃w10
STA A FIA1EI
CLR PANTR1 CLR FINTRE

CYCLE LIA A PIA1BD
FNI $A$ 祘時
BEQ CYCLE
－
CLR FIAEAI
LLF FIAEBI
＊
＊
－
－

AID A FINTRI
LIA A FIFEETI
AITI a FIMTFE
sta a piazeb
＊
HAP
HOF
NDF
NDF
＊
LIIA a pIAEAI
SUE A PIHTFI
sta a fiAEAI
STA F FINS 1
LIA A PIAEBI

SET COMVERSIUN FINISHEII
＊CYCLE TEST＊
－RESET IAC：IHFUTS＊

RESET CONVEFSIGN FINISHED

FELALL FREVIQUS IIGITAL JUTFUT（S LSE）
SET HEW IIGITAL DUTFUT
FEGALL FREVIOUS IIGITAL DUTFUTCE MSE：
SET NEW HIGITAL DUTFUT
－DELAY FDR CDMAARATDR＊

GIMPARATEF TEST
113.000 SUB A PINTRE
114.000 STA A PIAEBI
115.000 STA A ANSE
116.000 LDA E $\#$ कе0
117.000 STA E PIR1BD
118.000 CLR B
119.000 STA B PIAIBD
120.000 ERA EKHI
121.000
122.000
123.000
124.000 YES LDA A $\$ \$ 05$
125.000 HELAY DEC A
126.000 BNE DELAY
127.000 LDA E =\%こを
128.000 STA B FIA1BD
129.000 LDA B $\# 508$
130.000 STA E FIA1BI
131.000 NIGF
132.000 NAF
133.000
134.000 END BRA CINVRT
135.000
136.000
137.000
138.000 MaH

SERIAL DUTFUT (CLICK ITHLY)
CLDCK RESET
-HIGH COMFARATDR LODF*
TIME EQUAL IZATIDA

SERIAL GUTPUT

## CLDCK RESET

FIGURE 8 - $\mathbf{1 0}$-Bit SA Software (Page 3 of 3 )


## External SA System

The third successive approximation program, shown in Figures 10 and 11, uses an MC1408 DAC with the MC14549 CMOS SAR for a convert-on-command A/D system. This system is controlled by the MPU through the CA1 and CA2 PIA pins to start a conversion and store the results of this conversion in memory when the conversion is finished. The 8 -bit data word from the A/D is brought in to the MPU system through PIA1AD. The advantages of this A/D system are that a minimum number of software instructions are required, a higher speed conversion is possible, and the MPU may be performing other tasks during the conversion. The disadvantage is a higher parts count and increased cost.

The program for this A/D, shown in Figure 11, is written as a subroutine of a larger program. This larger program is simulated with the instructions of lines 28
through 31 . The subroutine starts in line 34 , unmasking the interrupt input on CA1 and setting CA2 high. (For additional information on use of the CA1 and CA2 lines, see the MC6820 data sheet.) CA2 initiates the conversion. Line 35 is a dummy read statement necessary to clear the data register of the interrupt bit associated with the CA1 input line. Then a wait for interrupt instruction stores the stack in anticipation of the A/D conversion being completed. When the conversion is finished the CA1 line is toggled by the EOC output of the MC14549 and the program goes to line 43 where CA1 is masked and CA2 is set low, thus stopping any further conversion sequences by the $A / D$. The digital results are loaded into the $A$ accumulator through PIA-A and stored in memory location TEMP. Then the MPU returns from the interrupt and finally returns from the subroutine.

The entire sequence requires $60 \mu$ s plus the conversion time of the A/D.


```
10.000 TEMF FMB 1
11.000
12.000
13.000 DRG $4004
14.000 PIA1FU RME 1
15.000 PIA1RC RME 1
16.000
17.0000
18.000
19.000
20.000 DRG $0300
E1.000 CLR FIAIAL
EE.000 LLF FIFIAII
E3.000 LINA A #ま3C
24.000 STH A FIAIAC
25.000 LDS #w0020
26.000
27.000
28.000 NAF
E9.000 JSR CDHVRT
30.000 ENII HIP
31.000 BRF ENII
32.000 +
33.000
34.000 CDNVRT LDA H #$3F
35.000 LDA E FIA1HD
36.000 STA A FIFLAL
37.000 WFI
38.000 RTS
39.000
40.000
41.000
42.000
43.000 INTRFT LDH H #W36
44.000 STA F FIAIFC
45.000 LIA F PIAIAI
46.000 STA H TEMF
47.000 RTI
48.000
49.000
50.000
51.000
51.000 mbrt
```

FIGURE 11 - 8-Bit External SA Software (Page 2 of 2)

## DUAL RAMP TECHNIQUES

## General

Another commonly used method for A/D conversion is the dual ramp or dual slope technique. This approach has a longer conversion time than that of the successive approximation method. The conversion time period is also variable and input voltage dependent. However, this method yields an A/D converter of high accuracy and low cost.

As the name implies the dual ramp method consists of two ramp periods for each conversion cycle. Figure 12 shows the basic waveforms for the dual ramp A/D. The
ratio in time of the ramp lengths provides a value representing the difference between a reference and an unknown voltage. During time period T 1 , the input unknown is integrated for a fixed time period (fixed number of clock cycles). The integrator voltage increases from the reference level to a voltage which is proportional to the input voltage. At the end of this time period a reference voltage is applied to the input of the integrator causing the integrator output voltage to decrease until the reference level is again reached. The number of clock cycles that are required to bring the integrator output voltage back to the reference level is proportional to the input unknown voltage.

CA2 output of PIA1BC control register. Then the conversion is restarted, this time with a positive input polarity. The polarity detection instruction is found in line 131. If after the offset count subtraction in lines 129 and 130 the condition code carry bit is "set", the MC1405 has a negative input voltage. This occurs when the negative input subtracts from instead of adding to the offset current in the MC1405 and does not allow the ramp down time period to reach at least a value of 10010 counts. If the carry bit has been "set" then the program branches to
line 236 where the CA2 line is toggled. Also due to the difference in a positive polarity conversion and a negative polarity conversion a short delay loop has been added in lines 238 and 239 to improve accuracy at very small input voltages.

The entire $31 / 2$-digit A/D requires 296 memory locations but can be reduced if the BCD-to-7 segment decoding is performed external to the MPU system. With a 1 MHz MPU clock frequency this program has a full scale conversion time of 60 ms .


FIGURE 16 - $31 / 2$-Digit Dual Ramp A/D Flow Diagram

```
        1.000 NAM DWAES
    2.000 DFT MEM
    3.000 +
    4.000
    5.000
    6.000 * *
    7.000 * *
        3 1/E DIGIT H/D
        *
    8.000* *
    9.000
10.000
11.000
12.000 * THIS CONVERTER USES A MC1405 IH EON.NHNTIDN WITH THE
13.000 * MLG800 MPU TU PROLULE A S 1/E DIGIT F/D. THE
14.000 * IINHL RAMF METHUI DF F.II COMVERSICM IS USEN.
15.000
16.000
17.000
18.000
19.000
20.000
21.000
2E.000
23.000
24.000
25.000
20.000
27.000
28.000
29.000
30.000
31.000
3E.000
33.000
34.000
35.000
36.000
37.000
38.000
3%.000
40.000
41.000
42.000
43.000
44.000
45.000 DRG $0000
46.0100 MSE FME 1
47.000 LSE RME 1
48.000 INIEX FWIE E
49.000 MSETEM RME 1 TEMF STIRFIGE OF EIMHW'Y FHSWER
50.000 LSETEM RME 1
51.000
52.000
53.000
54.000 [FFB $0010
55.000 DMTTEN FME 1
56.000 HMIITHII RME 1
57.000
5S.0006
        *
5%.000 DRES $4004
60.000 FIFIAI RME }

\section*{FIGURE 17 - \(3 \%\)-Digit Dual Ramp Software (Page 2 of 5)}
```

61.000 PIA1RC RMB 1
62.000 FIA1ED RME 1
63.000 PIA1BC RMB 1
64.000 PIAEAD RME 1
65.000 PIAERC RME 1
65,000 FIAEED RMB }
67.000 FIA2BC RMM 1
68.000*
69.000.
70.000 पRG %0月00
71.000*
72.000 * *FIA ASSEMBLY**
73.000 CLR FIAIAIS
74.000 CLR FIA1BC
75.000 CLR FIAEAC
76.000 CLR FIHEEC
77.000 LDA A \#\$7C
78.000 STA A PIAIED
79.000 LDA A :\$0FF
80.000 STA A PIALAD
8 1 . 0 0 0 ~ S T A ~ A ~ P I A E A D ~
82.000 STA A PIAEEL
83.000 LUA A \#\$34
84.000 STA A FIHIHL
85.000 STA A PIA1BC
86.000 STA F FIAEAC
87.000 STA A PIAEBC
86.000
89.000 LIIH A \#\$0C
90.000 STA A INDEX
91.000
92.000.
93.000.
94.000
85.000
96.000 LDH A \#504
97.000 STA A FIA1RD RL HIEH
98.000 START LIA A PIAIED COMFARATOR TEST
99.000 EMI START
100.000 CYCLEI LDH A \#\$14
101.000 STA A FIAIED CUNVERSIGN READY ANII RE HIGH
102.000
103.000
104.000 * **CYCLE TEST**
105.000 CYCLE LDA G PIA1BD
105.000 ANII H =F0E
107.000 EEQ EYCLE
108.000 RESTAR LIX \#\$07D0
109.000 CLR FIA1BD RESET QVERRANGE, CONVERSIDN FINISHEII FMII SET RE LDW
110.000 EDMF LDA A FIALEI
111.000 BFL CDMP
112.000 * **RHMF UF TIMING EYCLE**
113.000 RAMPUF LIA E :\$504
114.000 DEX
115.000 ENE RAMPUP
116.000.
117.000* **RAMF DDWN TIMINE CVCLLE*
118.000.
119.000
120.000
RFMMIN STA B PIA1BI
RC HIGH

```
```

121.000
INX
CPX \#0000
LIN A FIA1ED COMPARATUR TEST
BMI RAMFIIN
*
STX MSE
LDAF A MSE+1
LDA E MSB
SUE A \#\$6.4
SBC B \#%00
BCS POLRY1
STA A MSE+1
STA E MSE
STA A MSBTEM+1
STA E MSETEM
*
*
*
+
+
*
*
*
CLF UNTTEN
CLR HNDTHII
LIK \#%0010
EEgIN LIAA A UNTTEN
TAE
ANII A \#% OF
SUE F *क05
BMI AT
ADD E \#%03
HT TEA
FNTD A \#SOFO
SUE F \#\$50
BMI BT
ADD B %\$30
BT STA E UNTTEN
*
LIAF A HNDTHGO
TAE
FN\I A \#\#WF
SUB A \#\$05
EMI CT
FIDI E \#503
CT TEA
ANII A \#\#OFO
SUB A \#\#550
BMI OT
ADD E \#\$30
IT STA E HNIITHII
172.000
173.0000
174.000
175.000
ASL LSETEM
ROL MSETEM
FDL UNTTEM
ROL HNDTHII
IEX
EHE EEGIM

```

\section*{4½-Digit Dual Ramp Program}

The microprocessor software for a \(41 / 2\)-digit dual ramp \(\mathrm{A} / \mathrm{D}\) is shown in Figure 19. This program in an extension of the 3112 -digit A/D just discussed and has a full scale input voltage of 1.9999 volts. Due to the addition of the extra digit, a fourth PIA port for the 7 -segment display is required. The PIA port configuration used for ramp control, comparator, etc. is identical to that used in the \(31 / 2\)-digit A/D.

The addition of the extra digit also implies a longer ramp up time period which is produced by increasing the initialization of the index register in line 115. This longer ramp up time period also requires the change of the extra count subtraction statements of lines 137 and 138 to
maintain the extra count subtraction of \(10 \%\) ramp up time. Also, the longer ramp up time period will require a larger integration capacitor to prevent saturation of the MC1405 integrator. This is of course, assuming the same MPU clock frequency. The remainder of the A/D external hardware is unchanged except for the addition of the fourth full digital display. Figure 18a can be used for the \(41 / 2\)-digit A/D without modification, and Figure 18 b can be used with only the addition of another digit.

The software for the binary-to-BCD converter remains the same for the \(41 / 2\)-digit A/D since it is capable of handling up to 16 bits. The conversion routine for BCD-to- 7 segment code must be modified to handle the extra digit although the same basic technique is retained.
```

    46.000 MSE FME 1
    47.000 LSE FMB 1
    48.000 INDEX RME &
    49.000 MSBTEM RME 1
    50.000 LSBTEM RMB 1
51.000
5e.000
53.000
54.000 DRE \$0010
55.000 UNTTTEN RMB 1
56.000 HNDTHI RME 1
57.000 TENTSD RME 1
58.000
59.000
60.000 पRE \$4006
61.000 PIA1BI RME 1
62.000 FIA1BC RMB 1
63.000 FIAEAI RMB 1
64.000 FIAEAC RME 1
65.000 PIAEBD RMB 1
66.000 FIAEBC RME 1
67.000 पR5 54010
68.000 PIASAD RME 1
E9.000 PIASAC RMB 1
70.000 FIASED RME 1
71.000 PIASEE RME 1
72.000
73.000
74.000
75.000
76.000
77.000 CLR FIA1BC
75.000 CLR FIAEAC
79.000 CLR FIAEEC
80.000 CLR FIASAC
81.000 CLR PIF3BC
S2.000 LTH A \#54D
83.0000 STA A PIAIBII
84.000 LDA A \#FOFF
85.000 STA A PIAEAD
86.000 STA A FIAEED
87.000 STA A FIASAD
88.000 STA A FIASET
89.000 LTH F \#\$53
70.000 STA A FIA1EC
91.000 STA A FIAEAC
92.0000 STA A FIAEBC
93.000 STA A PIABAC
94.000 STA A PIASEC
95.000.
96.000 LDA A 5W0C
97.000 STA A INDEX
98.000*
99.000*
100.000 *
101.000
102.000
*
103.000 LDA A \#%.04
104.000 STA F FIAIED FC HIGH
105.000 START LDH A FIALBD CDMFARATDR TEST
E SIDE, IATA REGISTER
B SIDE, CONTROL REGISTER
A SIDE, DATA REGISTER
H SIDE, CDHTRDL REGISTER
E SIDE, IATA REGISTER
E SIDE, CONTROL REGISTER
A SIDE, TATA REGISTER
A SIDE, CONTROL REGISTER
E SIDE, IATA FEGISTER
E SIDE, CDNTROL REGISTER
PIA RSSEMBLY
+
ORG F0AO0
REMAINING FIF'S ALL DITTPUTS
1
1
1
1
1
1
1
*
*
*
*
SETS PIA CINTROL FEGISTER BIT 3 HIGH
FIRST TWD HEX IIGITS DF LIOK-UF
TABLE FDDRESSES

```
1

\section*{APPENDIX B}

\section*{BINARY-TO-BCD CONVERSION}

A standard technique for binary-to-BCD conversion is that of the Add 3 algorithm. Figures B1 and B2 show a flow diagram and example of this algorithm. The technique requires a register containing the N -bit binary number and enough 4 -bit BCD registers to contain the maximum equivalent BCD number for the initial binary number. The conversion starts by checking each BCD register for a value of 5 or greater. If this condition exists in one or all of these registers (initially this condition cannot exist), then a 3 is added to those registers where this condition exists. Next the registers are shifted left with the carry out of the previous register being the carry in to the next register. Again each BCD register is checked for values of 5 or greater. This sequence continues until the registers have been shifted N times, where N is the number of bits in the initial binary word. The \(B C D\) registers then contain the resulting \(B C D\) equivalent to the initial binary word. The example in Figure B2 starts with an 8 -bit binary word consisting of all " 1 's." This word is converted to the BCD equivalent of 255 by this technique. After 8 shifts the last binary bit has been shifted out of the binary register and the hundreds, tens, and units registers contain a 255 .

Figure B3 shows an MC6800 software routine for performing this technique of binary to BCD conversion. The initial binary number is a 16 -bit number and occupies memory locations MSB and LSB; this binary number is converted to the equivalent BCD number in memory locations TENTSD, HNDTHD and UNTTEN. Each of these memory locations contains two BCD digits. Eightythree memory locations are required for program storage with a maximum conversion taking 1.8 ms .


FIGURE B2 - Binary to BCD Conversion

```

24.000
25.000
25.000
27.0000
28.000
29
99.000 BEGIN LDA A UNTTEN
30.000 TAB

31.000 AMU A \$$$
0F
32.000 SUB A }#$0
33.000 BMI AT
34.000 ADI B #$003
35.000 AT TBA
36,000 AND A #$0FO
37.000 SUB A = % 350
38.000 BMI BT
39.000 ADD B $#530
40.000 BT STA B UNTTEN
41.000
42.000 LDA A HNDTHI HUNDREDS CDMFARISLM
43.000 THB
44.000 AND A #SOF
45.000 SUE R #$505
4 6 . 0 0 0 ~ B M I ~ C T ~
47.000 HUII B =2003
48.000 CT TBA
49.000 AND A #$0F0
50.000 SUB A
$$50

51.000 BMI DT
52,000 HDII E 4\$30
53.000 IT STA E HNDTHD
54.000
55.000 LDA A TENTSD TEHS OF THIUSFHIIS CDMFHRISDM
56.000 THE
57.000 SUB A \$1505
5 6 . 0 0 0 ~ B H I L ~ E T ~
59.000 FDLI B \#\$0.3
60.000 ET STA B TENTSD
61.000*
62.000.
63.000 ASL. LSE
64.000 ROL MSB
65.000 ROL UNTTEN
66.000 RDL HF*DTHI
67.000 ROL TENTSI
68.000 DE:
69.000 ENE BEGIN END OF CONYERSIGN CHECK
70.000
71.0000
72.000*
73.000.
74.000 ENHI
75.000 mLM
**EGINNING IF PROGRAM**

```

DRG \$0F00
CLR UNTTEN
CLR HNDTHD
CLR TENTSI
28.000 CLR TENTS
28.000 LDX \(\# \$ 0010\)
29.000 BEGIN LIA A UNTTEN
30.000 TAB
31.000 AND A \(\# \$ 0 F\)
32.000 SUB A \(\# \$ 05\)
33.000 BMI AT
34.000 ADI B \(=\$ 03\)
36.000 AND A \#\$OFO
37.000 SUB A \(=350\)
33.000 BMI BT
39.000 ADD B \(\$ 330\)
40.000 BT STA B UNTTEN
41.000 .
42.000 LDA A HHDTHI
43.000 THB
4.000 HiMI A +3N0F
45.000 SUB A \(\because\) :D05
46.000 BMI CT
47.000 ADII B \(\# 03\)
48.000 CT TBA
49.000 AND A \(\#\) BOFO
50.000 SUB A \(\$ 50\)
1.000 BNI DT
5.000 HDI E \(4 \$ 30\)
5.000 DF STA B HIDTHD
54.000
55.000 LDA A TENTSD TEHS OF THIUSFHIIS CDMFHFISDM
57.000 SUB A \(\$ 305\)
56.000 BHI ET
59.000 HDU B \(\# \$ 03\)

ISI
61.000
62.000
63.000 ASL LSE

S4.000 RDL MSB
65.000 ROL UNTTEN
66.000 KOL HIHDTHI
or.000 Ral TENTSD
69.000 BHE BEGIN

END OF CIHVERSIGY CHECK

MOTOROLA Semiconductor Products Inc.```


[^0]:    Circuit diagrams external to Motorola products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information in this Application Note has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Motorola Inc. or others.

