# PROGRAMMING THE 6800 MICROPROCESSOR 

- Bob Southern


# Algonquin College 

Ottawa Ont. Canada
A self-instructional workbook
for assembly language and machine code programming
of the 6800 family of microprocessors and peripherals

Chapter 1 - Binary and Hex Numbers
2 - Accumulator Operations
3- Symbolic Addressing
4 - Index Register
5 - Branching Assembly Language
6 Branching Machine Code
7 - ACIA - Asynchronous Communications Interface Adapter

8 - PIA * Perípheral Interface Adapter
9 - Subroütines
10 - Stack Operations
11 or interrupt

Appendices:


F1, F27.5? ..... PIA

Q FIRT

## Acknowledgments

- Many people helped make this workbook possible. I would like to thank Peter Booler, Brian Bradley, Michel Brulé and Bill Foster of Algonquin College, and Don Lindsay of Dynalogic Limited for their advice and comments. I also would like to thank Lynne Hall who formatted and typed this book. Lastly, I would like to thank Richard Leir, John Oldfield and John Quarterman for their time in testing the final version of this book.
- The program on the front cover was written by Don Lindsay of Dynalogic Limited, Ottawa.

Bob Southern

## Disclaimer

- The information contained in this workbook has been carefully checked and is believed to be correct. However the author and publisher cannot assume responsibility for errors or omissions or liability for any damages or consequential damages arising from the use of this workbook.

Copyright (c) 1977 R.W. Southern All rights reserved

This book or parts thereof may not be reproduced in any form without the permission of the copyright holder.

## PROGRAMMING THE 6800 MICROPROCESSOR

## ABOUT THIS WORKBOOK

This workbook has one purpose only, to help you to learn the fundamentals of assembly language and machine code programming of the 6800 microprocessor and its peripheral devices. Considerable coverage is given to programming of input/output devices, an essential part of microprocessor applications. The ACIA and PIA, each with their various modes of operations, are explored in detail in both non-interrupt and interrupt modes. Program design and documentation is emphasized, enabling others to understand the purpose and operational details of your programs. Programming hints and aids are included along with the answers.

## FOR WHOM

This workbook was designed primarily for use by students at the community college level, although it has been successfully used by at least one capable high school student. Previous programming experience is not necessary. Early high school mathematics is adequate, although mathematical competence beyond this level is a good predictor of success.

## THIS WORKBOOK IS <br> AVAILABLE FROM

Motorola Semiconductor Products Inc. Literature Distribution Center P.O. Box 20924 Phoenix, AZ 85036

$$
\text { Copyright (C) } 1977 \text { R.W. Southerm. }
$$

The programmed notes in this workbook are for your use at your own pace. Take your time, proceeding to the next frame when you are satisfied with your answer, after comparison with the answer given.

To use these notes effectively:
(a) Cover the given answer shown below the horizontal line following each question. A data card is very convenient for this.
(b) Read the text material given in the frame.
(c) Write your answer to the question asked.
(d) Compare your answer with the answer given and when you fully understand any differences, if any, proceed to the next paragraph.

For practice attempt the following question, after covering the answer below the line. Write your answer here.
"After answering the question what should the student do?"


Answer: The student should compare his/her answer with the one given in the workbook and, when satisfied with any differences, move on to the next paragraph.

Before starting please read the left page to get the most benefit from this programmed instruction workbook.

## PRE-TEST

If you are familiar with binary and hexadecimal arithmetic operations, try the test below. If this is not familiar to you, turn the page and start the instruction in frame 1-1.
(a) Calculate 75-41, after first converting each decimal number to its hexadecimal value, then performing the subtraction. Verify by converting your answer back to decimal. Write your answer on this page.
(b) Repeat (a) in binary rather than hexadecimal. Solutions are on the next page.
(a) Solution: $75-41=34$ (decimal)

| $2 L 75$ | $\underbrace{1001011}$ | $2 \quad 41$ | $\underbrace{101001}$ |
| :---: | :---: | :---: | :---: |
| $2 L 37+1$ | 4 B | $2 L 20+1$ | 29 |
| $2\lfloor 18+1$ |  | $2 L 10+0$ |  |
| $2 \underline{L}+0$ |  | $2 L \underline{5}+0$ |  |
| $2 L \underline{+}+1$ |  | $2 \underline{L}+1$ |  |
| $2 \underline{L}+0$ |  | $2 L 1+0$ |  |
| $2 L 1+0$ |  | $0+1$ |  |

Calculate -29 then add 75, all in hex.
FF
-29
D6
$+\frac{1}{\text { D7 }}$
+4B
22 hex

$$
\not \longrightarrow 2 \times 16^{0}=2,+34 \text { decimal }
$$

(b)

$$
\begin{aligned}
& 75=01001011 \quad \text { (as an } 8 \text { bit number) } \\
& 41=00101001
\end{aligned}
$$

one's complement of $41=11010110$

$$
+\quad 1
$$ two's complement of $41=11010111$ plus 75

$$
01001011
$$

overflow ${ }^{100100010} \longrightarrow^{\longrightarrow} 1 \times 2^{1}=2$ 34 decimal

If your answers are correct skip over to Chapter 2, otherwise start Chapter 1 instruction on the opposite page.

The number system most familiar to us is the decimal one, in which a character has ten possible states, 0 to 9 . Adding 1 to 9 results in 10 , that is " 0 " with " 1 to carry" or simply " 0 with a carry".

A decimal number 527 means: 7 units $=7$
plus 2 tens $=20$
plus $\quad 5$ hundreds $=500$
Another decimal concept to note is that $10^{3}=10 \times 10 \times 10=1000$. Similarly $10^{2}=10 \times 10,10^{1}=10$ and $10^{\circ}=1$. In fact any value, raised to the power of zero, equals 1.

The decimal number 527 may then be expressed as:

$$
\begin{aligned}
& 527 \\
& \left\{\begin{array}{l}
10 \text { used with decimal numbers. } \\
\rightarrow 2 \times 10^{0}=7 \times 1=7 \\
5 \times 10^{2}=5 \times 100=500
\end{array}\right.
\end{aligned}
$$

Computers use the binary or two-state number system, that is each "binary digit" or "bit" has only two states, 0 or 1. Adding 1 to 1 results in 0 with a carry.

The first 3 numbers in the binary number system are 0,1 and 10. This is seen by adding

| 0 |  |
| ---: | ---: |
| +1 |  |
| +1 | then1 <br> +1 <br> $=10$$\quad=2$ (decimal) |

In binary add $2+1$. Your answer should be written above this line. Then check your answer.

$$
\begin{array}{r}
10 \\
+1 \\
\hline=11=3 \text { (decimal) } \quad 11 \text { (binary) }=3 \text { (decimal) }
\end{array}
$$

Now calculate the binary values for 4, 5 and 6, starting from the binary equivalent of 3 .


In summary the binary equivalents of 0 to 6 are:

| Decimal | 0 | 1 | 2 | 3 | 4 | 5 | 6 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| Binary | 0 | 1 | 10 | 11 | 100 | 101 | 110 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Leading zeros could be used with the above binary numbers, if desired, e.g., $110=0110$ if a 4 bit number is required.

A subscript will be used from now on to denote the number system, e.g., $110_{2}$ is the binary number 110 , while $110_{10}$ is the decimal number 110. When the number system is obvious the subscript may be omitted.

Interpretation of the binary number 101 is:

$$
\begin{aligned}
& \xrightarrow{101} \begin{array}{l}
\longrightarrow 1 \times 2^{0}=1 \\
\rightarrow 0 \times 2^{1}=0 \\
\rightarrow 1 \times 2^{2}=4
\end{array} \\
& 5
\end{aligned}
$$

Determine the binary value for 8 and 9 .

| $8=1000$ | To verify $110=6$ |  | $110=6$ |
| :---: | :---: | :---: | :---: |
| $9=1001$ | + 1 |  | $+10=2$ |
|  | $111=7$ | OR | $\begin{aligned} & 1000=8 \\ & +\quad 1 \\ & \hline \end{aligned}$ |
|  | $1000=8$ |  | $1001=9$ |
|  | + 1 |  |  |
|  | $1001=9$ |  |  |

The second solution is more direct and also demonstrates binary addition with a carry.

In the binary number 101, the right bit carries the least weight and is therefore called the Least Significant Bit or LSB. The left bit carries the most weight ( $2^{2}$ in this case) and is the Most Significant Bit or MSB.

In binary, calculate $6+4$. Verify by converting your answer to decimal.


Calculate $8+7$ in binary. Verify your answer by converting it back to decimal.
$1111_{2}=15_{10}$

$$
\begin{aligned}
1000 & =8 \\
+\underline{0111} & =7 \\
1111 & =15
\end{aligned}
$$

$$
\begin{aligned}
& 1111 \\
& \qquad 1 \times 2^{0}=1 \\
& \longrightarrow 1 \times 2^{1}=2 \\
& \longrightarrow 1 \times 2^{2}=4 \\
& \longrightarrow 1 \times 2^{3}=\frac{8}{15}
\end{aligned}
$$

In summary the binary equivalents for 0 to 15 are:
$0000=0 \quad 0100=4 \quad 1000=8 \quad 1100=12$
$0001=1 \quad 0101=5 \quad 1001=9 \quad 1101=13$
$0010=2 \quad 0110=6 \quad 1010=10 \quad 1110=14$
$0011=3 \quad 0111=7 \quad 1011=11 \quad 1111=15$

$$
1-6
$$

Each bit of a binary number is assigned a bit number
which is the same as its binary exponent as shown below.
1011
$\left\{\begin{array}{l}44_{\text {bit \#0 }}^{\text {bit \#1 }} \\ \text { bit \#2 } \\ \text { bit \#3 }\end{array}\right.$
What is another name for bit \#3 in this binary number 1011 ?

MSB or Most Significant Bit.
The bit number is also useful in determining the weight of each bit in a binary number, e.g.,


Let's look at a method to convert from decimal to $\frac{1-7}{\text { binary }}$ This method involves successive division of the decimal number by 2 , noting the remainder at each stage. Conversion of 1910 to binary is illustrated.


To verifys

$$
10011
$$

$$
\xrightarrow[\longrightarrow 1 \times 2^{0}=1]{\longrightarrow 1 \times 2^{1}=2} \begin{aligned}
& \longrightarrow 2^{4}=\frac{16}{19} 10
\end{aligned}
$$

Now calculate the binary equivalent of 69 and verify your answer.


Convert $117_{10}$ to binary and verify your answer by reconverting to decimal.


If you are satisfied with your progress proceed to the next frame. If not, try another number of your own choice now.

Let's look at binary addition now. Add $6+7$ in binary and verify your answer by converting it to decimal.


Calculate $5+7$ in binary and convert your answer to $\frac{1-10}{\text { to }}$ decimal to verify it.

$$
\left.\begin{array}{rl}
5 & =101 \\
7 & =111 \\
\hline 12_{10} & =11002 \\
& (\underbrace{\longrightarrow 1 \times 2^{2}=} \times 4) \rightarrow 12^{3}=8
\end{array}\right) \rightarrow 12_{10}=1100_{2}
$$

Values less than 1 can be expressed in binary as in the example below

$$
101.1 \text { binary point }
$$

The 1 on the right side of the binary point carries the weighting of $2^{-1}$ (or $0.5_{10}$ ), since the binary exponent continues to decrease by 1 for each move to the right. The decimal value is then

$$
\begin{aligned}
1 \times 2^{2}= & 4 \\
0 \times 2^{1}= & 0 \\
1 \times 2^{0}= & 1 \\
1 \times 2^{-1}= & \frac{0.5}{5.5}
\end{aligned}
$$

Express 110.11 in decimal.
$6.75_{10}$

$$
\begin{aligned}
1 \times 2^{2}= & 4 \\
1 \times 2^{1}= & =2 \\
0 \times 2^{0}= & 0 \\
R_{1}^{1} \times 2^{-1}= & 0.5 \\
F^{1} \times 2^{-2}= & \frac{0.25}{6.75_{10}}
\end{aligned}
$$

The weight of each bit of a binary number can be summarized by:


We'll return to the binary number system later. Meanwhile let's look at another way to express binary numbers, in hexadecimal form (hex for short) meaning 16 possible states.

A 4 bit binary number has 16 possible states, 0000 to 1111. Expressing each of the first ten values as a single character is quite familiar now.

$$
\begin{array}{ll}
0000=0 & 0101=5 \\
0001=1 & 0110=6 \\
0010=2 & 0111=7 \\
0011=3 & 1000=8 \\
0100=4 & 1001=9
\end{array}
$$

The problem now is that we need 6 more characters to express the next values, 1010 to 1111. Arbitrarily the letters $A$ to $F$ are assigned to express the missing values, that is:

$$
\left.\begin{array}{l}
A=1010 \\
B=1011 \\
C=1100 \\
D=1101 \\
E=1110 \\
F=1111
\end{array}\right\}
$$

The even values, $A, C$ and $E$ can be remembered by the word "ACE"

Appendix A summarizes the binary equivalents of the hex values, 0 to $F$. Without looking in Appendix A, what is the decimal equivalent of hex code $E$ ?
$1_{10} \quad E_{16}=1110=14_{10}$

$$
E_{16}=1110=14_{10}
$$

By breaking up longer binary numbers into groups of $\frac{1-13}{4}$ bits each we can express them in their hex equivalents e.g., the 8 bit binary number

10011010 can be grouped as
$\underbrace{1001}_{9} \underbrace{1010}_{A}$ or 9 A as the hex equivalent.
Each of the 2 characters can then be a number ( $0-9$ ) or a letter (A - F). Express 11000011 in hex and mark bit \#6 of this binary number.

C3


Hex codes are very popular with 8 bit microprocessors, such as the 6800, with 2 hex characters equalling 8 bits or 1 byte. If for some reason only 7 bits are used in a binary number, a leading zero may be added to fill out the 8 bits, e.g., $1011101=\underbrace{0101}_{5} \underbrace{1101}_{D}$

1-14
Express each of the following binary numbers in hex: 110001011111000111011


With a base of 16 the hex number 78 equals:

The hex number 78 can be expressed as 7816 to avoid confusion with the decimal number $78_{10}$, a different value.

Express each of the following hex numbers in binary and in decimal:
D4
39
6A
$D 4=\underbrace{11010100}_{D} \underbrace{D 4}_{4} \quad \begin{array}{l}\longrightarrow 4 \times 16^{0}=4 \\ \longrightarrow D=13 \quad 13 \times 16^{1}=208\end{array}\} 212_{10}$
$39=\underbrace{0011}_{3} \underbrace{1001}_{9}$

$$
\left(\begin{array}{l}
39 \\
\longrightarrow 3 \times 16^{0}= \\
\longrightarrow 3 \times 16^{1}=48
\end{array}\right\}{ }^{57}{ }_{10}
$$

$6 A=\underbrace{0110}_{6} \underbrace{1010}_{A}$

$$
\left\{\begin{array}{r}
10 \times 16^{0}=10 \\
6 \times 16^{1}=96
\end{array}\right\} 106_{10}
$$

1-16
Addition in hex can be challenging, although the problem does not exist for computers since they work in binary. Hex is for our convenience in expressing binary numbers.

One solution is to convert to binary, add the numbers and convert the answer back to hex, possible but not the fastest way. If we had 8 toes on each foot we could count on our toes to add. Did you ever consider why our number system has a base of ten?

The solution proposed is the use of the number line, until you become more familiar with hex addition.
For example: $9+3=C$
start here $\sim^{1} 2 \underbrace{3}$ count 3 to the right to get "C" 0123456789 ABCDEFO 123456789 ABCDEF Going beyond $F$ produces a carry
e.g., $D+5=12_{16}$, that is 2 plus a carry. start $\sim 12345$
0123456789 ABCDEEA 0123456789 ABCDEF

Using this principle show that $A+9=1316^{\circ}$

To verify s

| $A=1010$ |
| :--- |
| $2=1001$ |
| $1 \underbrace{0011}_{3}$ |$=1316$

Now add $C+9$ and verify your answer by adding the decimal equivalents.
${ }^{15} 16$

$C=12_{10}$
$9=\frac{9}{21_{10}}$
$15_{16}=15$
$\xrightarrow{\longrightarrow} \begin{aligned} & \longrightarrow 16^{0}=5 \\ & \longrightarrow 1 \times 16^{1}=16\end{aligned}$
K agrees
 decimal.
${ }^{14}{ }_{16}$

To verify $\quad{ }^{14} 16$

$$
\left(\begin{array}{ll}
14 \\
\longrightarrow 4 \times 16^{0}=4 & 7 \\
\longrightarrow 1 \times 16^{1}=\frac{16}{20_{10}} & D=\frac{13_{10}}{20_{10}}
\end{array}\right.
$$

It would have been easier to add 7 to $D$ rather than $D$ to 7 . The answer still is ${ }^{14} 1^{\circ}$
Add the hex numbers C and D. Verify your answer.
$C$
+D
$\mathrm{T}_{16}$


To verify

To add 2 column hex numbers each column is added separately, as in decimal. If the right column produces a carry it is added to the left column

$$
\begin{array}{ccc}
\text { e.g.. } \\
& \begin{array}{l}
2 F \\
+13 \\
42
\end{array} & F+3=2 \text { plus carry }
\end{array}
$$

Add the hex numbers $3 E+27$.

SE
$+27$
65
$\longmapsto E+7=5$ plus carry

1-21
Add the hex numbers 4 D and 25.
$72_{16}$
4D
25
7216
$\longrightarrow D+5=2$ plus carry
$4+2+$ carry $=7$
To verify we'll convert all data to decimal

$$
\begin{aligned}
& 4 D_{16}=4 \times 16^{1}+13 \times 16^{0}=64+13=77_{10} \\
& 25_{16}=2 \times 16^{1}+5 \times 16^{0}=32+5=37_{10} \\
& 72_{16}=7 \times 16^{1}+2 \times 16^{0}=112+2=14_{10} \xrightarrow[\text { agrees }]{\longrightarrow}+14_{10}
\end{aligned}
$$

Subtraction involves moving to the left on the number line, e.g., $D-5=8$ as seen below

$$
0123456789 \mathrm{ABCD}
$$

For the moment we will avoid "borrow" operations. Calculate B-7.


$$
1-23
$$

If we are to handle subtraction we have to recognize negative numbers since $9-3$ is actually $9+(-3)$. Consider the number line for an 8 bit binary number. Expressed in hex it extends from 00 to FF ( 0 to $255_{10}$ )


However, if 1 is added to $F F$ the result, still using 2 hex characters (8 bits), is FF

or 00 , the carry being lost as an overflow, outside the 8 bit limit. The question now asked is "What number, when 1 is added to it, becomes 0?" The answer is -1. By definition therefore $\mathrm{FF}=-1$. We now reconstruct our number line


What is the value of FD based on this number line?
-3 Since $F D+3=00$ (carry is outside the 8 bit limit) This new number line is called a signed number line since it permits both positive and negative values.

Continuing with the signed number line if the leading bit (MSB) of the 8 bit number $=1$, that is 8 or more for the first hex character, the number by definition is negative. The extent of this signed number line is shown below in decimal,


The extent of this signed number line is then $-128_{10}$ to $+12710^{\circ}$ Based on this number line which of the following hex values are negative,

$$
\begin{array}{llllll}
7 A & 94 & \mathrm{~F} 2 & 00 & 8 \mathrm{E} & \mathrm{CA}
\end{array}
$$

All except 7A and 00 are negative, having a leading hex character 8 or larger. If converted to binary all except 7A and 00 would have 1 as a leading bit.

If a larger range is needed for the signed number line 16 bits ( 2 bytes) could be used, again providing negative values if the leading bit equals 1 . This is sometimes referred to as a double precision value.

To determine the negative value for the hex number 31 is more difficult. A procedure shown below is based on the 2 's complement arithmetic used in binary subtraction.
The procedure then is:

- Start with the largest possible hex value
(ignoring the sign) $\longrightarrow F F$
- then subtract the number $\longrightarrow-31$ using the number line approach CE
- then add $1 \longrightarrow \frac{+1}{C F}$
A


To prove it the sum of CF and 31 should be zero in 2 character hex format. Prove it.

$F+1=0+$ carry
$C+3+$ carry $=0+$ carry
carry, which is ignored as an overflow
$C F=-31_{16}$
Determine the hex value for $-5 D$ and prove that it is correct by adding +5 D to it.

FF
$-5 \mathrm{D}$
A2
$+1$
$A 3=-5 D$


In the top row a more direct subtraction is seen in that $F$ and $D$ are separated by 2 , hence $F-D=2$.

## To check <br> A3

carry $\rightarrow 1 \begin{aligned} & +5 D \\ & 00\end{aligned}$

Now calculate -6C and verify it.

$$
\begin{array}{rl}
-6 C=94 & F F \\
& \frac{-6 C}{93} \\
& +1 \\
\hline 94
\end{array}
$$

To check:


1-28
The "two hex character" value of -3 is FD. If 4 characters are used to express -3 , prove that $-3=$ FFFD.

$$
1 \begin{array}{ll}
\text { FFFD } \\
+\quad 3 \\
\hline \begin{array}{l}
\text { carry }
\end{array} & \begin{array}{l}
\text { Similarly a } 6 \text { character representation would be }
\end{array} \\
\text { FFFFFD. }
\end{array}
$$

To determine the value of -3 using 4 hex characters, the procedure is FFFF

$$
\begin{array}{r}
-3 \\
\hline \text { FFFC } \\
+\quad 1 \\
=\quad \mathrm{FFFD}
\end{array}
$$

Using 6 hex characters -3 equals $\left\{\begin{array}{l}\text { FFFFFF } \\ -\frac{3}{-\quad \text { FFFFC }} \\ \frac{+}{\text { FFFFDD }}\end{array}\right.$
Almost all our work will employ 2 hex characters only. For 6 hex characters ( 3 bytes) the signed number line would extend from $800000_{16}$ (most negative) to 7 FFFFF ${ }_{16}$ (most positive).

We now have the capability to subtract in hex since $72-3 D$ is actually $72+(-3 D)$. Once $-3 D$ has been calculated the hex addition will produce the answer. Try it.

FF largest hex value
-iD
CZ
+1 plus 1
CB $=-3 D$
+72 now add the 72
135 answer

- overflow ignored

To verify further we will convert all data to decimal: $\begin{aligned} & 72=7 \times 16^{1}+2 \times 16^{0}=112+2=114_{10} \\ & 3 D=3 \times 16^{1}+13 \times 16^{0}=48+13=61_{10} \\ & 35=3 \times 16^{1}+5 \times 16^{0}=48+5=53_{10}\end{aligned} \quad 114_{10}-61_{10}=53_{10}$

If $72-3 D=35$ then $35+3 D=72$ 35
$+3 \mathrm{D}$ 72


Let's try one more subtraction. Calculate E3-DC.


To verify: E3-DC $=07$
OR $-29-(-36)=7$
This shows that subtraction is valid with positive negative or mixed numbers. Errors will occur if the result goes beyond the range of $-128{ }_{10}$ to $127_{10}$, the limit of an 8 bit signed number.

Now calculate $57-2 C$ and verify your answer in decimal.

$$
\begin{array}{rlrl}
\text { FF } & \text { To check } 57_{16} & =5 \times 16^{1}+7 \times 16^{0}=80+7=87_{10} \\
\frac{-2 C}{D 3} & 2 C & =2 \times 16^{1}+12 \times 16^{0}=32+12=44_{10} \\
\frac{\text { Total }}{43_{10}} \\
\frac{\text { D4 }}{} & 2 B & =2 \times 16^{1}+11 \times 16^{0}=32+11=43_{10}
\end{array}
$$

$$
+57
$$

$$
12 \mathrm{~B}
$$

1-32
As a variation, let's reverse the data in the last question. Calculate 2 C -57.

D5 or $-2 B \quad \mathrm{FF}$
$-57$
A8
$+1$
A9
$+2 \mathrm{C}$
D5
But D5 is a negative number. To find its positive equivalents

$$
\mathrm{FF}
$$

$-\mathrm{D}_{5}$
2A
$\begin{array}{r}+1 \\ \hline-2 B\end{array}$
Therefore $\mathrm{D} 5=-2 \mathrm{~B}$, the same answer but the opposite sign, compared to the previous question, since the data was reversed.

To complete this section let's review it all within several questions. Given two decimal numbers, 47 and 73, calculate the sum by converting to hex, adding, then converting back to decimal. Verify by decimal addition.


Now $1-34$
Now perform the following decimal subtraction $83-52$ by converting to hex, subtracting, then converting to decimal. Verify in decimal.
$\begin{array}{r}83 \\ -52 \\ \hline 31_{10}\end{array}$

| $2 \lcm{83}$ |  |
| :---: | :---: |
| $2 \mid 41+1$ | 1010011 |
| $2 \mid 20+1$ | $=5316$ |
| $2\lfloor 10+0$ |  |
| $2 \underline{5}+0$ |  |
| $2 \mid 2+1$ |  |
| $2 L 1+0$ |  |
| $0+1$ |  |

$2 \lcm{52}$

Binary subtraction is not essential if you can subtract in hex. However it is included to complete the arithmetic operations in both formats. From a previous hex example, D $-5=8$

$$
\begin{array}{lr}
D=13=1101 & 1101 \\
5=5=0101 & \frac{-0101}{1000}
\end{array}
$$

As in hex subtraction start with the number to be subtracted, 0101 in this example. Complement it, that is each 0 becomes 1 and each 1 becomes 0 . Then add 1 . This will produce the negative value of the original number ( $-5=1011$ below).

0101
becomes 1010
plus $1+1$ $=1011=-5$
Now add the minuend 1101 $\frac{+1101}{1000}=\frac{+13}{8}$
$C_{\text {overflow or carry is ignored. }}^{1} 1000=8$
This subtraction is limited to 4 bits as shown above. Now calculate $12_{10}-7_{10}$ in binary.

$$
\begin{array}{rlrl}
1_{10} & =1100 & -7=1000 & 1100 \\
7_{10} & =0111 & +\quad 12 \\
1001
\end{array} \frac{+1001}{}=\frac{-7}{10101}=\begin{array}{r}
\end{array}
$$

$$
\begin{aligned}
& 10110100=180_{10} \\
& \text { complemented }=01001011 \\
& \text { plus } 1
\end{aligned}
$$

If your data is in hex form already it is more direct to subtract in hex. If the data is in decimal and conversion has to be made to binary first, it is your choice whether you subtract in binary or hex. If the answer is needed in hex, then hex is preferred.

Here is the last question for this chapter. Calculate in binary.

10110100
$-11010111$

11011101 which equals $-35_{10^{\circ}}$
This is the previous question with the order reversed.
e.g., $180_{10}-215_{10}=-35_{10}$

Details are: 11010111
00101000 (complemented)

| $+\quad 1$ |  |
| :---: | :---: |
| 00101001 | (two's complement) $=-21510$ |
| +10110100 | $\left(+180_{10}\right)$ |
| 11011101 | (which is a negative answer |

To calculate its positive value:

$$
\begin{array}{r}
11011101 \\
00100010 \\
+\quad 1 \\
\hline 00100011=35_{10}
\end{array}
$$

Therefore the answer ${11011101_{2}}=-35_{10}$

## ACCUMULATOR OPERATIONS

The 6800 microcomputer is capable of a simple task such as the addition of two numbers or a complex task such as the control of a piece of electronic equipment. In both cases the task is defined by a series of instructions to the computer, usually referred to as a program.

Many program formats exist, the most fundamental being machine code in which a series of 8 bit words are entered in the computer via switches on the front panel of the computer.

The next level up is the expression of each instruction as 2 , 4 or 6 hex characters, permitting entry via a keypad which has one key for each hex character. This still is a form of machine code.

For longer programs it is very tedious to generate hex codes for each machine language instruction. The solution is to write the program in assembly language, in which each instruction is in an abbreviated English format. The computer itself then converts this assembly language program to machine code, using a ready-made program called an assembler.

Higher still in the hierarchy of program formats are languages like BASIC, oriented to mathematical calculations in which algebraic-like statements, including trigonometric functions, are interpreted into many bytes of machine code for execution by the computer.

Our interest in this workbook is in assembly language and machine code programs which link the computer to keyboards, printers, displays, communication devices and external electronic instruments.

Within the 6800 microprocessor (computer without memory or interfaces to external equipment) there are two "accumulators", A and B. Within each accumulator 8 bits of data can be added, subtracted or modified via many different arithmetical and logical operations.

One of the simplest assembly language instruction is "CLR A", formed from "CLeaR accumulator A', meaning "put a zero in each of the 8 bits of accumulator $A . "$ The machine code for CLR $A$, expressed in hex, is 4 F . (You don't have to remember the machine code.)

Write what you think is the assembly language instruction to clear accumulator B.

CLR B, which in machine code is 5 F . This instruction can be written CLRB, omitting the space. Similarly CLR A can be written CLRA. Machine codes for all assembly language instructions are provided in Appendix $C$, at the end of this workbook. Instructions involving accumulators are on the first page of Appendix $C$.

If a hex value such as $2 C$ is to be loaded into accumulator A the instruction is

LDA A \#\$2C (LDA A = LoaD Accumulator A).
The \# symbol denotes that data follows immediately within the instruction. The $\$$ symbol denotes that the data is in hex format. After this instruction is executed, the contents of ACC A is

since the LDA A instruction overwrites any previous contents of ACC A.

The instruction LDA A \#\$2C is formed of 2 parts:
LDA A (called the operator) which tells what happens (loading of ACC $A$ ), \#\$2C (called the operand) which provides the data to be loaded.

Such an instruction requires 2 bytes of machine code. LDA A, when followed by the \# symbol is known as an immediate mode instruction; its machine code, 86 , is found under the "IMNED" column, opposite LDAA in Appendix C. The second byte of the instruction contains the data to be loaded, $2 C$. Hence $862 C=$ LDA A \#\$2C. Write the assembly language instruction and machine code to load ACC B with the hex value 7D.

LDA B \#\$7D C67D
Appendix $G$ summarizes the use of special symbols such as \# and $\$$.

2-3
Write the instruction to load ACC A with the hex value 4D. Also write the machine code.

LDA A \#\$4D
864 D
$\mathbf{C}_{86}$


Write the assembly language instruction and machine code to load ACC A with the ASCII code for the number 8. See Appendix B.

LDA A \# 388638 (from Appendix B - ASCII codes.
The ASCII codes for the numbers 0 to 9 are easy to remember, being $30+\mathrm{N}$ where $\mathrm{N}=0$ to 9 .

$$
2-5
$$

Another form of the immediate instruction to load an ASCII code is seen in

LDA A \#'Z (note the apostrophe)
in which the apostrophe denotes that the ASCII code for the letter $Z$ is to be loaded. Hence the computer on assembling (converting to machine code) the above instruction automatically provides the desired ASCII code for the second byte of the machine code instruction. The resultant machine code is still 865 A since this is still an immediate mode instruction. Such an instruction in which the computer provides the appropriate code for the desired character is often referred to as a "literal" instruction.

Write the literal instruction and the resultant machine code to load ACC B with the ASCII code for the number 7.

LDA B \#'7 C6 37
A opposite LDAB under IMMED in Appendix $C$

Now write two $2-6$
Now write two instructions, the first to load ACC A with the hex value OF, the second to load ACC B with the ASCII code for the letter $F$ (using a literal). For each instruction provide the machine code on the left side of the assembly language instructions.

| 86 | 日F |
| :--- | :--- |
| C6 | 46 |$\quad$ LDA A $\quad$ \#末GF

The first instruction loads a hex value, $O F$, into ACC A. The second loads an ASCII code for the letter $F$ into ACC B. If the difference is not clear, please reread the question and answer.

If the above two instructions were executed in the order listed ACC A would take on a value, OF, and ACC B a value of 46. This example although trivial shows the beginning of a program, a series of instructions executed by the computer which modifies the contents of an accumulator or a memory location (discussed later).

Write the assembly language instructions to load $\frac{2-7}{A C C}$ with the ASCII code for $A$ and load ACC $B$ with the hex value $O A$. For each provide the machine code.


The addition of 2 hex values, $3 F$ and 27 , in ACC $A$ can be performed by


Rewrite the above, using 2 rather than 3 instructions, again providing the machine code.
$863 F$
$8 \mathrm{~B} \quad 27$

LOA A \#末
FDD A \#事?

This method is preferable to the one above since it is shorter.

The memory of $\frac{2-9}{2}$
The memory of a computer, where data is stored, can be envisaged as a series of mail boxes, each with a 4 character hex address, e.g. 14D5, and the capability to store one byte of data. The instruction

$$
\text { LDA A } \$ 12 B 7 \text { (no \# this time) }
$$

loads ACC A with the 8 bit contents of address 12B7, without destroying the contents of 12B7. Such an instruction is known as an EXTENDED mode instruction, requiring one byte for the operator (IDA A) and 2 bytes for the operand (\$12B7). Hence LDA A \$12B7 becomes B6 12B7. The B6 is found under the EXTND heading, opposite the IDAA instruction in Appendix C. The total number of bytes required (3) is found two columns to the right of $B 6$, under the \# column.

Write the assembly language instructions and machine code to load accumulator $B$ with the contents of address 06 E 4.

FE GE
LDA B 車66E4
If address $06 E 4$ contains $3 F$ then ACC $B$ will contain $3 F$ after execution of this instruction. In the above instruction IDA $B$ is the operator while $06 E 4$ is the operand, denoting the data source.

Write the assembly language instructions to add the contents of memory addresses $1 \mathrm{C} 00,1 \mathrm{COl}$ and 1C02, the answer residing in ACC B. Provide the machine code.

Fe 1000
FB 1001
FE 1002

$$
\begin{array}{lll}
\text { LDC } & B & \$ 1000 \\
\text { ADD } & \mathrm{E} & \$ 1001 \\
\text { ADD } & \$ 10 & \$ 102
\end{array}
$$



2-11
The accumulators are used for many purposes within a program. Data, after being processed in an accumulator, usually is stored in a memory location, eeg.,

STA A \$064C
which stores the contents of ACC $A$ in address $064 C$ but does not destroy the contents of ACC A. This instruction, referencing a 4 character hex address, also is "extended" mode. Write the machine code for the above instruction.
$\underbrace{\text { BT }}_{\text {address }} \underbrace{064 C}$

Write the assembly language instructions and machine code to add the hex contents of addresses 14DO and 14D1, then store the sum in address 14 D 2 , without using ACC A.

If 14 DO contains 3 E (14D0/3E) and 14 D 1 contains B5 (14D1/B5), what will the hex value in address 14 D 2 be when this program is executed?

F6 1400
LDA E $\$ 140 \mathrm{D}$ ( $\mathrm{ACC} \mathrm{B} / 3 \mathrm{E}$ )
FE 1401
F? 1402
ADD E $14 \mathrm{D} 1 \quad 3 \mathrm{E}+\mathrm{B5}=\mathrm{F} 3$
STA E 144 C 2 14D2/F3 (ACC B still contains F3)

3E


2-13
To place a particular value in a particular memory address it is first necessary to set it into ACC A or B. With this in mind write the assembly language instructions and machine code to put the hex value $3 B$ in address 12 E 3.
$\left.\begin{array}{llll}86 & 3 E & \text { LOA } A & \# 末 E E \\ E: 7 & 12 E Z & S T A & A \\ \$ 12 E Z\end{array}\right\}$ assuming use of ACC $A$.
Such a procedure is known as initialization, providing a particular memory address with an initial value, for use during a program.

Write the assembly language instructions and machine code to initialize address 0439 with the ASCII code for the letter $G$, with the computer providing the ASCII code.
$\begin{array}{lll}8647 & \text { LDA A } & \text { \#/G } \\ \text { B7 } 0439 & \text { STA A } & \$ 0439\end{array}$
Again it is not necessary to memorize the machine code for the instructions. However, the 86 and B7 values will soon become quite familiar.

The instruction SUB A $\$ 1524$ subtracts from accumulator A the contents of address 1524. Write the assembly language instructions and machine code to:
(a) ADD the contents of addresses $13 C 4$ and 1308
(b) then SUBTRACT from this the contents of address 13CA
(c) then STORE the result in address 13CC.


An instruction which will produce the negative value of the contents of ACC A is

NEG A (NEGate accumulator A).
If ACC A contained 04 before execution of NEG A it would contain
FC (-04) after execution. The machine code or operation code (op code) is 40 as seen in Appendix C opposite the 2's complement (Negate) instruction.

Like the CLR A instruction NEG is under the INHERent column, being complete within itself; that is it does not require another byte for the operand.

Write the assembly language instructions and machine code to store the value -3C in address 095A.


Address 095A now contains C4 (-3C)

2-17
Memory addresses referenced in an instruction normally require 2 bytes ( 4 hex characters) to describe them, e.g., LDA A \$12A6, requiring an EXTENDed mode instruction. Memory addresses below $100{ }_{16}$ require only 1 byte to describe them, as is seen in a DIRECT mode instruction, e.g.,

LDA A \$4A
which loads ACC A from address 004A. The machine codes for DIRECT mode instructions are in Appendix C. For the above instruction the machine code is


Write the instruction to store ACC B in address 66 using a DIRECT mode instruction. Write its machine code.

DT EG
STA E まEG
Aside from requiring fewer memory locations to store the instruction a DIRECT mode instruction requires fewer machine cycles to execute as seen in Appendix C. Large programs often use addresses below 100 as a "scratch pad" storage area, e.g., for storage of counter values, or temporary storage of a byte of data. Use of this area of memory saves memory bytes and reduces execution time.

The instruction TAB transfers the contents of $A C C \frac{2-18}{1+0}$ ACC B. Similarly TBA provides the reverse transfer. Using as few instructions as possible, swap the contents of the two accumulators. Memory addresses below 10016 are available (use DIRECT mode only). Write the assembly language instructions and machine code.

9750 STA H \$50 (or your choice of address)
17 TE:F
[E 50 LDA E $\$ 6$ (or your choice of address)


Counter-clockwise execution of the above flow diagram would utilize TAB (op code 16).

Accumulator A can be incremented (1 is added to it) via the instruction

INC A (INCrement accumulator A)
for which the op code is $4 C$.
Similarly DEC A (DECrement accumulator A) will decrease its contents by 1 . Its op code is 4 A . Accumulator B also can be incremented or decremented.

Calculate the contents of each accumulator after the following instructions are executed:

CLR A
CLR B
INC B
ADD A \#\$2C
ADD A \#\$16
TAB
NEG A
INC A

ACC A/BF
ACC $B / 42$

FF
$-42$
BD
$+1$
BE
Therefore $-42=B E$


Sometimes it is necessary to clear (force to 0 ) or set (force to 1) specific bits of an accumulator, without disturbing the other bits of the accumulator. This is accomplished via the AND and ORA operating on the accumulator. The AND instruction clears specific bits while the ORA instruction sets specific bits. The instruction

AND A \#\$5A (machine code 84 5A)
performs the "logical AND" operation (not addition) bit by bit with ACC A and the data 5A being inputs and ACC A holding the result.

In the "logical AND" operation each bit of the result will be 1 , if and only if both the corresponding inputs are 1. Looking first at bit \#7, below, one of the two inputs has a zero. Therefore bit \#7 of the result is zero. Complete the bottom line showing the contents of ACC A after the AND A \#\$5A instruction is executed

> bit \#7

| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | - ACC A (before) |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 |  |
| 0 |  |  |  |  |  |  |  |  |


| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |


result is 0 since at least one of the inputs is 0.

If address 14A2 contains 7C, what will ACC A contain after execution of

LDA A \$14A2
AND A \#\$BF
$3 C$

| $7 C$ |
| :--- |
| BF |$=$| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | 4-bit \#

Bit \#6 is guaranteed to be zero regardless of the contents of address 14A2 since the "mask word", BF contains a zero in bit \#6. The result can be shown as

$$
\mathrm{X} 0 \times \mathrm{XXXXX}
$$

where $X$ denotes the original data in ACC A before the AND operation. If the purpose of this operation was to clear bit \#6 of the data in address 14A2, the modified data would then be stored back in address 14A2 by another instruction, STA A \$14A2.

2-22
Write the assembly language instructions and machine code to clear bit \#3 of the contents of address 1256.

$X$ represents undisturbed data
Bit \#3 $=0$
since symbol for logical AND
$x-0=0 \quad x$ could be 0 or 1
If $X=0$, then $0.0=0$
If $X=1$, then $1.0=0$
Therefore X.0 $=0$
All other bits are unchanged since

$$
\begin{array}{ll}
X .1=X & \text { If } X=1, \text { then } 1.1=1 \\
& \text { If } X=0, \text { then } 0.1=0 \\
& \text { Therefore } \underbrace{X .1=X}_{\text {same }} \text { as before }
\end{array}
$$

2-23
Similarly all bits, except a specific bit, of a particular address can be cleared by the appropriate "mask word". Write the assembly language instructions and machine code to clear all bits, except bit \#6, of address 065E.

E6 Gese
8440
ET a65E

| H | 韦665E |
| :---: | :---: |
| FND A | \# $\ddagger 40$ |
| STA A | \$165 |

$(40=01000000)$ bit \#6
Since only bit \#6 of the mask word = 1, then only bit \#6 of the original contents of 065 E will be retained. All other bits of the result will be zero. This technique will be used extensively later in this workbook.

The above AND instruction could be rewritten in terms of the binary value of the mask word e.g.,

AND A \#\%01000000
The $\%$ symbol indicates that a binary value will follow. This form is often useful to both the programmer and the user in quickly determining which bits are cleared.

An ASCII code, produced by an external device, such as a keyboard requires only 7 bits to describe it. The 8th bit (bit \#7) may be 1 or 0 depending on the particular data source. Assume that an ASCII code is now in ACC A. Write the assembly language and machine code instruction to clear bit \#7 of the ASCII data. Use the binary version of the mask word in your answer.

84 7F
FND A \#\#01111111
Note that the machine code instruction is still expressed in hex even though the assembly language instruction uses a binary mask word.

In summary a 0 is used in the mask word of an AND operation for each bit that is to be cleared. All other bits of the mask word are 1.

2-25
We have seen how to clear specific bits. Let's look at a method to set specific bits. For this purpose the "logical OR" operation is used (sometimes called INCLUSIVE OR). Given 2 bits as inputs the logical $O R$ output will be 1 if either the first input $\underline{O R}$ the second input $\underline{O R}$ both inputs are 1 . Stated in logical form


The instruction ORA A \#\$08 will perform the logical OR operation with ACC A contents and the mask word, 08, as inputs. The result will reside in ACC A. If 144A contains \$CA, what will be the result after execution of

B6 144A IDA A \$144A
8A 5C ORA A \#\$5C

ACC $A / D E$

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0ヶbit \＃ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{CA}=$ | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | $=\mathrm{DE}$ |
| 50 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 |  |
|  | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 |  |

The mask word 5C（01011100）with a 1 in bits \＃2，3， 4 and 6 ensures that these bits are set，regardless of the original data in address 144A．All other bits remain the same．

2－26
Write the assembly language instruction and machine code to set bits \＃2 and \＃7 of the data in address 06A4，without changing the other bits of this data．Use binary format for the mask word．

EG EEA4
ER E4
ET E6A4

LDA A
ORF A \＃\％16000106
ETH A 末日GA4

In summary a 1 is used in the mask word of an ORA operation for each bit that is to be set．All other bits in the mask word are 0 ．

Now set bit \#3 and clear bit \#5 of address 16D6. Use binary format for the mask words.

| EE 1606 | LDA A | \$1e0e |  |
| :---: | :---: | :---: | :---: |
| Ef 08 | DEFA A | \#\%00601000 | set bit \#3 |
| 84 DF | FidS A | \#\%11011111 | clear bit \#5 |
| Br 16 DE | STA A | 事1606 |  |


| $X$ | $X$ | 0 | $X$ | 1 | $X$ | $X$ | $X$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |
| $X$ |  |  |  |  |  |  |  |

Once more now! Set bits \#7, 6 and 2 of address 1A42 and clear bits \#1 and 4. Assume that each bit controls the lights for one room in an 8 room house. Provide both assembly language and machine code instructions.

| EG 1F42 | LDA A | \$1F42 |  |
| :---: | :---: | :---: | :---: |
| 8A C 4 | ORE A | \#\%11006160 | (Set 7, 6 and 2) |
| 84 ED | Fide A | \#\%11101101 | (Clear 4 and 1) |
| EF 1 A 42 | STA A | \$1F42 |  |

Although this is the end of the "Accumulator Operations" chapter several other accumulator operations will be introduced at a more appropriate place, later in this workbook. You are probably ready for a change from "bit bashing". Time for a coffee!

## SYMBOLIC ADDRESSING

So far we have used absolute addresses e.g., 1442 for storage of data. When writing in assembly language this is not desirable for several reasons:

- until the program is assembled the addresses available for data storage may not be known.
- if many addresses are used for different purposes it becomes difficult to remember the purpose of each address while preparing the program.
- if a program is later modified certain addresses now used for data storage may not be available, requiring re-assignment of storage addresses.

The solution is the use of a "symbolic address" rather than an absolute address e.g.,

STA A COUNTR
which stores ACC A contents in an address carrying the symbolic address COUNTR. The absolute address will be determined when the instructions are assembled into machine code and printed on the resultant listing. Meanwhile the programmer can continue to use the symbolic address as if it were an absolute address.

To present an everyday analogy one might suggest meeting for lunch at "Dan's Place" (a symbolic address), whereas Dan's Place might be at 1463 Main Street (the absolute address).

Write the assembly language instructions to initialize the symbolic address COUNTR with the hex value 3 C .

LDA A \# A SC
STA A COUNTE:

Symbolic addresses generated by the programmer can be up to 6 characters long, the first character being a letter and all subsequent characters being a letter or a number. It is good practice to choose a symbolic address which describes the function, COUNTR perhaps being a counter to keep track of the number of events that take place when the program is executed. The only illegal symbolic addresses are A, B and $X$, the first two being previously assigned to accumulators. Single letters for symbolic addresses are almost meaningless and should be avoided.

Write the assembly language instructions to set bit \#5 of STATUS, without changing any other bits.

LDA F STATUS
DF:A A \#\%06106000
STH A STATUS
Only after the above instructions are assembled into machine code will we know the absolute address for STATUS.

When the computer assembles an assembly language program, it needs to know at what address to start, in assigning each byte of machine code to a memory address. The ORG (origin) directive to the assembler, in the example below, designates the starting address, e.g.,

| ORG |  | 事里 |
| :---: | :---: | :---: |
| LDA | A | \# $\$ 3 \mathrm{C}$ |
| STA | F | CO |

This will cause the following address assignments for the resultant machine code, assuming that COUNTR corresponds to address 0243
$\left.\begin{array}{l}\text { 0200/86 } \\ 0201 / 3 C \\ 0202 / B 7 \\ 0203 / 02 \\ 0204 / 43\end{array}\right\}$ - LDA A \#\$ $3 C$

To minimize the amount of paper, produced by the assembler, the address printed is for the first byte of each instruction, e.g.,

| 0200 | 86 | 3C: |
| :--- | :--- | :--- |

Write the assembly language instructions and machine code to clear bit \#4 of STATUS, which corresponds to address 124E. Start the instructions at address 1200. Show the addresses.

|  |  | ORG |  | \$1200 |
| :---: | :---: | :---: | :---: | :---: |
| 1209 | E6 124E | LDF | A | ETATUS |
| 1263 | 84 EF | FWD | A | \#\%11101111 |
| 1295 | E7 124E | STA | A | STATUS |

A very common error is omission of the $\$$ symbol, which causes the assembler to interpret 1200 as a decimal number in the above example.

To reserve a memory byte for a specific symbolic address, the assembler MUST be directed to do so. In this program


The last line, COUNTR RNB 1 (Reserve Memory Byte - 1 only) causes one byte (address 0243) to be reserved and recognized as the symbolic address COUNTR.

This symbolic address, COUNTR, contains data and must not be embedded in the middle of a group of instructions where its contents would be interpreted as an instruction, rather than data. Such an error is seen in this example:

| 0209 |  | ORG |  | \$6260 |
| :---: | :---: | :---: | :---: | :---: |
| 0209 | 864 F | LDA | F | \# ${ }^{\text {4 }}$ F |
| 0202 | 870205 | STA | F | COUMTR |
| 0205 |  | RIME |  | 1 |

Here COUNTR (address 0205) contains 4 F after the first two instructions are executed. The next instruction would then be from the next address, 0205, whose contents is now 4 F , a CLR A instruction. It is the execution of the program which determines whether the contents of a memory address is treated as an instruction or data.

To avoid the above problems the symbolic address COUNTR is located outside the group of instructions forming this part of the program, as in the first example.

No answer is required in this frame

Write the instructions to initialize DATA5 with the value A4. Start this program at address 0400 and show a complete listing, noting that DATA5 corresponds to address 0462.

04610
$040686 \mathrm{F4}$
0402 ET 0462

ORG
LDA F \#まB4
STA A DHTAS

04620061


Label Operator Operand Comment Field Field Field Field
The 4 fields of an assembly language program are seen above. The operator and operand have been discussed previously. In the bottom line we see DATA5, a "label", that is a "symbolic address in the label field". In preparing assembly language programs, labels start in the first column of the line, while operators (LDA etc.) start in the 8th column. It is only necessary to space over 1 column rather than 7 to start the operator (LDA etc.) since the assembler, on noting the absence of a label, will automatically print the operator in the 8th column. Similarly short labels (less than 6 characters) need only to be terminated by one space; the assembler again will start the operator in the 8 th column. A sample source program before assembly is shown below.
indented one space to start in the Operator Field.
for Label Field start first column


It is legal to have more than one ORG directive within a program.

The comment field, mentioned on the previous page, permits entry of comments to improve the readability of a program, e.g.,


Such comments are ignored by the assembler but printed on the resultant listing. One space is all that is needed to separate such a comment from the operand field.

A good program should begin with a brief description of its purpose and perhaps some of its internal details. Whole lines of comments are legal if the * symbol appears in column 1 of each comment line. These too are ignored by the assembler but printed on the listing. Both examples are seen below.

```
*
* FROIGRHM TO OUITPUT TEN CHARACTEF:S
* TO THE LINE PRINTER.
* VEFSION SE 77,11,12 FWS
*
    LDA A ##GA INITIFLIZE COUNTER
    STA A COUNTR WITH GA (10 DECIMAL`
```

One assumption to make when programming is that someone else without your help will have to modify your program several years from now. For this, documentation in the form of good comments is essential. To put it more bluntly, if it is not worth documenting it is not worth doing. There will be lots of opportunity to practice this in the next chapter. No answer is required in this frame.

Three other directives are needed to form a complete program. These plus the ORG directive are illustrated below.


The entry following NAM, up to 6 characters long, is a program name, generated by the programmer. It will be reproduced at the top of each page of the assembler's listing, aiding in program recognition.

The OPT (option) directive has many possible entries. The 0 , above, requests an object (machine code) file to be produced. Depending on the computer system this file may be stored on paper tape, cassette, diskette or some other medium. The $S$ entry requests a symbol table, a list of all symbolic addresses along with the corresponding absolute addresses, at the end of the listing.

The last directive is END which terminates the assembly language program. Without looking up, try to list the 4 necessary directives for a program.

NAM OPT ORG and END.

To practice use of these directives write a program called CLRALL, starting at address 0400, to clear both accumulators. Yes, it is a ridiculous program.

|  | NHM | CLEFLL |
| :---: | :---: | :---: |
|  | OFT | D. 5 |
| 0460 | OR:G | \$0460 |

* 

 *


To save space in this workbook the directives will not normally be shown in the listing, but will be assumed.
Note that END only tells the assembler that this is the end of the program. It does not halt the program, when it is later executed.



The instruction should be IDA A \#\$4A or IDA B \#\$4A. Assembler Error Codes, such as ERROR 209, are explained in Appendices J1 and J2.

## INDEX REGISTER

Each accumulator is capable of holding 1 byte, represented by 2 hex characters. If 2 bytes are to be referenced we use the Index Register which holds 16 bits ( 2 bytes or 4 hex characters). The instruction

LDX \#\$1F2D (an IMNEDiate mode instruction)
loads the Index Register with the hex value 1F2D.
The instruction sequence

initializes 2 bytes of memory with $1 F$ and 2 D via the Index Register. Address 016C receives $1 F$ while address 016D receives 2 D , as shown below.


Machine codes for Index Register instructions are on the second page of Appendix C.

Write the instruction sequence to initialize 2 bytes of memory, $14 C 4$ and 14C5, with the hex value 0640. Include the corresponding machine code.

| 0160 | CE | 0.48 | LDix |  |
| :---: | :---: | :---: | :---: | :---: |
| 9103 | FF | 1404 | 5 T | \$1404 |

Initialize 2 bytes of memory, 1 C 80 and 1C81, with the hex value $2 C 40$. Include the machine code.

| CE 2040 | LDX | $\# \equiv 2040$ |
| :--- | :--- | :--- |
| FF 1080 | $S T X$ | $\equiv 1080$ |

The result is: $1080 / 2 \mathrm{C}$ ( 1 C 80 contains 2 C ) 1C81/40 (1C81 contains 40)

4-3
A symbolic rather than an absolute address may be used to store the value, e.g.,

| CE 1506 | LD\% | \#\#15DE |
| :--- | :--- | :--- |
| FF 0160 | $5 T K$ | LISTOF |
|  |  |  |
|  |  |  |
| GOGE | LISTOF |  |

(a) Why does the above example use RMB 2 rather than RNB 1 ?
(b) Initialize a symbolic address POINTR with the hex value 1C60. Omit machine code this time.
(a) 2 bytes are necessary to store the 2 byte value 15D6. (b)


1C goes into POINTR
60 goes into the next address above POINTR.

The instruction STX POINTR+1 stores the contents of the Index Register in the next address above POINTR. Write an instruction to store the Index Register contents in memory, 3 addresses below CONREG.

FF 14HE ST\% CONREG-3
If CONREG correponds to address 14A5, the Index Register contents are stored in address $14 \mathrm{~A} 5-3=14 \mathrm{~A} 2$, as is seen in the machine code of this listing.

This could be accomplished, one byte at a time, via accumulator operations; however the above approach is preferred because of its simplicity.

4-5
Another use of the index register is seen in

$$
\begin{array}{ll}
\text { LD\% } & \text { \#MESERG } \\
\text { ST K } & \text { FQINTR }
\end{array}
$$

which stores the address, not the contents of MESSAG in the 2 byte address, headed by POINTR. If MESSAG corresponds to address 1B34, what will be the contents of POINTR after execution of:

$$
\begin{array}{ll}
\text { LDC } & \text { \#MESSEAG-1 } \\
\text { ST } \% & \text { FOINTR }
\end{array}
$$

Write the machine code for these two instructions assuming POINTR corresponds to address 1B6A.

1B33 Since MESSAG corresponds to address 1B34, then MESSAG-1 corresponds to address 1B33.

If TOPBLK corresponds to address 1 A 00 and contains 03 while TOPBLK+1 contains 80 , what is the 2 byte contents of MEMPNT (and MEMPNT+1) for each example below?


19FF
1A00-1 = 19FF, one address below 1A00, now stored in MEMPNT and MEMPNT+1.

0380
The 2 byte contents of TOPBLK and TOPBLK+1 is 0380, now stored in MEMPNT and MEMPNT+1.

The instruction CLR 3,X
is interpreted as "Calculate a new address which is the sum of the Index Register contents and the offset, 3 in this example, then clear that memory address." The above instruction could be written as

CLR \$3.X
although the $\$$ is redundant for values of 7 or less.
If the Index Register contains 13E4, what address has its contents cleared by CLR $3, X$ ?

13E7
X / 13E4

$13 E 7$ = address operated upon by CLR 3,X

This mode of instruction is known as Index Mode. The instruction CLR X is also an Index Mode instruction, being a legal contraction of CLR $0, X$. If $X$ contains 2400 , the instruction CLR X will clear the contents of address 2400. Similarly LDA A $X$ is a contraction of LDA A $0, X$ loading ACC $A$ with the contents of the address now in $X$.

4-8
Write the assembly language instruction to store the contents of ACC A in address $24 C 0$ when the Index Register contains 24AO.


STA F 末20. X

$$
24 c 0
$$

$-24 \mathrm{AO}$
20
Offsets are positive only, 00 to FF , the offset FF producing a new address $255_{10}$ above the address contained in $X$. Symbolic offsets, egg.,

IDA A OFFSET,X
are valid, the value of OFFSET being determined at assembly time. If OFFSET equals $\$ 14$ via the assembler directive

OFFSET EQU \$14
the result would be the same as execution of LDA A $\$ 14, \mathrm{X}$. Assembler directives are normally located at the top of a program, to improve readability

Machine code for Index mode instructions are found under the INDEX column in Appendix C. Note that

LDA A 3,X (op code A6)
requires 2 bytes as seen by the 2 under the \# column, 2 columns to the right of A6. What does the second byte denote? Take a guess. Attempt to encode the above instruction in machine code.

The second byte contains the offset value, 03 in this case, e.g., $\underbrace{A 6}_{\text {IDA A }} \underbrace{03}_{\text {offset }}$
(Index Mode)

The 2 byte contents of the Index Register can be incremented (1 is added to it) via the instruction

INX - INcrement indeX register (08)
Similarly, DEX - DEcrement indeX register (09) will decrement it.

Write the assembly language instructions to increment the contents of MEMPNT which now contains the hex value 19 FF . What will its new contents ( 2 bytes) be after the above incrementing?

|  | LDX | MEMFNT |
| :---: | :---: | :---: |
|  | INX |  |
|  | STX | MEMPNT |
|  |  |  |
| MEMFNT | RME | 2 |

(If not already present in the rest of the program.)
This 3 line sequence will be used many times in this workbook to increment a 2 byte value in memory. Note that the Index Register (X) still contains the incremented value, 1 A 00 in the above example, after STX MEMPNT is executed.

Another application of Index Mode is seen in code conversion, such as ASCII to Baudot, where each ASCII value is separated in memory from its Baudot value by $80{ }_{16}$ addresses. Once the address of the ASCII value is known, the corresponding Baudot value is obtained by the instruction LDA A $\$ 80, \mathrm{X}$

To store a message such as "START CARD READER" in memory, it is not necessary to load and store each ASCII character of the message. The sequence below will store each required ASCII code and terminate the message with a null (00).

MESSAG FCD SSTART CARD READER/
FCE
FCC (Form Constant Character) is a directive to the assembler, ordering the storing of the appropriate ASCII codes. Two identical characters are required to define the boundaries of the message. The slash (/) is popular for this since it is not usually used within a message.

FCB (Form Constant Byte) directs the storage of a hex value, 00 in this example, to denote the end of the message. Note the difference between null (00) and the ASCII code for zero (30).

Such message entries generate a lot of unnecessary printing at assembly time as each ASCII character of the message is listed. The OPT directive NOG (NO Generate) eliminates the ASCII code listings but includes the printed message, e.g., OPT $0, S, N O G$ (at the top of the program).

Noting the above message, intialize POINTR with the address one below the start of the message.

| LDX | \#MESSAGi-1 |
| :--- | :--- |
| STX | FOINTE |
| $\vdots$ |  |
| FOINTE FME | 2 |

Store the message "ENTER DATA" in memory headed by the label MESSO4, and terminated by a null. Initialize MESPNT with the address one below the start of this message.


One other assembler directive, available but not required above is FDB (Form Double Byte) e.g.,

FDB \$1433,\$7
which in this case stores 14 and 33 in 2 bytes, then 00 and 07 in the next 2 bytes. This directive stores an open ended string of 4 character data, each separated by a comma.

What will be the contents of ACC A after execution of the instructions shown below?

LOX \#NESEO4-1 INITIFLIZE FOINTEF WITH
STX FOINTR FDDRESS NESE04-1
LDK FOIMTE
IN:
ST: FOINTE
LDA A $\%$ GET CHAR VIA $\because$
i
FOINTR RME 2
MESEO4 FCC: AENTER DRTA,
FCE E

45, the ASCII code for $E$ in the message ENTER DATA. POINTR initially contains the address MESSO4-1. After the second STX POINTR is executed, both POINTR and $X$ contain the address corresponding to MESSO4. Hence E (ASCII code 45) is the first data retrieved via LDA A $X$.

The above sequence, with additions, will be used many times in this workbook. The advantage of starting with MESSO4-1 rather than MESSO4 is that $X$ points to the start of the message when LDA A $X$ is executed the first time.

> 4-14
> If address 12 A 6 contains C 4 (12A6 / C4) the instruction LDA A \$12A6
> loads ACC A with C4, the contents of address $12 A 6$.
> If address 14 A 5 and the next address contain 12A6 ( $14 \mathrm{~A} 5 / 12$ and $14 \mathrm{~A} 6 / \mathrm{A} 6$ ) then
also places C4 in ACC A. this time via an "indirect" manner,
with $X$ containing the address of the data, 12A6, after execution
of LDX \$14A5. Hence this is commonly known as an "indirect" or
"deferred" memory reference.
This process can be extended further. Given the
following initial conditions:
1 C 50 / 14A5
$14 \mathrm{~A} 5 / 12 \mathrm{~A} 6$
12A6 / C4
the instructions

will also place C4 in ACC A via a "double deferred" memory reference. Before execution of LDX X, X contains 14A5. This instruction, LDX X, loads $X$ with the contents of the address now in $X$, that is with $12 A 6$ the contents of 14 A 5 . The last instruction then loads C4, the contents of 12A6, into ACC A.

The main point of this chapter probably needs review again. If $X / 13 C 4$ where is the data stored when STA A X is executed?
in address 13C4. The best way to interpret this instruction is "store the data in Accumulator A via X", that is X points to the destination .

4-16
If $X / 02 A E$ and $02 A E / B 5$ what will ACC B contain after the instruction LDA B $X$ is executed?

B5 Accumulator $B$ is loaded via $X$, that is from the address now in $X$. This time $X$ points to the source of the data.

$$
\begin{aligned}
& \text { If } X / 267 E \text { what is compared when the instruction CMP A X } \\
& \text { is executed? }
\end{aligned}
$$

The contents of Accumulator $A$ is compared with the contents of address 267 E .

## BRANCHING - ASSENBLY LANGUAGE

Computer programs in which instructions are executed in a simple linear manner are almost non-existent. In fact many decisions are made by computers, in executing a typical program, to determine what to do next. A program with decisions in it is described as follows.

The computer may be required to determine if the ASCII code, now in ACC A corresponds to a valid hex character, e.g., 30 to 39 for 0 to 9 or 41 to 46 for $A$ to $F$. Invalid characters are to be rejected. Valid ASCII codes are to be converted to their corresponding hex value, e.g., 39 becomes 9 or 46 becomes OF.

In eliminating invalid ASCII codes the computer must first eliminate all values below 30. The instructions

CMP A \#\$2F (ComPare acc A to 2F)
BLS BADHEX (Branch if Lower or Same to BADHEX)
will do this. If the value in ACC $A$ is lower than $2 F$ or the same as 2 F , the program will branch to BADHEX; that is the next instruction executed will be the one carrying the label BADHEX .

If the value in ACC A is 30, the ASCII code for 0 , what will happen after execution of the above 2 instructions? Take a guess if necessary.

$$
\begin{aligned}
& \text { e. The next instruction executed } \\
& \text { LS BADHEX. }
\end{aligned}
$$ will be the one following BLS BADHEX.

If the first test was passed (no branch since the ASCII value was 30 or greater), the next test is to check for values greater than 39, the ASCII code for 9. If the value is 39 or lower, the program should branch to NUMOK, otherwise it should continue. Write the instructions to do this noting the availability of the instructions:

BLS - Branch if Lower than or Same
BHI - Branch if HIgher than
BRA - BRAnch unconditionally.

CMF H \# 539
ELS NOMOK 0 TO 9. YRLID HE:
The conditional branch instructions BLS and BHI treat the ACC A contents as an unsigned number, that is all values, 00 to FF are considered positive.

By having available both BLS and BHI (opposite instructions) the programmer can either choose to branch or not to branch when a specific condition is met.

So far the program is:
HEXCHK IVAF A \#\# $2 F$
ELS EHDHEX MIIST EE EELOW
ClfF A \#末29

RHMOK!

For ASCII codes 30-39 we want the hex values 0-9 in ACC A. What instruction, starting at the label NUMOK will do this, e.g., when key 5 on a keyboard is struck the final contents of ACC A will be 5, not 35. The program should go to GOODHX when the correct value is in ACC A. Again assume that the ASCII code is already in ACC A when the program starts. Show only the program additions.


Now screen for values A to F．Valid characters in this group should be converted from their ASCII code to their true hex value，e．g．，$O A$ when $A$ is struck．For valid characters continue to GOODHX，the next line，after this conversion．For invalid characters branch to BADHEX．

|  | E：VF | H |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | ELS |  | EFIOHES | MUST EE EF－4E |  |
|  | EMF | H | \＃\＃ 4 E |  |  |
|  | EHI |  | EFDHEX | MUST EE GFEETEF： | THFN 4E |
|  | SUE | H | \＃韦ごて | 41－4E NOW EF－EF |  |
| GIIIDH： |  |  |  | END IF FiOllTINE． |  |

The ASCII code for $A$ is 41 ，for which the hex value is OA．The difference is 37 ，which when subtracted from 41 gives us OA．Similarly when $F$ is struck， $46-37=0$ ．Calculations are shown belows


The final version of this routine (let's call it
HEXCHK) is:
HESCHK. . CHECKS IF CHAF NOW IN ACC A IS v'ALID HEX CHAR THAT IS E-G OR A-F. ENTEF HITH FECII EHHE IN FOC $A$. FETURNS WITH a EIT EDUIVGLENT HEX IN AOC A IF WHLID


What would happen if the first line was CMP A \#\$30?

When 0 is struck on the keyboard the ASCII code 30 would result. The first 2 lines would then cause a branch to BADHEX (normally reserved for invalid characters), since BLS BADHEX recognizes that the code produced is the same as 30. Such an error where a branch instruction is incorrect for one value, is very common. Hence a programmer should manually check for boundary values, 0,9 , $A$ and $F$ in the above program.

The label GOODHX could provide an instruction JMP NEXT, jumping to the next program segment. The BADHEX section could be temporarily terminated by the instruction BADHEX BRA BADHEX, an instruction which loops back to itself, preventing execution of "left over" code in that memory address.

Modify this HEXCHK program to include the necessary assembler directives, this time calling the program HEX2C and starting it at address 1E40. Show only the first and last lines of the program.


Note that all 4 directives appear in the operator field. The first label of the program does not have to agree with that used with NAM. The latter usually designates which version is listed, e.g., version 2 C in this example. Updating the version number when changes are made is a very effective way of denoting which listing is the latest, an absolute essential as programs evolve.

To understand better how the branch instructions operate one must be aware of the Condition Code Register (CCR) in which each of the 6 assigned bits may be set or cleared according to each instruction executed.


For example bit \#0 is the CARRY or C bit which will be set if an 8 bit addition produces an overflow, the $C$ bit behaving as the 9th bit. The $C$ bit can be set under other conditions, seen later.

Bit \#1, the oVerflow or $V$ bit, is set if a $2^{\prime}$ s complement (signed number) arithmetic operation produces an answer exceeding the range of $-128_{10}\left(80_{16}\right)$ to $+127_{10}\left(7 F_{16}\right)$, the available range using an 8 bit signed number.

The $Z$ or Zero bit (bit \#2) is set when a zero is produced in a memory or accumulator operation, e.g., CLR A or CLR MEMPNT.

The $N$ or Negative bit (\#3) is set when a resultant leading bit $=1$, implying a negative value in the accumulator or memory.

The I bit will be treated in the Interrupt chapter.
The $H$ bit is used internally by the DAA instruction for $B C D$ arithmetic operations. ( Details in Appendix K )

Each instruction executed affects the CCR bits as noted in the right column of Appendix $C$ where the state of each CCR bit, after the execution of each instruction, is shown. For example, CLR A will clear or reset ( $R$ ) the $N, V$ and $C$ bits and set $(S)$ the $Z$ bit. The dot implies no change. The vertical arrows for the CMP instruction imply conditional setting or clearing of these bits. For example, CMP A \#\$72 produces a subtraction (ACC A minus 72) which sets the $Z$ bit if the result is zero or sets the $N$ bit if the answer is negative and/or sets the V bit if a two's complement overflow took place.
Detection of the $Z$ bit status is achieved via
BEQ - Branch if EQual (Equal to Zero if no other reference named)
or BNE - Branch if Not Equal
as seen in
DEC A
BEQ ALLDUN
which branches to ALLDUN if ACC $A=0$. Similarly BNE branches on non-zero results when

| LDF | SUBTOT |
| :--- | :--- |
| AND A | \#\#EZ |
| ENE | MATCH |

is executed. Will branching occur assuming SUBTOT/3E? What is the Z bit state,

Yes branching will occur since $C 2 \cdot 3 E=2$ (not equal to zero), clearing the $Z$ bit and causing a branch via BNE MATCH.

Will the following instructions cause a branch to HIT if KEDATA contains 29?

| LDA A | KEDATA |
| :--- | :--- |
| RND A | \#FDE |
| ENE | HIT |

NO

$$
\text { KEDATA }=00101001
$$

$$
D 6=11010110
$$

LOGICAL AND $=00000000$
Since the result is zero the BNE instruction (Branch if not equal to zero) will not cause a branch to HIT. The 2 bit will be set.

5-9
The instructions:

| LDA A | CONTRO |
| :--- | :--- |
| BIT A | $\# \# 4 G$ |
| ENE | HIBIT |

perform the logical AND on CONTRO and 40 , without modifying ACC A. The CCR bits are affected and branching to HIBIT will occur if bit \#6 of CONTRO = 1 (not equal to zero).

XXXXXXXX CONTRO
$01000000 \quad 40$
Bit \#6 is only bit of CONTRO tested.
Since the BIT instruction does not destroy the original contents of ACC A, several bits can be individually tested, permitting multiple branches.

Write the instructions to branch to RECEIV if bit \#0 of SERCSR is set or to TRANS if bit \#1 of SERCSR is set; otherwise continue.

| LDA | A | SEFCSF： |
| :---: | :---: | :---: |
| EIT | F | \＃丰里1． |
| EPIE |  | FECEI 4 |
| EIT | H | \＃丰区ご |
| ENE |  | TRANS |
| 1 |  |  |
| 1 |  |  |
| 1 |  |  |
| 1 |  |  |

Write the instructions to test bits \＃2 and 3 of SPEED， branching to LSPEED if bit \＃2 is set，to HSPEED if bit \＃3 is set or to STOPIT if both bits are cleared．Assume that both bits will not be set at the same time．

```
LDA A SPEED
EIT A #%GGG011ga CHECK FOR GE
EEQ STOFIT
EIT A ##GRGME10U CHECK FOR EIT #E=1
```



```
EIT H ##0NGE10GG EHECK FOR EIT #S=1
ENE HSFEED
I
I
```

Note that all bits of ACC A，＂viewed＂via the mask word，must be zero to set the $Z$ bit of the CCR．Hence both bits \＃2 and \＃3 of SPEED must be zero to branch to STOPIT via the above test． The above instructions could be part of a speed control routine for a machine，the individual bits of SPEED being controlled by the machine＇s push buttons，connected to the computer．

Further branching operations will be seen in a program to clear a group of memory locations. In the program below, what is the initial contents of MEMADD? What address will be first to be cleared?

| 0200 | CE | 23FF |  | LOX | \#き2401-1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0203 | FF | 0260 |  | STX | MEMADD |
| 0206 | FE | 0260 | MORCLE | L.D\% | MEMADD |
| 0269 | 619 |  |  | INM |  |
| 620] | FF | 0260 |  | STX | MEMADCD |
| 6200 | EF | 06 |  | CLE | $\chi$ |
| 020] | 20 | F5 |  | ERA | MORCLE |
| 0260 |  |  |  | OR:G | \$0260 |
| 0260 | $\underline{0}$ |  | MEMFDD | RTE | 2 |

Initially MEMADD contains $23 F F$ ( $2400-1=23 F F$ ). INX will increment $X$ to 2400 , the first address to be cleared via CIR X.

5-12
What address will be cleared when $\operatorname{CLR~X~is~executed~the~}$ second time? Explain, starting at MORCLR (second time through here). When does this clearing operation cease?

Address 2401
When MORCLR LDX MEMADD is executed the second time X contains 2400. After INX, X contains 2401 which is stored via STX MEMADD. CLR X then clears address 2401.

This clearing operation will continue until the above program is partially overwritten (cleared) by its own operation. We need a method to break out of this loop after a specific address is cleared. If the suspense is killing you, check the next page:

The CPX (ComPare indeX register) instruction compares the Index Register contents to some 2 byte reference value, e.g., CPX \#\$24C7
or CPX HIVALU
Only 2 branch instructions are valid after CPX, BEQ or BNE.
Modify the previous program to exit from the loop after address 240 F is cleared.

| 0200 | CE 23FF |  | LD\% | \#まこ4601-1 | THIS FROGEAM CLEAES |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 020] | FF 0260 |  | ST\% | MEMADCD | FNO LOOFS EFCK |
| 02016 | FE 12.6 | MORCLE | LDX | MEMADO | UNTIL MEMOF'T HDDRESS |
| 0269 | 09 |  | IN: |  | $240 F$ IS CLEARED |
| 629A | FF 0200 |  | STK | MEMADC | AFTEF WHICH E\%IT |
| 0200 | $6 F \mathrm{EC}$ |  | CLF: | $x$ | TFIKES FLACE |
| QegF | 8 E 240F |  | CF\% | \# 2 240F |  |
| 0212 | 26 Fz |  | ENE | MORCLR |  |
|  |  | ** |  |  |  |
| 0969 |  |  | Ofig | \$0260 |  |
| 9260 | 6062 | MEMALD | EME | 2 |  |
|  |  |  | END |  |  |

While it is true that the Index Register could remain the pointer throughout this program, without using MEMADD, we are looking ahead to programs where the Index Register is used for several purposes inside one loop, requiring retrieval and storage of each memory address pointer each time it is used.

How many memory locations will be cleared by the previous program?
$10_{16}$ or $16_{10}$
$\frac{\text { After CLR X is executed }}{1 \text { st time }}$

| X/ | \#of addresses cleared |
| :---: | :---: |
| 2400 | 1 |
| 2401 | 2 |
| 2402 | 3 |
| 1 | 1 |
| 1 | 1 |
| 1 | 1 |


| 15 th time | 240 E | $0 \mathrm{~F}_{16}$ | $\left(15_{10}\right)$ |
| :--- | :--- | :--- | :--- |
| 16 th time | 240 F | $10_{16}$ | $\left(16_{10}\right)$ |

Tables like this are useful to ensure that the exit from a loop takes place at the correct point, not one loop too soon or late. For example, if the problem was to clear $20_{16}$ locations such a table ensures that $241 F$ is the correct reference address for the exit.

5-15
Modify the previous program to clear $100_{10}$ memory addresses, starting at address 2400. Show only the changes.

CPX \#\$2463 is the only change.
$100_{10}=64_{16}$

| Memory Address | $\#$ of addresses cleared |
| :---: | :---: |
| 2400 | 1 |
| 2401 | 2 |
| 1 | 1 |
| 1 | 1 |
| 1 | 1 |
| 2462 | $63_{16}\left(99_{10}\right)$ |
| 2463 | $64_{16}\left(100_{10}\right)$ |

What would be the effect if the label MORCLR appeared opposite the first instruction, e.g.,

MORCLR LDX \#\$2400-1
rather than in its present location? Refer back several frames for the program.

The program would be re-initialized after each loop, hence it would clear address 2400 each time in a continuous loop. This is a fundamental error which everybody makes at least once, including you and me. The only question is when. More important though is to be aware of this potential problem. The solution can be summarized by

LOOPBACK IS ALWAYS BELOW INITIALIZATION
Initialization in the previous program sets up MEMADD with 23FF, its initial valué. The program loops back to MORCLR, below the initialization in the original program.

Good programming requires good planning. While many planning methods are advocated today, one of the simplest and most effective is the flow chart, shown below.


Note that a flow chart depicts functions, not specific instructions.

Here operations such as initialization, clearing, storing, etc., are shown inside rectangles. Decisions are depicted by diamonds which have multiple exits, the chosen path depending on the decision made.

A good flow chart represents the major effort in preparing a program. Converting it to instructions, once you are familiar with the instruction set, should take less time than flow charting. A flow chart is also useful in documenting a program for use by future users.

No answer is required in this frame.

The program to clear 6416 locations could be handled by using a counter, with an initial value of 6416 , which is decremented after each address is cleared. Exit would then take place when the counter is zero. Flow chart such a program.


To next part of longer program.

Now write the program to clear $100_{10}(6416)$ locations, starting at address 1200 . The program itself is called NEMCLR and should start at address 0800. Include the necessary assembler directives. The instructions INC or DEC may be useful to you.

0860

| NHWH | METMELF: |
| :---: | :---: |
| GFPT | 0. 5 |
| DFPTi |  |

MEMCLF. . CLEFF゙E 1EE GDECIMFLY MEMOF'T LIIGATIDNE STAFTING FT 120区. UEES \%


COUNT could have been incremented from 0 , exit taking place when count equals 64. Down counting is preferred since it is easier to detect zero than a specific value (CMP A \#\$64). Both, however, are valid.

In the previous program the task was to clear an address. In the next program the task is to count the number of addresses, 0900 to 09FF inclusive, which contain zero. This time the task itself will contain a decision, to count or not to count. First flow chart, then write the program.


| 0296 | 7F 9262 | ZCOUNT | CLF: | ELFNNK | EMFTY COUMTEF |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 62013 | CE GEFF |  | LD* | \# W0900-1 $^{\text {a }}$ |  |
| 0206 | FF 1260 |  | ST: | MEMFNT | IMIT HDDRESS FOINTER |
| 0209 | FE E260 | MOEECHE | LD\% | MEMFNT |  |
| 6200. | E6 |  | INM: |  |  |
| 6200 | FF 0260 |  | ST: | MEMFNT | GET NEXT ADDEESS |
| 0210 | FE 06 |  | LDF A | $\times$ | GET ITS CONTENTS |
| 0212 | 26 -3 |  | ENE | EKIFIT | ROT ZERG |
| 0214 | 76 E12e2 |  | INC: | ELFAHE | GIOT INE |
| 6217 | EC: E9FF | SkIFIT | EF\% | \# 0 G9FF | LAST ADDEESE? |
| 921\% | 26 ED |  | ENE | MORCHK. | NO. EACK FGGIIN |
| 926日 |  |  | ORG | \$0260 |  |
| 0260 | 00002 | MEMFNT | FIME | 2 |  |
| 0262 | 06014 | ELFRNK | FHE | 1 |  |
|  |  |  | END |  |  |

ACC B, if available, could have been used as the counter.

When the possible count exceeds $255_{10}\left(\mathrm{FF}_{16}\right)$ two bytes will be necessary to contain the number of bits. A problem in incrementing a 16 bit (two byte) counter exists when the low byte overflows to zero, at which point the high byte must be incremented, e.g.,

$$
\begin{aligned}
& \text { Before } \rightarrow 00000010 \overbrace{\substack{\text { After } \\
\text { Incrementing }}}^{\substack{11111111}} \begin{array}{l}
\text { edg., } \\
\begin{array}{l}
\text { Least Significant } \\
\text { Byte }
\end{array} \\
\underbrace{000000000}_{\text {Count }+1}
\end{array}
\end{aligned}
$$

Modify the previous program to count the number of addresses containing zero in the address range 0900 to 10 FF inclusive. Show program changes only.


The Index Register also can be used to increment a 2 byte counter. What changes would you make from the previously modified program to use the Index Register to increment BLANK? Again show only the program changes.

## Before

INC: BLFNK+1
BNE SKIFIT
INC ELANK
SKIFIT

## After

| LDX | BLANK |
| ---: | ---: |
| SKIFIT |  |
| STX | ELANK |

If BLANK is to be tested or compared later, the Index Register will be needed for that operation. Hence the second solution, using the Index Register, is preferred.

The second solution shows how the Index Register can be used for many tasks within a program since the updated value (after INX) is immediately stored in memory, releasing the Index Register for another task.

Assume that the instruction JSR GETCHR, a subroutine call which we'll examine in detail in a later chapter, puts the ASCII code for the key, struck on a keyboard, into ACC A. Use this instruction within a looping type program to store in memory the ASCII codes for the keys struck. Start storing data at address 1200. When the $!$ key is struck, exit from the loop without storing this terminator character. First flow chart your program.


GETCHE EQU 丰1FGO
STOASC. . STORES RECII CODES FROM KEYEORRD IN SUCOESIVE MEM RDDE STARTINIG AT 1200. ! TEFIINATES FREGGEATI.
GALLS GETCHF: USES A AND $\%$
STOREC LDK \#\#12G日-1
ET: FDDRES INIT FOINTEF:
GETMOF: TEF GETEHF: GET ASEII DODE
CMF A \#"!
EEQ FLLDUN MUET EE:
LDK ADDRES
INK
STX ADDRES IIFDHTE ADDRESS
STA A $\because \quad$ FND STORE ASEII EODE
BRA GETMOR ARID EACK FGAIN.
FLLDUN:
RDDFES RME: 2
Here the test takes place before the task, to avoid storing the : character.

Branching instructions recognizing signed ( ${ }^{+}$) values are:

$$
\begin{aligned}
& \text { BGE - Branch if Greater or Equal } \\
& \text { BGT - Branch if Greater Than } \\
& \text { BLE - Branch if Less than or Equal } \\
& \text { BLT - Branch if Less Than } \\
& \text { BPI - Branch if PLus } \\
& \text { BMI - Branch if MInus }
\end{aligned}
$$

Flow chart a program to count the number of occurrences of values between $\pm 26_{16}$ inclusive, within the memory range 0800 - OBFF inclusive. Manually check your program for proper branching for values of $\pm 26$ and $\pm 27$.


From your flow chart on the previous page, write the program.

MEMCHK . COUNTS GCOUREENCES OF +26 TO - 26 HEN
IN MEM ADDE Geag-geff inclusive


6270
0270001 LOLIM RME 1
0271 HILIM RME 1
0272 E0G2 MEMFWT RHE 2
0274 HEG2 HIT FHE Z

Previously we saw how to store a message in memory. It is time to print such a message. For now, assume that the instruction JSR PRINT, a subroutine call, prints the contents of ACC A as one ASCII character on a printer. Assume that the label MESSAG heads a stored message, in ASCII format, terminated by a null. Flow chart and write a program to print this message, using the JSR PRINT instruction. If you are stuck, look at the first two instructions of the solution


MESSPR. PRINTS MESSAGE THAT IS STORED IN MEMORY. CALLS FRINT SUEROUTINE FOE EACH CHARACTER PRINTED. USES A FHD $\%$ flus frint subroutine.


Note the test before printing to avoid trying to type a null which cannot be printed.

Data stored on a diskette，a magnetic mass storage device，is usually written in blocks of $80{ }_{16}$ characters at a time from a buffer，which is a specific block of memory．In such an operation the $X$ register must be used both for retrieving data from the＂source＂memory address and for storing it in the＂destination＂address．For this 2 pointers must be initialized．For each byte moved，each pointer must then be updated for use by $X$ ．With this in mind，flow chart and write a program to move the memory block $0600-06 \mathrm{FF}$ to 0800 －08FF．


MOVEIT L
SOURCE FTE DEST RME

END
\＃年
SOUFEE INIT GOLIC：E ACLFEES井丰家 DEST INIT DEETINATIO中 HCDFESE BIIIFEE

EDLFEE TET NEYT SGUFOE RDCFESE $\because$ ［EET
INX
ETY LOET GET DESTINATION FDDRESE
ETF $A \quad \because$
EF：\＃\＃FE：
ENE MOWEY＇T

2
2

Earlier we saw how to increment a 2 byte counter without using the $X$ Register. Similarly a 2 byte counter can be decremented without using the $X$ Register. A special condition, shown below, exists when the least significant byte is zero, before decrementing, since both bytes will have to be decremented this time.

Least Significant Byte
Before Decrementing $00111011 \overbrace{00000000}$
After Decrementing $\underbrace{00111010}_{\text {Count }} \underbrace{11111111}_{\text {Count }+1}$
Write the instructions to decrement the two byte counter COUNT, recognizing the special condition above. The instruction TST (TeST or "compare to zero") is useful here.

TST COUNT+1 CHECK LEAST SIG EYTE FOR ZERO ENE DECLOW IF NOT Q IGNORE MOST SIG B'te DEC
DECLOW DEC: COURTT IF LEAST SIG EYTE $a$ DEC MOST FLWH'S DEC LEAST SIG BYTE

This sequence of instructions is most useful if a 2 byte counter must be decremented when the Index Register is not available to do it. This process also can be extended to a 3 byte counter.

The program listed below is a slightly shorter version of HEXCHK, developed earlier in this chapter. This one uses signed branch instructions which had not been discussed when the original program was developed.


Since either 30 or 37 had to be subtracted to convert to hex, 30 was subtracted immediately. Branching on a minus value is now possible, eliminating a CMP instruction. While the purpose of this workbook is to help you learn fundamentals rather than write "tight" programs, the above listing is included to point out that the shortest programs are not necessarily the most readable and vice versa.

Time for a break. This was a long chapter.

## BRANCHING - MACHINE CODE

Even when writing very short machine code programs it is highly desirable to start with assembly language instructions and then assemble them into machine code. Manual assembly of a program raises a problem in that the address for MEMADD in the instruction STX MEMADD is of ten not known until MEMADD RNB 2 is encountered, perhaps many instructions later. The solution proposed is the one used by the computer when it assembles a program, that of processing the assembly language program twice. When the assembly language program is read the first time, an absolute address is assigned to each label (symbolic address in label field). During the second reading, machine code is produced for each instruction.

To assign absolute addresses to labels requires knowing how many bytes each instruction requires. This data is available in Appendices C1 and C2, under the \# column, for each mode available. Assuming Extended Mode for the instruction LDX MEMPNT, we see 3 in the \# column for the "EXTND" mode opposite the LDX instruction.

For the program below assign the appropriate addresses, starting at 0618. Addresses already are assigned to the first 2 instructions.

| $\begin{aligned} & 0618 \\ & 66.1 \mathrm{~A} \end{aligned}$ | INIT | LDA | A | \# ${ }^{\text {P1 }}$ |
| :---: | :---: | :---: | :---: | :---: |
|  |  | STH | A | EMDWHL |
|  |  | L.DX |  |  |
|  |  | ST\% |  | MEMADC |
|  |  | RTS |  |  |
|  | ENDURL | Fric |  | 1 |
|  | MEMACD | FITE |  | 2 |
| 0618 | INIT | L.DH | H | \# ${ }^{\text {¢ }} 17$ |
| 061F |  | STA | H | ENDWHL |
| 0615 |  | LDK |  | \#\#060? |
| 0620 |  | ET\% |  | MEMRDD |
| 0623 |  | RTS |  |  |
| 0624 | ENDVAL | FIME |  | 1 |
| 0625 | MEMALD | FrME |  | 2 |

Now that all addresses are known, complete the assembly operation by assigning the machine code for each instruction. No entry is required for the labels ENDVAL and MEMADD at the end of this program.

| Q6LE | INIT | LDA | H | \# $\mathbf{N B}^{\text {P }}$ |
| :---: | :---: | :---: | :---: | :---: |
| 661\% |  | STA | A | ENDUAL |
| 0610 |  | LD\% |  | \# $=$ Q607 |
| 0620 |  | STK |  | MEMADO |
| 0623 |  | RTS |  |  |
| 6624 | ENDY'L | RME |  | 1 |
| 0625 | MEMADO | RITE |  | 2 |


| 0618 | 8617 | $$ | LDA | A | \# ${ }^{\text {c }} 17$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 661A | E7 0624 |  | STA | A | ENCWHL |
|  |  | * |  |  |  |
| 0610 | CE GED |  | L.D\% |  | \#\$6607 |
|  |  | * |  |  |  |
| 0620 | FF 9625 |  | ST\% |  | MEMADD |
|  |  | * |  |  |  |
| 6623 | 39 |  | RTS |  |  |
|  |  | ** |  |  |  |
| 0624 | 0061 | ENAOMAL. | FiME: |  | 1 |
|  |  | * |  |  |  |
| 0625 | 0002 | MEMALCO | RITE |  | 2 |

In general it is easy to work with the machine code for the 6800 microcomputer. Only one area, that of encoding branch instructions, requires extra care. In the instruction sequence:

| 186F | 80. 1F7F | CFX | \#START |
| :---: | :---: | :---: | :---: |
| 1872 | 2616 | ENE | STORTA |
| 1874 | CE 1ETE | LDX | \# EIGSOR |
| 1677 | ED 1FGC | JSR | DUTMES |
| 187A | 39 | FTS |  |

the code for BNE is 26. The next byte, 06, is a forward reference to STORTN, 6 bytes beyond the byte following 06. Better read that again! When the microprocessor has fetched 06 from memory and is processing it, to determine the address to which to branch, the program counter (PC) contains the address of the next byte, 1874. It is 6 bytes (hence the 06) from 1874, the PC contents, to 187A, the address of STORTN.


If STORTN is at address 187 E instead of 187 A , while the BNE instruction remains at the same address, what value is in address 1873, the forward reference to STORTN for the BNE instruction?

OA $\begin{gathered}187 \mathrm{E}\end{gathered}-\begin{aligned} & 1874=0 \mathrm{~A} \longleftarrow \text { branch offset } \\ & \text { target address }\end{aligned}=\begin{aligned} & \text { address following branch offset }\end{aligned}$

Backward branching is somewhat more challenging，e．g．，

| 17801 | EE | PFFE | MORTES | LDA | A | SERCSR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 1月53 | 84 | E1 |  | RND | A | \＃\＃01 |
| 1785 | 27 | F9 |  | EEQ |  | MORTES |
| $1 \mathrm{AB7}$ | Es | 7FFP |  | LDA | A | SEREIIF |

While processing the branch offset $F 9$（address 1A86）the PC contains 1A87，the address of the next byte．The target address is 1A80， 7 bytes backward from the PC value．Hence F9（ -7 ）is the branch offset．

To determine this value，F9，the most direct method is to calculate 1 A 80 － 1 A 87 resulting in FFF9 as a 2 byte negative value which contracts to F 9 as a one byte negative value（refer to the first chapter for 2 versus 1 byte negative numbers）． For short backward branches the number of bytes can be deter－ mined by counting from 1 A 80 to 1 A 87 ，e．g．，

Since the separation is 7 bytes then -7 can be converted to $F 9$ ． The missing value above then becomes F9．For more than a dozen bytes this may become tedious．For short branches，however，it is simple and quick．

No answer is required in this frame．

With more experience in using machine code，you may prefer to count the number of bytes backwards instead of forward to obtain the branch offset directly．Using the previous program this would be：

1月80
（00）$F A G E$
EF PFFE
1月83
0）EC
1月85 1 AB7
$F B(F A$
$2 F$
$E 6$

Using the above technique determine the machine code for the backward branch below．The address for LOOPNO is 1 A 60 ．

日20日 TA 1FEG NOTYET DEC LOOFNO
Q202 27 E EEQ NOTYET

02054 F CLE：$A$



LCO:
INX:
STY MEMFDC
LDF $A<$
CMF A \# CO CO
EEQ ENDLIN
.JSF DUTEFH
EFFH NEKCHF:

GETCHE:
MEMADD

Manually assemble the program (opposite) using both the first and last methods to determine each branch offset. Machine code for JSR GETCHR is BD $1 F 00$ and for JSR OUTERM is BD $1 F 03$. Start at address 0740 .

ENDLIN RTS MEMADD FTE 2

but FFEB (in 2 byte format) becomes EB in 1 byte format (see Chapter 1). Normally JMP NEXCHR rather than BRA NEXCHR would be used to avoid offset calculations.

Branch instructions use a one byte signed offset, limiting the branching range to $\pm 127$ (decimal) addresses. Attempted branches beyond this range produce an error at assembly time. Sometimes programs which were previously error-free now will cause a branching error when new instructions, inserted between the branch instruction and the target address, now produce too great an offset. One solution is to branch to the end of the present routine, or some other appropriate place where a JMP (JuMP) instruction, which can jump anywhere, jumps to the target address.

Such a solution is also one way to avoid backward branching in machine code, a pragmatic if not aesthetic solution. Similarly BSR should be replaced by JSR when writing in machine code unless memory locations are scarce.

Assume that NUCHAR, at address 0608 is beyond branching range of BEQ NUCHAR, below. Modify the program to reach NUCHAR. Show your changes in machine code.


A problem often encountered in writing machine code programs is the need to insert a few instructions in the middle of a program. This results in new addresses for all labels below the insert (on the listing) requiring re-encoding of the program.

To prevent or minimize such problems it is desirable to leave memory address gaps between subroutines or program segments, typically $1 / 4$ the length of the code written. Where instructions follow one another continuously for more than ten lines, insert several NOP (No OPeration) instructions (OP CODE 01) which do absolutely nothing except to occupy memory locations. These are easily removed when extra addresses are required for later changes. The only cost is the extra memory used and slower execution.

When re-assembly is undesirable or impossible a PATCH is recommended. This involves a jump to some external address, where the extra instructions are placed, followed by a "jump back" to the address just below the first "jump out". The cost is usually 6 bytes ( 2 jumps) plus the inserted code. In the program below a CLR COUNT instruction is needed just after STX NEMADD. Modify the program below to patch in the extra instruction assuming that COUNT is address 00FF and that addresses 0680-068F are available. Write both the assembly language instructions and the machine code for the patch.

| 0609 | CE 134E |  | LD\% | \# 1 $^{\text {13 }}$ 4E |
| :---: | :---: | :---: | :---: | :---: |
| 0603 | FF 6620 |  | STX | MEMRDD |
| 060] | FE 9620 |  | LDX | MEMADD |
| 0609 | $\underline{08}$ |  | INS |  |
|  | 0620 | MEMADD | Edu | \$0620 |



The problem below presents a condition where memory locations for a patch are very limited. Assume that 5 bytes are available (0470-0474). The instruction CLR B is now needed between the first 2 instructions. In your solution show assembly language and machine code for changes made. If you are stuck, look at the hint in the first line of the answer.


Hint. Use branch rather than jump instructions. Calculations
(1) 0470-0405

EFF

(2) $0405-0475$

EFF
$-0475$ FB8A
$+\frac{1}{\text { FB8B }}$
$+\underline{0405}$ FF90 $\qquad$


Since only 5 locations are available branch instructions ( 2 bytes per branch) would just fit. Such situations are quite common when modifying old programs, particularly if source listings are unavailable.

The previous example shows how the program counter contents, when added to the branch offset, produces the address of the next instruction to be executed, e.g.,

$$
\begin{aligned}
& 0405=\mathrm{PC} \\
& +6 \mathrm{~B}=\text { branch offset } \\
& \hline 0470=\text { new address (where PATCH begins) }
\end{aligned}
$$

Reverse branching calculation is slightly different. Since 90 is a negative value, its 2 byte equivalent is then FF90

$$
\begin{aligned}
0475 & =\text { PC } \\
+\underline{\text { FF90 }} & =\text { branch offset (2 byte format) } \\
0405 & =\text { new address (BACK) }
\end{aligned}
$$

Given the following machine code, convert it to assembly language producing absolute rather than symbolic addresses. Appendix $D$ gives the instruction for each operation code.

1F49 8164
1F48 2764
1F4D 80 1F4F 20 EC

1F4D
 format.

If more practice is needed, there are lots of listings in the last half of this workbook.

## ASYNCHRONOUS COMMUNICATIONS INTERFACE ADAPTER

A computer, to perform any useful function, must be able to communicate with the "outside world", that is to and from external devices such as keyboards, printers, teletypes, remote computers, etc. Two forms of information transfer are available, serial and parallel. Parallel format, in which 8 bits are transferred at one time, requires 8 external data lines, plus control lines. For transmission of data beyond several hundred feet the large number of wires in a cable makes this parallel transmission impractical. In such cases serial transmission is preferable. For data transmission over a telephone line serial format is essential, since only one channel is available.

In serial format data is transmitted at a predetermined data rate, one bit after another. Each character or byte (usually 8 bits) is self contained, preceded by a start bit (always 0) and terminated by one or two stop bits (always 1). In between successive characters the signal remains in the 1 state, if there is a pause. A typical character is seen below.


The ACIA acts as the interface between the serial device and the computer, communicating with the serial device in serial format and with the computer in parallel format.

Associated with the ACIA are 2 consecutive memory addresses, the lower one (even) controlling and indicating the status of the ACIA and the higher one (odd address) containing data transmitted or received by the ACIA. The actual addresses are usually in the top half of memory and are assigned by the hardware designer.

Let's look at the Data Buffer first, assuming an address of TFF5 for the ACIA Data Buffer "SERBUF". This single buffer services 2 internal buffers, receiving data from the "read only" RECEIVE BUFFER, and transmitting data to the "write only" TRANSMIT BUFFER. The same address is used for both buffers (see below). Hence the instruction LDA A SERBUF automatically gets its data from the RECEIVE BUFFER, while STA A SERBUF automatically passes its data to the TRANSMIT BUFFER.


Write an instruction which sends data, now in ACC A to the ACIA where it will be automatically put into serial form and transmitted to some external device.

STA A \$7FF5 All that for one instruction:
Symbolic addresses are preferable when working with the ACIA. The statement

## SERBUF EQU \$7FF5

directs the assembler to substitute 7FF5 for the symbolic address SERBUF. To improve readability of programs it is usual practice to place all "EQU" assembler directives at the beginning of a program.

Address 7FF4 is known as the Control and Status Register, described in detail later in this chapter. Arbitrarily it is called SERCSR (SERial Control and Status Register).

Write an instruction to read serial data from the ACIA into ACC B. Assume previous symbolic definition of the Data Buffer.

LDA B SERBUF
Note that if STA A SERBUF
IDA A SERBUF
is executed, the data in ACC A will normally change since data is stored in the TRANSMIT buffer but loaded from the RECEIVE buffer, even though both carry the same symbolic address SERBUF.

$$
7-3
$$

If serial data is being received by the ACIA, some method is necessary to inform the computer when parallel data is ready. If data is read too soon it would be erroneous; if too late it could be lost, since the ACIA has only one 8 bit RECEIVE buffer where parallel data is stored after being formed from the incoming serial bit stream. At high serial data rates, e.g. 9600 bits/sec, the "lifetime" of data in the RECEIVE buffer is approximately 1 millisecond, after which it is overwritten by the next byte.

When an incoming data byte is ready, bit \#0 of the Status Register (7FF4) automatically changes from 0 to 1. The AND or BIT instructions permit us to examine this bit \#0, or "READY" bit, of the ACIA Receiver. It is normal practice to to test this bit in a looping manner, exit from the loop taking place when bit $\# 0=1$, that is when data is ready.

Write the instructions to examine bit \#0 of the Status Register. (No branching yet.)

Now add instructions to cause continuous testing of bit \#0 until data is ready, whereupon the data is to be transferred to ACC A.


Reading of the data from the RECEIVE buffer, SERBUF, clears the READY bit, sometimes referred to as a READY FLAG or DONE FLAG. A timing diagram of these events is shown here.
few if repeated in a looping
microseconds
RECEIVER READY BIT

Data to be transmitted in serial form by the ACIA should not be transferred to the ACIA's TRANSMIT data buffer until this buffer is empty and therefore ready to accept a new byte. Bit \#1 of the Status Register is the transmitter's READY bit. When in the 1 state, it denotes this READY condition.

Write a short program to put the byte now in ACC A into the TRANSMIT buffer when the transmitter is READY. Warning: Don't destroy data now in ACC A while testing for the READY condition.

OLOOF

| LDA E | SERCER |  |
| :--- | :--- | :--- |
| FND E | \#SDZ | TX READY'? |
| EEQ | OLODF |  |
| STA A | SERELF OUT TO TK |  |
| END |  |  |

The use of ACC B preserves the data in ACC A
printing time, based on predetermined data rate , of the ACIA
Transmitter READY bit normally 1 while waiting for data.

STA A SERBUF


Note that the transmitter, while dormant, is normally READY, waiting for data from the computer. In contrast, the receiver in the dormant state is normally not READY, since it is waiting for new serial data from the external device.

Now write a series of instructions to echo serial data from the ACIA RECEIVE line out on the ACIA's TRANSIMIT line.

0266

$$
\begin{aligned}
& * \\
& * \\
& *
\end{aligned}
$$

* 

PFF4
SERCSR EDU
PFFS SEREUF EDU
920日 E6 PFF4 IRLOOF LDA A SERCSE
0203 54 G1 FND A \#\#G1
0201527 F9
92017 EG PFF5
62GH FG PFF4 OLOOF
0200 C 402
-206 $27 \mathrm{F9}$
Q211 ET PFF5

OR:G
\$0200

कPFF4
FTFFS


LDA A SEREUF
LDA E EEFCSR:
AHD E \# \# 02
EEQ OLOOF
STA A SEEEUF END
'This is often known as an ECHO routine, permitting data which is entered on the keyboard to be viewed by the user.

To make this program more readable, the instruction
AND A \#\$01 could be replaced by AND A \#RXREDY, if
RXREDY EQU \$01 is included in the above definitions. Similarly AND B \#\$02 could be replaced by AND B \#TXREDY.

Sometimes data, received by the ACIA must be stored, byte by byte, in memory. Flow chart and write a program to do this, the first byte going into address 1000. For now assume no end to this looping type program.


Here we see an inner loop testing the READY bit and an outer loop storing data. This is known as a "nested" loop format.

Modify your program such that receipt of 5 A will cause storage of this byte, then exit from the loop. Show changes only.

## Before

After
ERA MORTES CIAF A \#\$5A IS IT 2? ENE MORTES

1
1
I

If your modification looked like this:

| CMP A | \#\#5A | IS IT $2 ?$ |
| :--- | :--- | :--- |
| BEQ | NEXT |  |
| BRA | MORTES |  |

note that a conditional branch (BEQ NEXT) followed by an unconditional branch (BRA) can usually be replaced by a single branch instruction (BNE MORTES) of the opposite sense (BNE vs BEQ).

Although the ASCII code for $Z$ is 5 A some terminals produce "mark parity", that is the leading bit is always set, resulting in DA rather than 5A. Other terminals may produce "space parity" (leading bit is zero) or odd or even parity, discussed a few pages later.

The computer when connected via the ACIA to some output device such as a printer or CRT terminal could send a specific message to the computer operator．

Flow chart and write a program to output the message BAD HEX CHAR to such an output device via the ACIA．Terminate the message with a null．


7FF4 7FF5 $\square$

| SERCSR <br> SEREUF <br> ＊ | EQU |  | 年FFF4 |  |
| :---: | :---: | :---: | :---: | :---: |
|  | E®U |  | \＄PFFS |  |
|  | LD． |  | \＃MESERAO－1 |  |
|  | ET\％ |  | MEIAFNT | INIT MESE FOINT |
| FRTMOR | LD\％ |  | MEMFNT |  |
|  | IN： |  |  |  |
|  | STX |  | MEMFPNT | GET FOINT FDDRESS |
|  | LDA | F | $x$ | GET CHAR FROM MEM |
|  | EEG |  | FLLDUN | EUIT IF NULL |
| OUTEST | LDA | E | SERCSE： |  |
|  | FNAD | E | \＃も日こ | GUTFUT DEVICE READY？ |
|  | EEQ |  | OUTEST | NOT YET |
|  | STA | F | SEREUIF | YES GUTFUT IT |
|  | ERFA |  | PRTMOE： |  |
| MEMFNT | RTE |  | 2 |  |
| MESEAD | FCC |  | EAP HE\％ | CHAR： |
|  | FCE |  | $\square$ |  |

To operate the ACIA correctly the data rate at the receiving end must be within 1 or $2 \%$ ( $5 \%$ would produce errors) of the transmitted data rate. Hence the frequency of external oscillator which determines the basic data rate for each ACIA is usually crystal-controlled, as in modern electronic watches.
 Selection of data rates and control operations are possible via the Control Register, a "WRITE ONLY" register which shares the same address as the "READ ONLY" Status Register. The diagram at the left depicts these registers, assuming 7 FF 4 as the assigned address. Hence LDA A \$7FF4 reads from the Status Register, while STA A \$7FF4 stores in the Control Register. The common symbolic address in previous examples has been SERCSR.

The data rate of the ACIA is determined by dividing the external oscillator's frequency by 64,16 or 1 , under control of bits \#0 and 1 of the Control Register (see App. E1). For example, if bit \#1 is 0 and bit \#0 is 1 ( $: 16$ mode) an oscillator frequency of 9600 bps would produce a data rate of $9600 / 16=600 \mathrm{bps}$.

Assuming that all other control bits are correctly set ensure that the ACIA will operate at a data rate of 300 bps when the oscillator frequency is 19200 Hz (cycles/sec). Since the Control Register cannot be read to be modified, assume that it is updated from ACIACR, a symbolic address in memory.

| 0196 | B6 | 738E |
| :---: | :---: | :---: |
| G162 | 84 | FE |
| 0105 | Ef | G2 |
| 0107 | B7 | 736E |
| 010 ${ }^{\text {a }}$ | B7 | 7FF |

0100 BE 738 E
(9)

0107 E7 73EE 010A B7 TFF4

LDA A ACIACR GET ORIGINAL STATUS
AND A \#K11111110 CLEAR EIT G ORA A \#TGGGGGG10 SET BIT 1 STA A RCIACE UPDATE ORIGINAL STA A SERCSR:

$$
19200 / 300=64
$$

Therefore bit \#1 = 1 ) See bit \#0 = 0 ) - Appendix in the Control Register) E.

If both bits are 1 RESET takes place. This is necessary when power is first turned on, before changing speed, parity, etc.

Bits 2, 3 and 4 (see Appendix E) determine the number of data bits and stop bits of the data format. It also determines the parity options for the data. Parity control determines whether each transmitted data byte carries an even, odd or unspecified number of ones, bit \#7 of the data being modified to produce odd or even parity.

The number of data bits and stop bits, plus parity options must be agreed upon for both ends of the data link. Although programmable, they are not usually changed once a data link is set up.

Without disturbing unspecified Control Register bits, set the ACIA for 1200 bps operation using a 19200 bps oscillator. The data formed is to be 7 data bits plus 1 odd parity bit plus 1 stop bit. Again use ACIACR as the original for the Control Register.

| 0160 | E6 738E |
| :---: | :---: |
| 6163 | 84 ED |
| 0105 | 8H 60 |
| 0107 | ET 73 EE |
| Q10] | B7 PFF4 |



For your first few programs, which are not part of a larger program, simply place the desired value in the Control
Register e.g. LDA A \#\%00001101 STA A SERCSR

Serial data processed by the ACIA essentially follows the RS-232-C Specifications of the Electronic Industries Association (EIA). Voltage levels, source and load resistances, connector type and pin assignments for data and control signals are contained within this specification. Some of these control signals are produced by the ACIA for the serial device. Others are produced by the serial device for the ACIA.

One control signal is RTS (Request To Send), which is produced by the ACIA when requesting permission of the serial device, a printer perhaps, to send data to it. This signal is active when low hence is called $\overline{\mathrm{RTS}}$, the bar over RTS indicating inversion, that is when $\overline{\text { RTS }}=1$, RTS $=0 . \overline{\text { RTS }}$ is determined by Control Register bits $\# 6$ and 5.

The usual response by a serial device (printer) upon receiving $\overline{\mathrm{RTS}}=0$ is to activate a control line to the ACIA called CTS (Clear To Send), also active when low.

This exchange of control signals, usually preceding data transmission, is often called "hand shaking" and can be used to permit data transfer only when a device is turned on and operational. The $\overline{\operatorname{RTS}}$ line can alternately be used as a control line without feedback ( $\overline{\text { CTS }}$ is ignored), perhaps controlling a function in an external device.

Control Register bits \#7, 6 and 5 remain to be discussed. Bit \#7 controls receiver "Interrupt" operations (Chapter 11) and is assumed to be 0 for now. Similarly bit \#5 is assumed to be 0 since it controls transmitter "Interrupt" and "Break" operations. With bit \#5 = 0, bit \#6 controls the $\overline{\text { RTS }}$ line; $\overline{\text { RTS }}=0$ when bit \#6 = 0 , and 1 when bit \#6 = 1 . See Appendix E for details.

The following program is to:
(a) initialize the ACIA for operation with

- 7 data bits, even parity and 1 stop bit.
- data rate of 600 bps when the oscillator frequency is 38400 bps .
(b) set $\overline{\mathrm{RTS}}=0$.
(c) send the ASCII code ACK (acknowledge) after the external device (printer) clears $\overline{C T S}$.

Contd.

| PFF4 | SEFCOF： | E0U |  | कFFF4 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PFFS | SEFESUF | EDU |  | क FFFS |  |
| PSEE | FICIACE： | EOU |  | कrese |  |
| Es 7ase |  | LDF | A | FIEIACE |  |
| 848 Bf |  | Finc | H | \＃\％16001616 |  |
| EH 日月 |  | DE：A | H | \＃\％00601616 |  |
| ET 7ase |  | STH | H | FCIECE LIFDATE | GeIGINAL |
| ET 7 PF 4 |  | STH | A | EERCER |  |
| FE PFF4 | NOTYET | LDA | E | SEFCGF： |  |
| C． 4 日 |  | Fido | E |  |  |
| C1 92 |  | C．MF | E | \＃ 26060610 |  |
| 2 FF |  | ENE |  | NOT＇TET |  |
| EE DE |  | LOH | F | \＃$⿻$ ¢6 |  |
| ET PFFS |  | ETA | H | SEFEEILIF |  |

Explain the function of the 4 instructions starting with LDA B SERCSR


LDA B SERCSR and
AND B $\# \% 00001010$＂expose＂
Status Register bits $\ddot{\#} 3$ \＆ 1.
C．IP B if\％00000010 tests for
0 in bit \＃3（ $\overline{C \Gamma S}=0$ ）and
1 in bit \＃1（Px READY）．
BNE NOTYET branches back if
either condition is not met．

Returning to the Status Register, other bits not yet discussed are:

- Bit \#2 - $\overline{\text { Data Carrier Detect }}$ or $\overline{\mathrm{DCD}}$ an input to the ACIA from a "modem" used to transmit serial data over a telephone line. $\overline{D C D}=1$ if loss of tone occurs on the telephone line.
- Bit \#4 - Framing Error goes to 1 when a stop bit is missing, usually due to an erroneous start bit.
- Bit \#5 - Receiver Overrun - goes to 1 when data is lost due to too slow reading of the Data Buffer. It is cleared by reading the Data Buffer.
- Bit \#6 - Parity error, goes to 1 when the parity of the received data differs from that expected, based on the Control Register contents.
- Bit \#7 - Interrupt Request state (Chapter 11).

Write a few instructions to ensure that the Framing Error, Receiver Overrun and Parity Error bits are all normal (zero). If one or more is wrong, branch to ERROR.

PFF4 7FF5

EE PFF4 E4 7日 2659

EERCSR EQU SERERUF EOUI *:

LDA A SEFCSE: FND A \#?Q1110600 CHECK FOR 3 T'TFES OF ERROR: ENE ERROR:

丰7FF4
क $\operatorname{FFF} 5$

$$
\begin{array}{|lllllll}
7 & 6 & 5 & 4 & 3 & 2 & 1
\end{array} 0<\text { bit \# }
$$

## PERIPHERAL INTERFACE ADAPTER

In the previous chapter we worked with the ACIA which transmits and receives serial data in a fixed format at a predetermined rate. This chapter involves the Peripheral Interface Adapter (PIA), a device which transmits and receives data in parallel form at an unspecified data rate.

The PIA is comprised of 2 almost identical sections, $A$ and $B$, each capable of transmitting or receiving 8 bits of data. A block diagram of the "A" half of the PIA is shown below. For each section there is a Control Register (CR) and a Data Buffer, both having similar functions to those in the ACIA, plus a Data Direction Register (DDR) which determines which bits of the Data Buffer are inputs and which are outputs. Both the Data Buffer and the Data Direction Register share the same official memory address, the selection between the two depending on the state of bit \#2 of the Control Register.

Assume address 7FFO for the DDR and Data Buffer for the A half of the PIA. Automatically its Control Register address would be 7FF1. For the "B" half of the PIA the addresses would be 7FF2 and 7FF3 (Data Buffer and DDR $=7$ FF2, $C R=7 F F 3$ ).


Let's assign symbolic addresses to these two memory addresses, PIABFA being the "A" half Data Buffer (and DDR too) at address 7FFO. Similarly PIACRA would be the "A" half of Control Register at 7FF1. For the "B" half the corresponding symbolic addresses would be PIABFB (Data Buffer and DDR) at 7FF2, and PIACRB (Control Register) at 7FF3.

As noted in the previous diagram, if bit \#2 of PIACRA $=0$, then data destined for PIABFA goes to the "A" Data Direction Register. If this bit \#2 = 1, the data will go to the "A" Data Buffer.

The Data Direction Register stores 8 bits, each bit independently controlling the data direction for the corresponding bit of the Data Buffer; $1=$ output, $0=$ input.

Write the instructions to ensure that all PIA data lines for the "A" half of the PIA will be input lines. Note that the first task is to address the Data Direction Register, via bit \#2 of the Control Register.


The routine in the previous frame would normally be found within a RESET program which is automatically executed when the microprocessor power is first applied or when the RESET button is depressed. More details on such initializing operations are contained in the Interrupt Chapter.

Write the instructions for a RESET routine to set up the "A" half of the PIA for input and the "B" half for output. This routine should leave the PIA ready to load and store data.

|  | * |  |
| :---: | :---: | :---: |
| PFFE | FIREFA EQU | क 7 FFE |
| 7FF1 | PIFCRA EQU | क FFF 1 |
| 7FF2 | PIfEFE EQU | \$7FF2 |
| PFF3 | Fificre Eeu | \$7FF3 |



Assuming that the B half of the PIA is already initialized for output (see previous frame), set bit \#5 and clear bit \#3 of Data Buffer B, without disturbing other Data Buffer bits. From now on assume PIA Register definition (PIABFA EQU \$7FFO etc.), unless otherwise requested.

LDA A FIAEFE
ORA A \#\%O日10000G SET EIT 5
FND A \#\#11110111 CLEAR EIT 3
STA A FIREFE
The PIA could be controlling a machine tool, with the changes in bits \#3 and \#5 representing control signals for the next machine process.

What is the state of bit \#2 of PIACRB during the previous frame?

Bit \#2 of PIACRB = 1 permitting communication with the Data Buffer rather than the Data Direction Register.

$$
8-5
$$

The PIA could be used with a 6800 microcomputer in an automobile sensor and alarm system. Assume INDATA as Data Buffer A, at address 7FFO. Also assume the following bit assignments for INDATA.

The input Buffer, INDATA, has the following bit assignments.

| Bit \# | Function | Status if 0 | Status if 1 |
| :---: | :---: | :---: | :---: |
| 0 | Seat Belt Monitor | disconnected | fastened |
| 1 | Door Monitor | closed | opened |
| 2 | Oil Pressure Monitor | low | normal |
| 3 | Ignition Monitor | ignition off | ignition on |
| 4 | Gear Shift Monitor | park/neutral | all others |
| 5 | Engine Monitor | not running | running |
| 7 | Day/Night Monitor Headlight Monitor | night | day |
|  | adl | lights off | lights on | assignments.


| Bit\# \# | Function | Status if 0 | Status if 1 |
| :---: | :--- | :--- | :--- |
| 0 | Buzzer | off | on |
| 1 | Bell | off | on |
| 2 | Panel Alarm Light | off | on |
| 3 | Starter Control | starting | starting |
|  |  | disabled | enabled |

Flow chart and write the instructions to ring the bell if the ignition is off and the headilights are on. (I wish that I had that on my car.) Assume previous initialization of the PIA for input on Buffer A and output on Buffer B.



This time permit the car to be started if and only if: (a) seat belt is fastened and
(b) gear shift is in Park or Neutral and
(c) door is closed.
otherwise turn on the buzzer.
First flow chart your solution.


Your order of checking the functions may correctly be different. The order shown here leads to slightly easier testing as seen in answer in the next frame.


#### Abstract

Now write the program, preferably using the flow chart shown in the previous frame.


0122 E 6 FF TESCAR 01258501 01272764 01298512 012 E 27 af
012 DEG FF ELIZ
0130 BF 61
0132 ET FF
01352068
0137 EG FF OKTOGO 013 8 8 98 013 C BT 7FF2 013F 20 EA DONE

IDA A INOATA
BIT A \#\%GOQGEGE1 BELT OW?
EEQ BuZz
EIT A \#\% Ga016010 GEAR SHIFT AND DGOR?
EEG OKTOGG
LDC A DUTDAT
ORA A \#T00000061
STA A OUTDAT ELIZ
BRA DORE
LEA $A$ DITDAT ORA A \#\%06001006 OK TO START STA A GUTDAT

76543210 bit \#



By grouping the Gear Shift and Door checks together the single instruction BIT A \# if and only if both bits are 0 .

Transfer of data between the PIA and an external device takes place at an unspecified rate; hence control lines are needed between the PIA and the external device to indicate to the PIA when the data is ready and to the external device when the data has been read. This provides a "hand shaking" linkage similar to that possible via RTS and C'SS in the ACIA.

For the A half of the PIA two control lines, CA1 (input to the PIA) and CA2 (input or output) are available. CA1 could

placed on the data lines. CB1 and CB2 could perform similar functions for the B half. Both CA1 and CA2 are controlled by specific bits of Control Register $A$ as shown below.

CA1 CONTROL
 Operation for CA1

If 1 CA1 goes ACTIVE in going HIGH. If 0 CA1 goes ACTIVE in going LOW.
The 3 bits associated with CA1 are shown above. We are not using interrupt at this time; hence bit \#0 = 0. Bit \#1 determines whether CA1 sets the READY bit (\#7) when CA1 goes LOW (if bit \#1 = 0 ) or HIGH (if bit \#1 = 1). The CA1 READY bit (also called IRQA1 in Motorola literature) indicates, when going to the 1 state, that CA1 has gone ACTIVE. If bit \#1

$$
=0
$$

in the Control
Register

If bit \#1
$=1$
in the Control
Register


Contd...

The PIA "READY" bit (similar to the ACIA "READY" bit) will be cleared automatically when data is read from the Data Buffer, e.g. LDA A PIABFA. Bit \#7 of the Control Register is a READ ONLY bit, and therefore cannot be set or cleared by a STA A PIACRA instruction.

Initialize Control Register A so that CA1's READY bit is set when CA1 goes HIGH. Do not disturb the other Control Register bits.


X X X X X X


Assume 0 (no interrupt)

0100 EE TFF1
Q102 EA 日2
WES ET TFFL

LDA A FIACRA
DRA A \#\%GUOGUELG EET EIT 2 ETA F FIACEH

Note that it is the transition (LOW to HIGH or HIGH to LOW) which causes the input Control Lines to become ACTIVE, rather than the final level of these lines

When bit \#5 of Control Register $A=0, C A 2$ also acts as an input line similar to CA1. Bit assignments for PIACRA are as follows.


Bit \#5 = 0 for input. Bits \#4 and 3 behave the same as bits \#1 and 0 for CA1.

Assume that both CA1 and CA2 are to be input control lines, CA1 being ACIIVE in going LON and CA2 being ACPIVE in going HIGH. Write the instructions to produce this. Also set up the A Data Buffer for input operation.

X X $010 \times 000$-Control Reg. A
CA1 no Interrupt
CA1 ACTIVE LOW
$\left\{\begin{array}{l}0 \text { to set direction } \\ \text { then } 1\end{array}\right.$

TFFE
TFF:
TFF2
PFFS
0106 EE PFFI
016584 DG 0105 ET PFFI Q1ES TF PFFE QLEE EA 14 G100 ET TFF1.

FIAEFA EOU क 7 FFE FIFIEA EDU FFFI FIHEFE EQU क $F$ FFF FIFCEE EOU GFFFS LDA A FIACEA FHC A \#FLIGLEG0 ETA F FIFDEA SET FQE DDE: ELE FIAEFA IWFITE FOR F HFLLF OFA A \#FGEDIGLGU DATA EUF PUM STA F FIACEA

There are 3 possible modes for CA2, acting as an output (bit \#5 = 1). The first is seen when bit \#4 = 1. CA2 will now act as an output line whose state will be determined by bit \#3, (0 produces LOW, 1 produces HIGH).


Assume that to communicate with some external device cA2 is to go to the HIGH state for 1 millisecond, then go LOW. Also assume that the instruction JSR MILSEC (subroutines will be covered in the next chapter) will cause a delay of $1.0 \mathrm{milli}-$ seconds. Write the necessary instructions assuming that CA2 is presently LOW.

|  | PFFE |
| :---: | :---: |
|  | PFFI |
|  | PFF2 |
|  | 7FFS |
| 0100 | EG PFFI |
| 0103 | 8A 38 |
| 0105 | E 7 PFF1 |
| Q10 | ED 0113 |
| Q19E | E6 PFFi |
| Q19E | 84 FT |
| 0116 | E, 7 PFF1 |


| FIFEFA | EQu | GFFFE |  |
| :---: | :---: | :---: | :---: |
| FIACEA | EOU | क 7 FFP1 |  |
| FIAEFE | EQU | \$ 7 FFF 2 |  |
| FIACPE | EQU | क PFFS |  |
|  | LDA A | FIFACEA |  |
|  | ORE A | \#\#60111606 | 9 SET EITS 5. 4 FND 3 . |
|  | STA A | FIACER NO | NOW CFE=1 |
|  | JGF: | MILSEC D | INE MILLISEC DELF't' |
|  | LDF A | FIFERE M | MILSEC MRY USE RCC A |
|  | FPdC A | \#\%11110111 | 1 Cllehf EIT 3 |
|  | STA A | FIFERE CA | $\mathrm{CH} 2=0$ |

Such an output control signal on CA2 could be produced after data reception on the A half of the PIA to order the data source to change mode of operation. For lack of a better name let's call this the PROGRAMMED mode, since the state of CA2 is determined by program control.

CA2 may be used as an output control line in a "hand shaking" mode when bit \#5 = 1 and bits 4 and $3=0$. In this mode the A half acts as a data receiver. CA2 will go HIGH automatically when CA1 goes ACTIVE (HIGH in this example) and will go LOW automatically when Data Buffer A is read.


When CA2 goes LOW the external device will know that new data may be put on the data lines.

Flow chart and write the instructions to read the data from the external source via the PIA (A half) when CA1 goes HIGH, automatically indicating via CA2 that the data has been read. Store the data starting at 0800, terminating data storage after FF has been read and stored.

$8-12$
In the same hand shaking mode (bit $\# 5=1$, bits \#4 and $3=0$ ), the $B$ half of the PIA acts as a transmitter. Here CB2 will go HIGH when CB1 goes ACTIVE (HIGH in this example) and will go LOW when data is written out (stored) in Data Buffer B.

Sketch timing diagrams for CB1 and CB2 indicating the reason or significance of each change. When working this out think of what information the PIA (transmitter) and the external device (e.g., printer) need to know to transmit data without loss of data or loss of time.

data received by printer, therefore new data can be put on data lines by PIA


Again the hand shaking operation permits optimum data flow. Although the printer would not normally store more than 132 characters for one complete line of text, the data rate within this line could be as high as 50000 characters/second, limited by the computer's clock and the number of instructions per loop.

One last mode, the STROBE mode is available when bit \#5 = 1, bit \#4 = 0, and bit \#3 = 1. It is similar to the previous HANDSHAKE mode in that CA2 goes low when data is read (IDA A PIABFA) into the A Data Buffer. It differs in that CA2 automatically returns to the 1 state several microseconds (one instruction) later. Similarly, in the $B$ half of the PIA, CB2 goes low when a write operation (STA A PIABFB) takes place and returns to the 1 state automatically, several microseconds later. This mode of operation releases CA1 and CB1 for other tasks, but assumes that data is always ready for the "A" half and that the external device is always ready to receive data from the " $B$ " half. A summary of control line operations is shown below.

> CA1 (CB1)
(input only)


No answer is required in this frame.


Here is an application of the PIA to detect which of the 4 keys, A, B, C or D was depressed. CA2 provides logic 0 to all 4 intersections, the depressed key passing on this 0 state to the appropriate input. The symbol at the top of the diagram is an "inverted input $O R$ gate.
 whose output goes to the 1 state if one or more of the inputs go to 0 . PIA lines 4 to 7 are not needed.
Write the initialization instructions for the PIA to set up CA1 as an input (ACTIVE high) and CA2 as an output, following bit \#3. The Data Buffer should be set up as an input.
: F FTH FFOIG FQF: FQUF: KE't KE'TEOAFD.


* IVFUT TOFTH. EHTH GIOE TO LIM4 \& EITS.
: +

0169 EE TFFI KE'TFIA

OH A FIFICEA
HRE A \#\%11110010
STA A FIFCEA FOQEES DDE: CLF: FIFEFA DATA IMFUT MODE
OR: A \#\#60110110
STA G FTHCEA DATA MODE MOM

Now flow chart and write the instructions to branch to KEYA, KEYB, KEYC, or KEYD, corresponding to a depression of keys $A, B, C$ or $D$.


TR'TAGN LDA A FIFCEA


For short tests this "brute force" method is acceptable. For longer checks, data table lookups should be used.

Whenever mechanical devices such as switches are used there exists a problem of contact bounce; that is the contacts may close, open; then close, several times within a few milliseconds of the first contact before settling down to a "closed" or $O N$ condition. Data or signals from such a switch are highly unpredictable during this transient period, hence a timing loop of perhaps ten milliseconds should be introduced after the first contact detection, via CA1 or CA2 before the PIA Data Buffer is read.

Assuming a 1 MHz ( $10^{6}$ cycles/sec.) clock in the 6800 microprocessor, the number of microseconds per instruction executed can be determined from Appendix $C$ under the $\sim$ column denoting the number of machine cycles per instruction.

LDX \#\$0400
an immediate mode instruction, requires 3 cycles or 3 microseconds.

What is the execution time per loop in
MORBEX DEX:
ENE MORDEX

MIGPDEX DEX
EnE

## *

* 

4 cycles
4 CYCLES
8 cycles total

To get $10 \mathrm{msec} .$, then the \# of loops required $=$

$$
\frac{10}{10^{3}} / \frac{8}{10^{6}}=1250_{10} \text { loops }
$$

Initialize the counter for this value and write the complete delay routine.


This routine would then be executed when CA1 first detects a key hit, which would occur when the key is depressed, and probably upon release, which also produces transient pulses. Hence the state of CA1 should be checked after the delay. If CA1 is still 1 it is a legal key hit. If 0 , it is probably due to "bounce" upon key release, which could then be ignored by the program.

A stepping motor is another application of a PIA.
Imagine 3 electromagnets or coils, $A, B$ and $C$, placed at equal angles around a magnet which is free to turn.


Each of electromagnets $A, B$ and $C$ are directly under control of a PIA Data Buffer bit, as shown in the diagram below. A magnet is $O N$ when the appropriate bit is in the 1 state, and OFF when the bit is 0 . Energizing magnet $C$ causes the North pole of the central magnet to rotate to the South pole at $C$.


Set up the PIA to cause the central magnet's North pole to point to A. Assume that PIABFB is already initialized for output. Also assume that the South pole of each energized electromagnet is the closest pole to the magnet, as in electromagnet $C$.

Bit \#O (electromagnet $A$ ) is ON.

How would you suggest having the $N$ pole of the central magnet point to a half way between $A$ and $B$ ? Write the instructions.

QLEA ET BFFE STA A FIFEFE
Both $A$ and $B$ are $O N$ and equally attracting the $N$ pole, causing it to point between the two electromagnets, at about the 2 $0^{\prime}$ clock position.

Write the instructions to cause the central magnet to move clockwise continuously, starting at A. Assume a delay subroutine call JSR DELAY, which introduces a delay between each change to slow down the computer changes to acceptable rotational rates.


## Data Buffer

| 0160 | 8681 | Magia | LDA a | \# |
| :---: | :---: | :---: | :---: | :---: |
| 02 | E7 7FF2 |  | STA f | Fifefe |
| 0105 | ED 6132 |  | JEF: | delay |
| 0108 | 86 as | magife | LDH | \# |
| G1a\% | E7 7 7F2 |  | STA | Fifiefe |
| 0160 | ED 0132 |  | JSR | LRY |
| 110 | es 02 | Mfici | LDA | \#\$0 |
| 12 | EP PFF2 |  | STf | FIFEFE |
| 0115 | ED 0132 |  | JSF: | DELA't' |
| 118 | 8616 | MFigec | LDA | \# |
| 11- | E7 7FF2 |  | STA f | PIfefe |
| 011 D | E0 0132 |  | JER | DELF't |
| 0120 | 86 a | MF | LDF | \#\# ${ }^{\text {a }}$ |
| Q122 | EP PFFE |  | STf | Fifitefe: |
| 6125 | ED 0132 |  | JSF: | delay' |
| 0128 | 860.5 | M | LDF | \#\$区5 |
| Q12\% | EP 7FF2 |  | Sti a | fithefe: |
| 0120 | ED 0132 |  | JER | DELFY |
| 0130 | 20 CE |  | BR | MFIGF |

How would you modify the angular velocity for this stepping motor, under program control?

The constant used for the delay could be entered via a keyboard e.g., using the keys 1 - 9, each producing a different constant and therefore a different angular velocity. The smaller constant would then be down-counted sooner, producing a shorter delay, hence a higher speed.

Modern stepping motors usually have many (dozens) of coils around the circumference, alternating between $A, B$ and $C$ groups, each group being driven by one specific line, hence PIA bit. An output of the sequence 001, then 010, then 100 would represent one cycle, usually a few degrees. Reversing the order would reverse rotational direction.

## SUBROUTINES

In previous chapters we have used subroutine calls e.g., JSR GETCHR which caused the ASCII code, for the key struck on keyboard, to appear in ACC A. Such a subroutine call causes execution of a group of instructions, headed by the label GETCHR and terminated by

RTS - ReTurn from Subroutine.
After this subroutine has been executed, the next instruction executed is that following the subroutine call, e.g.
IEE GETCHE
STA A KETDAT

A program can be made up of a series of subroutine calls, each causing execution of a particular subroutine, to carry out a specific task. Each subroutine should have only one entry point and one exit point. Entry and exit conditions should be well documented in the accompanying comments, e.g., "Enter with $X$ pointing to the head of a message, and exit when the message has been printed, with ACC A and ACC B contents being overwritten." Each subroutine can be individually tested and then used with confidence when called within the main program.

Program planning should be in "top-down" format, with overall tasks being defined first, and from these tasks the subtasks defined. Each task can then be assigned to a subroutine which in turn can call lower level subroutines to carry out the sub-tasks. Subroutine calls can be many levels deep, if necessary, those at the lowest level being responsible for the simplest tasks, like checking a READY bit in an ACIA or a control line in a PIA. The overall result is a hierarchical or pyramidical structure, the top levels being general or "global", the lowest levels looking after detail.

A typical subroutine, properly documented, is shown here:

```
* GETLHR. . SUEROUTINE WHICH RETURNS WITH
* FSGII CHAF IN FCC A. % FND E NOT CHFNGED.
TFF4 SEROSF: EOU क FFF4
PFFS SEREGLF EQU कFFFS
:*
Q10HEES EL FND A ##EL DHTA FEAD'?
016C 27FG EEE TETCHF NOT Y'ET
G1EE EG TFFS LDH F SEREIIF YES. GET DHTA
    FWD ERIT
```

0107 EG PFF4 GETCHF LDA A SERCSF:
011139

Such a subroutine can be called from anywhere within a program, avoiding duplication of the above instructions.

A subroutine call JSR ECHO is to cause the character, struck on the keyboard, to be printed or displayed on the terminal used. ECHO itself could call 2 other subroutines. Based on this information write the subroutine ECHO, using only 3 instructions. A subroutine called PRINT is available, to print the ASCII character in ACC A.

|  | * EDHO. . SUEROUTINE TO ACCEET RSCI CODE FROM ACIf <br> * FEECEIVER RND ECHO IT ON THE AEIA TRANSMITTER. <br> * CRLLS GETCHE ANO FRINT EUES. |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0160 EO 0167 | EC:HO | JEE | GETCHF | GETS INFIUT |  |
| Q103 E0 0112 |  | ISR | FRINT | AND GUTFUTS | IT. |
| 010639 |  | RTS |  | AND RETURNS | IT. |

At this point the details of GETCHR and PRINT are not necessary except that they both use ACC A.

Assuming communication to the printing device via the ACIA, convert the instructions shown below to a well documented subroutine called PRINT.

:\%:

 *

```
011こ FE TFF4 FFINT LDF E SEFCSF:
0115 [4 E2 FND E ###こ FEFD' TO FFFINT?
E117 2FFg EEQ FFINT NOT 'TET.
0119 ET TFFS ETH A EEFELIF FFIINT EHFR.
0110 39
```

The documentation is just as important as the instructions written. Fight off the sometimes overwhelming urge to write undocumented programs, which usually end up in the waste basket. six months later.

We could depict the subroutine hierarchy as:

implying that ECHO calls both GETCHR and PRINT. For lack of a better name let's call this a "subroutine tree".

Imagine a system where the computer is to receive inputs from 2 ACIA's. It would not be feasible to have the computer wait in a loop for ACIA \#1 since it could lose data from ACIA \#2. The computer could alternately check ACIA \#1, \#2, \#1 etc., receiving data from an ACIA that is ready. (The Chapter on "Interrupt" presents another solution.) A subroutine to check the READY status of ACIA \#1, without reading data, is shown here.


Upon exit from this subroutine what is different, when data is ready, compared to when data is not ready?

The $C$ bit is set when data is ready, and cleared when data is not ready.

In Appendix C find 2 instructions, each of which branch conditionally, depending on the state of the C bit. Use one of them in the main program below, upon return from the subroutine INCHK1 to determine whether or not to store data, MEMAD1 being the pointer. If that is not too difficult repeat for ACIA \#2, where MEMAD2 is the pointer within INCHK2, which similarly checks if ACIA \#2 is ready.

| BCC - Branch if Carry bit Cleared | CHECK1 | JSR | INCHK1 | RCIA \#1 READY\% |
| :---: | :---: | :---: | :---: | :---: |
|  |  | ECC | CHECK2 | NO DATA HERE |
| $\begin{gathered} \text { or BCS - Branch if Carry } \\ \text { bit Set } \end{gathered}$ | CHECK2 | LDX | MEMAD 1 |  |
|  |  | ST: | MEMADI | GET FOINTER |
|  |  | LDA A | SEFEFP1 | GET INFUT DATA |
|  |  | STA A | $\chi$ | FND STORE IT. |
|  |  | ISR | INCHKS | ACIA \#Z FEADY? |
|  |  | ECC: | CHECK1 | NO DRTA HERE |
|  |  | LD\% | MEMRDE |  |
|  |  | INX. |  |  |
|  |  | ST\% | MEMADE | GET FOINTEF: |
|  |  | LDA A | SEfEEF2 | GET DATA FROM \#2 |
|  |  | STA A | $x$ | FWI STORE IT. |
|  |  | ERA | CHECK1 |  |

The use of the $C$ bit permits decisions to be made within a subroutine, without violation of the requirement for a single return to the mainline program, via one RTS instruction. The RTS should be the only means of exiting from a subroutine. To violate this rule, e.g., via a branch instruction, destroys the modular design of your program and makes de-bugging a nightmare.

Let's look at a subroutine HEXADD which expects 4 hex keys to be struck, and stores the corresponding 4 character hex value in 2 consecutive bytes of memory. For example if keys $2,3, C$ and 5 are struck, the 2 bytes of memory would look like this:


Approaching this from a "top-down" direction, assume that we have a subroutine INBYTE which would return with $23_{16}$ in ACC A when two keys, 2 and 3, are struck. Write the subroutine HEXADD which calls INBYTE and produces the 16 bit binary contents in the two memory locations, ADDRES and ADDRES+1.


This "top-down" approach assumes that we could write the INBYTE subroutine, if it is not already available.

Now also assume that INBYTE returns with the $C$ bit set if an invalid hex key was struck; otherwise $C$ is cleared. Modify the HEXADD subroutine to check for this abnormal condition, restarting the HEXADD subroutine when such an error is detected. Modify the documentation accordingly.

```
* HEMADD. . STORES 2 EYTES IN MEM RT LFEEL RDDRES
* GHLLS INE'TTE TMICE, CHECKING FOR ERFOR WITHIN BY'TE
: SLIE YIF SET E EIT. FCC A USED.
*
*:
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Q10] & ED 6113 & HEXADO JSE & & INE't'TE & GET 8 EITS & IN ACC. & F. \\
\hline 0163 & 25 FE & ECS & & HESADO & RESTART IF E & ERROR. & \\
\hline 0105 & ET 0111 & STA & A & ADCRES & ELSE STORE T & THEM. & \\
\hline 0168 & ED -113 & JSR & & INE'TTE & 8 MORE BITS & & \\
\hline E19E & 25 FS & ECS & & HEXADO & FESTARET IF E & ERFOR & \\
\hline 6100 & BT -112 & STA & F & ADDEES +1 & ELSE STORE I & IN NEXT & ADORESS. \\
\hline Q110 & 39 & RTS & & & & & \\
\hline 8111 & 6000 & ADDEES FITE & & 2 & & & \\
\hline
\end{tabular}
A better solution would be to print the message BAD HEX before restarting HEXADD. This improves communcation between the computer and the user, an important consideration in program design.
```

A subroutine $H E X C H R$ is now available to acquire an ASCII character in ACC A, when a key is struck, and to convert it to its 4 bit hex equivalent, e.g., $O B$ results when $B$ is struck. This 4 bit result will be right-justified (against the right edge or as far right as possible) in ACC A. Is this where you ultimately want the first 4 bits inside ACC A when the INBYTE subroutine, which receives two such characters, is executed?

No. If 5 is the first of two keys struck, the 0101 result must be moved to the left half of ACC A, to make room for the next 4 bits, which go in the right half when the second key is struck.

9-8
Write the first half of the INBYTE subroutine to place the first 4 bits in the left half of ACC B. Useful instructions might be ASL A and TAB. Why is ACC B needed? The HEXCHR subroutine is still available and returns with the C bit set if an invalid hex key was struck. Such a condition should cause an immediate return from INBYTE to HEXADD, with the C bit still set.

Q1\% E[ E125 TPE'TE $11=$ 611E 4E 011348 E11F 4E E11E 4E E116 1E

IEF: EC: HEL H HEL H FSL A HSL H THE:

HEGCHF: E'TTETTH

BET \& EITE
EFD HE\% FEETIFIW NOW.

GHIFT \& EITS LEFT. ETGFE IR E
$A C C B$ is used to store the first 4 bits when $H E X C H R$, which uses ACC A, is called to get the second 4 bits. RTS passes the C bit, undisturbed, to the calling subroutine HEXADD.

Now finish the INBYTE subroutine including documentation. The instruction ABA may be useful to you.

The complete INBYTE subroutine might be:

|  |  | * INE'TTE. . . F <br> * TO THO 4 EI <br> * HEMCHE SUE. | FDDUCES $\varepsilon$ T HEX vhl WHICH IS | EITS IN ACC A CORRESPOMDING Les EfCH FRODUCED Er' chlled thice. lises a fad e: |
| :---: | :---: | :---: | :---: | :---: |
| Q113 | E0 6125 | INEYTE JSE | HEXCHE: | GET 4 EITS |
| 911E | 2560 | ECS | E'TTETN | EFD HEX RETIEN NOM. |
| Q118 | 48 | ast f |  |  |
| Q119 | 48 | ficl a |  |  |
| Q114 | 48 | asl a |  |  |
| 011 E | 45 | fisl a |  | SHIFT 4 EIITS LEFT. |
| G115 | 16 | Tfie: |  | Store IN E |
| Q110 | ED 9125 | ISer | HEXCHE: | GET 4 MIDEE EITE. |
| 0129 | 2592 | ECS | Ertete | IF EAD HE\% |
| 0122 | 1 E | FE: |  | MERGE EOTH 4 Eit sets of dith |
| $0123$ | 96 | CLE |  | TELL THEM ITS GOOC DATA |

ACC A 00001110 -- After the first JSR HEXCHR if E was struck.
$A C C B \quad 11100000-$ After the TAB instruction.
ACC A 00001001 -- After the second JSR HEXCHR if 9 was struck.
ACC A 11101001 -- After $A B A$. $A C C B$ is added to ACC A to merge both 4 bit codes.
So far we have HEXADD calling INBYTE twice.

The HEXCHR subroutine could be formed from the hex checking program shown early in the Branching Chapter. Write this subroutine including the following changes:
(a) At the beginning of the subroutine get the ASCII code for the struck key into ACC A.
(b) Set the C bit if an invalid hex key is struck; otherwise clear the $C$ bit and return from the subroutine with the 4 bit hex code in ACC A.
Refer to the Branching Chapter for the original hex checking program. Assume that the GETCHR subroutine is available to receive an ASCII code in ACC $A$, when a key is struck.



The GETCHR subroutine is essentially the same as before except for 2 changes:
(a) Bit \#7, the parity bit must be cleared for all data.
(b) Lower case alphabetic characters a to $z$, must be forced to upper case by clearing bit \#5. Write the GETCHR subroutine.

Both of the above are required to make the data independent of the type of terminal (some produce parity bit set, others cleared) and to eliminate having to hold the SHIFT key down when entering alphabetic characters.


Describe the sequence of events when a non-hex key is struck. Sketch the "subroutine tree" in your answer.


When HEXCHR detects an invalid hex character the $C$ bit is set and HEXCHR returns to INBYTE. INBYTE immediately checks the $C$ bit and, noting that the $C$ bit is set, returns immediately to HEXADD, which also checks the $C$ bit. HEXADD, on noting that the C bit is set, immediately restarts. In summary, a wrong key immediately restarts HEXADD, preferably after a printed message such as BAD HEX.

Further use of the $C$ bit is seen in a program where a task, assigned to a subroutine, results in the $C$ bit being cleared if the task is completed normally. If the result is abnormal the $C$ bit is set and ACC A contains the erroneous result, which can be printed as an error message.

Here is a new problem, to write a subroutine called PAGE which prints one page of data, the first address of the data being in the $X$ Register when PAGE is called. The format is as follows:

- one PAGE comprises $16_{10}$ lines.
- one LINE comprises a Carriage Return and Line Feed (to start a new line) followed by 8 words, each separated by a space.
- one WORD comprises 4 bytes, from memory, each byte being printed as 2 ASCII characters, e.g., 00111101 in memory would cause 3D to be printed.

Use a "top-down" approach to this problem in flow charting and writing the subroutine PAGE. Assume that the subroutine LINE is available to print one LINE.


The address for the first memory address could be produced by the previous subroutine HEXADD.

The next task, working downward, is to write the subroutine IINE, which prints 8 words, each comprising the contents of 4 addresses. Flow chart and write the subroutine IINE, assuming that 2 subroutines are available as follows: - NORD, to print one word.

- CRLF, to produce a Carriage Return and Line Feed, to start the next character on a new line.

: LINE. . EIIEROUTINE TIG FRINT E4 (DEGIMAL) CHAR * FFOM 32 MEMOR'Y ADCRESSES. GALLS MORD. LISES F. :*

LINE JSF EELF STRFT NEW LiNE

LOA A \#ま日
STA A WRONUM
JSE WORE
DEE HFEDNLM ENE NUHGRE
RTS
WR:DNUM RME 1 *

The next subroutine proceeding downward is WORD, which prints the contents of 4 memory locations, then skips one space. The subroutine OBYTE, to print the contents of ACC A as 2 ASCII characters is available. SPASE, another subroutine will print (or skip over) one space. Flow chart and write the HORD subroutine.


* WORED. . SUEFOUTINE TO FRINT CONTENTS OF 4 MEM

* HEES ALC F.
* 

| WOEC | LOF | F | \# |  |
| :---: | :---: | :---: | :---: | :---: |
|  | ETA | 5 | Etitind | INIT COINATEF: |
| PHEP'TE | IEF: |  | OET'TE | FFIINT 1 E'TTE AE 2 EHARE |
|  | DES |  | E'tTEnt |  |
|  | ENE |  | RIETite | NOT LAST E'r'te |
|  | TEF |  | SFACE | 'T'ES. LAET E't'TE. ONE SF |
| ESTTONT | ETME: |  | 1 | - |

The OBYTE subroutine is next. It gets one byte from memory via the pointer MEMPNT and calls HEXPRT twice to print it as 2 ASCII characters. HEXPRT is entered with 4 bits right-justified in ACC A. Flow chart and write the OBYTE subroutine.


Note the use of TEMP rather than ACC B. It is not good practice to tie up an accumulator, when calling a subroutine which may need the accumulator.

HEXPRT is entered with 4 bits right-justified in ACC A. It prints the corresponding ASCII character. Flow chart and write this subroutine noting that PRINT is available to print the ASCII contents of ACC A.


* HEXPRT. . SUE TO PRINT ASEII CHAR: CRLLS PRINT SUB. * ENTEF WITH a EITE RIGHT IUETIFIED IM FDC A. :
HEWFFT ADD A \#\$3日 CONUERT TG FSC:II CMF F \#s玉G NUMEER?
ELS OUITFIIT T'ES.

OIITFUIT IEF

FREINT
LETTEF: ACD 7 MORE. RTS DUIT IT GOES.

Check this routine by testing it first with values 0 and 9 , then with values $A$ and $F$, plus the 4 values just outside these legal values.

Next we need the PRINT subroutine. The printer, $\frac{9-18}{\text { via }}$ the $\overline{\text { CTS }}$ control line back to the ACIA, will inform the computer to stop transmitting while Carriage Return and Line Feed functions take place. Flow chart and write the subroutine to transmit data via the ACIA when CTS $=1(\overline{C T S}=0)$.


* FRINT. . SURROUTINE TO FRINT CHFR IF DEVICE * IS ON LINE YIA CTS=1 (CTS NOT=G). USES FCC A RND B * ENTER WITH RSSCII CODE IN ACC A. SERC:ER EQU कPFF4 SEREBIIF EQU \$PFFS *
FRINT LDA E SERCSR
BIT E \#\#n8 CTS NOT=0?
BNE PRINT NO. TRY RGAIN.
BIT E \#
BEQ FRINT
STA A SEREBUF FRINT IT
RTS

Loopback for the second test is to the top to ensure that $\overline{\text { CIS }}$ nas not gone to 1 , while waiting for the printer to become READY.

SPACE and CRLF now remain. A problem exists in using the ACIA with the printer in that the ACIA will transmit the last character in its TRANSMIT Buffer even though the printer requests a halt to more data by clearing $\overline{\mathrm{CTS}}$ (Clear To Send). $\overline{C T S}$ is normally cleared during a Carriage Return or Line Feed operation or when the printer is not ready to print data. The above problem results in the loss of the last transmitted character. The solution is to send a 2 nulls ( $O C$ ) to the ACIA after both the CR and LF characters. The nulls are then "sacrificed" to preserve the next legal character printed. With this in mind, write the CRLF and SPACE subroutines. Flow charts are not necessary for these.


To complete the subroutine PAGE, draw the "subroutine tree" to show the subroutine's hierarchy.


In only a few words, the overview of PAGE is depicted here.

A program could call both the HEXADD and PAGE subroutines, the former to define the starting address and the latter to print the page of data.

Near the end of the PIA chapter is a program in which a delay is used to "de-bounce" a switch before its state is read by the PIA. This delay could be achieved more easily if subroutine format was used.

Flow chart and write a subroutine which produces a delay of $N$ milliseconds, where $N$ is the binary contents of ACC A. This subroutine should call a subroutine MILSEC which produces a delay of 1 millisecond each time it is called. Write the MILSEC subroutine, assuming 1 microsecond per MPU cycle. If necessary refer to the PIA chapter for the previous delay routine.


The 2 loop instructions DES MILCNT and BNE MORDEC take $6+4=10_{10}$ MPU cycles or 10 microseconds. Therefore $100_{10}$ or $64_{16}$ loops provide a delay of 1000 microseconds or one millisecond.

In the previous frame MII,CNT could have been given an initial value of $64_{16}$ simply via

MILCNT FCR \$64
eliminating the need for the 2 lines of initialization at the start of the MILSEC subroutine. Would this be acceptable? Why?

No: The subroutine would execute properly the first time it is called, MILCNT being decremented from 64 to 0 . The second time (and all subsequent times) that it is called MILCNT would start at FF, after first being decremented from 0 by DEC MILCNT. This subroutine MILSEC would then go through $256_{10}$ loops to reach zero, instead of $100{ }_{10}$ loops, producing an incorrect delay. Selfinitialization is required within the subroutine to reset MILCNT to 64 every time the subroutine is called. Lack of selfinitialization is a common catastrophic error when coverting a program, which runs correctly once, into a subroutine which is called many times within a larger program.

This concept should be extended to all programs, as well as subroutines enabling faulty programs to be restarted during de-bugging without the necessity of being reassembled or reloaded.

Enough said for now about subroutines!

STACK OPERATIONS
Previously we have seen data storage in which the Index Register was used as a pointer. Another 16 bit register, the Stack Pointer (SP) is also used to store and retrieve data, employing a user-defined block of memory, called the stack, for the storage operations. The Stack Pointer may be initialized to point to the address 1040 via

> LDS \#\$1C40 (LoaD the Stack pointer)

Another instruction
PSH A (PuSH accumulator A)
performs a "push" operation, that is it stores the contents of ACC A in the address now contained in the Stack Pointer. The Stack Pointer is automatically decremented after the storage operation.
"PuSH" is an appropriate description, similar to the "pushing" of individual serviettes into a metal holder, each new serviette now being on the top of the stack.

Initialize the Stack Pointer to 1 AFF , then store the contents of $A C C A$ and $A C C B$ on the stack in that order.


Data can be retrived from the top of the stack via PUL A
which "pulls" the data off the stack into ACC A. This is similar to retrieving a stored serviette from the holder, the last one in being the first one out. In the PUL operation the stack pointer is incremented automatically, before each byte is retrieved. Assuming the 2 PSH operations in the previous frame the instructions:

$$
\begin{array}{ll}
33 & \text { FUL } \mathrm{E} \\
32 & \text { FULL } \mathrm{A}
\end{array}
$$

first transfers the data, stored in 1 AFE , into ACC B , then transfers the data from 1 AFF into $A C C$ A. Note that the PUL operations are in the reverse order to the PSH operations, respecting the "Last In First Out" (LIFO) sequence.

Use of the stack permits temporary storage of data without the need for a symbolic address or an accumulator usage. Modify this now familiar subroutine to operate without ACC B. Assume previous stack pointer initialization.

FEINT LOH E SERGSE


EEQ FETHT ROT 'TET.
STA A SEFEUIF FEINT EHAF:
FTS FRD EETLIEN.

|  | TFF4 | EEECSE | EDI | STFF4 |
| :---: | :---: | :---: | :---: | :---: |
|  | PFF5 | SEFESUF | EQU | क FFFS |
| 0160 | 36 | FREINT | F:SH |  |
| 0101 | EG PFF4 | NOT'T'ET | LDA A | SERCSE |
| 0104 | 84 Qc |  | Fblc H | \#\#6こ |
| Que | 27 Fg |  | EED | PGT'TET |
| 0108 | 22 |  | FIIL F |  |
| 0109 | ET PFFS |  | STH H | SECEIAF |
| Quc: | 9 |  | ETS |  |

WARNING: For every PSH there must be a corresponding PUL to restore the stack pointer to its original state.

Assume that the main line program which calls this PRINT subroutine is:

| 0703 | ED | 1358 | J5R | PREINT |
| :---: | :---: | :---: | :---: | :---: |
| 07 C 6 | FE | 9ア7E | LOX | MEMPNT |

If the stack pointer contains $1 A F F$ just before JSR PRINT is executed, the address of the next main line instruction, 07C6 in this example, is stored on the stack. The low byte (C6) goes into 1 AFF and the high byte (07) goes into 1 AFE . The stack

status at this point is depicted by this diagram. The RTS instruction at the end of the subroutine automatically performs two PUL operations, restoring the $07 C 6$ value in the Program Counter. The next instruction executed is then from 07C6, the LDX MEMPN' instruction following the subroutine call.

Assume that the first byte of JSR PRINT resides in 0426, and that the stack pointer contents is 1308 just before JSR PRINT is executed. Draw the stack diagram showing stack contents and $S P$ value for each stack change, starting just before JSR PRINT is executed and finishing when LDX MEMPNT is executed. The PRINI subroutine is the one given in the answer of the previous frame.


## Examination of data stored on the stack is achieved vial

 TSX - Transfer Stack pointer to indeX register. which transfers the Stack Pointer to the Index Register, then increments the Index Register. In this way the Index Register points at the last byte stored on the stack. This permits direct access to the data, stored in the stack, without disturbing the Stack Pointer. Write the instructions to print the value of the last byte, stored on the stack. The subroutine OBY'IE is available.| 0203 |  | TSX |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 0204 | H6 50] | LDA | F | $x$ |
| Q20e | ED G142 | ISR |  | OEYTE |

10-5
Assume that 4 bytes have been stored on the stack. It is now desired to increment the first of these 4 bytes without disturbing the stack pointer or other data on the stack. Write the necessary instructions.


More stack operations will be seen in the next chapter, Interrupt, where the stack is used extensively.

## INTERRUPT

The simplest type of "interrupt" operation is that produced when you start the 6800 microcomputer by pushing the RESET button. This starts execution of a permanently stored program or "service routine", as interrupt initiated programs are called, this one servicing the RESEI button. When this button is pushed the RESET line to the MPU is grounded. This causes the computer to look in addresses FFFE and FFFF (called "vector" addresses) for the address of the RESET service routine. The RESET service routine is then started, typically clearing all READY bits, initializing the stack pointer and setting up input/output devices such as the PIA or ACIA for the required mode of operation.

The RESET line also can be converted to force a restart of this service routine automatically when power is first applied, eliminating the RESET button. This is particularly useful when the microcomputer controls an electronic subsystem or an appliance (e.g., microwave oven).

Another form of interrupt provides the solution to the problem of determining when a peripheral device has data or requires data, without the continuous check of READY bits in an ACIA or PIA. Under interrupt operation, such devices are ignored by the computer until the device demands service, whereupon the computer suspends its present operation, known as a "background" program and executes the service routine or "foreground" program for the device which demanded service.

Such service may involve the transfer of one byte of data or the change of several bits in a status register. When the service routine is completed the computer resumes execution of the background program.

Several points are relevant to interrupt operations:
(a) As stated above, READY bit polling or testing, as a routine operation, is now eliminated permitting more flexible and efficient use of the computer. With interrupt operation the peripheral devices essentially say to the computer "Don't call us. We'll call you."
(b) The service routine is entered each time that a character is transmitted or received by the interrupting device or each time that a push button activates a PIA Control Line. Such a service routine is short, typically requiring 30 to 60 microseconds to execute.
(c) The elapsed time between successive interrupts by a particular device is usually long, compared to the execution time for a service routine. Even at high data rates such as 960 characters/sec., the time between successive interrupts is approximately 1 millisecond. For push button activated interrupts this time could be seconds to hours. Consequently it is possible to service many devices via interrupt and still execute background programs for a large percentage of the computer's available time.
(d) Interrupt programs are not recommended initially because programming errors are more difficult to find. Orderly de-bugging, possible with nested subroutine type programs, is less applicable here because the occurrence of interrupts is essentially random in time. This makes it difficult to determine the conditions of various registers at interrupt time, if a service routine occasionally fails.

Interrupt servicing of interfaces such as the ACIA or PIA usually involves "Interrupt Request" or "IRQ" operation, also known as "Maskable Interrupt". Such an interrupt request is made by grounding of the $\overline{I R 2}$ line to the MPU by the interrupting interface. This causes the present contents of the Program Counter, Index Register, ACC A, ACC B and the CCR to be pushed automatically on the stack in the above order. After providing service to the interrupting device the IRQ service routine is terminated by the instruction

RTI (ReTurn from Interrupt)
which automatically pulls the stored values from the stack, restoring the above registers and accumulators to their state when IRQ operation was requested. Resumption of the background program takes place as if nothing happened (except for the slight delay to provide IRQ service).

IRQ operation first requires initialization of the IRQ Vector Addresses, FFF8 and FFF9, with the address of the IRQ Service Routine. IRQ operation (interrupt service) will then take place if all the following are true:
(a) The Control Register of the appropriate interface (ACIA or PIA) has been permitted to interrupt. For example bit \#7 of the ACIA Control Register is set to permit ACIA Receiver Interrupt. PIA interrupt via CA1 is permitted by setting Control Register bit \#0.
(b) The interface (ACIA or PIA) must activate (ground) the $\overline{I R Q}$ line. This happens automatically when the READY bit is set, indicating that data is ready from the ACIA Receiver, or that data is needed by the ACIA Transmitter, or that an input Control Line in the PIA is now ACTIVE.
(c) The I (Interrupt) bit of the CCR must be cleared, e.g., via the instruction

CLI (CLear Interrupt)
which permits all IRQ-connected interfaces to interrupt. Hence IRQ operation is controlled "globally" via the I bit and locally via each Control Register.

The PIA and ACIA, connected for interrupt operation, are shown in the block diagram below.


Before the I bit is cleared to permit IRQ operation, several preparations for interrupt operation must be made, usually referred to as "background initialization". These ares
(a) Set up the IRQ vector addresses FFF8 and FFF9 with the service routine address.
(b) Set the Control Register bits of the appropriate interface (ACIA or PIA) to permit an IRQ request via the receiver, transmitter or Control Line.
(c) Set up any data pointers for storing or retrieving data. Only now can the I bit be cleared to permit IRQ operation.

Write the background initialization to set the address of ACIARX, the start of the ACIA service routine, in addresses FFF8 and FFF9.

## LDX \#ACIFR: <br> STX $\quad$ \$FFFS INIT YECTOR FOR IRE

When an interrupt occurs, the contents of the accumulators and registers will be pushed on the stack. Then the address of the next instruction to be executed will be obtained from FFF8 and FFF9, the IRQ vector address. In other words the next instruction to be executed will be the first instruction of the the IRQ service routine.

11-2
Continuing with the background initialization, set the ACIA Receiver Interrupt bit, to permit interrupt to occur. Then initialize MEMADD with the address one below address 1A00, to permit storage of data from the ACIA Receiver. Assume, as before, that ACIACR is the "original" for the "write only" Control Register of the ACIA.


So far the background initialization is:


Now complete the background initialization by clearing the interrupt bit in the Condition Code Register. At this point a background task could be started. Since we have no background task to do at this time, put the computer in an endless loop, which will be interrupted from time to time by the ACIA, when it receives another character.

```
    CLI
HE ERE HE EACKGRTIUND LOUF
ENGELLE INTEFFIUFT
```

The complete background initialization to provide interrupt service for the ACIA Receiver is then

| 0100 | CE 0110 |  | LDX |  | \# HCIFRE \% | INIT WECTOR FOR IRE |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0163 | FF FFFS |  | STX |  | \#FFFS I |  |  |  |  |
| 0106 | E6 738E |  | LDA | H | ACIFCR |  |  |  |  |
| 0169 | 8f 80 |  | ORA | A | \#\%101000000 |  | ENABLE R | $\%$ IN |  |
| 616B | E7 738E |  | STA | A | FCIFCR |  |  |  |  |
| 610E | E7 PFF4 |  | STA | A | SERCSR |  |  |  |  |
| 0111 | CE 19FF |  | LDK |  |  |  |  |  |  |
| 0114 | FF G11月 |  | STK |  | MEMFDD S | SET | UF STORA | AGE | FOINTER. |
| Q117 | 日E |  | CLI |  |  | ENFB | BLE INTER | Rrup |  |
| 0115 | 20 FE | HFi | BRA |  | HR E | EACK | KGROUND | LOOP |  |
| 011F | 0002 | MEMADC | RME |  | 2 |  |  |  |  |

Now $11-4$
Now write the service routine ACIARX, which stores one byte via MEMADD each time that the service routine is entered. Terminate this service routine with RTI, which returns control to the interrupted background program.


Each time that the ACIA's Receiver is READY with another byte of data, bit \#0 of its Status Register will go to 1 , indicating the READY condition. Since bit \#7 of the ACIA Control Register is also set, permitting ACIA Receiver Interrupt, the setting of the READY bit automatically activates the $\overline{\operatorname{IRQ}}$ line to the inPU, causing execution of the service routine whose starting address is in FFF8 and FFF9. After the RTI instruction of this service routine the background task, if there is one, will be resumed. A long story isn't it?

Printing a message via the ACIA under interrupt is similar to data reception in the previous frame. Here the ACIA Control Register bits \#6 and 5 must be initialized to provide " $\overline{R T S}=$ low, Transmitting Interrupt Enabled". (See Appendix E).

Write the background initialization to permit printing of the message INVALID HEX via the ACIA under interrupt. Include the message in the background initialization.


11-6
Within the service routine how will you ensure that the ACIA Transmitter will stop sending characters to the printer, after the last character of the message is printed?

Disable the transmitter interrupt by clearing bits \#6 and 5 of the ACIA Control Register (see Appendix E). If another device is still operating under interrupt, the above operation will affect only the ACIA transmitter. If the ACIA transmitter was the only interrupting interface, then all IRQ interfaces could be interrupt disabled by the instruction SEI (SEt Interrupt), the opposite to CLI.

11-7
Now write the service routine, entered each time to print one character of the message. Assume the background initialization shown in the previous frame.


At slow terminal rates e.g. 10 characters/sec one character is printed every 100 msec . At higher data rates e.g. $960 \mathrm{char} / \mathrm{sec}$, one character is printed every millisecond. The above service routine requires 39 MPU cycles plus 9 to push and interrupt. Assuming approximately 50 MPU cycles per interrupt, this is still only 50 microseconds, using a 1 NHz MPU clock. Hence 10000 to 20000 interrupts per second are theoretically possible, supporting dozens of devices. Therein lies the power of interrupt.

So far we have looked at only one device operating under interrupt at one time. Consider an ACIA connected to a printer (output) and a keyboard (input), both operating under interrupt. When an IRQ operation is demanded by one of these devices, the first task of the service routine is to determine which device produced the interrupt. This is done by consecutively checking the READY bit of each device capable of IRQ operation.

Write the first part of the IRQ service routine IRQSER which determines whether the ACIA's receiver or transmitter requires service, branching to KEYSER to service the keyboard or PRTSER to service the transmitter.

## :

| 0206 | Es | PFF4 | IFQSER | LDA | H | SERCSR: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0203 | 85 | $\underline{\square}$ |  | EIT | H | \# |
| 0205 | 26 | 49 |  | ENE |  | KEY'SER |
| 0207 | 85 | 02 |  | EIT | F | \# ¢ $^{\text {a } 2}$ |
| 0209 | 26 | 65 |  | ENE |  | PRTSER |
| 日20E | SE |  | INTE:TPd | ETI |  |  |

Both service routines would branch back to here.

RX READY?
TX READY?
RETURN POINT FOF: FLL

Although all IRQ controlled devices are theoretically equal for interrupt service it is normal to poll the READY bit of the fastest device first, if one is significantly faster than the other to avoid losing data from the faster device while servicing a slower device. Hence the first device polled effectively has a slightly higher priority, this advantage increasing as more devices requiring IRQ service are added to the system.

PIA Control Lines acting as inputs can produce IRQ operation if enabled for interrupt via the PIA's Control Register. When bit \#0 of Control Register $A$ (or $B$ ) is set, interrupt is then possible via CA1 (CB1). Similarly CA2 (CB2) is enabled via bit \#3. CA2 (CB2) as an output line does not produce an interrupt since interrupts originate with the external device such as a keyboard, telling the computer that data is ready to be moved or that some control action is needed.

Write the background initialization to permit CA1 of the PIA to interrupt when going high (1) and CA2 as an input to interrupt when going low ( 0 ). The A half of the PIA should be set to receive 8 bit parallel data.


When an interrupt is produced by CA1 of the PIA the service routine is to store bits $\# 0$ to 3 of the Data Buffer in LODATA. An interrupt by CA 2 should store bits \#4 to 7 in HIDATA. Assume that CA1 and CA2 are the only source of interrupts. Write the service routines.

0350 HIDFITA EDU $\$ 0350$
0352 LODATA EQUI $=0352$
*
Q106 EE PFF1 PIASER LDA A
103 2E 05 EMI CHIINT $01058540 \quad$ EIT A G107 26 6 E 01093 B G10H EG 7FFG EHIINT $6100 \mathrm{E4} \mathrm{FF}$ 016F B7 0552
011220 F 5
0114 EG 7FFG EAZINT 011754 FG 0119 BT 0350 011C 20 EE

A \#\#6140101010 FIFRTN RTI CRIINT LDA F FIAEFA STA A LODATA ERE FIARTN LDA A FIFEFA STA A HIDFTA
BRA PIARTN

ENE CREINT CH2 INT REQUEST YIA EIT 6

AND A \#乎的 ZAF HI BITS AND A \#FFG ZAF LO EITS

If several PIA's are connected as IRQ devices, but capable of interrupt via CA1 only, the skip chain becomes:

LDA A FIACRS
BMI PIAS
LDA A FIACRG
EMI FIR6
etc.

Another major use of IRQ operation is in controlling the timing of specific computer operations. For example a digital voltmeter may be required to make a measurement in a lab experiment or in a process-control operation at the rate of 10 measurements per second. Aside from the inaccuracy of using timing loops for control of these measurements, the computer is not available for other tasks.

The solution is in the use of a "Real Time Clock", a device which produces interrupts at specific times or rates. The service routine for the real time clock would then determine which devices get service at what times. In the example above, the real time clock could be driven by the 60 Hz line signal producing 60 interrupts/sec. Write the background initialization and service routine for this clock which causes the digital voltmeter to make 10 measurements per second via the subroutine DVMSER.

| 0100 | 86 | 06 |  | LDA | A | \#\$616 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0102 | B7 | 6110 |  | STA | A | COLINT |  |
| 0105 | CE | D10E |  | LDX |  | \#CLKSER |  |
| 0168 | FF | FFFE |  | STX |  | \$FFFE |  |
| 010 E | QE |  |  | CLI |  |  |  |
| Q10c | 20 | FE | HERE | ERA |  | HERE | SFIN IN EACK |
| 019E | 7A | 011c | CLKSER | DEC |  | COU1NT |  |
| 0111 | 26 | 08 |  | ENE |  | CLKRTN | NOT THIS TIME |
| 0113 | 86 | 66 |  | LDA | A | \# 0 Q6 | YES. RESET COUNTER |
| 0115 | E7 | 0110 |  | STA | A | COUNT |  |
| 0118 | BD | 6240 |  | JSR |  | DWMEER | FND MEASURE VOLTAİE |
| 011 E | SE |  | CLKRTN | RTI |  |  | FLL D Dide |
| B11C | 000 |  | COUNT | RME |  | 1 |  |

This line frequency-controlled clock is a very simple timer. Real Time Clocks, much more complex than this, are commercially available.

The Non Maskable Interrupt (NMI) is essentially the same as the IRQ with the following exceptions:
(a) It is always enabled (capable of interrupting), independent of the I bit status.
(b) Its vector addresses are FFFC and FFFD.
(c) It will interrupt only when the MPU's NMI line changes state from 1 to 0. It will not re-interrupt until after $\overline{\text { NMI }}$ has gone high and then is grounded again.

NMI operation is needed when a high speed device requires high priority service, even if an IRQ service routine is presently being executed, in which case the IRQ service routine is interrupted to provide NNI service.

During an NMI service routine all other interrupts are automatically disabled, hence NMI service routines cannot be interrupted even for another NVII device. Upon return from an NMI service routine, service will be provided for another NMI device, if one is waiting; otherwise it will resume service to an interrupted IRQ service routine, if one was interrupted. If none of these are waiting, service will be provided to other waiting IRQ devices, or to a background program, in that order.

Assuming that an NMI device interrupted an IRQ service routine, show the state of the stack (in general terms) during the NMI service routine.


UPON RETURN IO IRQ SERVICE ROUTINE

Background Status 7 bytes

In de-bugging a faulty program it is sometimes necessary to know the status of internal registers ( $A, B, X$, etc.) after execution of a specific instruction within a program. This is possible via the instruction

SWI (SoftWare Interrupt - operation code 3F) If $3 F$ (SWI) is placed in memory, in the byte following a specific instruction, normal program execution will take place until this $3 F$ is encountered, whereupon all internal registers will be stored on the stack, as if entering an IRQ or NMI service routine. In this case the program will transfer control via vector addresses FFFA and FFFB to the SWI service routine, which usually prints out the contents of the internal registers from the stack. Insertion of the $3 F$ code destroys the original program, hence most systems require RESET after an SWI service routine is executed. An exception to this exists in some de-bugging programs which save the byte which was replaced by $3 F$, and then restore it after execution of the SWI service routine.

In some 6800 systems where the SWI routine is provided in permanent or "Read Only Memory" (ROM) the vectors for SWI may also be in ROM, rather than in Read/Write Memory, usually called RAM (Random Access Memory), which can be initialized via RESET. If vectors are permanent a user-written SWI routine cannot be implemented.

> Why is the stack essential to SWI operation?

Data must be saved by MPU hardware rather than via software (program) which itself would use some of these registers and therefore modify their contents.

Write the background initialization and the SWI service routine to print the contents of CCR, ACC B, and ACC A simply as 6 ASCII characters, one after the other, when SWI is encountered within the program. Assume an available subroutine, OBYTE, which prints 2 ASCII characters, based on the 8 bit contents of ACC A.


Now write the first part of a different SWI service routine SOFINT, which prints a more readable output of the stored data, e.g.,

$$
C C R=X X \text { (where } X X=\text { stored } C C R \text { value) }
$$

Assume the following available subroutines:
OBYTE - prints contents of ACC A as 2 ASCII character.
OUTMES - prints ASCII message terminated by null. $X=$ pointer.
CRLF - Carriage Return and Line Feed.


Execution of the OBYTE subroutine involves use of the stack. Will this destroy data now on the stack, yet to be printed within the SWI service routine? Use stack diagrams to prove your answer.

No. Data to be printed will not be destroyed.


Within SWI
service routine before printolit begins.


After first PUL A.


Within OBYTE sub.
RH and RL are return address bytes. $H=$ high, L = low. CCR data on the stack is overwritten but only after it is in ACC A for printing.


After return from OBYTE subroutine. RL and RH will be overwritten
in future use
of the stack.

Continuing with the same service routine, assume that CCR, ACC B and ACC A have been pulled and printed on one line. How would you print the Index Register contents, still continuing on the same line? Include the message in your answer.


Such a routine is normally included in the computer system software and is essential in "de-bugging" faulty programs. By setting SWI (3F) in the main program, just after a subroutine call, the results of the subroutine can be examined in detail to determine how it performed. The place in the main program where the SWI occurs is often called a breakpoint.

More sophisticated de-bug routines permit multiple breakpoints for testing of partially completed programs, e.g., subroutine calls for which the subroutines have not yet been written. The "loose ends" or unwritten code can be caught by breakpoints.

The complete listing for the SWI de－bug routine is shown below．

| 1FGC | OUTMES | EQU | 韦1FGC |
| :---: | :---: | :---: | :---: |
| 6179 | CRLF | EOU | \＄0179 |
| 0142 | OE＇t＇TE | EOU | \＄014 |

LATE ENTF＇T．FWOIDE $\because$ ．
＊：
＊FREINTOUT OF REGISTERE FFTER EOFTWARE INTERFUFT
0200 CE 日250
LD× \＃SOFINT
Q203 FF FFFA STX \＆FFFA INIT SMI VECTOR．
＊NOW JUMF TO TARGET FRGUREM
0250 ORG \＄日250
0250 ED 0179 GOFINT JSR CRLF
6253 CE 日2E1 LDK \＃CORTMESS
0256 ED 1 FQC TSF
025932 FUL $A$
025 A ED 0142
025 CE － 128 C
JSR OEYTE FRINT COF EUNTEMTS
0260 BD 1F EC
026332
0264 ED 0142
0267 CE 0287
日2EA BD 1FGC
6260 32
$026 E$ ED 0142
9271 CE 9291
פ274 ED 1FGC
G277 32
0278 ED 0142
027E 32
927 C ED 0142
LDX
JSF
FUl H
JSR：
LDK
JSR
FUL H
ISE GETTE FRIMT A CONTENTE
LOK \＃IXMESS
$I \leq R$
FIJL F
ISE
PUL $A$
JSE：
ERE
＊
028143
028600
028720
928E 00
928c 20
029006
929120 0295040

The final printout of this could then look like：

$$
C C R=2 F B=D 3 A=F 2 X=1 C 55
$$

Congratulations！You have completed the workbook．Good luck with your programs．


## APPENDIX A

## Hex Codes - 4 bits

| $0000=0$ | $1000=8$ |
| :--- | :--- |
| $0001=1$ | $1001=9$ |
| $0010=2$ | $1010=\mathrm{A}$ |
| $0011=3$ | $1011=\mathrm{B}$ |
| $0100=4$ | $1100=\mathrm{C}$ |
| $0101=5$ | $1101=\mathrm{D}$ |
| $0110=6$ | $1110=\mathrm{E}$ |
| $0111=7$ | $1111=\mathrm{F}$ |

## APPENDIX B

## ASCII Codes



Courtesy Moterola Semiconductor Products, Inc.

## Instruction Set (2 pages)



Instruction Set (2 pages)


| 00 | * |  | 40 | NEG | A | 80 | SUB | A | IMM | C0 | SL'B | B | IMM |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 01 | NOP |  | 41 | * |  | 81 | CMP | A | IMM | Cl | CMP | B | IMM |
| 02 |  |  | 42 | * |  | 82 | SBC | A | IMM | C2 | SBC | B | IMM |
| 03 | * |  | 43 | COM | A | 883 | * |  |  | C3 | - |  |  |
| 04 | * |  | 44 | LSR | A | 84 | AND | A | IMM | C4 | AND | B | IMM |
| 05 | * |  | 45 | * |  | 85 | BIT | A | IMM | C5 | BIT | B | IMM |
| 06 | TAP |  | 46 | ROR | A | 86 | LDA | A | IMM | C6 | LDA | B | LMM |
| 07 | TPA |  | 47 | ASR | A | 88 | * |  |  | C7 | * |  |  |
| 08 | INX |  | 48 | ASL | A | 88 | EOR | A | IMM | C8 | EOR | B | IMM |
| 09 | DEX |  | 49 | ROL | A | 89 | ADC | A | IMM | C9 | ADC | B | IMM |
| 0A | CLV |  | 4A | DEC | A | 8 A | ORA | A | IMM | CA | ORA | B | IMM |
| OB | SEV |  | 4B | - |  | 8B | ADD | A | IMM | CB | ADD | B | IMM |
| OC | CLC |  | 4C | INC | A | 8C | CPX | A | IMM | CC | , |  |  |
| OD | SEC |  | 4D | TST | A | 8D | BSR |  | REL | CD | * |  |  |
| OE | CLI |  | 4E | * |  | 8E | LDS |  | IMM | CE | LDX |  | HMM |
| OF | SEI |  | 4F | CLR | A | 8F | * |  |  | CF | * |  |  |
| 10 | SBA |  | 50 | NEG | B | 90 | SUB | A | DIR | DO | SUB | B | DIR |
| 11 | CBA |  | 52 | * |  | 91 | CMP | A | DIR | D1 | CMP | B | DIR |
| 12 | * |  | 52 | * |  | 92 | SBC | A | DIR | D2 | SBC | B | DIR |
| 13 | * |  | 53 | COM | B | 93 | * |  |  | D3 | * |  |  |
| 14 | * |  | 54 | LSR | B | 94 | AND | A | DIR | D4 | AND | B | DIR |
| 15 | * |  | 55 | * |  | 95 | BIT | A | DIR | D5 | BIT | B | DIR |
| 16 | TAB |  | 56 | ROR, | B | 96 | LDA | A | DIR | D6 | LDA | B | DIR |
| 17 | TBA |  | 57 | ASR | B | 97 | STA | A | DIR | D7 | STA | B | DIR |
| 18 | * |  | 58 | ASL | B | 98 | EOR | A | DIR | D8 | EOR | B | DIR |
| 19 | DAA |  | 59 | ROL | B | 99 | ADC | A | DIR | D9 | ADC | B | DIR |
| 1A | * |  | 5A | DEC | B | 9 A | ORA | A | DIR | DA | ORA | B | DIR |
| 1 B | ABA |  | 5B | * |  | 9B | ADD | A | DIR | DB | ADD | B | DIR |
| 1C | * |  | 5C | INC | B | 9 C | CPX |  | DIR | DC | * |  |  |
| 1D | * |  | 5D | TST | B | 9D | * |  |  | DD | * |  |  |
| 1E | * |  | 5E | * |  | 9E | LDS |  | DIR | DE | LDX |  | DIR |
| 1F | * |  | 5F | CLR | B | 9F | STS |  | DIR | DF | STX |  | DIR |
| 20 | BRA | REL | 60 | NEG | LDD | A0 | SUB | A | IND | E0 | SUB | B | IND |
| 21 | * |  | 61 | * |  | A1 | CMP | A | IND | E1 | CMP | B | IND |
| 22 | BHI | REL | 62 | * |  | A2 | SBC | A | IND | E2 | SBC | B | IND |
| 23 | BLS | REL | 63 | COM | IND | A3 | * |  |  | E3 | * |  |  |
| 24 | BCC | REL | 64 | LSR | LiD | A4 | AND | A | IND | E4 | AND | B | IND |
| 25 | BCS | REL | 65 | * |  | A5 | BIT | A | IND | ES | BIT | B | IND |
| 26 | BNE | REL | 66 | ROR | IND | A6 | LDA | A | IND | E6 | LDA | B | IND |
| 27 | BEQ | REL | 67 | ASR | LVD | A7 | STA | A | IND | E7 | STA | B | IND |
| 28 | BVC | REL | 68 | ASL | LVD | A8 | E.OR | A | IND | E8 | EOR | B | IND |
| 29 | BVS | REL | 69 | ROL | IND | A9 | ADC | A | IND | E9 | ADC | B | IND |
| 2A | BPL | REL | 6A | DEC | IND | AA | ORA | A | IND | EA | ORA | B | IND |
| 2B | BMI | REL | 6B | DEC |  | AB | ADD | A | IND | EB | ADD | B | IND |
| 2C | BGE | REL | 6C | INC | LVD | AC | CPX |  | IND | EC | * |  |  |
| 2D | BLT | REL | 6D | TST | IND | AD | JSR |  | IND | ED | * |  |  |
| 2E | BGT | REL | 6E | JMP | IND | AE | LDS |  | IND | EE | LDX |  | IND |
| 2F | BLE | REL | 6F | CLR | IND | AF | STS |  | IND | EF | STX |  | IND |
| 30 | TSX |  | 70 | NEG | EXT | B0 | SUB | A | EXT | F0 | SUB | B | EXT |
| 31 | INS |  | 71 | * |  | B1 | CMP | A | EXT | F1 | CMP | B | EXT |
| 32 | PUL | LA | 72 | * |  | B2 | SBC | A | EXT | F2 | SBC | B | EXT |
| 33 | PUL | B | 73 | COM | EXT | B3 | * |  |  | F3 | * |  |  |
| 34 | DES |  | 74 | LSR | EXT | B. 4 | AND | A | EXT | F4 | AND | B | EXT |
| 35 | TXS |  | 75 | * |  | B5 | BIT | A | EXT | F5 | BIT | B | EXT |
| 36 | PSH | A | 76 | ROR | EXT | B6 | LDA | A | EXT | F6 | LDA | B | EXT |
| 37 | PSH | B | 77 | ASR | EXT | B7 | STA | A | EXT | F7 | STA | B | EXT |
| 38 | * |  | 78 | ASL | EXT | B8 | E.OR | A | EXT | F8 | ADC | B | EXT |
| 39 | RTS |  | 79 | ROL | EXT | B9 | ADC | A | EXT | F9 | ADC | B | EXT |
| 3 A | * |  | 7A | DEC | EXT | EA | ORA | A | EXT | FA | ORA | B | EXT |
| 3B | RTI |  | 7 B | * |  | BB | ADD | A. | EXT | Fl3 | ADD | B | EXT |
| 3C | * |  | 7C | INC | EXT | BC | CPX |  | EXT | FC | * |  |  |
| 3D | * |  | 7D | TST | EXT | BD | JSR |  | EXT | FD | * |  |  |
| 3E | WAI |  | 7E | JMP | EXT | BE | LDS |  | EXT | FE | LDX |  | EXT |
| 3F | SWI |  | 7F | CLR | EXT | BF | STS |  | EXT | FF | STX |  | EXT |
|  |  |  |  |  |  |  | IMM <br> DIR <br> EXT | $=$ $=$ $=$ | Immediat <br> Direct <br> Extended |  | $\begin{aligned} & \text { REL } \\ & \text { IND } \end{aligned}$ | $\begin{aligned} & = \\ & = \end{aligned}$ | lative exed |

## Asynchronous Communications

 Interface AdapterDEFINITION OF ACIA REGISTER CONTENTS

| Data <br> Bus <br> Line <br> Number | Buffer Address |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Transmit <br> Data <br> Register | Receive Data Register | Control Registar | Status Register |
|  | (Write Only) | (Read Only) | (Write Only) | (Read Only) |
| 0 | Data Bit $0^{*}$ | Oata Bit 0 | Counter Divide <br> Select 1 (CRO) | Receive Data Register Fuil (RDRF) |
| 1 | Data Bit 1 | Data Bit 1 | Counter Divide <br> Select 2 (CR1) | Transmit Data Register Empty (TDRE) |
| 2. | Data Bit 2 | Data Bit 2 | Word Select 1 (CR2) | $\begin{gathered} \hline \text { Data Carrier Detect } \\ (\overline{D C D}) \end{gathered}$ |
| 3 | Data Bit 3 | Data Bit 3 | Word Select 2 (CR3) | Clear-to-Send (CTS) |
| 4 | Data Bit 4 | Data Bit 4 | Word Select 3 (CR4) | $\begin{aligned} & \text { Framing Error } \\ & \text { (FE) } \end{aligned}$ |
| 5 | Data Bit 5 | Data Bit 5 | Transmit Control 1 (CR5) | Receiver Overrun (OVRN) |
| 6 | Data Bit 6 | Data Bit 6 | Transmit Control 2 (CR6) | Parity Error (PE) |
| 7 | Data Bit $7 \times$ | Data Bit $7^{*}$ | Receive Interrupt Enable (CR7) | Interrupt Request (IRQ) |

- Leading bit = LSB = Bit 0
$\therefore$ Data bit will be zero in 7 -bit plus parity modes.
* Data bit is "don't care" in 7-bit plus parity modes.


ACIA Control Register Format

| Enable for Receiver Interrupt |  |
| :--- | :--- |
| $b 7=1:$ | Enables Interrupt Output in <br> Receiving Mode |
| $b 7=0:$ | Disables Interrupt Output in <br> Receiving Mode |



Transmitter Control Bits: Controls the Interrupt Output* and RTS Output, and provides for Transmission of a Break

## Function

- TIE is the enable for the interrupt output in :ransmit mode.

$$
\begin{array}{lll}
0 & 0 & \text { Sets RTS }=0 \text { and inhibits } T \times \text { interrupt }(T I E) \\
0 & 1 & \text { Sets RTS }=0 \text { and enables } T \times \text { interrupt }(T I E) \\
1 & 0 & \text { Sets RTS }=1 \text { and inhibits } T \times \text { interrupt (TIE) } \\
1 & 1 & \begin{array}{l}
\text { Sets RTS }=0, T \text { ransmits Break and inhibits } T \times \\
\text { interrupt }(T I E)
\end{array}
\end{array}
$$

Counter ratio and Master reset select used in both transmitters and receiver sections

| b1 | bo | Function (Tx, Rx) |
| :---: | :---: | :---: |
| 0 | 0 | $\div 1$ |
| 0 | 1 | $\div 16$ |
| 1 | 0 | $\div 64$ |
| 1 | 1 | MASTEP RESET |

Word Length, Parity, and Stop Bit Select

| 0 | 0 | 0 | 7 | Even | 2 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 7 | Odd | 2 |
| 0 | 1 | 0 | 7 | Even | 1 |
| 0 | 1 | 1 | 7 | Odd | 1 |
| 1 | 0 | 0 | 8 | None | 2 |
| 1 | 0 | 1 | 8 | None | 1 |
| 1 | 1 | 0 | 8 | Even | 1 |
| 1 | 1 | 1 | 8 | Odd | 1 |

## Asynchronous Communications Interface Adapter

## Data Carrier Detact

$\mathbf{b 2}=\mathbf{0}$ : Indicates carrior is present.
b2 = 1: Indicates the loss of earrier.

1. The lov-to-high transition of the $\overline{D C D}$ input causes b2=1 and generates an interrupi $(b 7=1) .(\mid F \mathcal{Q}=0)$
2. Reading the Status Registe, orid Rx Data Register or master resetting the ACIA causes $\mathrm{b} 2=0$ and $\mathrm{b} 7=0$.


## Receiver Data Register Full

$\mathrm{bO}=\mathbf{0}$ : Indicates that the Receiver Data Register is empty.
$\mathrm{bO}=1$ : $\quad$ Indicates that data has been transferred to the Receiver Data Register and status bits states are set (PE. OVRN, FE).

1. The Read Data Command on the high-tolow $E$ transition or a master reset causes $\mathrm{bO}=0$.
2. A "high" on the $D C D$ input causes $b O=0$ and the receiver to be reset. the interna! receiver data transfer signai.

## DATA DIRECTION REGISTER

Accessed via Data Buffer address when bit \#2 of the Control Register is 0.
1 = output $0=$ input
for each of the 8 data lines on the Data Buffer.

## CONTROL REGISTER

input only)


CAL (CB)


CAL (CB) ACTIVE going LOW CAL (CB) ACTIVE going HIGH

HANDSHAKE mode CA2 (CB2) goes HIGH
following CA1 (CB1). CA2 goes LOW after READ from A Buffer. CB2 goes LOW after WRITE to B Buffer.

STROBE mode CA2 goes LOW momentarily after READ from A Buffer. CB2 goes LOW momentarily after WRITE to B Buffer.

Determine Active CA1 (CS1) Tansition for Seiting Interrupt Fian IRQA(B)1 - bit b7)
$01=0: \mid R Q A\{3!1$ se: by high-to-low transition on CA: (CE1).
b1 = $1:$ | RCA $S!1$ se: by lon-to high iranstion on CA1 (CB1).
|RQA(B) 1 Interrupt Flag (bit b7)
Goes high on active transition of CA.1 (CB1); Automatically cleared by MPU Read of Output Register A(B). May also be cleared by hardware Reset.

## - PIA

Peripheral Interface Adapter

## CA1 (C81) Interrupt Request Enable/Disable

b0 = 0: Disablas $\mid$ RQA(B) MPU Interiupt by CA1 (CBI) active transition. 1
$b 0=1$ : Ensble IRQA(B) MPU Interrupt by CA1 (CB1) astive transixion

1. IRQA(B) will occur on next (MPU genersted) positive transition of bO if CA 1 (CB1) active iransition occurred while interrupt was tisabled.


## IRQA(B)2 Interrupt Flag (bit b6)

CA2 (C82) Established as Inpu: ( $55=0$ ). Goes high on active transition of CA2 (CB2); Automaticaily cleared by MPU Read oi Ouiput Register $A(B)$. Miay also be cleared by hardware Reset.

## Detarmines Whether Data Eirection Regisier Or Output

 Register is AcdressedCA2 (CB2) Established as Output (D5 = 1): $\mid \operatorname{RQA}(B) 2=0$, not affected by CA2 (CB2) transitioris.
not affected by CA2 (CB2) transitior

## CA2 (CB2) Established as Input by b5 $=0$



CA2 (CB2) Interrupt Recuest Enablel Disable
b3 = 0: Disables (RQA $(B) \mathrm{MFU}$
Interrugt by CAZ (CB2) active transition.
$t 3=1$ : Enables (RQA(B) MFU Incerrupt by CA2 (CB2) active transition.

1. IRQAiB) wili occur on nex: MMPU generatej) positive transiticn of b3 if CA? (CB2) active transition occurred while iriterrupt was cisab!ed.

Determines Active CA2 CCB2: Transition for Serting interrup: flag $120 \mathrm{~A}!(2) 2$ (bith5)
b4 = 0: |R2A(B)2 set ty high-tolen transition on CA2 (CB2).
b4 $=1$ : $\quad \mid R Q A(B) 2$ set by tor-to-high transition on CA2 (C82).


## APPENDIX G

## CHARACTER SET

The characters used in the source language for the Motorola assembler form a sub－set of ASCII（American Standard Code for Information Interchange，1968）． The ASCII Code is shown in App B．．The following characters are recognized by the assembler：

1．The alphabet A through Z
2．The integers 0 through 9
3．Four arithmetic operators：

$$
+-* /
$$

4．Characters used as special prefixes：
\＃（pounds sign）specifies the immediate mode of addressing
\＄（dollar sign）specifies a hexadecimal number
＠（commercial at）specifies an octal number
\％（percent）specifies a binary number
，（apostrophe）specifies an ASCII literai character
5．Characters used as special suffices：
B（letter B）specifies a binary number
H（letter H ）specifies a hexadecimal number
O（letter O ）specifies an octal number
Q（letter Q ）specifies a octal number
6．Four separating characters：
SPACE
Horizontal TAB
CR（carriage reurn）
，（comma）
The use of horizontal TAB is alway optional，and can be repiaced by SPACE．

## APPENDIX H

## Commonly Used Instructions

| As a quick reference |  | ＊ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| guide some of the more commonly | 8640 | ：＊ | LDF | A | \＃ ¢ 40 |
| used instructions，along | E7 12F？ |  | STA | H | \＄12F3 |
| with their machine codes， | E 6 12F3 | ＊ | LDA | F | \＄12F3 |
| are shown here． | FE 12月7 | ＊ | LD\％ |  | 业12月7 |
|  |  | ＊ |  |  |  |
|  | 06 |  | INX： |  |  |
|  | FF 12AT | ＊ | ET\％ |  |  |
|  |  | ＊ |  |  |  |
|  | A 60 |  | STA | F | $\%$ |
|  |  | ＊ |  |  |  |
|  | E7 1205 |  | STA | A | \＄1205 |
|  |  | ＊ |  |  |  |
|  | FE 09 |  | LDA | A | $x$ |

## MICROPROCESSOR GLOSSARY

ACCUMULATOR: 'The register where arithmetic or logic results are held. Most MPU instructions manipulate or test the accumulator contents.
ACCESS TIME: Time take for specific byte of storage to become available to processor
ACIA:'Asynchronous Communication Inter-face Adapter Inter-face between asynchronous peripheral and an MPU.
ALU: Arithmetic and Logic Unit. The part of the MPU where arithmetic and logic functions are performed.
ASCII: American Standard Code for Information Interchange. Binary code to represent alphanumeric, special and control characters.
ASSEMBLER: Software which converts assembly language statements into machine code and checks for non valid statements or incomplete definitions.
ASSEMBLY LANG: Means of representing programme statements in mnemonics and conven iently handing memory addressing by use of symbolic terms
ASYNCHRONOUS: Operations that initiate a new operation immediately upon completion of current one - not timed by system clock
BASIC: 'Beginner's All Purpose Symolic Instruction Code. An easy to learn, widely used high level language.
BAUD: 'Measure of speed of transmission line Number of times a line changes state per second. Equal to bits per second if each line state represents logic 0 or 1 .
BAUDOT CODE: 5-bit code used to encode alphanumeric data
BCD: Binary Coded Decimal. Means of representing decimal numbers where each figure is replaced by a binary equivalent.
BENCHMARK: A common task for the implementation of which programmes can be written for different MPUs in order to determine the efficiency of the different MPUs in the particular application.
BINARY: The two base number system. The digits are 0 or 1. They are used inside a computer to represent the two states of an electric circuit.
BIT: A single binary digit.
BREAKPOINT: Program address at which execution will be halted to allow debugging or data entry.
BUFFER: Circuit to provide isolation between sensitive parts of a system and the rest of that system.
BUG: A program error that causes the program to malfunction.

BUS: 'The interconnections in a system that carry parallel binary data. Several bus users are connected to the bus, but generally only one 'sender' and one "'receiver" are active at any one instant.
BYTE: A group of bits - the most common byte size is eight bits.
CLOCK: The basic timing for a MPU chip.
COMPILER: Software which converts high level language statements into either assembly language statements, or into machine code.
CPU: Central processor unit. The part of a system which performs calculation and data manipulation functions.
CROM: Control Read Only Memory
CRT: Cathode Ray Tube. Often taken to mean complete output device.
CUTS: Computer Users Tape System. Definition of system for storing data on cassette tape as series of tones to represent binary 1 ' $s$ and 0 's.
DEBUG: The process of checking and correcting any program errors either in writing or in actual function.
DIRECT ADDRESSING: An addressing mode where the address of the operand is contained in the instruction. (Address below 100 in 6800)
DMA: Direct Memory Access.
DUPLEX: Transfer of data in two directions simultaneously.
ENVIRONMENT: The conditions of all registers, flags, etc., at any instant in program.
EPROM: Electrically Programmable Read Only Memory. Memory that may be erased (usually by ultra violet light) and reprogrammed electrically. EXECUTE: To perform a sequence of program steps.

EXECUTION TIME: 'The time taken to perform an instruction in terms of clock cycles.
FIRMWARE: Instructions or data permanently stored in ROM.
FLAG: A flip flop that may be set or reset under software control.
FLIP-FLOP: Jwo state device that changes state when clocked.
FLOPPY (DISK): Mass storage which makes use of flexible disks made of a material similar to magnetic tape.
FLOW CHART: A diagram representing the logic of a computer program.
GLITCH: Noise pulse.
HALF DUPLEX: Data transfer in two directions but only one way at a time.
HAND SHAKE: System of data transfer between CPU and peripheral whereby CPU 'asks'" peripheral if it will accept data and only transfers data if "answer" is yes.
HARD COPY: System output that is printed on paper. HARDWARE: All the electronic and mechanical components making up a system.
HARD WIRE: Circuits that are comprised of logic gates wired together, the wiring pattern determining the overall logic operation.
HASH: Noisy signal.
HEXADECIMAL: The base 16 number system Character set is decimal 0 to 9 and letters A to F. HIGH LEVEL LANGUAGE: Computer language that is easy to use, but which requires compiling into easy to use, but which requires compiling into
machine code before it can be used by an MPU. machine code befo
IGHWAY: As BUS.
IMMEDIATE ADDRESSING: Addressing mode which uses part of the instruction itself as the operand data.
INDEXED ADDRESSING: A form of indirect addressing which uses an Index Register to hold the address of the operand.
INDIRECT ADDRESSING: Addressing mode where the address of the location where the address of the operand may be found is contained in the instruction.
INITIALISE: Set up all registers, flag, etc., to defined conditions.
INSTRUCTION: Bit pattern which must be supplied to an MPU to cause it to perform a particular function.
NSTRUCTION REGISTER: MPU register which is used to hold instructions fetched from memory.
INSTRUCTION SET: 'The repertoire of instructions that a given MPU can perform.
INTERFACE: Circuit which'connects different parts of system together and performs any processing of signals in order to make transfer possible (ie, serial - parallel conversion).
INTERPRETER: An interpreter is a software routine which accepts and executes a high level language program, but unlike a compiler does not produce intermediate machine code listing but converts each instruction as received.
INTERRUPT: A signal to the MPU which will cause it to change from its present task to another
1/O: Input/Output.
K: Abbreviation for $2^{10}=1024$
KANSAS CITY (Format): Definition of a CUTS based cassette interface system.
LANGUAGE: A systemmatic means of communicat ing with an MPU.
LATCH: Retains previous input state until overwritten.
LIFO: Last In First Out. Used to describe data stack.
LOOPING: Program technique where one section of program (the loop) is performed many times over. MACHINE LANG. The lowest level of program, The only language an MPU can understand without only langua
interpreter.
MASK: Bit pattern used in conjunction with a logic operation to select a particular bit or bits from machine word.
MEMORY: The part of a system which stores data (working data or instruction object code).
MEMORY MAP: Chart showing the memory allocation of a system
MEMORY MAPPED I/O: A technique of implementing I/O facilities by addressing I/O ports as if they were memory locations.
MICRO CYCLE: Single program step in an MPUs Micro program. The smallest level of machine program step.

MICRO PROCESSOR: A CPU implemented by use of large scale integrated circuits. Frequently implemented on a single chip.
MICRO PROGRAM: Program inside MPU which controls the MPU chip during its basic fetch/execute sequence.
MNEMONIC: A word or phrase which stands for another (longer) phrase and is easier to remember. MODEM: Modulator/demodulator used to send and receive serial data over an audio link.
NON VOLATIVE: 'Memory which will retain data content after power supply is removed, e.g. ROM. OBJECT CODE: To bit patterns that are presented to the MPU as instructions and data.
O/C: Open Collector. Means of tieing together $\mathrm{O} / \mathrm{P}$ 's from different devices on the same bus.
OCTAL: Base 8 number system. Character set is decimal 0-8.
OP CODE: Operation Code. A bit pattern which specifies a machine operation in the CPU.
OPERAND: Data used by machine operations.
PARALLEL: Transfer of two or more bits at the same time.
PARITY: Check bit added to data, can be odd or even parity. In odd parity sum of data 1 's + parity bit is odd
PERIPHERAL: Equipment for inputing to or outputting from the system (e.g., teletype, VDU. etc.).
PIA: Peripheral Interface Adapter
POP: Operation of removing data word from LIFO stack.
PORT: A terminal which the MPU uses to communicate with the outside world.
PROGRAMS: Set of MPU instructions which instruct the MPU to carry out a particular task.
PROGRAM COUNTER: Register which holds the address of next instruction (or data word) of the program being executed.
PROM: Programmable read only memory. Proms are special form of ROM, which can be individually programmed by user.
PUSH: Operation of putting data to LIFO stack.
RAM: Random Access Memory. Read write memory Data may be written to or read from any location in this type of memory.
REGISTER: 'General purpose MPU storage location that will hold one MPU word
RELATIVE ADDRESSING: Mode of addressing whereby address of operand is formed by combining current program count with a displacement value which is part of the instruction. ROM: Read Only Memory. Memory device which has its data content established as part of manufacture and cannot be changed.
SCRATCH PAD: Memory that has short access time and is used by system for short term data storage SERIAL: Transfer of data one bit at a time
SIMPLEX. Data transmission in one direction only. SOFTWARE: Programs stored on any media.
SOURCE CODE: The list of statements that make up a program.
STACK: A last in first out store made up of registers or memory locations used for stack.
STATUS REGISTER: Register that is used to store the condition of the accumulator after an instruction has been performed (e.g., Acc $=0$ ).
SUB ROUTINE: A sequence of instructions which perform an often required function, which can be called from any point in the main program.
SYNTAX: The grammar of a programming language. TRAP (Vector): Pre-defined location in memory which the processor will read as a result of particular condition or operation.
TRI STATE: Description of logic devices whose outputs may be disabled by placing them in a high impedance state.
TTY: Teletype.
TWO'S COMPLEMENT ARITHMETIC: System of performing signed arithmetic with binary numbers. UART: Universal Asynchronous Receiver Transmitter.
VDU: Video Display Unit.
VECTOR: Memory address, provided to the processor to direct it to a new area in memory.
VOLATILE: Memory devices that will lose data content if power supply removed (i.e., RAM).
WORD: Parallel collection of binary digits much as byte.

| 201 | HAM DIREC MESSAGE: <br> HEANING: | CTIVE ERROR <br> ****ERRDR 281 ARAAAR <br> THE NAM IIRECTIVE IS NOT THE FIRST SOURCE STATEMEMT, 17 IS MISSING, OR IT OCCURS MORE THAH ONCE IN THE SAME SOURCE PROGRAM. |
| :---: | :---: | :---: |
| 202 | LABEL OR HESSAGE: MERNING: | ```OPCODE ERROR ****ERROR 202 AAAAAA THE LABEL OR OPCODE SYMBOL DOES NOT BEGIN UITH AN RLPHABETIC CHARGCTER.``` |
| 283 | STATEMEHT HESSAGE: MEANING: | ```ERROR **##ERROR 203 AAARAA THE STATEMENT IS BLANK OR ONLY CONTAINS A LABEL``` |
| 284 | SYKTAX ERR MESSAGE: MEANING: | ```ROR ****EKROR 204 AAAAAA THE STATENENT IS SYNTRCTICALLY INCORRECT.``` |
| 205 | LABEL ERRO MESSAGE: HEANING: | OR <br> ****ERROR 205 AAAAAA <br> the statement label field is kot ierminated yITH A SPACE. |
| 286 | REDESINED MESSAGE: MEANING: | ```SYKBOL ***#ERROR 206 AAARAA THE SYMSOL HAS PREVIOUSLY BEEN DEFINED. THE FIRST \forallALUE IS SAYED IN SYMBOL TABLE.``` |
| 207 | UNDESINED MESSAGE: MEAKIHG: | OPCODE <br> ***\#ERROR 207 AAAAGA <br> THE SYMEDL IN THE OPCODE FIELD IS NOT A YALI OPCODE MNEXOKIC OR DIRECTIVE. |
| 288 | BRANCH ERR -MESSAGE: MEANING: | ROR <br> * * * \# ERROR 208 AAARAA <br> THE BRANCH COUNT IS BEYOND THE RELATIVE BYTE'S RANGE. THE ALLOYABLE RANGE IS: $\begin{aligned} &(*+2)-128<D<(*+2\rangle+127 \\ & U H E R E: ~=A D D R E S S \text { OF THE FIRST BYTE OF THE } \\ & \text { BRANCH INSTRUCTION } \\ & D= R D D R E S S \text { OF THE DESTINATION OF THE } \\ & B R A N C H \text { INSTRUCTION. } \end{aligned}$ |
| 289 | ```ILLEGAL AD MESSAGE: MEANING:``` | DRESS MODE <br> * $\# * * E R R O R 289$ AAAAAA <br> THE MODE OF ADDRESSING IS NOT RLLOUED UITH THE OPCODE TYPE. |
| 218 | BYTE SYERE MESSAGE: MEANIKG: | LOU <br> ****ERROR 210 AAARAA <br> RN EXPRESSION COHYERTEL TO R YALUE GREATER THAN 255 (DECIMAL). THIS ERROR ALSO CCCURS ON COMPUTER SYSTERS HAYING HORD LENGTHS OF 16 BITS UHEN USING HEGATIYE OPERANDS IH THE IHKEDIATE ADDRESSING MODE. EXAMPLE: <br> LDA A - 5 ; CAUSES ERROR 218 <br> THE ERROR MAY BE AYOIDED BY USING THE 8 8IT THO'S COMPLEMENT OF THE NUMBER. EXAMPLE: <br> LDA A FFB ; ASSEMBLES OK |

## Assembler Error Codes



| ACCUHULATOR AND MEMORY |  | ADDRESSING MODES |  |  |  |  |  |  |  |  |  |  |  |  |  |  | bOOLEAN/ARITHMETIC OPERATION <br> (All register labeis refer to contents) | COND. CODE REG. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | immed |  |  | DIRECT |  |  | index |  |  | Extnd |  |  | INHER |  |  |  | 5 | 4 | 3 | 2 | 10 | 0 |
| OPERATIONS | MNEMONIC | OP | $\sim$ | \# | OP | $\sim$ | \# | OP | $\sim$ | \# | OP | $\sim$ | \# | OP | $\sim$ | \# |  | H | 1 | $N$ | $z$ | $v$ c | c |
| Add | ADDA | 88 | 2 | 2 | 98 | 3 | 2 | AB | 5 | 2 | BB | 4 | 3 |  |  |  | $A+M \rightarrow A$ | $\ddagger$ | $\bullet$ | $\pm$ | 1 | $\ddagger$ 1 | $t$ |
|  | ADDB | CB | 2 | 2 | DB | 3 | 2 | EB | 5 | 2 | FB | 4 | 3 |  |  |  | $B+M \rightarrow B$ | $\pm$ | - | $\pm$ | 1 | 1 1 | 1 |
| Add Acmitrs | ABA |  |  |  |  |  |  |  |  |  |  |  |  | 18 | 2 | 1 | $A+B \rightarrow A$ | 1 | $\bullet$ | 1 | $t$ | 1 : | t |
| Add with Carry | ADCA | 89 | 2 | 2 | 99 | 3 | 2 | A9 | 5 | 2 | B9 | 4 | 3 |  |  |  | $A+M+C \rightarrow A$ | 1 | - | 1 | $t$ | 11 | 1 |
|  | ADCB | C9 | 2 | 2 | D9 | 3 | 2 | E9 | 5 | 2 | F9 | 4 | 3 |  |  |  | $B+M+C \rightarrow B$ | $t$ | - | 1 | 1 | 1 ! | $!$ |
| And | ANDA | 84 | 2 | 2 | 94 | 3 | 2 | A4 | 5 | 2 | B4 | 4 | 3 |  |  |  | $A \cdot M \rightarrow A$ | - | - | - | 1 | R - | - |
|  | ANDB | C4 | 2 | 2 | 04 | 3 | 2 | E4 | 5 | 2 | F4 | 4 | 3 |  |  |  | $B \cdot M \rightarrow B$ |  | - | 1 | $t$ | R - | - |
| Bit Test | BITA | 85 | 2 | 2 | 95 | 3 | 2 | A5 | 5 | 2 | B5 | 4 | 3 |  |  |  | A. M |  | - | 1 | 1 | R - | - |
|  | BItB | C5 | 2 | 2 | DS | 3 | 2 | E5 | 5 | 2 | F5 | 4 | 3 |  |  |  | B. M |  | - | 1 | 1 | R - | - |
| Clear | CLR |  |  |  |  |  |  | 6 F | 7 | 2 | If | 6 | 3 |  |  |  | $00 \rightarrow \mathrm{M}$ |  |  | R | S | R R | R |
|  | CLRA |  |  |  |  |  |  |  |  |  |  |  |  | 4F | 2 | 1 | $00 \rightarrow A$ |  | - | R | S | R R | R |
|  | CLRB |  |  |  |  |  |  |  |  |  |  |  |  | 5 F | 2 | 1 | $00 \rightarrow B$ |  | - | R | S | R R | R |
| Compare | CMPA | 81 | 2 | 2 | 91 | 3 | 2 | A1 | 5 | 2 | 81 | 4 | 3 |  |  |  | A - M |  | - | $t$ | $f$ | 1 1 | 1 |
|  | CMPB | C1 | 2 | 2 | D1 | 3 | 2 | E1 | 5 | 2 | F1 | 4 | 3 |  |  |  | B - M |  | - | 1 | $t$ | 1 1 | : |
| Compare Acmitrs | CBA |  |  |  |  |  |  |  |  |  |  |  |  | 11 | 2 | 1 | A - B |  | - | 1 | $t$ | 1 t | $t$ |
| Complement. I's | COM |  |  |  |  |  |  | 63 | 7 | 2 | 73 | 6 | 3 |  |  |  | $\bar{M} \rightarrow M$ |  | - | 1 | 1 | R S | S |
|  | COMA |  |  |  |  |  |  |  |  |  |  |  |  | 43 | 2 | 1 | $\bar{A} \rightarrow A$ |  | - | 1 | $t$ | R S | S |
|  | COMB |  |  |  |  |  |  |  |  |  |  |  |  | 53 | 2 | 1 | $\bar{B} \rightarrow B$ |  | - | 1 | 1 | R S | S |
| Complement. 2's (Negate) | NEG |  |  |  |  |  |  | 60 | 7 | 2 | 70 | 6 | 3 |  |  |  | $00-\mathrm{M} \rightarrow \mathrm{M}$ |  | - | 1 | 1 | (1) (2) | 2 |
|  | NEGA |  |  |  |  |  |  |  |  |  |  |  |  | 40 | 2 | 1 | $00-A \rightarrow A$ |  | - | 1 | 1 | (1) (2) | 2 |
|  | NEGB |  |  |  |  |  |  |  |  |  |  |  |  | 50 | 2 | 1 | $00-B \rightarrow B$ | - | - | 1 | 1 | (1) (2) | (2) |
| Decimal Adjust. A | DAA |  |  |  |  |  |  |  |  |  |  |  |  | 19 | 2 | 1 | Converts Binary Add of BCD Characters inio BCD Format |  | - | $t$ | 1 | 1 (3) | (3) |
| Decrement | DEC |  |  |  |  |  |  | 6A | 7 | 2 | 7A | 6 | 3 |  |  |  | $\mathrm{M}-1 \rightarrow \mathrm{M}$ |  | - | $t$ | $t$ | (4) | - |
|  | DECA |  |  |  |  |  |  |  |  |  |  |  |  | 4A | 2 | 1 | $A-1 \rightarrow A$ | - | - | 1 | 1 | (1) | - |
|  | DECB |  |  |  |  |  |  |  |  |  |  |  |  | 5A | 2 | 1 | $B-1 \rightarrow B$ |  | - | 1 | 1 | (4) | - |
| Exclusive 0 R | eora | 88 | 2 | 2 | 98 | 3 | 2 | A8 | 5 | 2 | B8 | 4 | 3 |  |  |  | $A \nsim M \rightarrow A$ | - | - | $t$ | $\pm$ | R - | - |
|  | EORB | C8 | 2 | 2 | 08 | 3 | 2 | E8 | 5 | 2 | F8 | 4 | 3 |  |  |  | $B \in M \rightarrow B$ | - | - |  | 1 | R - | - |
| Inciement | INC |  |  |  |  |  |  | 6C | 7 | 2 | T | 6 | 3 |  |  |  | $M+1 \rightarrow M$ |  | - |  | 1 | (5) | - |
|  | INCA |  |  |  |  |  |  |  |  |  |  |  |  | 4 C | 2 | 1 | $A+1 \rightarrow A$ | - | - | $t$ | 1 | (5) | - |
|  | INCB |  |  |  |  |  |  |  |  |  |  |  |  | 5C | 2 | 1 | $B+1 \rightarrow B$ |  | - | 1 | 1 | (5) | $\bullet$ |
| Load Acmitr | LDAA | 86 | 2 | 2 | 96 | 3 | 2 | A6 | 5 | 2 | B6 | 4 | 3 |  |  |  | $\mathrm{M} \rightarrow \mathrm{A}$ | - |  | $t$ | 1 |  |  |
|  | LDAB | C6 | 2 | 2 | 06 | 3 | 2 | E6 | 5 | 2 | F6 | 4 | 3 |  |  |  | $M \rightarrow B$ |  |  | $t$ | 1 | R - | - |
| Or. Inclusive | oraa | 8 A | 2 | 2 | 9A | 3 | 2 | AA | 5 | 2 | BA | 4 | 3 |  |  |  | $A+M \rightarrow A$ |  |  | $t$ | $t$ | R - | - |
|  | ORAB | CA | 2 | 2 | DA | 3 | 2 | EA | 5 | 2 | FA | 4 | 3 |  |  |  | $B+M \rightarrow B$ |  |  |  | 1 | R - | - |
| Push Data | PSHA |  |  |  |  |  |  |  |  |  |  |  |  | 36 | 4 | 1 | $\mathrm{A} \rightarrow$ MSP. $\mathrm{SP}-\mathrm{I} \rightarrow \mathrm{SP}$ |  |  |  | - | - - | - |
|  | PSHB |  |  |  |  |  |  |  |  |  |  |  |  | 37 | 4 | 1 | $\mathrm{B} \rightarrow \mathrm{MSP}, \mathrm{SP}-1 \rightarrow \mathrm{SP}$ |  |  | - | - | - - | - |
| Pull Data | PULA |  |  |  |  |  |  |  |  |  |  |  |  | 32 | 4 | 1 | $S P+1 \rightarrow S P . M_{S P} \rightarrow A$ | - | - | - | - | - $\cdot$ | - |
|  | PULB |  |  |  |  |  |  |  |  |  |  |  |  | 33 | 4 | 1 | SP + $1 \rightarrow$ SP. MSP $\rightarrow B$ |  | - | - | - | - - | - |
| Rolate Left | ROL |  |  |  |  |  |  | 69 | 7 | 2 | 79 | 6 | 3 |  |  |  | M\| [-.....-.-.-.....] | - | - | 1 | 1 | (6) 1 | 1 |
|  | ROLA |  |  |  |  |  |  |  |  |  |  |  |  | 49 | 2 | 1 | A $-\square-\mathrm{Cl}_{0}$ | - | - | $t$ | 1 | (6) 1 | 1 |
|  | ROLB |  |  |  |  |  |  |  |  |  |  |  |  | 59 | 2 | 1 | B ${ }^{\text {c }}$, ${ }^{\circ}$ |  | - | $\pm$ | 1 | (6) 1 | 1 |
| Rotate Right | ROR |  |  |  |  |  |  | 66 | 7 | 2 | 76 | 6 | 3 |  |  |  | M\| [-7- .-............. | - | - | $\pm$ | 1 | (6) | 1 |
|  | RORA |  |  |  |  |  |  |  |  |  |  |  |  | 46 | 2 | 1 |  | - | - | 1 | 1 | (6) 1 | 1 |
|  | RORB |  |  |  |  |  |  |  |  |  |  |  |  | 56 | 2 | 1 | B ${ }^{\text {c }}$ - $\rightarrow$ |  |  | 1 | 1 | (6) 1 | $t$ |
| Shift Left, Arithmetic | ASL |  |  |  |  |  |  | 68 | 7 | 2 | 78 | 6 | 3 |  |  |  | M - - | - | - | $\pm$ | 1 | (6) 1 | 1 |
|  | ASLA |  |  |  |  |  |  |  |  |  |  |  |  | 48 | 2 | 1 | A ${ }_{\text {c }}$ - ITIIITD -0 | - |  | $\pm$ | 1 | (6) 1 | 1 |
|  | ASLB |  |  |  |  |  |  |  |  |  |  |  |  | 58 | 2 | 1 | B ${ }^{\text {a }}$ |  |  | $t$ | 1 | (6) | $t$ |
| Shift Right. Arithmetic | ASR |  |  |  |  |  |  | 67 | 7 | 2 | 17 | 6 | 3 |  |  |  | $\mathrm{M} \rightarrow \square$ | - |  | $t$ | $t$ | (6) | 1 |
|  | ASRA |  |  |  |  |  |  |  |  |  |  |  |  | 47 | 2 | 1 | A $\rightarrow_{\square}^{\square}$ |  |  | $\pm$ | 1 | (6) | $\pm$ |
|  | ASRB |  |  |  |  |  |  |  |  |  |  |  |  | 57 | 2 | 1 | B ${ }^{\text {a }}$ - | - |  | $\pm$ | $\pm$ | (6) | $t$ |
| Shitt Right. Logic. | L.SR |  |  |  |  |  |  | 64 | 7 | 2 | 74 | 6 | 3 |  |  |  |  | - |  | R | 1 | (6) 1 | $t$ |
|  | LSRA |  |  |  |  |  |  |  |  |  |  |  |  | 44 | 2 | 1 | A $0 \rightarrow \mathrm{THOLm}_{\infty} \rightarrow \mathrm{C}_{\text {c }}$ |  |  | R | 1 | (6) | $t$ |
|  | LSRB |  |  |  |  |  |  |  |  |  |  |  |  | 54 | 2 | 1 | B ${ }^{\text {a }}$ |  |  | R | 1 | (6) | . |
| Store Acmitr. | StAA |  |  |  | 97 | 4 | 2 | A7 | 6 | 2 | B7 | 5 | 3 |  |  |  | $A \rightarrow M$ | - |  | 1 | 1 | R - | - |
|  | Stab |  |  |  | 07 | 4 | 2 | E7 | 6 | 2 | F1 | 5 | 3 |  |  |  | $\mathrm{B} \rightarrow \mathrm{M}$ | - |  | 1 | $t$ | R - | - |
| Subtract | SUBA | 80 | 2 | 2 | 90 | 3 | 2 | AO | 5 | 2 | B0 | 4 | 3 |  |  |  | $A-M \rightarrow A$ | - |  | $t$ | 1 | t | $t$ |
|  | SUBB | co | 2 | 2 | 00 | 3 | 2 | E0 | 5 | 2 | fo | 4 | 3 |  |  |  | $B-M \rightarrow B$ | - |  |  | $t$ | $t$ t | t |
| Subract Acmites. | SBA |  |  |  |  |  |  |  |  |  |  |  |  | 10 | 2 | 1 | $A-B \rightarrow A$ | - | - |  | $\pm$ | $\pm$ t | $\pm$ |
| Subtr. with Carry | SBCA | 82 | 2 | 2 | 92 | 3 | 2 | A2 | 5 | 2 | B2 | 4 | 3 |  |  |  | $A-M-C \rightarrow A$ | - | - |  | $\pm$ | $\pm$ t | $t$ |
|  | SBCB | C2 | 2 | 2 | 02 | 3 | 2 | E2 | 5 | 2 | F2 | 4 | 3 |  |  |  | $B-M-C \rightarrow B$ | - |  |  | $\pm$ | $\ddagger$ | $\pm$ |
| Transter Acmitrs | tab |  |  |  |  |  |  |  |  |  |  |  |  | 16 | 2 | 1 | $A \rightarrow 8$ | - |  |  | 1 | R - | - |
|  | tBA |  |  |  |  |  |  |  |  |  |  |  |  | 17 | 2 | 1 | $B \rightarrow A$ | - |  |  | $t$ | R - | - |
| Test. Zero or Minus | TST |  |  |  |  |  |  | 60 | 7 | 2 | 70 | 6 | 3 |  |  |  | M - 00 | - | - |  | $\pm$ | R R | R |
|  | tSTA |  |  |  |  |  |  |  |  |  |  |  |  | 40 | 2 | 1 | A - 00 | - | - |  | 1 | R 8 | R |
|  | TSTB |  |  |  |  |  |  |  |  |  |  |  |  | 50 | 2 | 1 | B - 00 | - | - | $t$ | $\pm$ | R R |  |



A decimal digit may be represented as a 4 bit binary number e.g. $9=1001$. Similarly a 2 digit decimal number can be represented by 8 bits, e.g. $49{ }_{10}=01001001$. This form is known as Binary Coded Decimal or BCD, and is not to be interpreted as a normal binary number.

Addition of decimal numbers, expressed in BCD, is possible via the DAA ( Decimal Adjust Accumulator) instruction as seen in this example:

$$
\begin{array}{ll}
\text { LDA A } & \text { \#\#E } \\
\text { ADD } & \text { H } \\
\text { DAF } &
\end{array}
$$

The DAA instruction converts the normal hex sum, $O E$, to 14 , the expected decimal sum in BCD. This is accomplished internally by adding 6 in this example $(O E+06=14)$. Details of the internal operation of the DAA instruction are not essential to its use, but are given at the bottom of this page. What is important is that this instruction operates on ACC A, only after execution of the $A D D, A D C$ or $A B A$ instructions.

Assuming that symbolic addresses OLDATA and NUDATA each contain one BCD digit, write the instructions to produce the BCD sum in ACC A.
LDA A
ADCDATA
DAHA

DAA Details: When two 2 digit BCD numbers are added a "carry", produced by the addition of the "least significant" column, sets the $H$ bit of the CCR, e.g. $7+5$ produces a carry and sets $H$, while $7+2$ clears $H$. This H bit is added to to the "most significant" column, all operations being internal to the DAA instruction.

Decimal addition in $B C D$ is equally valid for " 2 digit" decimal data, e.g. $47_{10}+78_{10}$. Here the BCD sum is 125 , that is 25 plus a carry into the third column.

Write the instructions to add OLDATA and NUDATA, the sum going to TOTAL+1 and the carry going to TOTAL. Assume that OLDATA and NUDATA each contain 2 decimal digits in BCD form.

| 0109 | 7F 6150 |
| :---: | :---: |
| 610] | E6 6152 |
| 0166 | EE 0154 |
| 6169 | 19 |
| 6109 | E7 0151 |
| 0100 | 24 63 |
| 610F | 7 C -150 |
| 0112 |  |

01560102 01520062 01540602

TOTAL FIME: 2
OLDATA FIME NUDATA FIME

CLE:
LDA $A$
ADO A RIDEFTA DAF
STA A TOTAL+1
ECC: FINI INE: TOTFL

TOTAL
OLDATA

FINI
1

Lab instruments, such as digital voltmeters and frequency counters, often use BCD format to present data to a computer. Hence the DAA instruction vastly simplifies manipulation of this data, directly in BCD form.

Addition of " 4 digit " decimal data also requires $\frac{\mathrm{K}-3}{\text { the }}$ detection of the carry bit after the 2 least significant columns are added. Use of the ADC (Add with Carry) instruction permits this carry to be added in when the next 2 most significant digits are added. Assume that OLDATA and NUDATA each contain 4 BCD digits in 2 bytes. Write the instructions to produce the 4 digit sum in the 2 bytes labelled TOTAL.


This process could be extended to 6,8 or $N$ digit $B C D$ addition. Note that the above program does not detect a carry beyond 4 digits; hence input should be limited to 3 BCD digits.

## I NDEX

| Accumulator | 2-1 | Label | 3-5 |
| :---: | :---: | :---: | :---: |
| ACIA | 7-1 | IDA | 2-2 |
| Addition - Binary $\quad$ - Hexadecimal | 1-2 | LDX | 4-1 |
|  | 1-16 | Literal | 2-5 |
| AND | 2-20 | Logical AND | 2-20 |
| ASCII | 2-3 | LSB | 1-3 |
| Assembler 2-1 |  |  |  |
|  |  | Mask Word | 2-21 |
| Background | 11-1 | Maskable Interrupt | 11-1 |
| Binary Number | 1-1 | Machine Code | 2- 2 |
| Bit | 1-1 | MSB | 1-3 |
| Branch Offset | 6-6 |  |  |
| Breakpoint | 11-17 | NEG | 2-16 |
| Byte | 1-13 | NOG | 4-11 |
|  |  | Non Maskable Interrupt | 11-12 |
| CCR-Condition Code Reg Character Set- \# | 5-7 | Null | 4-11 |
|  | 2-2 |  |  |
|  | 2-2 | Operand | 2-3 |
|  | 2-23 | Operation Code (Op Cod | )2-3 |
| CLR | 2-1 | Operator | 2-3 |
| Comment | 3-6 | OPT | 3-7 |
| Contact Bounce | 8-16 | ORA | 2-25 |
| Conversion-Bin to Dec | 1-2 | ORG | 3-3 |
| - Dec to Bin | 1-7 |  |  |
| -Dec to Hex | 1-33 | Parity | 7-8 |
| -Hex to Dec | 1-14 | PC (Program Counter) | 6-3 |
| CTS | 7-12 | PIA | 8-1 |
|  |  | Programmed Mode- PIA | 8-10 |
| DAA App | App. K | PSH | 10-1 |
| Data Buffer | 7-1 | PUL | 10-1 |
| DDR-Data Direct. Reg. 8-1 |  |  |  |
| Deferred | 4-13 | Read Only Buffer | 7-1 |
| Delay | 9-21 | READY Bit | 7-5 |
| DEX | 4-10 | Read Only Buffer | 7-1 |
| Direct Mode | 2-17 | RMB | 3-4 |
|  |  | RTI | 11-1 |
| END | 3-7 | RTS (Return from Sub.) | 9-1 |
| EQU | 7-1 | RTS (Request to Send) | 7-12 |
| Extended Mode | 2-9 |  |  |
|  |  | Service Routine | 11-1 |
| FCB | 4-11 | Signed Number | 1-23 |
| FCC | 4-11 | SP (Stack Pointer) | 10-1 |
| FDB | 4-12 | STA | 2-11 |
| Foreground | 11-1 | Start Bit | 7-1 |
|  |  | Stop Bit | 7-1 |
| Handshake Mode- PIA | 8-11 | Strobe Mode- PIA | 8-13 |
| Hexadecimal (Hex) | 1-12 | Subtraction- Binary | $1-35$ $1-29$ |
| Immediate Mode | 2-2 | SWI (Software Int.) | 11-13 |
| INC | 2-19 | Symbolic Address | 3-1 |
| Inclusive OR | 2-25 |  |  |
| Index Mode | 4-7 | TSX | 10-4 |
| Index Register | 4-1 |  |  |
| Initialization | 2-13 | Vector Address | 11- |
| INX | 4-10 |  |  |
| IRQ- Interrupt Request | t 11-1 | Write Only Buffer | 7-1 |

