MOSEL 1990 CMOS Data Book



MOSEL 1990 CMOS Data Book



MOSEL CORPORATION

Ţ

1990 DATA BOOK

914 W. Maude Avenue, Sunnyvale, CA 94086 Tel. 408-733-4556 Fax. 408-773-8415 Sales Fax. 408-733-2271

Printed in U.S.A. 6/90

HOW TO USE THE DATA BOOK

This book has been organized by product families, beginning with general information on the company and products. The products begin with Static RAMs, then Specialty Memories, ROMs, Voice ROMs, and Cache Products. Within each section, data sheets are arranged in the order of densities except Specialty Memories and Cache Products. Application Notes and Package Diagrams then follow, and finally the MOSEL Sales Network.

LIFE SUPPORT POLICY

MOSEL products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of MOSEL Corporation.

- 1. Life support devices or systems are devices or systems which, are intended for surgical implant into the body to support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Mosel reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication.

TABLE OF CONTENTS

Section 1: General Information

Section 1: General Information	Page
MOSEL Company Background	1
Quality Assurance	2
Product Selection Guide	4
Ordering Information	6
Cross Reference	7

Section 2: Static RAMs (Random Access Memory)

Introduction to Static RAMs

Part Number	Description	
MS6516	2Kx8 Static RAM	
MS6264	8Kx8 Static RAM	
MS6264A	8Kx8 Static RAM, High Speed	
MS6264C	8Kx8 Static RAM, Low Power	
MS62256	32Kx8 Static RAM	45
MS62256A	32Kx8 Static RAM, High Speed	
MS62256B	32Kx8 Static RAM	59
MS88128	128Kx8 Static RAM, Module	67
MS628128	128Kx8 Static RAM	83
MS621000	128Kx8 Low Power Static RAM	75
MS6M8512	512Kx8 Static RAM, Module	

Section 3: Specialty Memories

Introduction to Specialty Memories

Part Number	Description	
MS6394	4Kx8 Latch RAM	
MS6395	8Kx8 Latch RAM	
MS6397	12Kx8 Latch RAM	
MS6398	16Kx8 Latch RAM	
MS6130	1Kx8 Dual Port	
MS6134	8Kx8 Dual Port	
MS64100	32Kx8 Parity RAM	
MS64101	32Kx9 High Speed Static RAM	
MS176	256x18 Video Color Palette	
MS177	256x18 Video Color Palette with Power Down	
MS7200	256x9 FIFO	
MS7201A	512x9 FIFO	
MS7202A	1Kx9 FIFO	
MS7203	2Kx9 FIFO	
MS7204	4Kx9 FIFO	
MS72105	256x16 Parallel-to-Serial CMOS FIFO	
MS72115	512x16 Parallel-to-Serial CMOS FIFO	
MS72215	512x18 Parallel Synchronous FIFO	
MS72216	512x18 Parallel Synchronous FIFO	
MS72225	1Kx18 Parallel Synchronous FIFO	
MS72226	1Kx18 Parallel Synchronous FIFO	

Section 4: ROMs (Read Only Memory)

Introduction to ROMs

Part Number	Description	
MS310128	16Kx8 CMOS Programmable ROM	7
MS310256	32Kx8 CMOS Programmable ROM19	1

TABLE OF CONTENTS (continued)

MS310512	64Kx8 CMOS Programmable ROM	. 195
MS311002	128Kx8 CMOS Programmable ROM	. 199
MS311024	128Kx8 CMOS Programmable ROM	.203
MS311025	128Kx8 CMOS Programmable ROM, High Speed	.207
MS311026	128Kx8 CMOS Programmable ROM, High Speed	.207
MS312001	256Kx8 CMOS Programmable ROM	.211
MS312002	256Kx8 CMOS Programmable ROM	.215
MS314001	512Kx8 CMOS Programmable ROM	.219
MS314002	512Kx8 CMOS Programmable ROM	.223
MS314003	256Kx16 / 512Kx8 CMOS Programmable ROM	.227
MS318002	1024Kx8 CMOS Programmable ROM	.231
MS318003	512Kx16 / 1024Kx8 CMOS Programmable ROM	.235

Section 5: Voice ROMs

Introduction to Voice ROMs

Part Number	Description	Page
MSS0151	1.5 second Speech Synthesizer	
MSS0281	2.8 second Speech Synthesizer	
MSS0301	3 second Speech Synthesizer	
MSS0601	6 second Speech Synthesizer	
MSS1501	15 second Speech Synthesizer	
MSS2001	20 second Speech Synthesizer	

Section 6: Cache Products

Introduction to Cache Products

Part Number	Description	
MS8202	2Kx20 Cache Tag RAM	279
MS82C308	2x2Kx16 Cache Data RAM	
MS82C330	Cache Chipset for 80386 System with Write-Through Cache	
MS82C331	Cache Controller	
MS82C332	Expansion Tag RAM	
MS82C333	Quad Data RAM	
MS82C340	Cache Chipset for 80386 System with Write-Back Cache	
MS82C341	Cache Controller	
MS82C342	Expansion Tag RAM	
MS82C343	Quad Data RAM	
MS82C440	Cache Chipset for 80486 System	
MS82C441	Cache Controller	
MS82C442	Expansion Tag RAM	
MS82C443	Burst RAM	310

Section 7: Application Notes

Using the MOSEL MS82C30	8 Cache Data RAM w	vith the Intel 82385 Cache	Controller	313
-------------------------	--------------------	----------------------------	------------	-----

Section 8: Package Diagrams

Section 9: MOSEL Sales Network

Alpha - Numeric Index

Part Number	Description	Page			
176	256x18 Video Color Palette				
177	256x18 Video Color Palette with Power Down				
310128	128x8 CMOS Programmable ROM				
310256	256x8 CMOS Programmable ROM				
310512	512x8 CMOS Programmable ROM				
311002	128Kx8 CMOS Programmable ROM				
311024	128Kx8 CMOS Programmable ROM				
311025	128Kx8 CMOS Programmable ROM. High Speed				
311026	128Kx8 CMOS Programmable ROM, High Speed				
312001	256Kx8 CMOS Programmable ROM				
312002	256Kx8 CMOS Programmable ROM				
314001	512Kx8 CMOS Programmable ROM				
314002	512Kx8 CMOS Programmable BOM	223			
314003	256Kx16 / 512Kx8 CMOS Programmable BOM				
318002	1024Kx8 CMOS Programmable ROM	231			
318003	512Kx16 / 1024Kx8 CMOS Programmable ROM				
6130	1Kx8 Dual Port	101			
6134	8Kx8 Dual Port	111			
6264	8Kx8 Static BAM	22			
6264A	8Kx8 Static RAM, High Speed	29			
6264C	8Kx8 Static RAM Low Power	37			
62256	32Kx8 Static BAM	45			
62256A	32Kx8 Static RAM High Speed	52			
62256B	32Kv8 Static RAM	59			
628128	128Kx8 Static RAM				
621000	128Kx8 Low Power Static BAM				
64100	32Kv8 Parity RAM	122			
64101	32Kx9 High Speed Static BAM	142			
6394	4Kv8 Latch BAM	112			
6395	8Kv8 Latch RΔM	112			
6397	12Kv8 Latch BAM	110			
6398	16Kv8 Latch BAM	126			
6516	2Kv8 Static RAM	15			
6M8512	512Kv8 Static RAM Module	8/			
7200	256v0 FIEO	150			
7201A	512v0 FIFO	150			
7201A		150			
72025	2Kvq EIEO	150			
7200		161			
72105	256v16 Parallel-to-Serial CMOS FIFO	172			
72105	512v16 Parallel-to-Serial CMOS FIFO	172			
72115	512x10 Farallel Synchronous EIEO	183			
72215	512x18 Parallel Synchronous FIFO	193			
72210	1Kv18 Parallel Synchronous FIFO	183			
72226	1Kv18 Parallal Synchronous FIFO	າດວ 1໑ຉ			
8202	2Kv20 Cache Tag RAM	103 070			
820308	21020 Odulie Tay MANU 2v2Kv16 Cacho Data RAM				
820330	Cache Chinest for 80386 System with Write Through Cache	290 20e			
820330	Cache Controller				
820331	Expansion Tag DAM				
020332	Ехранзюн тау памі				

Alpha - Numeric Index (continued)

Part Number	Description	Page
82C340	Cache Chipset for 80386 System with Write-Back Cache	
82C341	Cache Controller	
82C342	Expansion Tag RAM	
82C343	Quad Data RAM	
82C440	Cache Chipset for 80486 System	
82C441	Cache Controller	
82C442	Expansion Tag RAM	
82C443	Burst RAM	
S0151	1.5 second Speech Synthesizer	241
S0281	2.8 second Speech Synthesizer	241
S0301	3 second Speech Synthesizer	247
S0601	6 second Speech Synthesizer	
S1501	15 second Speech Synthesizer	
S2001	20 second Speech Synthesizer	271

General Information

and a second second

ROMs (Read Only Memory)

Voice ROMs

5

1

Cache Products

Faceboy desgraphe

MOSEL Sales Network

9

MOSEL COMPANY BACKGROUND

Overview

MOSEL was founded in 1983 with the mission to develop Static RAM and specialty memory products for the office automation, communications, instrumentation, and consumer products industries. The company offers a selection of standard and specialty memory products including SRAMs, ROMs, Latch RAMs, Cache Data RAMs, Video Color Palette RAMs, FIFOs, Dual Port SRAMs and Voice ROMs with additional product families scheduled for release in 1990. With product sales up 100% in 1988 and again in 1989, the company is one of the fastest growing in the semiconductor industry.

Memories For Tomorrow

At MOSEL, we hold the view that tomorrow's memories will not be simply larger, faster versions of today's products. In the future, an entire new generation of memory product architectures will be required, the **Memories For Tomorrow**.

Just as ASIC (application specific) logic products have replaced standard logic devices, application specific specialty memory products will replace standard memory products in many applications. System designers are rejecting the traditional memory architectures, which impose severe limitations on system performance and/or require use of additional external logic. These designers are crying out for a whole new generation of memory products which incorporate an increasing level of functional integration.

At MOSEL, our primary mission is to pioneer new families of specialty memory solutions that overcome these limitations and provide system designers with the memory solutions for tomorrow.

Products and Technology

MOSEL's current product offerings are divided into standard CMOS SRAMs, ROMs, and Specialty Memory Products and late in 1990, MOSEL will introduce our first DRAM products.

In the CMOS SRAM area MOSEL currently offers a family of JEDEC standard slow and high speed bytewide devices ranging in density from 16K to 256K bits and has begun sampling a 1 megabit SRAM. These standard memory products serve as the company's technology driver, and provide a solid foundation for continued growth.

In the CMOS ROM area, MOSEL offers Programmable Mask ROMs ranging in densities from 128K to 8 Mega bits.

The Company also offers speech synthesizer chips or Voice ROMs in various durations. Voice ROMs have a variety of applications, including toy, office automation and automotive applications.

Specialty Memory Products currently include such products as dual-port SRAMs, high-speed FIFOs (First-In, First-Out memories), Latch RAMs, Cache Data RAMs, Video RAMDACs. Planned or under development are extensions to these product families and new families including Cache Controllers, Quad DataRAMS, Cache Tag RAMs and parity RAMs.

MOSEL has to date, successfully introduced 4 generations of CMOS memory technology (2.0, 1.5, 1.2, and 1.0 micron). Under development, the company has sub-micron CMOS and BiCMOS processes. A strong technology integration team provides highly manufacturable, low-cost production processes.

Manufacturing

MOSEL has entered into strategic alliances with several established semiconductor companies. The company has licensed proprietary process technology to these partners, and then contracted with them for manufacturing services. This strategy gives MOSEL access to nearly \$1 billion in manufacturing facilities, providing high volume manufacturing capability, fast growth rates and a dependable source of supply for its customers, while allowing MOSEL to focus its initial investments on product and process development. Through the use of these strategic alliances, MOSEL has achieved its initial sales and profitability goals.

In 1990, MOSEL will break ground on its own \$100,000,000 fab line which will be built in Hsin-Chu Science Industrial Park, Taiwan. This facility is scheduled for production beginning 1991. This fab line will significantly enhance the company's market position by allowing for greatly reduced process and product development cycles. It will also permit for the introduction of new product features which depend upon proprietary process enhancements. MOSEL will continue to rely on strategic partnerships to supply high volume production requirements.

QUALITY & RELIABILITY ASSURANCE POLICY

MOSEL maintains the highest standards for the integrity of its product line. Each product is subjected to the most stringent quality and reliability screening beginning with initial product design.

Product quality and reliability are achieved by implementing a "Total Consideration" philosophy from inception through production.

This "Total Consideration" philosophy consists of:

· Reliability being built into every design;

- · Quality being built into every process step;
- Stringent inspection after critical process steps and the final product and;
- Careful analysis of field data to further enhance the overall quality and reliability

Product flow and test procedures correspond to MIL-STD-833 or are in accordance with standard industry practices for the manufacture and test of high quality micro circuits (see Table I).

NEW PRODUCT ACCEPTANCE

Product reliability begins with design. At MOSEL, conformance to process design rules ensures adequate circuit margins and ease of manufacture. Simulation results are carefully reviewed before the design is committed to masking.

Upon receipt of "first silicon", the design is completely characterized to insure parametric distribution during manufacturing.

Once the design is proven, MOSEL imposes a New Product Qualification Test procedure on each new product to verify the design, process and packaging procedures (see Table II).

RELIABILITY MONITOR PROGRAM

After the product is transferred to production, the Reliability Monitor Program provides for periodic testing to insure that all MOSEL products comply with established reliability levels. This program monitors specific product and process families and requires detailed failure analysis for reliability improvement and/or corrective action as indicated by the analysis results (see Table III).

VENDOR CERTIFICATION

Vendors to MOSEL take ownership of the products and services they supply. Certification begins with a Plant Survey of the quality and reliability procedures and practices. Each supplier then performs to his internal procedures and QRA program with periodic on-site reviews by MOSEL. Internal data is forwarded to MOSEL as required for review.

SUMMARY

You, the customer, are invited to review the total QRA program at MOSEL. We are happy to answer any questions you may have.

Quality & Reliability Assurance Policy

TABLE I PRODUCT SCREENING FLOWS

SCREEN	MIL-STD-883 METHOD	PLASTIC PACKAGE (1)
Internal visual	2010	0.4% AQC
Burn-in		
Pre-burn-in electrical	25°C and power supply extreme	100%
Burn-in	Per device specification	100%
Final Electrical		
Functional, switching, dynamic (AC) and	(1) at 25°C and power supply extreme	100%
static (DC) test	(2) at temperature and power supply extremes	100%
MOSEL Quality Lot Acceptance		
External visual	2009	0.65% AQL
Final electrical conformance	Per device specification	0.1% AQL

TABLE II NEW PRODUCT QUALIFICATION TEST

TEST	MIL-STD-883 METHOD	CONDITIONS	LTPD	Periodicity (Max.)
High temperature operation life test	1005	Ta=125°C, V _{CC} = 5.5V cond. D, 1000 hrs.	5	consecutive 3 lots
Steady State Life Test	1005	Ta=125°C, V _{CC} = 5.5V cond. D, 1000 hrs.	5	consecutive 3 lots
Pressure pot		121°C, 15 psi, 100% 216 hrs.	7	consecutive 3 lots
Humidity with Bias		V _{CC} = 5.5V, 85°C/85%RH, 5 Static	7	consecutive 3 lots
External visual examination	2009		15	
Physical Dimension	2016		15	
Lead Fatigue	2004	Cond. B2	10 .	
Temperature Cycling	1010	Cond. C 50, 100, 200 cycles	5	consecutive 3 lots
Thermal Shock	1011	Cond. C 50, 100, 200 cycles	5	consecutive 3 lots
ESD sensitivity	3015	1000V	15	
Solderability	2003	Temp. 260°C±10°C	15	

TABLE III RELIABILITY MONITOR TEST

TEST	MIL-STD-883 METHOD	CONDITIONS	LTPD
Temperature Cycling	1010	-65°C to +150°C	7
		Air to Air	
		No Bias, 200 cycles	
Humidity		85°C/85% RH	7
		5.5V Static	
		1000 HRS	
Operating Life	1005	$T_A = 125^{\circ}C,$	7
		$V_{CC} = 5.5V$	
		Dynamic	
Pressure Cooker		121°C, 100% RH	7
		15 PSIG	

Note:

1. The tests shown in the above Tables are typical requirements. Additional tests and the test sequence may vary by product.

PRODUCT SELECTION GUIDE

	Density	Part Number	Speed(s)	lcc	lccsb	Package*
				Max. mA	Max. mA	
Static RAMs	2K x 8	MS6516	90, 100, 120 ns	70	2	P,S
	8K x 8	MS6264A	45, 55 ns	100	15	N, P, S
	8K x 8	MS6264C	80, 100, 150 ns	60	2	F, N, P
	8K x 8	MS6264	70, 100 ns	85	. 3	F, P
	32K x 8	MS62256A	25, 35, 45, 55 ns	120	20	Р
	32K x 8	MS62256B	70, 100, 120,	60	1	F, N, P
			150 ns			
	32K x 8	MS62256	70, 85, 100 ns	85	15	F, P
	128K x 8	MS88128	100, 120 ns	95	15	Module
	128K x 8	MS621000	80, 100, 120 ns	80	3	F, P
	512Kx8	MS6M8512	85, 100, 120 ns	-	0.5	Module
Cache Data RAM	2 x 2K x 16	MS82C308	35, 45, 55 ns	150		J
Cache Tag RAM	2K x 20	MS8202	20, 22, 25 ns			J
Dual Port	1K x 8	MS6130	70, 90	120	0.01	D, P
Video Color Palette	256 x 18	MS176	40, 50 MHz	180		J, P
	256 x 18	MS177	40, 50 MHz	180	2	J
Latch RAM	8K x 8	MS6395	45, 70, 100 ns	90	3	F, P
	12K x 8	MS6397	45, 70, 100 ns	90	3	F, P
	16K x 8	MS6398	45, 70, 100 ns	90	3	F, P
Parity RAM	32K x 9	MS64100	25, 35 ns	130/110	25	
	32K x 9	MS64101	25, 35 ns	130/110	25	
FIFOs	256 x 9	MS7200	25, 35, 50, 80 ns	80	0.5	F, J, N, P
	512 x 9	MS7201A	25, 35, 50, 80 ns	80	0.5	F, J, N, P
	1024 x 9	MS7202A	25, 35, 50, 80 ns	80	0.5	F, J, N, P
	2048 x 9	MS7203	35, 50, 80 ns	125	2	F, J, N, P
	4096 x 9	MS7204	35, 50, 80 ns	125	2	F, J, N, P
	256 x 16	MS72105	25, 50, 80 ns	80	0.5	F, N
	512 x 16	MS72115	25, 50, 80 ns	80	0.5	F, N

D = 600 mil Sidebraze

P = 600 mil PDIP

F = 330 mil SOG J = PLCC S = 300 mil SOG X = Die

N = 300 mil PDIP

PRODUCT SELECTION GUIDE (Continued)

	Density	Part Number	Speed(s)	lcc	lccsb	Package*
	Duration			Max. mA	Max. mA	
ROMs	16K x 8	MS310128	150 ns	30		Р
	32K x 8	MS310256	150 ns	30		Р
	64K x 8	MS310512	150 ns	30		Р
	128K x 8	MS311002	150, 200 ns	40	3	
	128K x 8	MS311024	150, 200 ns	40		Р
	128K x 8	MS311025	100, 120, 150 ns	40	1.5	Р
	128K x 8	MS311026	100, 120, 150 ns	40	1.5	Р
	256K x 8	MS312001	150, 200 ns	40	1.5	Р
	256K x 8	MS312002	200 ns	40	3	Р
	512K x 8	MS314001	120, 150 ns	40	1.5	Р
	512K x 8	MS314002	250 ns	50	3	Р
	256K x 16/ 512K x 8	MS314003	250 ns	50	3	Р
	1024K x 8	MS318002	200 ns	50	1	P, Q
	512K x 16/ 1024K x 8	MS318003	200 ns	50	1	Р
Voice ROMs	1.5 sec	MSS0151				Х
	2.8 sec	MSS0281				х
	3 sec	MSS0301				x
	6 sec	MSS0601				x
	15 sec	MSS1501				x
	20 sec	MSS2001				x

P = 600 mil PDIP

Q = Quad FlatpackX = Die

ORDERING INFORMATION

MOSEL's ordering code number identifies the basic product, power, speed, package(s) available, operating temperature and processing method. The ordering code number is comprised of a series of alpha-numeric characters. Please refer to the following example:

Example:



- (1) "MS" is the corporate identifier for MOS Electronic Corporation .
- (2) Part number consists of maximum 6 alpha-numeric characters.
- (3) A device power identifier. It is represented by "S" or blank as standard power consumption; or "L" as low power consumption.
- (4) A device speed identifier. Its unit is either in nanoseconds or megahertz.
- (5) Package types and codes:

N		P DIP 300 mil	
		P DIP 600 mil	
г -			
Т		Cer DIP 300 mil	
D		Cer DIP 600 mil	
L		LCC	
J		PLCC	
S		SOJ/SOG 300 mil	
F		SOG 330 mil	
Q		Quad Flatpack	
Х		Unpackaged Die	
Y		Waffle Pack	
Z		Plastic Zig-Zag In-Line	
С	=	Commercial	0°C to 70°C
ĭ		Lingitz al	
L	=	Limited	-20°C to 85°C
1	=	Industrial	-40°C to 85°C
М	=	Military	-55°C to 125°C
		-	

- (6) Temperature Ranges:
- (7) Processing method identifier. The use of this code is optional.

SRAM CROSS REFERENCE

DEVICE	MANUFACTURER	PART NUMBER	MOSEL PART NO.	DEVICE	MANUFACTURER	PART NUMBER	MOSEL PART NO.
2K x 8	Fujitsu Goldstar Hitachi Hitachi Hyundai IDT NEC RCA SGS Thomson Toshiba Toshiba Toshiba UMC Winbond	MB8416 GM76C28 HM6116 HM6216 HY6116 IDT6116 μPD446 CDM6116 MK48T02B TC5517 TMM2016 TMM2018 UM6116 W2416	MS6516 MS6516 MS6516 MS6516 MS6516 MS6516 MS6516 MS6516 MS6516 MS6516 MS6516 MS6516 MS6516	32K x 8	Fujitsu Hitachi IDT Inova Mitsubishi Motorola NEC Samsung Sharp SMOS Sony Toshiba Toshiba Winbond	MB84256 HM62256 IDT71256 S32K8 M5M5256 MCM60L256 μPD43256 KM62256 LH52256 SRM20256 CXK58257 TC55256 TC55257 W24256	MS62256 MS62256 MS62256 MS62256 MS62256 MS62256 MS62256 MS62256 MS62256 MS62256 MS62256 MS62256 MS62256 MS62256
8K x 8	Asahi Fujitsu Hitachi Hyundai IDT IDT IDT Micron Mitsubishi Mitsubishi Mitsubishi Motorola Motorola NEC Samsung SGS Thomson SGS Thomson Sony Sony Toshiba Toshiba Toshiba Toshiba Toshiba Toshiba Toshiba Toshiba Toshiba Toshiba	AKM6264 MB8464 HM6264 HY6264 IDT7165 IDT7C165 IDT7C165 IDT7164 MT5C6408 M5M5165 M5M5178 M5M6165 MCM6064 MCM6164 μPD4364 μPD4364 KM6264 MK48H74 LH5164 SRM2064 CXX5863 TC5563 TC5563 TC5564 TC5565 TC5588 TMM2064 TMM2083 TMM2064 TMM2089 UM6264 W2464	MS6264 MS6264 MS6264 MS6264A MS6264A MS6264A MS6264A MS6264				

AMD	MOSEL		AM7203-80JC	7203-80JC
AM7200-25PC	7200-25PC	1	AM7204-35PC	7204-35PC
AM7200-35PC	7200-35PC		AM/204-50PC	7204-50PC
AM7200-50PC	7200-50PC		AM/204-65PC	7204-50PC
AM7200-65PC	7200-50PC		AM/204-80PC	7204-80PC
AM7200-80PC	7200-80PC	11	AM/204-120PC	7204-80PC
AM7200-25JC	7200-25JC		AM/204-35JC	7204-35JC
AM7200-35JC	7200-35JC		AM/204-50JC	7204-50JC
AM7200-50JC	7200-50JC		AM/204-65JC	7204-50JC
AM7200-65JC	7200-50JC		AM/204-80JC	7204-80JC
AM7200-80JC	7200-80JC	$ \downarrow$	AM/204-120JC	7204-80JC
AM7200-25RC	7200-25NC		CYPRESS	MOSEL
AM7200-35RC	7200-35NC		CV7C400 20DC	7001 A 05DC
AM7200-50RC	7200-50NC		CY7C420-30PC	7201A-25PC
AM7200-65RC	7200-50NC		CY7C420-40FC	7201A-35FC
AM7200-80RC	7200-80NC		CY7C420-65PC	7201A-50PC
AM7201-25PC	7201A-25PC		CY7C421-30PC	7201A-25NC
AM7201-35PC	7201A-35PC		CY7C421-40PC	7201A-35INC
AM7201-50PC	7201A-50PC		CY7C421-65PC	7201A-50NC
AM7201-65PC	7201A-50PC		CY7C421-30JC	7201A-25JC
AM7201-80PC	7201A-80PC		CY7C421-40JC	7201A-35JC
AM7201-25JC	7201A-25JC		CY7C421-65JC	7201A-50JC
AM7201-35JC	7201A-35JC		CY/C424-30PC	7202A-25PC
AM7201-50JC	7201A-50JC		CY7C424-40PC	7202A-35PC
AM7201-65JC	7201A-50JC		CY/C424-65PC	/202A-50PC
AM7201-80JC	7201A-80JC		CY/C425-30PC	/202A-25NC
AM7201-25BC	7201A-25NC		CY/C425-40PC	7202A-35NC
AM7201-35BC	7201A-35NC		CY/C425-65PC	/202A-50NC
AM7201-50BC	7201A-50NC		CY/C425-30JC	/202A-25JC
AM7201-65BC	7201A-50NC		CY/C425-40JC	7202A-35JC
AM7201-80BC	7201A-80NC		CY7C425-65JC	7202A-50JC
AM7202-25PC	7202A-25PC		CY7C428-40PC	/203-35PC
AM7202-35PC	7202A-35PC		CY/C428-65PC	7203-50PC
AM7202-50PC	7202A-50PC		CY7C429-40PC	7203-35NC
AM7202-65PC	7202A-50PC		CY/C429-65PC	7203-50NC
AM7202-80PC	7202A-80PC		CY7C429-40JC	7203-35JC
AM7202-25JC	7202A-25JC		CY/C429-65JC	7203-50JC
AM7202-35JC	7202A-35JC		DALLAS	MOSEL
AM7202-50JC	7202A-50JC		DS2000 25	7201A 25PC
AM7202-65JC	7202A-50JC		DS2009-55	7201A-50PC
AM7202-80JC	7202A-80JC		DS2009-50	7201A-50PC
AM7202-25RC	7202A-25NC		DS2009-05	
AM7202-35RC	7202A-35NC		DS2009-60	
AM7202-50RC	7202A-50NC		DS2009R-35	7201A-555C
AM7202-65RC	7202A-50NC		DS2009R-50	7201A-50JC
AM7202-80RC	7202A-80NC		DS2009R-00	7201A-801C
AM7203-35PC	7203-35PC		DS20090-00	72014-0000
AM7203-50PC	7203-50PC		DS2010-33	72024-3350
AM7203-65PC	7203-50PC		DS2010-50	72024-3050
AM7203-80PC	7203-80PC		DS2010-03	
AM7203-35JC	7203-35JC		DS2010-00	72024-0050
AM7203-50JC	7203-50JC		DS2010R-33	72024-3530
AM7203-65JC	7203-50JC		D92010H-90	1202A-50JC

		_		
DS2010R-65	7202A-50JC		IDT7201LA35P	7201AL-35PC
DS2010B-80	7202A-80.IC		IDT72011 A50P	7201AL-50PC
DS2011-35	7203A-35PC		IDT72011 A65P	7201AL-50PC
DS2011 50	72034 5000			7201AL 801C
D02011-50	72034-500 0			7201AL 901C
DS2011-03	7203A-50FC			7201AL 05NC
DS2011-80	7203A-80PC			7201AL-25NC
DS2011R-35	7203A-35JC		IDT/201LA35TP	7201AL-35NC
DS2011R-50	7203A-50JC		ID1/201LA501P	/201AL-50NC
DS2011R-65	7203A-50JC		ID1/201LA651P	/201AL-50NC
DS2011R-80	7203A-80JC		IDT7201LA801P	7201AL-80NC
ПТ	MOSEL		IDT7201LA120TP	7201AL-80NC
	MOOLE		IDT7201LA25J	7201AL-25JC
IDT7200L25TP	7200L-25NC		IDT7201LA35J	7201AL-35JC
IDT7200L35TP	7200L-35NC		IDT7201LA50J	7201AL-50JC
IDT7200L50TP	7200L-50NC		IDT7201LA65J	7201AL-50JC
IDT7200L65TP	7200L-50NC		IDT7201LA80J	7201AL-80JC
IDT7200L80TP	7200L-80NC		IDT7201LA120J	7201AL-80JC
IDT7200L120TP	7200L-80NC		IDT7201LA25SO	7201AL-25FC
IDT7200L25J	7200L-25JC		IDT7201LA35SO	7201AL-35EC
IDT7200L35.1	72001-35-IC		IDT72011 A50SO	7201AL-50EC
IDT7200L50.1	72001-50.10		IDT72011 A65SO	7201AL-50EC
IDT7200L651	72001-50 IC		IDT72011 A80SO	7201AL -80EC
	72001-8010		IDT72011 A120SO	7201AL-80EC
	72001-8010		IDT7201250P	7201AL-80FC
			IDT7201350F	
IDT7200L2530	72001-25FC		IDT7201303F	7201A-50PC
ID17200L3550	7200L-35FC		ID17201580P	7201A-80PC
ID1/200L50SO	7200L-50FC		ID1/201S120P	7201A-80PC
ID1/200L65SO	/200L-50FC		IDT/201S50J	/201A-50JC
ID1/200L80SO	7200L-80FC		ID1/201S65J	7201A-50JC
ID17200L120SO	7200L-80FC		ID17201S80J	7201A-80JC
ID17200S25TP	7200-25NC		IDT7201S120J	7201A-80JC
IDT7200S35TP	7200-35NC		IDT7201SA25P	7201A-25PC
IDT7200S50TP	7200-50NC		IDT7201SA35P	7201A-35PC
IDT7200S65TP	7200-50NC		IDT7201SA50P	7201A-50PC
IDT7200S80TP	7200-80NC		IDT7201SA65P	7201A-50PC
IDT7200S120TP	7200-80NC		IDT7201SA80P	7201A-80PC
IDT7200S25J	7200-25JC		IDT7201SA120P	7201A-80PC
IDT7200S35J	7200-35JC		IDT7201SA25TP	7201A-25NC
IDT7200S50J	7200-50JC		IDT7201SA35TP	7201A-35NC
IDT7200S65J	7200-50JC		IDT7201SA50TP	7201A-50NC
IDT7200S80J	7200-80JC		IDT7201SA65TP	7201A-50NC
IDT7200S120J	7200-80JC		IDT7201SA80TP	7201A-80NC
IDT7200S25SO	7200-25FC		IDT7201SA120TP	7201A-80NC
IDT7200S35SO	7200-35FC		IDT7201SA25J	7201A-25JC
IDT7200S50SO	7200-50FC		IDT7201SA35J	7201A-35JC
IDT7200S65SO	7200-50FC		IDT7201SA50J	7201A-50JC
IDT7200S80SO	7200-80FC		IDT7201SA65J	7201A-50JC
IDT7200S120SO	7200-80FC		IDT7201SA80J	7201A-80JC
IDT7201L50P	7201AL-50PC		IDT7201SA120J	7201A-80JC
IDT7201L65P	7201AL-50PC		IDT7201SA25SO	7201A-25FC
IDT7201L80P	7201AL-80PC		IDT7201SA35SO	7201A-35FC
IDT7201L120P	7201AL-80PC		IDT7201SA50SO	7201A-50FC
IDT7201L50J	7201AL-50JC		IDT7201SA65SO	7201A-50FC
IDT72011 65.1	7201AL-50.IC		IDT7201SA80SO	7201A-80EC
IDT72011 80 1	7201 41 -80 IC		IDT7201SA120SO	7201A-80EC
IDT72011 120 I	7201 AL -80 IC		IDT7202150P	720241-50PC
	720141-2580			720241-50PC
ID1/201LA20P	1201AL-20FU		10172021038	1202AL-DUFG

IDT7202L80P	7202AL-80PC	IDT7202SA35SO	7202A-35FC
IDT7202L120P	7202AL-80PC	IDT7202SA50SO	7202A-50FC
IDT7202L50J	7202AL-50JC	IDT7202SA65SO	7202A-50FC
IDT7202L65J	7202AL-50JC	IDT7202SA80SO	7202A-80FC
IDT7202L80J	7202AL-80JC	IDT7202SA120SO	7202A-80FC
IDT7202L120J	7202AL-80JC	IDT7203L35P	7203L-35PC
IDT7202LA25P	7202AL-25PC	IDT7203L50P	7203L-50PC
IDT7202LA35P	7202AL-35PC	IDT7203L65P	7203L-50PC
IDT7202LA50P	7202AL-50PC	IDT7203L80P	7203L-80PC
IDT7202LA65P	7202AL-50PC	IDT7203L120P	7203L-80PC
IDT7202LA80P	7202AL-80PC	IDT7203L35J	7203L-35JC
IDT7202LA120P	7201AL-80PC	IDT7203L50J	7203L-50JC
IDT7202LA25TP	7202AL-25NC	IDT7203L65J	7203L-50JC
IDT7202LA35TP	7202AL-35NC	IDT7203L80J	7203L-80JC
IDT7202LA50TP	7202AL-50NC	IDT7203L120J	7203L-80JC
IDT7202LA65TP	7202AL-50NC	IDT7203S35P	7203-35PC
IDT7202LA80TP	7202AL-80NC	IDT7203S50P	7203-50PC
IDT7202LA120TP	7202AL-80NC	IDT7203S65P	7203-50PC
IDT7202LA25J	7202AL-25JC	IDT7203S80P	7203-80PC
IDT7202LA35J	7202AL-35JC	IDT7203S120P	7203-80PC
IDT72021 A50.1	7202AL-50JC	IDT7203S35J	7203-35-10
IDT72021 A65.1	7202AL-50.IC	IDT7203S50.1	7203-50.10
IDT7202LA80J	7202AL-80.IC	IDT7203S65.1	7203-50.10
IDT7202LA120J	7202AL-80.IC	IDT7203S80.1	7203-80.10
IDT72021 A25SO	7202AL-25EC	IDT7203S120.1	7203-80.10
IDT7202LA35SO	7202AL-35EC	IDT7204L35P	7204L-35PC
IDT7202LA50SO	7202AL-50EC	IDT7204L50P	7204L-50PC
IDT72021 A6550	7202AL-50EC	IDT7204L65P	7204L-50PC
IDT7202LA80SO	7202AL-80EC	IDT7204L80P	7204L-80PC
IDT7202LA120SO	7202AL-80EC	IDT7204L120P	7204L-80PC
IDT7202S50P	7202A-50PC	IDT7204L35.1	72041-3510
IDT7202S65P	7202A-50PC	IDT7204L50.1	72041-50.10
IDT7202S80P	7202A-80PC	IDT7204L65	72041-50 IC
IDT7202S120P	7202A-80PC	IDT72041 80.1	72041-80.10
IDT7202850.1	72024-50.10	IDT7204L120 I	72041-8010
IDT7202S65.1	7202A-50.1C	IDT7204S35P	7204-35PC
IDT7202S80.1	72024-80.1C	IDT7204S50P	7204-50PC
IDT7201S120.I	7202A-80.1C	IDT7204S65P	7204-50PC
IDT7202SA25P	7202A-25PC	IDT7204S80P	7204-80PC
IDT7202SA35P	7202A-35PC	IDT7204S120P	7204-80PC
IDT7202SA50P	7202A-50PC	IDT7204S351	7204-35 IC
IDT7202SA65P	7202A-50PC	IDT7204S50.1	7204-50 IC
IDT7202SA80P	7202A-80PC	IDT7204S651	7204-5010
IDT7202SA120P	7202A-80PC	IDT7204S801	7204-8010
IDT7202SA25TP	7202A-25NC	IDT7204S1201	7204-8010
IDT7202SA35TP	7202A-35NC	IDT721051 50TP	72105-50NC
IDT7202SA50TP	7202A-50NC	IDT72105L30TP	72105-80NC
IDT7202SA65TP	7202A-50NC	IDT72105L00TT	72105-80NC
IDT7202SA80TP	7202A-80NC	IDT72105L12011	72105-50EC
IDT7202SA120TP	7202A-80NC	IDT721051 80SO	72105-80EC
IDT7202SA251	7202A-25.IC	IDT72105L120SO	72105-80EC
IDT7202SA351	7202A-35.IC	IDT721051 50 I	72105-5010
IDT7202SA50.1	7202A-50.IC	IDT721051 80 I	72105-80.10
IDT7202SA65.1	7202A-50.IC	IDT72105L120.1	72105-80.10
IDT7202SA80.1	7202A-80.IC	IDT721151 50TP	72115-50NC
IDT7202SA120.1	7202A-80.IC	IDT72115I 80TP	72115-80NC
IDT7202SA25SO	7202A-25EC	IDT721151 120TP	72115-80NC
1017202072000			12110-00100

1

		the second se
IDT72115L50SO IDT72115L80SO IDT72115L120SO IDT72115L50J IDT72115L80J IDT72115L80J IDT72115L120J	72115-50FC 72115-80FC 72115-80FC 72115-50JC 72115-80JC 72115-80JC	LH5497D-35 LH5497D-50 LH5498-35 LH5498-50 LH5498D-35 LH5498D-35 LH5498D-50
MOSTEK	MOSEL	ТІ
MK4501-10N MK4501-12N MK4501-15N MK4501-20N	7201A-80PC 7201A-80PC 7201A-80PC 7201A-80PC 7201A-80PC	SN74ACT7201A-3 SN74ACT7201A-3 SN74ACT7202-35 SN74ACT7202-50
MK4501-65N MK4501-80N	7201A-50PC 7201A-80PC	DUAL PORTS CF
MK4503-10N	7203A-80PC	IDT
MK4503-12N MK4503-15N MK4503-20N MK4503-65N MK4503-80N	7203A-80PC 7203A-80PC 7203A-80PC 7203A-50PC 7203A-80PC	IDT7130LA55P IDT7130LA70P IDT7130LA90P IDT7130SA55P
SAMSUNG	MOSEL	IDT7130SA70P
KM75C01AP-25 KM75C01AP-35 KM75C01AJ-25 KM75C01AJ-35 KM75C01AJ-35 KM75C01AN-25 KM75C01AN-35 KM75C01AN-35 KM75C02AP-25 KM75C02AP-35 KM75C02AJ-25 KM75C02AJ-35 KM75C02AJ-35 KM75C02AJ-35 KM75C03AP-35 KM75C03AP-35 KM75C03AJ-35 KM75C03AJ-35 KM75C03AJ-80 KM75C03AJ-80	7201A-25PC 7201A-35PC 7201A-80PC 7201A-25JC 7201A-25JC 7201A-80JC 7201A-25NC 7201A-25NC 7201A-35NC 7202A-25PC 7202A-35PC 7202A-35PC 7202A-35JC 7202A-35JC 7202A-35JC 7202A-35NC 7203A-35JC 7203A-35JC 7203A-35NC 7203A-35NC 7203A-35NC 7203A-35NC 7203A-35NC 7203A-35NC	
SHARP	MOSEL	
LH5495D-25 LH5495D-35 LH5495D-45 LH5496-35 LH5496-50 LH5496D-35 LH5496D-50 LH5497-35 LH5497-50	7200-25NC 7200-35NC 7200-35NC 7201A-35PC 7201A-50PC 7201A-35NC 7201A-50NC 7201A-50NC 7202A-35PC 7202A-50PC	

I

LH5497D-35 LH5497D-50 LH5498-35 LH5498-50 LH5498D-35 LH5498D-35 LH5498D-50	7202A-35NC 7202A-50NC 7203-35PC 7203-50PC 7203-35NC 7203-50NC
TI	MOSEL
SN74ACT7201A-35N SN74ACT7201A-50N SN74ACT7202-35N SN74ACT7202-50N	7201AL-35PC 7201AL-50PC 7202AL-35PC 7202AL-50PC
DUAL PORTS CROSS RE	FERENCE
IDT	MOSEL
IDT7130LA55P IDT7130LA70P IDT7130LA90P IDT7130SA55P IDT7130SA70P IDT7130SA90P	6130L-55PC 6130L-70PC 6130L-90PC 6130L-55PC 6130L-70PC 6130L-90PC



Static RAMs (Random Access Memory)

n na gama Badkada yi na shirina Bhara Shanar 🛛 💥

2

ROMs (Read Only Memory)

Voice Sõlike

Gache Producka

MOSEL Sales Network

BYTEWIDE STATIC RAMS

MOSEL has developed a broad line of slow and fast bytewide static RAMs from 16K bits to 4 megabits, including monolithic products at 16K, 64K, 256K and 1 megabit (sampling) and module products at 1 megabit and 4 megabits. SRAM products are offered in JEDEC standard plastic dip and/or plastic surface mount packages.

PRODUCTION PRODUCTS

At the 256K density, MOSEL offers the 32K x 8 MS62256L, MS62256AL and the MS62256BL products, with speeds of 45, 55, 70, 85 and 100ns available today in the 600 mil dip and 330 SOG packages. Future product enhancements are planned for 1991 to provide faster speeds (15 to 25ns), lower power, additional package options including the 300 mil dip package, and reduced costs.

At the 64K density, Mosel offers the 8K x 8 MS6264L, MS6264AL and MS6264CL products with speeds of 45, 55, 70, 85 and 100 ns available today in the 300 mil DIP (45-70ns only), 600 mil DIP and 330 SOIC package. Future product enhancements are planned for 1991 to provide faster speeds (15 to 25ns) and to reduce power consumption.

At the 16K density, the 2K x 8 MS6516 is offered at 100ns speed in the 600 mil dip package. Future product enhancements are planned to reduce the active power and to offer surface mount of 300 mil dip packages.

DEVELOPMENT PRODUCTS

MOSEL has successfully developed and has recently begun sampling the MS621000 monolithic 1 megabit 128K x 8 SRAM, with speeds of 80 to 100ns. Production release is scheduled for late 1990. Also under development are higher speed 1 megabit devices (20 to 25ns) and the 4 megabit 512K x 8 SRAM.

MODULE PRODUCTS

In module form, MOSEL, offers the MS88128 128K x 8 and has recently begun sampling the MS6M8512 512K x 8 SRAM module. These JEDEC pin out devices provide a prototype and pilot production vehicle for designers who want to use future generation density products today.

SRAM TECHNOLOGY

Since 1983, MOSEL has developed and transferred to production 4 generations of CMOS SRAM technology at 2.0, 1.5, 1.2 and 1.0 micron geometries. Currently, 0.8 and 0.55 micron technologies are under development. During this time period, the size of the SRAM memory cell has been reduced from 815 square microns at 2 micron geometry, to 70 at 1 micron and on to 19 at 0.55 micron, a 40 fold reduction. These technology advances have permitted product density to increase from 16K at 2 micron to 1 megabit at 1 micron and on to 4 Megabits at 0.55 microns. Meanwhile, product access times have been reduced from 70ns at 2 micron, to 20ns at 1 micron and on to 10ns at 0.55 micron.

SUMMARY

MOSEL is committed to continue to build our bytewide static RAM product offering and advance our SRAM manufacturing technology. This includes plans to strengthen our support of older products such as the slow speed 16K 2K x 8, 64K 8K x 8 and 256K 32K x 8 SRAMs by redesigning using 1 megabit 0.8 micron technology which cuts costs, improve product specifications and extends product life. It also includes plans to increase density of our products to 1 and 4 megabits and to improve performance of existing products.

If you are interested in more information about our SRAM products, please contact your local MOSEL sales representative or franchised distributors listed in this book.

MS6516

2K x 8 CMOS Static RAM

FEATURES

- Available in 100 and 120 ns (Max.) versions
- · Automatic power-down when chip disabled
- Low power consumption (L-version):
 - 385mW (Max.) Operating
 - 11mW (Max.) Standby
 - 275µW (Max.) Power-down
- TTL compatible interface levels
- Single 5V power supply
- · Fully static operation
- · Three state outputs
- · Chip enable for simple memory expansion
- Data retention as low as 2V

DESCRIPTION

The MOSEL MS6516 is a high performance, low power CMOS static RAM organized as 2048 words by 8 bits. The device supports easy memory expansion with an active LOW chip enable (\overline{E}) as well as an active LOW output enable (\overline{G}) and three-state outputs. An automatic powerdown feature is included which reduces the chip power by 85% in TTL standby mode, and by over 99% in full powerdown mode.

The device is manufactured in MOSEL's high performance CMOS process and operates from a single 5V power supply. All inputs and outputs are TTL compatible. Data is retained to as low as $V_{cc} = 2V$.

The MOSEL MS6516 is available in the JEDEC standard 24 pin 600 mil wide DIP and small outline package.

PIN CONFIGURATIONS



FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTIONS

A₀ - A₁₀ Address Inputs

These 11 address inputs select one of the 2048 8-bit words in the RAM.

E Chip Enable Input

 \overline{E} is active LOW. The chip enable must be active to read from or write to the device. If it is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high-impedance state when deselected.

G Output Enable Input

The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when \overline{G} is inactive.

Write Enable Input

The write enable input is active LOW and controls read and write operations. With the chip enabled, when \overline{W} is HIGH and \overline{G} is LOW, output data will be present at the DQ pins; when \overline{W} is LOW, the data present on the DQ pins will be written into the selected memory location.

DQ₀ - DQ₇ Data Input/Output Ports

These 8 bidirectional ports are used to read data from or write data into the RAM.

V_{cc} Power Supply

GND Ground

TRUTH TABLE

MODE	Ē	G	W	I/O OPERATION
Standby	н	х	х	High Z
Read	L	L	н	D _{OUT}
Read	L	н	н	High Z
Write	L	х	L	D _{IN}

ABSOLUTE MAXIMUM RATINGS (1)

SYMBOL	PARAMETE	RATING	UNITS		
V _{CC} • GND	Supply Voltage	-0.3 to 7			
V _{IN}	Input Voltage	-0.3 to 7	v		
V _{I/O}	Input/Output Voltage	-0.3 to V_{CC}			
T _{BIAS}	Temperature Under	Plastic	-10 to +85	°C	
	Bias				
T _{STG}	Storage	Plastic	-40 to +125	°C	
	Temperature				
PD	Power Dissipation		1.0	W	
I _{OUT}	DC Output Current		50	mA	

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

OPERATING RANGE

	AMBIENT	
RANGE	TEMPERATURE	v _{cc}
Commercial	0°C to +70°C	5V ± 10%

PARAMETER				MS6516			MS6516	s	
NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP. ⁽¹⁾	MAX.	MIN.	TYP. ⁽¹⁾	MAX.	UNITS
V _{IL}	Guaranteed Input Low Voltage ⁽²⁾		-0.3	-	+0.8	-0.3	-	+0.8	V
V _{IH}	Guaranteed Input High Voltage ⁽²⁾		2.2	-	V _{CC} + 0.3	2.2	-	V _{CC} + 0.3	V
IIL	Input Leakage Current	$V_{CC} = Max, V_{IN} = 0V \text{ to } V_{CC}$	-	-	10	-	-	10	μA
I _{OL}	Output Leakage Current	$V_{CC} = Max, \overline{E} = V_{IH}, \text{ or } \overline{G} = V_{IH}, V_{IN} = 0V$ t o V_{CC}	-	-	10	-	-	10	μA
V _{OL}	Output Low Voltage	V _{CC} = Min, I _{OL} = 4mA	-	0.21	0.4	-	0.21	0.4	V
V _{OH}	Output High Voltage	V _{CC} = Min, I _{OH} = -1.0mA	2.4	3.5	-	2.4	3.5	-	V
lcc	Operating Power Supply Current	$V_{CC} = Max, \overline{E} = V_{IL}, I_{I/O} = 0mA, F_{max}^{(3)}$	-	40	70	-	60	90	mA
Іссѕв	Standby Power Supply Current	$V_{CC} = Max, \vec{E} = V_{H}, I_{VO} = 0mA$	-	0.5	2	-	2	10	mA
I _{CCSB1}	Power Down Power Supply Current		-	1	10	-	10	100	μA

DC ELECTRICAL CHARACTERISTICS (over the commercial operating range)

Typical characteristics are at V_{cc} = 5V, T_A = 25°C.
 These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

3. $F_{MAX} = 1/t_{RC.}$

CAPACITANCE⁽¹⁾ ($T_{a} = 25^{\circ}C$, f = 1.0MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
C _{IN}	Input Capacitance	$V_{IN} = 0V$	8	рF
C _{VO}	Input/Output Capacitance	V _{I/O} = 0V	10	рF

1. This parameter is guaranteed and not tested.

DATA RETENTION CHARACTERISTICS (over the commercial operating range)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. ⁽²⁾	MAX (3)	UNITS
V _{DR}	V _{CC} for Data Retention	Ē = V _{CC}	2.0	-	-	V
ICCDR	Data Retention Current	$V_{IN} = 0V \text{ or } V_{CC}$	-	2	10	μA
t _{CDR}	Chip Deselect to Data Retention Time	$V_{CC} = 2.0V, \overline{E} = V_{CC}$	0	-	-	ns
t _R	Operation Recovery Time	$V_{IN} = 0V \text{ or } V_{CC}$	t _{RC} ⁽²⁾	-	-	ns

1. $V_{cc} = 2V$, $T_{A} = +25^{\circ}C$ 2. $t_{RC} = \text{Read Cycle Time}$

TIMING WAVEFORM LOW V_{cc} DATA RETENTION WAVEFORM



MS6516

AC TEST CONDITIONS

Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	5ns
Input and Output	1.5V
Timing Reference Level	

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
XXX	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
\mathbb{R}	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

AC TEST LOADS AND WAVEFORMS



AC ELECTRICAL CHARACTERISTICS (over the commercial operating range) READ CYCLE

	DADAMETED			10		12	
NAME	NAME	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT
t _{AVAX}	t _{RC}	Read Cycle Time	100	-	120	-	ns
t _{AVQV}	t _{AA}	Address Access Time	-	100	-	120	ns
t _{ELQV}	t _{ACS}	Chip Enable Access Time	-	100	-	120	ns
t _{GLQV}	t _{OE}	Output Enable to Output Valid	-	50	-	50	ns
t _{ELQX}	t _{CLZ}	Chip Enable to Output Low Z	5	-	10	-	ns
t _{GLQX}	t _{OLZ}	Output Enable to Output in Low Z	5	-	10	-	ns
t _{EHQZ}	t _{CHZ}	Chip Disable to Output in High Z	0	40	0	40	ns
t _{GHQZ}	t _{OHZ}	Output Disable to Output in High Z	0	35	0	40	ns
t _{AXQX}	t _{он}	Output Hold from Address Change	5	-	10	-	ns

SWITCHING WAVEFORMS (READ CYCLE)

READ CYCLE 1⁽¹⁾



READ CYCLE 2(1, 2, 4)



READ CYCLE 3(1, 3, 4)



NOTES:

- 1. \overline{W} is High for READ Cycle.
- 2. Device is continuously selected $\overline{E} = V_{\mu}$. 3. Address valid prior to or coincident with \overline{E} transition low.
- 4. $\overline{\mathbf{G}} = \mathbf{V}_{\parallel}$.
- 5. Transition is measured ± 500mV from steady state with C₁ = 5pF as shown in Figure 1b on page 4. This parameter is guaranteed and not 100% tested.

AC ELECTRICAL CHARACTERISTICS (over the commercial operating range)

WRITE CYCLE

	PARAMETER			-10		12	
NAME	NAME	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT
t _{AVAX}	t _{WC}	Write Cycle Time	100	-	120	-	ns
t _{ELWH}	t _{cw}	Chip Enable to End of Write	55	-	70	-	ns
t _{AVWL}	t _{AS}	Address Set up Time	0	-	0	-	ns
t _{AVWH}	t _{AW}	Address Valid to End of Write	80	-	85	-	ns
twLWH	t _{WP}	Write Pulse Width	50	-	70	-	ns
t _{WHAX}	t _{WR}	Write Recovery Time	0	-	0	-	ns
t _{WLQZ}	t _{WHZ}	Write to Output in High Z	-	35	-	50	ns
t _{DVWH}	t _{DW}	Data Valid to End of Write	30	-	35	-	ns
t _{WHDX}	t _{DH}	Data Hold from Write Time	0	-	0	-	ns
t _{GHZQ}	t _{OHZ}	Output Disable to Output in High Z	0	35	0	40	ns
t _{WHQX}	tow	Output Active from End of Write	0	-	5	-	ns

SWITCHING WAVEFORMS (WRITE CYCLE)

WRITE CYCLE 1⁽¹⁾



SWITCHING WAVEFORMS (WRITE CYCLE)

WRITE CYCLE 2^(1,6)



NOTES:

- 1. W must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap \overline{E} active and \overline{W} low. Both signals must be active to initiate and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 3. T_{wp} is measured from the earlier of \vec{E} or \overline{W} going high at the end of write cycle.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the E low transition occurs simultaneously with the W low transitions or after the W low transition, outputs remain in a high impedance state.
- 6. \overline{G} is continuously low ($\overline{G} = V_u$).
- 7. D_{out} is the same phase of write data of this write cycle.
- O_{our} is the read data of next address.
 If E is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. Transition is measured ±500mV from steady state with C₁ = 5pF as shown in Figure 1b on page 4. This parameter is guaranteed and not 100% tested.
- 11. t_{cw} is measured from \vec{E} going low to the end of write.

ORDERING INFORMATION

SPEED (ns)	ORDERING PART NUMBER	PACKAGE REFERENCE NO.	TEMPERATURE RANGE
100	MS6516L-10PC	P24-1	0°C to +70°C
100	MS6516S-10PC		0°C to +70°C
120	MS6516S-12SC	S24-1	0°C to +70°C

MS6264

8K x 8 CMOS Static RAM

FEATURES

- Available in 70/100 ns (Max.)
- · Automatic power-down when chip disabled
- Lower power consumption:

MS6264

- 300mW (Typ.) Operating
 - 100μW (Typ.) Standby
 MS6264L
 - 275mW (Typ.) Operating

- 50µW (Typ.) Standby
- TTL compatible interface levels
- Single 5V power supply
- · Fully static operation
- · Three state outputs
- Two chip enable (Ē₁ and E₂) for simple memory expansion
- · Data retention as low as 2V

DESCRIPTION

The MOSEL MS6264 is a high performance, low power CMOS static RAM organized as 8192 words by 8 bits. The device supports easy memory expansion with both an active LOW chip enable (\overline{E}_1) and an active High chip enable (\overline{E}_2), as well as an active LOW output enable (\overline{G}) and tri-state outputs. An automatic power-down feature is included which reduces the chip power by 80% in TTL standby mode, and by over 95% in full power-down mode.

The device is manufactured in MOSEL's high performance CMOS process and operates from a single 5V power supply. All inputs and outputs are TTL compatible. Data is retained to as low as $V_{cc} = 2V$.

The MOSEL MS6264 is packaged in the JEDEC standard 28 pin 600 mil wide DIP and 330 mil wide SOP.

PIN CONFIGURATIONS



FUNCTIONAL BLOCK DIAGRAM



MOSEL Corporation 914 West Maude Avenue, Sunnyvale, CA 94086 U.S.A 408-733-4556

PIN DESCRIPTIONS

A₀ - A₁₂ Address Inputs

These 13 address inputs select one of the 8192 8-bit words in the RAM.

E₁ Chip Enable 1 Input

E₂ Chip Enable 2 Input

 \vec{E}_1 is active LOW and \vec{E}_2 is active HIGH. Both chip enables must be active to read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high-impedance state when the device is deselected.

G Output Enable Input

The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when \overline{G} is inactive.

Write Enable Input

The write enable input is active LOW and controls read and write operations. With the chip selected, when \overline{W} is HIGH and \overline{G} is LOW, output data will be present at the DQ pins; when \overline{W} is LOW, the data present on the DQ pins will be written into the selected memory location.

DQ₀ - DQ₇ Data Input/Output Ports

These 8 bidirectional ports are used to read data from or write data into the RAM.

V_{cc} Power Supply

GND Ground

TRUTH TABLE

MODE	W	Ē	E ₂	G	I/O OPERATION	V _{CC} CURRENT
Not Selected	х	н	х	Х	High Z	I _{CCSB} , I _{CCSB1}
(Power Down)	х	x	L	х	High Z	I _{CCSB} , I _{CCSB1}
Output Disabled	н	L	н	н	High Z	Icc
Read	н	L	н	L	D _{OUT}	I _{CC}
Write	L	L	н	х	D _{IN}	Icc

ABSOLUTE MAXIMUM RATINGS (1)

SYMBOL	PARAMETER	RATING	UNITS
V _{TERM}	Terminal Voltage with	-0.5 to +7.0	V
	Respect to GND		
T _{BIAS}	Temperature Under Bias	-10 to +125	°C
T _{STG}	Storage Temperature	-60 to +150	°C
P _T	Power Dissipation	1.0	W
I _{OUT}	DC Output Current	20	mA

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	V _{cc}
Commercial	0°C to +70°C	5V ± 10%

CAPACITANCE⁽¹⁾ ($T_a = 25^{\circ}C$, f = 1.0MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
C _{IN}	Input Capacitance	$V_{IN} = 0V$	6	pF
C _{DQ}	Input/Output Capacitance	V _{I/O} = 0V	8	рF

1. This parameter is guaranteed and not tested.
| PARAMETER | | | | MS6264 | 1 | | MS62641 | L | |
|--------------------|---|---|------|----------------------------|------|------|----------------------------|------|-------|
| NAME | PARAMETER | TEST CONDITIONS | MIN. | TYP. ⁽¹⁾ | MAX. | MIN. | TYP. ⁽¹⁾ | MAX. | UNITS |
| V _{IL} | Guaranteed Input Low
Voltage ⁽²⁾ | | -0.5 | - | +0.8 | -0.5 | - | +0.8 | V |
| V _{IH} | Guaranteed Input High
Voltage ⁽²⁾ | | 2.2 | 3.5 | 6.0 | 2.2 | 3.5 | 6.0 | V |
| I _{IL} | Input Leakage Current | $V_{CC} = Max, V_{IN} = 0V \text{ to } V_{CC}$ | - | - | 2 | - | - | 2 | μA |
| I _{OL} | Output Leakage Current | $V_{CC} = Max$, $\overline{E}_1 = V_{IH}$, or $E_2 = V_{IL}$, or $\overline{G} = V_{IH}$,
$V_{IN} = 0V t o V_{CC}$ | - | - | 2 | - | - | 2 | μA |
| V _{OL} | Output Low Voltage | V _{CC} = Min, I _{OL} = 4mA | - | - | 0.4 | - | - | 0.4 | V |
| V _{OH} | Output High Voltage | V _{CC} = Min, I _{OH} = -1mA | 2.4 | - | - | 2.4 | - | - | V |
| lcc | Operating Power Supply
Current | $V_{CC} = Max, \overline{E}_1 = V_{IL}, E_2 = V_{IH}, I_{DQ} = 0mA,$
$F = F_{m ax}^{(3)}$ | - | 50 | 90 | - | 45 | 85 | mA |
| Іссѕв | Standby Power Supply
Current | $V_{CC} = Max$, $\overline{E}_1 = V_{IH}$, or $E_2 = V_{IL}$, $I_{DQ} = 0mA$ | - | - | 15 | - | - | 3 | mA |
| I _{CCSB1} | Power Down Power
Supply Current | $V_{CC} = Max, \overline{E}_1 > V_{CC} - 0.2V, E_2 < 0.2V$
$V_{IN} > V_{CC} - 0.2V \text{ or } V_{IN} < 0.2V$ | - | .02 | 2 | - | . 01 | 0.1 | mA |

DC ELECTRICAL CHARACTERISTICS (over the operating range)

1. Typical characteristics are at V_{cc} = 5V, T_A = 25°C.

2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

3. $F_{MAX} = 1/t_{BC}$

DATA RETENTION CHARACTERISTICS ($T_A = 0$ to +70°C)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP.(1)	MAX.	UNITS
V _{DR}	V _{CC} for Data Retention	$\overline{E_1} \ge V_{CC} - 0.2V, E_2 \le 0.2V,$ $V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$	2.0	-	-	V
ICCDR	Data Retention Current	$\overline{E}_1 \ge V_{CC} - 0.2V, E_2 \le 0.2V,$ $V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$	-	2	50	μA
t _{CDR} Chip Deselect to Data Retention Time		See Retention Waveform	0	-	-	ns
t _R	Operation Recovery Time		t _{RC} ⁽²⁾	-	-	ns

1. $V_{cc} = 2V$, $T_{A} = +25^{\circ}C$ 2. $t_{Rc} = Read Cycle Time$

LOW V_{cc} DATA RETENTION WAVEFORM (1) (\overline{E}_1 Controlled)



LOW V_{cc} DATA RETENTION WAVEFORM (2) (E₂ Controlled)



AC TEST CONDITIONS

Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	5ns
Input and Output	1.5V
Timing Reference Level	

AC TEST LOADS AND WAVEFORMS



KEY TO SWITCHING WAVEFORMS



AC ELECTRICAL CHARACTERISTICS (over the operating range) READ CYCLE

Figure 2

			N NA	156264	1-70	N	IS6264	-10	
NAME	NAME	PARAMETER	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNIT
t _{AVAX}	t _{RC}	Read Cycle Time	70	-	-	100	-	-	ns
t _{AVQV}	t _{AA}	Address Access Time	-	-	70	-	-	100	ns
t _{E1LQV}	t _{ACS1}	Chip Select Access Time \overline{E}_1	-	-	70	-	-	100	ns
t _{E2HQV}	t _{ACS2}	Chip Select Access Time E ₂	-	-	70	-	-	100	ns
t _{GLQV}	t _{OE}	Output Enable to Output Valid	-	-	35	-	-	50	ns
t _{E1LQX}	t _{CLZ1}	Chip Select to Output Low Z \overline{E}_1	5	-	-	5	-	-	ns
t _{E2HQX}	t _{CLZ2}	Chip Select to to Output Low Z E ₂	5	-	-	5	-	-	ns
t _{GLQX}	t _{OLZ}	Output Enable to Output in Low Z	5	-	-	5	-	-	ns
t _{E1HQZ}	t _{CHZ1}	Chip Deselect to Output in High Z \overline{E}_1	0	-	35	0	-	35	ns
t _{E2HQZ}	t _{CHZ2}	Chip Deselect to Output in High Z E ₂	0	-	35	0	-	35	ns
t _{GHQZ}	t _{OHZ}	Output Disable to Output in High Z	0	-	30	0	-	35	ns
t _{AXQX}	t _{OH}	Output Hold from Address Change	5	-	-	5	-	-	ns

SWITCHING WAVEFORMS (READ CYCLE)

READ CYCLE 1^(1,2,4)



READ CYCLE 2(1,3,4)



READ CYCLE 3(1,4)



NOTES:

- 1. W is high for READ Cycle.
- 2. Device is continuously selected $\overline{E}_1 = V_{IL}$ and $E_2 = V_{IH}$. 3. Address valid prior to or coincident with \overline{E}_1 transition low and/or E_2 transition high.
- 4. $G = V_{\mu}$. 5. Transition is measured ± 500mV from steady state with $C_{\mu} = 5pF$ as shown in Figure 1b. This parameter is guaranteed but not 100% tested.

AC ELECTRICAL CHARACTERISTICS (over the operating range)

WRITE CYCLE

JEDEC PARAMETER	PARAMETER			M	1S6264 S6264	-70 70	M	1S6264 S6264	I-10 L-10	
NAME	NAME	PARAMETER		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNIT
t _{AVAX}	t _{wc}	Write Cycle Time		70	-	-	100	-	-	ns
t _{E1LWH}	t _{CW}	Chip Select to End of Write		45	-	-	80	-	-	ns
t _{AVWL}	t _{AS}	Address Set up Time		0	-	-	0	-	-	ns
t _{avwh}	t _{AW}	Address Valid to End of Write		65	-	-	80	-	-	ns
t _{WLWH}	t _{WP}	Write Pulse Width		45	-	-	60	-	-	ns
t _{WHAX}	t _{WR1}	Write Recovery Time $\overline{E}_1, \overline{V}$	N	5	-	-	5	-	-	ns
t _{E2LAX}	t _{WR2}	Write Recovery Time E ₂		5	-	-	5	-	-	ns
t _{WLQZ}	t _{WHZ}	Write to Output in High Z		0	-	30	-	-	35	ns
t _{DVWH}	t _{DW}	Data to Write Time Overlap		30	-	-	40	-	-	ns
t _{WHDX}	t _{DH}	Data Hold from Write Time		0	-	-	0	-	-	ns
t _{GHQZ}	t _{OHZ}	Output Disable to Output in High Z		0	-	30	0	-	35	ns
t _{WHQX}	tow	End of Write to Output Active		5	-	-	5	-	-	ns

SWITCHING WAVEFORMS (WRITE CYCLE)

WRITE CYCLE 1⁽¹⁾



WRITE CYCLE 2^(1,6)



NOTES:

- 1. \overline{W} must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap of E, and E, active and W low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 3. T_{WR} is measured from the earlier of \overline{E}_1 or \overline{W} going high or E_2 going low at the end of write cycle.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the E, low transition or the E, high transition occurs simultaneously with the W low transitions or after the W transition, outputs remain in a high impedance state.
- 6. \overline{G} is continuously low ($\overline{G} = V_{\parallel}$).

- 7. D_{out} is the same phase of write data of this write cycle.
 8. D_{out} is the read data of next address.
 9. If E₁ is low and E₂ is high during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. Transition is measured ±500mV from steady state with C, = 5pF as shown in Figure 1b on page 4. This parameter is guaranteed but not 100% tested.
- 11. t_{cw} is measured from the later of \vec{E} , going low or E_2 going high to the end of write.

SPEED			TEMPERATURE
70	MS6264-70PC	P28-1	0°C to +70°C
70	MS6264-70FC	S28-2	0°C to +70°C
70	MS6264L-70PC	P28-1	0°C to +70°C
70	MS6264L-70FC	S28-2	0°C to +70°C
100	MS6264-10PC	P28-1	0°C to +70°C
100	MS6264-10FC	S28-2	0°C to +70°C
100	MS6264L-10PC	P28-1	0°C to +70°C
100	MS6264L-10FC	S28-2	0°C to +70°C

ORDERING INFORMATION

MOSEL

MS6264A

8K x 8 High Speed CMOS Static RAM

FEATURES

- High speed 45/55 ns (Max.)
- · Automatic power-down when chip disabled
- · Lower power consumption:
 - 550mW (Max.) Operating
 - 85mW (Max.) Standby
 - 550µW (Max.) Power-down
- TTL compatible interface levels
- Single 5V power supply
- · Fully static operation
- · Three state outputs
- Two chip enables (\overline{E}_1 and E_2) for simple memory expansion
- · Data retention as low as 2V

DESCRIPTION

The MOSEL MS6264A is a high performance, low power CMOS static RAM organized as 8192 words by 8 bits. The device supports easy memory expansion with both an active LOW chip enable (\overline{E}_1) and an active High chip enable (\overline{E}_2), as well as an active LOW output enable (\overline{G}) and three-state outputs. An automatic power-down feature is included which reduces the chip power by 85% in TTL standby mode, and by over 99% in full power-down mode.

The device is manufactured in MOSEL's high performance CMOS process and operates from a single 5V power supply. All inputs and outputs are TTL compatible. Data is retained to as low as $V_{cc} = 2V$.

The MOSEL MS6264A is available in the JEDEC standard 28 pin 600 mil wide DIP, in the space saving 300 mil wide DIP, and in surface mount packages.

PIN CONFIGURATIONS



FUNCTIONAL BLOCK DIAGRAM



2

PIN DESCRIPTIONS

A₀ - A₁₂ Address Inputs

These 13 address inputs select one of the 8192 8-bit words in the RAM.

E₁ Chip Enable 1 Input

E₂ Chip Enable 2 Input

 \overline{E}_{1} is active LOW and \overline{E}_{2} is active HIGH. Both chip enables must be active to read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high-impedance state when the device is deselected.

G Output Enable Input

The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when \overline{G} is inactive.

Write Enable Input

The write enable input is active LOW and controls read and write operations. With the chip selected, when \overline{W} is HIGH and \overline{G} is LOW, output data will be present at the DQ pins; when \overline{W} is LOW, the data present on the DQ pins will be written into the selected memory location.

DQ₀ - DQ₇ Data Input/Output Ports

These 8 bidirectional ports are used to read data from or write data into the RAM.

V_{cc} Power Supply

GND Ground

TRUTH TABLE

MODE	W	Ē,	E ₂	G	I/O OPERATION	V _{CC} CURRENT
Not Selected	X	н	Х	х	High Z	ICCSB, ICCSB1
(Power Down)	х	х	L	х	High Z	I _{CCSB} , I _{CCSB1}
Output Disabled	н	L	н	н	High Z	lcc
Read	н	L	н	L	D _{OUT}	I _{CC}
Write	L	L	н	х	D _{IN}	I _{CC}

ABSOLUTE MAXIMUM RATINGS (1)

SYMBOL	PARAMETER	RATING	UNITS
V _{TERM}	Terminal Voltage with	-0.5 to +7.0	V
	Respect to GND		
T _{BIAS}	Temperature Under Bias	-0 to +125	°C
T _{STG}	Storage Temperature	-60 to +150	°C
P _T Power Dissipation		1.0	W
I _{OUT}	DC Output Current	20	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

	AMBIENT	
RANGE	TEMPERATURE	V _{cc}
Commercial	0°C to +70°C	5V ± 10%

DC ELECTRICAL CHARACTERISTICS (over the operating range)

PARAMETER			N	/S6264A	L	
NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP. ⁽¹⁾	MAX.	UNITS
V _{IL}	Guaranteed Input Low Voltage (2)		-0.5	-	0.8	V
V _{IH}	Guaranteed Input High Voltage ⁽²⁾		2.0	-	6.0	V
I _{IL}	Input Leakage Current	$V_{CC} = Max, V_{IN} = 0V \text{ to } V_{CC}$	-	-	2	μA
IOL	Output Leakage Current	$V_{CC} = Max$, $\vec{E}_1 = V_{IH}$, or $E_2 = V_{IL}$, or $\vec{G} = V_{IH}$, $V_{IN} = 0V$ to V_{CC}	-	-	2	μA
V _{OL}	Output Low Voltage	V _{CC} = Min, I _{OL} = 8mA	-	-	0.4	V
V _{OH}	Output High Voltage	V _{CC} = Min, I _{OH} = -4mA	2.4	-	-	V
Icc	Operating Power Supply Current	$V_{CC} = Max, E_1 = V_{IL}, E_2 = V_{IH}, I_{DQ} = 0mA, F = F_{max}^{(3)}$	-	-	100	mA
I _{CCSB}	Standby Power Supply Current	$V_{CC} = Max$, $\overline{E}_1 = V_{IH}$, or $E_2 = V_{IL}$, $I_{DQ} = 0mA$	-	-	15	mA
I _{CCSB1}	Power Down Power Supply Current		-	-	100	μA

1. Typical characteristics are at $V_{cc} = 5V$, $T_{A} = 25^{\circ}C$.

2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

3. $F_{MAX} = 1/t_{RC}$

C_{DQ}

	······································								
SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT					
C _{IN}	Input Capacitance	$V_{1N} = 0V$	6	pF					
0	Input/Output	N/ 0)/		_					

 $V_{I/O} = 0V$

8

рF

CAPACITANCE⁽¹⁾ (T. = 25° C. f = 1.0MHz)

1. This parameter is guaranteed and not tested.

Capacitance

MS6264A

AC TEST CONDITIONS

Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	5ns
Input and Output	1.5V
Timing Reference Level	

AC TEST LOADS AND WAVEFORMS



KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
XXX	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
\mathbb{R}	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

AC ELECTRICAL CHARACTERISTICS (over the operating range) READ CYCLE

Figure 2

JEDEC			MS	62644	L-45	MS			
PARAMETER	PARAMETER								
NAME	NAME	PARAMETER	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNIT
t _{AVAX}	t _{RC}	Read Cycle Time	45	-	-	55	-	-	ns
t _{AVQV}	t _{AA}	Address Access Time	-	-	45	-	-	55	ns
t _{E1LQV}	t _{ACS1}	Chip Enable Access Time	-	-	45	-	-	55	ns
t _{E2HQX}	t _{ACS2}	Chip Enable Access Time E ₂	-	-	45	-	-	55	ns
t _{GLQV}	t _{OE}	Output Enable to Output Valid	-	-	20	-	-	25	ns
t _{E1LQX}	t _{CLZ1}	Chip Enable to Output Low Z $\overline{E_1}$	5	-	-	5	-	-	ns
t _{E2HQX}	t _{CLZ2}	Chip Enable to to Output Low Z E ₂	5	-	-	5	-	-	ns
t _{GLQX}	t _{oLZ}	Output Enable to Output in Low Z	5	-	-	5	-	-	ns
t _{E1HQZ}	t _{CHZ1}	Chip Disable to Output in High Z \overline{E}_1	0	-	20	0	-	20	ns
t _{E2LQZ}	t _{CHZ2}	Chip Disable to Output in High Z E ₂	0	-	20	0	-	20	ns
t _{GHQZ}	t _{OHZ}	Output Disable to Output in High Z	0	-	20	0	-	20	ns
t _{AXQX}	t _{OH}	Output Hold from Address Change	5	-	-	5	-	-	ns

SWITCHING WAVEFORMS (READ CYCLE)

READ CYCLE 1(1,2,4)



2

READ CYCLE 2(1,3,4)



READ CYCLE 3(1,4)



NOTES:

- 1. \overline{W} is high for READ Cycle.
- 3. Address valid prior to or coincident with E, transition low and/or E₂ transition high.
- 4. $\overline{G} = V_{\parallel}$.
- 5. Transition is measured \pm 500mV from steady state with C_L = 5pF as shown in Figure 1b. This parameter is guaranteed but not 100% tested.

33

AC ELECTRICAL CHARACTERISTICS (over the operating range)

WRITE CYCLE

JEDEC			MS	6264A	L-45	MS			
PARAMETER	PARAMETER								
NAME	NAME	PARAMETER	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNIT
t _{AVAX}	t _{wc}	Write Cycle Time	45	-	-	55	-	-	ns
t _{E1LWH}	t _{cw}	Chip Enable to End of Write	35	-	-	40	-	-	ns
t _{AVWL}	t _{AS}	Address Set up Time	0	-	-	0	-	-	ns
t _{AVWH}	t _{AW}	Address Valid to End of Write	35	-	-	50	-	-	ns
t _{WLWH}	t _{WP}	Write Pulse Width	30	-	-	35	-	-	ns
t _{WHAX}	t _{WR1}	Write Recovery Time E ₁ ,W	0	-	-	3	-	-	ns
t _{E2LAX}	t _{WR2}	Write Recovery Time E ₂	0	-	-	3	-	-	ns
t _{WLQZ}	t _{WHZ}	Write to Output in High Z	0	-	20	0	-	20	ns
t _{DVWH}	t _{DW}	Data to Write Time Overlap	20	-	-	25	-	-	ns
t _{WHDX}	t _{DH}	Data Hold from Write Time	0	-	-	0	-	-	ns
t _{GHQZ}	t _{онz}	Output Disable to Output in High Z	0	-	20	0	-	25	ns
t _{WHQX}	tow	Output Active from End of Write	5	-	-	5	-	-	ns

SWITCHING WAVEFORMS (WRITE CYCLE)

WRITE CYCLE 1⁽¹⁾



WRITE CYCLE 2^(1,6)



NOTES:

- 1. W must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap of E, and E, active and W low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 3. T_{we} is measured from the earlier of \vec{E} , or \vec{W} going high or E₂ going low at the end of write cycle.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the E, low transition or the E, high transition occurs simultaneously with the W low transitions or after the W transition, outputs remain in a high impedance state.
- 6. \overline{G} is continuously low ($\overline{G} = V_{\mu}$).
- 7. D_{OUT} is the same phase of write data of this write cycle.
- 8. D_{out}^(c) is the read data of next address.
 9. If E₁ is low and E₂ is high during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. Transition is measured ±500mV from steady state with C₁ = 5pF as shown in Figure 1b on page 4. This parameter is guaranteed but not 100% tested.
- 11. t_{cw} is measured from the later of \overline{E}_1 going low or E_2 going high to the end of write.

2

DATA RETENTION CHARACTERISTICS ($T_A = 0$ to +70°C)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP.(1)	MAX.	UNITS
V _{DR}	V _{CC} for Data Retention	$\overline{E}_1 \ge V_{CC} - 0.2V, E_2 \le 0.2V,$ $V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$	2.0	-	-	V
ICCDR	Data Retention Current	$\overline{E}_1 \ge V_{CC} - 0.2V, E_2 \le 0.2V,$ $V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$	-	2	50	μA
IIL	Input Leakage Current		-	-	2	μA
t _{CDR}	Chip Deselect to Data Retention Time	See Retention Waveform	0	-	-	ns
t _R	Operation Recovery Time		t _{RC} ⁽²⁾	-	-	ns

1. $V_{cc} = 2V$, $T_{A} = +25^{\circ}C$ 2. $t_{RC} = \text{Read Cycle Time}$

LOW V_{cc} DATA RETENTION WAVEFORM (1) (\overline{E}_1 Controlled)



LOW V_{cc} DATA RETENTION WAVEFORM (2) (E₂ Controlled)



ORDERING INFORMATION

SPEED	ORDERING		TEMPERATURE
(ns)	PART NUMBER	PACKAGE REFERENCE NO.	RANGE
45	MS6264AL-45NC	P28-2	0°C to +70°C
45	MS6264AL-45PC	P28-1	0°C to +70°C
45	MS6264AL-45SC	S28-1	0°C to +70°C
55	MS6264AL-55NC	P28-2	0°C to +70°C
55	MS6264AL-55PC	P28-1	0°C to +70°C
55	MS6264AL-55SC	S28-1	0°C to +70°C

MOSEL

MS6264C

8K x 8 Low Power CMOS SRAM

FEATURES

- Available in 80/100/150 ns (Max.)
- · Automatic power-down when chip disabled
- Lower power consumption:

MS6264C

- 1mA (Max.) Data Retention Current
 11mW (Max.) Standby
- MS6264CL
- 25µA (Max.) Data Retention Current
 0.55mW (Max.) Standby

MS6264CLL

- 2µA (Max.) Data Retention Current
 0.55mW (Max.) Standby
- TTL compatible interface levels
- Single 5V power supply
- · Fully static operation, no clock required
- · Three state outputs
- Two chip enable $(\overline{E}_1 \text{ and } E_2)$ for simple memory expansion
- Data retention as low as 2V

PIN CONFIGURATIONS



DESCRIPTION

The MOSEL MS6264C is a high performance, low power CMOS static RAM organized as 8192 words by 8 bits. The device supports easy memory expansion with both an active LOW chip enable (\overline{E}_1) and an active High chip enable (\overline{E}_2), as well as an active LOW output enable (\overline{G}) and tri-state outputs. An automatic power-down feature is included which reduces the chip power by 80% in TTL standby mode, and by over 95% in full power-down mode.

The device is manufactured in MOSEL's high performance CMOS process and operates from a single 5V power supply. All inputs and outputs are TTL compatible. Data is retained to as low as $V_{cc} = 2V$.

The MOSEL MS6264C is packaged in the JEDEC standard 28 pin 600 mil wide DIP, 330 mil wide SOP and 28 pin 300 mil thin DIP.

FUNCTIONAL BLOCK DIAGRAM



MOSEL Corporation 914 West Maude Avenue, Sunnyvale, CA 94086 U.S.A 408-733-4556

2

PIN DESCRIPTIONS

A₀ - A₁₂ Address Inputs

These 13 address inputs select one of the 8192 8-bit words in the RAM.

E, Chip Enable 1 Input

E₂ Chip Enable 2 Input

 \overline{E}_1 is active LOW and E_2 is active HIGH. Both chip enables must be active to read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high-impedance state when the device is deselected.

G Output Enable Input

The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when \overline{G} is inactive.

Write Enable Input

The write enable input is active LOW and controls read and write operations. With the chip selected, when \overline{W} is HIGH and \overline{G} is LOW, output data will be present at the DQ pins; when \overline{W} is LOW, the data present on the DQ pins will be written into the selected memory location.

DQ₁ - DQ₈ Data Input/Output Ports

These 8 bidirectional ports are used to read data from or write data into the RAM.

V_{cc} Power Supply

GND Ground

TRUTH TABLE

MODE	W	Ēı	E ₂	G	I/O OPERATION	V _{CC} CURRENT
Not Selected	X	н	X	х	High Z	I _{CCSB} , I _{CCSB1}
(Power Down)	X	х	L	х	High Z	I _{CCSB} , I _{CCSB1}
Output Disabled	н	L	н	н	High Z	Icc
Read	н	L	н	L	D _{OUT}	lcc
Write	L	L	н	х	D _{IN}	Icc

ABSOLUTE MAXIMUM RATINGS (1)

SYMBOL	PARAMETER	RATING		
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	V	
T _{BIAS}	Temperature Under Bias	-10 to +85	°C	
T _{STG}	Storage Temperature	-60 to +150	°C	
PT	Power Dissipation	1.0	W	
I _{OUT}	DC Output Current	20	mA	

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

RANGE	TEMPERATURE	V _{cc}
Commercial	0°C to +70°C	5V ± 10%

CAPACITANCE⁽¹⁾ ($T_A = 25^{\circ}C$, f = 1.0MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V	6	рF
C _{DQ}	Input/Output Capacitance	$V_{I/O} = 0V$	8	рF

1. This parameter is guaranteed and not tested.

DC ELECTRICAL CHARACTERISTICS (over the operating range)

PARAMETER		MS6264C- 80/10/15			MS				
NAME	PARAMETER	TEST CONDITIONS	MIN.		MAX.	MIN.		MAX.	UNITS
V _{IL}	Guaranteed Input Low Voltage ⁽²⁾		-2.0	-	+0.8	-2.0	-	+0.8	V
V _{IH}	Guaranteed Input High Voltage ⁽²⁾		2.2		V _{CC} + 0.3	2.2	-	V _{CC} + 0.3	V
ι _{IL}	Input Leakage Current	$V_{CC} = Max, V_{IN} = 0V \text{ to } V_{CC}$	-1	-	2	-1	-	2	μA
I _{OL}	Output Leakage Current	$V_{CC} = Max$, $\overline{E}_1 = V_{IH}$, or $E_2 = V_{IL}$, or $\overline{G} = V_{IH}$, $V_{IN} = 0V t o V_{CC}$	-2	-	2	-2	-	2	μA
V _{OL}	Output Low Voltage	V _{CC} = Min, I _{OL} = 4mA	-	-	0.4	-	-	0.4	V
V _{OH}	Output High Voltage	V _{CC} = Min, I _{OH} = -1mA	2.4	-	-	2.4	-	-	V
Icc	Operating Power Supply Current	$V_{CC} = Max$, $\overline{E}_1 = V_{IL}$, $E_2 = V_{IH}$, $I_{DQ} = 0mA$, $F = F_{max}^{(3)}$	-	-	60	-	-	60	mA
Іссѕв	Standby Power Supply Current	$V_{CC} = Max$, $\overline{E}_1 = V_{IH}$, or $E_2 = V_{IL}$, $I_{DQ} = 0mA$	-	-	2	-	0.001	0.1	mA
I _{CCSB1}	Power Down Power Supply Current	$V_{CC} = Max, \overline{E}_1 > V_{CC} - 0.2V, E_2 < 0.2V$ $V_{IN} > V_{CC} - 0.2V \text{ or } V_{IN} < 0.2V$	-	-	3	-	-	3	mA

Typical characteristics are at V_{cc} = 5V, T_A = 25°C.
 These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

3. -2.0V Min. for pulse width less than 20 ns. (V_{IL} Min. = -0.3V at DC level)

4. $F_{MAX} = 1/t_{RC}$

DATA RETENTION CHARACTERISTICS ($T_A = 0$ to +70°C)

SYMBOL	PARAMETER	TEST CONDITIO	DNS	MIN.	TYP . ⁽¹⁾	MAX.	UNITS
V _{DR}	V _{CC} for Data Retention	$E_1 \ge V_{CC} - 0.2V, E_2 \le 0.2V,$		2.0	-	5.5	V
		$V_{IN} \geq V_{CC}$ - 0.2V or V $_{IN} \leq 0.2V$					
ICCDR	Data Retention Current	$\vec{E}_1 \ge V_{CC} - 0.2V, E_2 \le 0.2V,$ Standard		-	-	1.0	mA
		$V_{\text{IN}} \geq V_{\text{CC}}$ - 0.2V or V $_{\text{IN}} \leq 0.2V$	L-Version	-	1.0	2.5	μΑ
			LL-Version (3)	-	1.0	2.0	μΑ
t _{CDR}	Chip Deselect to Data			0	-	-	ns
	Retention Time	See Retention Waveform					
t _R	Operation Recovery Time			t _{RC} ⁽²⁾	-	-	ns

1. $V_{cc} = 2V$, $T_A = +25^{\circ}C$ 2. $t_{RC} =$ Read Cycle Time 3. $V_{DR} = 3.0V$, $T_A = 0^{\circ}C$ to $40^{\circ}C$

LOW V_{cc} DATA RETENTION WAVEFORM (1) (E₁ Controlled)



LOW V_{cc} DATA RETENTION WAVEFORM (2) (E₂ Controlled)



MS6264C

AC TEST LOADS AND WAVEFORMS

- Input Pulse Levels:
- Input Pulse Rise and Fall Times:

• Timing Reference Levels:

1.8KΩ 990Ω

1.8KΩ 990Ω

100pF

5pF

· Output Load:

Load I

Load II

R₁ R_2 CL 0.6V to 2.4V

5ns (Transient Time between 0.8V and 2.2V)

Parameter Measured	Output Load	+5V
except t _{CLZ} , t _{OLZ} , t _{CHZ} , t _{OHZ} , t _{WLZ} , and t _{WHZ}	D _{OUT} 0	₹ _{R1}
t _{CLZ} , t _{OLZ} , t _{CHZ} , t _{OHZ} , t _{WLZ} , and t _{WHZ}		₹R2





*Including Jig and Stray Capacitance

AC ELECTRICAL CHARACTERISTICS (over the operating range) **READ CYCLE**

				MS	6264C	-80	MS	6264C	-10	MS6264C-15			
JEDEC				MS6264CL-80		MS6264CL-10			MS6264CL-15				
PARAMETER	PARAMETER			MS6264CLL-80		MS6	264CL	.L-10	MS6264CLL-15				
NAME	NAME	PARAMETER MI		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNIT
t _{avax}	t _{RC}	Read Cycle Time		80	-	-	100	-	-	150	-	-	ns
t _{AVQV}	t _{AA}	Address Access Time		-	-	80	-	-	100	-	-	150	ns
t _{E1LQV}	t _{ACS1}	Chip Select Access Time E	1	-	-	80	-	-	100	-	-	150	ns
t _{E2HQV}	t _{ACS2}	Chip Select Access Time E	2	-	-	80	-	-	100	-	-	150	ns
t _{GLQV}	t _{OE}	Output Enable to Output Valid		-	-	35	-	-	45	-	-	55	ns
t _{E1LQX}	t _{CLZ1}	Chip Select to Output Low Z	1	10	-	-	10	-	-	10	-	-	ns
t _{E2HQX}	t _{CLZ2}	Chip Select to to Output Low Z E	2	10	-	-	10	-	-	10	-	-	ns
t _{GLQX}	t _{oLZ}	Output Enable to Output in Low Z		5	-	-	5	-	-	5	-	-	ns
t _{E1HQZ}	t _{CHZ1}	Chip Deselect to Output in High Z	1	-	-	35	-	-	35	-	-	40	ns
t _{E2HQZ}	t _{CHZ2}	Chip Deselect to Output in High Z E	2	-	-	35	-	-	35	-	-	40	ns
t _{GHQZ}	t _{OHZ}	Output Disable to Output in High Z		-	-	30	-	-	35	-	-	40	ns
t _{AXQX}	t _{OH}	Output Hold from Address Change	Τ	10	-	-	10	-	-	10	-	-	ns

SWITCHING WAVEFORMS (READ CYCLE)

READ CYCLE 1(1,2,4)



2

READ CYCLE 2(1,3,4)



READ CYCLE 3^(1,4)



NOTES:

- 1. \overline{W} is high for READ Cycle. 2. Device is continuously selected $\overline{E}_1 = V_{iL}$ and $E_2 = V_{iH}$. 3. Address valid prior to or coincident with \overline{E}_1 transition low and/or E_2 transition high.
- 4. $\overline{G} = V_{\parallel}$.
- 5. Transition is measured \pm 500mV from steady state with C_L = 5pF as shown in Figure 1b. This parameter is guaranteed but not 100% tested.

AC ELECTRICAL CHARACTERISTICS (over the operating range)

WRITE CYCLE

				MS	MS6264C-80		MS	6264C	-10	MS6264C-15			
JEDEC				MS6264CL-80		MS6264CL-10			MS6264CL-15				
PARAMETER	PARAMETER				MS6264CLL-80		MS6	264CL	.L-10	MS6264CLL-15			
NAME	NAME	PARAMETER		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNIT
t _{AVAX}	t _{wc}	Write Cycle Time		80	-	-	100	-	-	150	-	-	ns
t _{E1LWH}	t _{CW}	Chip Select to End of Write		60	-	-	80	-		100	-	-	ns
t _{AVWL}	t _{AS}	Address Set up Time		0	-	-	0	-	-	0	-	-	ns
t _{AVWH}	t _{AW}	Address Valid to End of Write		60	-	-	80	-	-	100	-	-	ns
t _{wLWH}	t _{WP}	Write Pulse Width		60	-	-	70	-	-	90	-	-	ns
t _{WHAX}	t _{WR1}	Write Recovery Time	$\overline{E}_1, \overline{W}$	10	-	-	10	-	-	10	-	-	ns
t _{E2LAX}	t _{WR2}	Write Recovery Time	E ₂	10	-	-	10	-	-	10	-	-	ns
t _{WLQZ}	t _{WHZ}	Write to Output in High Z		-	-	30	-	-	35	-	-	40	ns
t _{DVWH}	t _{DW}	Data to Write Time Overlap		30	-	-	35	-	-	40	-	-	ns
t _{WHDX}	t _{DH}	Data Hold from Write Time		5	-	-	5	-	-	5	-	-	ns
t _{GHQZ}	t _{онz}	Output Disable to Output in High Z											ns
t _{WHQX}	tow	End of Write to Output Active											ns

SWITCHING WAVEFORMS (WRITE CYCLE)

WRITE CYCLE 1⁽¹⁾



WRITE CYCLE 2^(1,6)



NOTES:

- 1. W must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap of E, and E, active and W low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 3. T_{w_B} is measured from the earlier of \overline{E}_1 or \overline{W} going high or E_2 going low at the end of write cycle.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the E, low transition or the E, high transition occurs simultaneously with the W low transitions or after the W transition, outputs remain in a high impedance state.
- 6. \overline{G} is continuously low ($\overline{G} = V_{\mu}$).
- 7. $\mathsf{D}_{_{\text{OUT}}}$ is the same phase of write data of this write cycle.
- B_{out} is the read data of next address.
 If E₁ is low and E₂ is high during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. Transition is measured ±500mV from steady state with C₁ = 5pF as shown in Figure 1b on page 4. This parameter is guaranteed but not 100% tested.
- 11. t_{cw} is measured from the later of \overline{E} , going low or E, going high to the end of write.

ORDERING INFORMATION

SPEED	ORDERING		TEMPERATURE
(ns)	PART NUMBER	PACKAGE REFERENCE NO.	RANGE
80	MS6264C-80PC	P28-4	0°C to +70°C
80	MS6264C-80NC	P28-5	0°C to +70°C
80	MS6264C-80FC	S28-5	0°C to +70°C
100	MS6264C-10PC	P28-4	0°C to +70°C
100	MS6264C-10NC	P28-5	0°C to +70°C
100	MS6264C-10FC	S28-5	0°C to +70°C
150	MS6264C-15PC	P28-4	0°C to +70°C
150	MS6264C-15NC	P28-5	0°C to +70°C
150	MS6264C-15FC	S28-5	0°C to +70°C

Note 1: For the low power part number, add "L" after the "B" and before the "-". Example MS6264BL-80PC.

Note 2: For the low/low power part number, add "LL" after the "B" and before the "-". Example MS6264BLL-80PC.

MOSEL

MS62256

32K x 8 CMOS Static RAM

FEATURES

- High-speed 70/85/100 ns
- · Low Power dissipation: MS62256L

225mW (Typ.) Operating

30µW (Typ.) Standby

- · Fully static operation
- · All inputs and outputs directly TTL compatible
- · Three state outputs
- · Ultra low data retention supply current at $V_{cc} = 2V$

DESCRIPTION

The MOSEL MS62256 is a 262.144-bit static random access memory organized as 32,768 words by 8 bits and operates from a single 5 volt supply. It is built with MOSEL's high performance twin tub CMOS process. Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures. The MS62256 is available in a standard 28-pin 600 mil plastic DIP package and 330 mil SOP.

PIN CONFIGURATIONS

FUNCTIONAL BLOCK DIAGRAM





PIN DESCRIPTIONS

A₀ - A₁₄ Address Inputs

These 15 address inputs select one of the 32768 8-bit words in the RAM.

E Chip Enable Input

 $\overline{\mathsf{E}}$ is active LOW. The chip enable must be active to read from or write to the device. If it is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high-impedance state when deselected.

G Output Enable Input

The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when \overline{G} is inactive.

Write Enable Input

The write enable input is active LOW and controls read and write operations. With the chip enabled, when \overline{W} is HIGH and \overline{G} is LOW, output data will be present at the DQ pins; when \overline{W} is LOW, the data present on the DQ pins will be written into the selected memory location.

DQ₀ - DQ₇ Data Input/Output Ports

These 8 bidirectional ports are used to read data from or write data into the RAM.

V_{cc} Power Supply

GND Ground

TRUTH TABLE

MODE	W	Ē	ធ	I/O OPERATION
Standby	н	х	Х	High Z
Read	L	L	н	D _{OUT}
Read	L	н	н	High Z
Write	L	х	L	D _{IN}

ABSOLUTE MAXIMUM RATINGS (1)

SYMBOL	PARAMETE	R	RATING	UNITS
V _{CC}	Supply Voltage		-0.3 to 7	
V _{IN}	Input Voltage		-0.3 to 7	v
V _{DQ}	Input/Output Voltage	-0.3 to 6		
T _{BIAS}	Temperature Under Bias	Temperature Under Plastic Bias		°C
T _{STG}	Storage Temperature	Storage Plastic Temperature		°C
PD	Power Dissipation		1.0	W
I _{OUT}	DC Output Current		50	mA

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

OPERATING RANGE

	AMBIENT	
RANGE	TEMPERATURE	V _{cc}
Commercial	0°C to +70°C	$5V\pm10\%$

PARAMETER					-70, -85			-10		
NAME	PARAMETER	TEST CONDITIONS	5	MIN.	TYP. ⁽¹⁾	MAX.	MIN.	TYP. ⁽¹⁾	MAX.	UNITS
V _{IL}	Guaranteed Input Low Voltage ⁽²⁾⁽³⁾			-0.3	-	+0.8	-0.3	-	+0.8	V
V _{IH}	Guaranteed Input High Voltage ⁽²⁾			2.2	-	6.0	2.2	-	6.0	V
l _{IL}	Input Leakage Current	$V_{CC} = Max, V_{IN} = 0V \text{ to } V_{CC}$	$V_{CC} = Max$, $V_{IN} = 0V$ to V_{CC}			2	-	-	2	μA
lol	Output Leakage Current	$V_{CC} = Max, \overline{E} = V_{IH}, \text{ or } \overline{G} = V_{IH}, V_{IN} = 0V$ t o V_{CC}		-	-	2	-	-	2	μA
V _{OL}	Output Low Voltage	$V_{CC} = Min, I_{OL} = 4mA$		-	-	0.4	-	-	0.4	V
V _{OH}	Output High Voltage	V _{CC} = Min, I _{OH} = -1mA		2.4	3.5	-	2.4	3.5	-	V
lcc	Operating Power Supply Current	$V_{CC} = Max, \vec{E} = V_{IL}, I_{I/O} = 0mA, F_{max}^{(4)}$		-	-	85	-	-	70	mA
Іссѕв	Standby Power Supply Current	$V_{CC} = Max, \overline{E} = V_{ H}, I_{ VO} = 0mA$		-	-	3	-	-	3	mA
I _{CCSB1}	Power Down Power	$V_{CC} = Max, \overline{E} > V_{CC} - 0.2V$	MS62256L	-	-	0.1	-	-	0.1	mA
	Supply Current	$V_{IN} > V_{CC} - 0.2V \text{ or } V_{IN} < 0.2V$	MS62256	-	-	1	-	-	1	mA

DC ELECTRICAL CHARACTERISTICS (over the commercial operating range)

Typical characteristics are at V_{cc} = 5V, T_A = 25°C.
 These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

3. V_{μ} (Min.) = -3.0V for pulse width \leq 20ns

3. $F_{MAX} = 1/t_{RC}$

CAPACITANCE⁽¹⁾ ($T_A = 25^{\circ}C$, f = 1.0MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V	8	pF
C _{VO}	Input/Output Capacitance	$V_{I/O} = 0V$	10	рF

1. This parameter is guaranteed and not tested.

DATA RETENTION CHARACTERISTICS (over the commercial operating range)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP.(2)	MAX ⁽³⁾	UNITS
V _{DR}	V _{CC} for Data Retention	$\overline{E} \ge V_{CC}$ -0.2V, $\overline{G} \ge V_{CC}$ -0.2V, $V_{IN} \ge V_{CC}$ -0.2V or $V_{IN} \le 0.2V$	2.0	-	-	V
ICCDR	Data Retention Current	$\begin{split} & \overline{E}_1 \geq V_{CC}\text{-}0.2V, \ \overline{G} \geq V_{CC}\text{-}0.2V, \ V_{\text{IN}} \geq V_{CC}\text{-}0.2V \\ & \text{or } V_{\text{IN}} \leq 0.2V \end{split}$	-	2	50	μA
t _{CDR}	Chip Deselect to Data Retention Time	See Retention Waveform	0	-	-	ns
t _R	Operation Recovery Time		t _{RC} ⁽⁴⁾	-	-	ns

1. Applies to L verion only

2. $V_{CC} = 2V, T_A = +25^{\circ}C$

3. $V_{cc}^{00} = 3V$

4. $t_{BC} = Read Cycle Time$

TIMING WAVEFORM LOW V_{cc} DATA RETENTION WAVEFORM



2

AC TEST CONDITIONS

Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	5ns
Timing Reference Level	1.5V

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
XXX	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
\mathbb{R}	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

AC TEST LOADS AND WAVEFORMS



AC ELECTRICAL CHARACTERISTICS (over the commercial operating range) READ CYCLE

JEDEC			MS	62256	L-70	MS	822561		MS82256L-10			
PARAMETER	PARAMETER	DADAMETED		TVD			TVD					115.07
NAME	NAME	PARAMETER	MIN.	TYP.	MAX.	MIN.	TTP.	MAX.	MIN.	TYP.	MAX.	UNH
t _{AVAX}	t _{RC}	Read Cycle Time	70		-	85		-	100		-	ns
t _{AVQV}	t _{AA}	Address Access Time	-		70	-		85	-		100	ns
t _{ELQV}	t _{ACS}	Chip Enable Access Time	-		70	-		85	-		100	ns
t _{GLQX}	t _{OE}	Output Enable to Output Valid	-		35	-		40	-		50	ns
t _{EHQZ}	t _{CLZ}	Chip Enable to Output Low Z	5		-	5		-	10		-	ns
t _{GLQX}	t _{oLZ}	Output Enable to Output in Low Z	5		-	5		-	10		-	ns
t _{EHQZ}	t _{CHZ}	Chip Disable to Output in High Z	0		30	0		35	0		35	ns
t _{GHQZ}	t _{OHZ}	Output Disable to Output in High Z	0		30	0		35	0		35	ns
t _{AXQX}	t _{OH}	Output Hold from Address Change	10		-	10		-	10		-	ns

SWITCHING WAVEFORMS (READ CYCLE)

READ CYCLE 1(1)



READ CYCLE 2^(1, 2, 4)



READ CYCLE 3(1, 3, 4)



NOTES:

- 1. \overline{W} is High for READ Cycle.
- 2. Device is continuously selected $\overline{E} = V_{IL}$. 3. Address valid prior to or coincident with \overline{E} transition low.
- 4. $\overline{\mathbf{G}} = \mathbf{V}_{\parallel}$.
- 5. Transition is measured ± 500mV from steady state with C_L = 5pF as shown in Figure 1b on page 4. This parameter is guaranteed and not 100% tested.

AC ELECTRICAL CHARACTERISTICS (over the commercial operating range)

WRITE CYCLE

JEDEC				562256	6L-70	MS82256L-85		MS82256L-10				
PARAMETER NAME	PARAMETER NAME	PARAMETER	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNIT
t _{AVAX}	t _{wc}	Write Cycle Time	70	-	-	85	-	-	100	-	-	ns
t _{ELWH}	t _{cw}	Chip Enable to End of Write	45	-	-	60	-	-	70	-	-	ns
t _{AVWL}	t _{AS}	Address Set up Time	0	-	-	0	-	-	0	-	-	ns
t _{AVWH}	t _{AW}	Address Valid to End of Write	65	-	-	65	-	-	70	-	-	ns
twlwh	t _{WP}	Write Pulse Width	40	-	-	40	-	-	50	-	-	ns
t _{WHAX}	t _{WR}	Write Recovery Time	5	-	-	5	-	-	0	-	-	ns
t _{WLQZ}	t _{WHZ}	Write to Output in High Z	0	-	25	0	-	30	0	-	35	ns
t _{DVWH}	t _{DW}	Data Valid to End of Write	30	-	-	30	-	-	30	-	-	ns
t _{WHDX}	t _{DH}	Data Hold from Write Time	5	-	-	5	-	-	0	-	-	ns
t _{GHZQ}	t _{OHZ}	Output Disable to Output in High Z	0	-	25	0	-	30	0	-	35	ns
t _{WHQX}	tow	Output Active from End of Write	5	-	-	5	-	-	5	-	-	ns

SWITCHING WAVEFORMS (WRITE CYCLE)

WRITE CYCLE 1⁽¹⁾



SWITCHING WAVEFORMS (WRITE CYCLE)

WRITE CYCLE 2(1,6)



NOTES:

- 1. W must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap E active and W low. Both signals must be active to initiate and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 3. $T_{w_{R}}$ is measured from the earlier of \overline{E} or \overline{W} going high at the end of write cycle.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the E low transition occurs simultaneously with the W low transitions or after the W low transition, outputs remain in a high impedance state.
- 6. \overline{G} is continuously low ($\overline{G} = V_{\mu}$).
- 7. $\mathrm{D}_{\mathrm{out}}$ is the same phase of write data of this write cycle.
- 9. If E is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. Transition is measured ±500mV from steady state with C, = 5pF as shown in Figure 1b on page 4. This parameter is guaranteed and not 100% tested.
- 11. t_{cw} is measured from \overline{E} going low to the end of write.

SPEED	ORDERING		TEMPERATURE
(ns)	PART NUMBER	PACKAGE REFERENCE NO.	RANGE
70	MS62256L-70FC	S28-3	0°C to +70°C
70	MS62256L-70PC	P28-1	0°C to +70°C
85	MS62256L-85FC	S28-3	0°C to +70°C
85	MS62256L-85PC	P28-1	0°C to +70°C
100	MS62256L-10FC	S28-2	0°C to +70°C
100	MS62256L-10PC	P28-1	0°C to +70°C

ORDERING INFORMATION

MOSEL

PRELIMINARY

MS62256A

32K x 8 High Speed CMOS Static RAM

FEATURES

- High-speed 25/35/45/55 ns
- Low Power dissipation: MS62256AL
 225mW (Typ.) Operating
 30µW (Typ.) Standby
- · Fully static operation
- · All inputs and outputs directly TTL compatible
- · Three state outputs
- Ultra low data retention supply current at $V^{}_{\rm CC}$ = 2V

DESCRIPTION

The MOSEL MS62256A is a 262,144-bit static random access memory organized as 32,768 words by 8 bits and operates from a single 5 volt supply. It is built with MOSEL's high performance twin tub CMOS process. Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures. The MS62256A is available in a standard 28-pin 600 mil plastic DIP package.

PIN CONFIGURATIONS

FUNCTIONAL BLOCK DIAGRAM





PIN DESCRIPTIONS

A₀ - A₁₄ Address Inputs

These 15 address inputs select one of the 32768 8-bit words in the RAM.

E Chip Enable Input

 $\overline{\mathsf{E}}$ is active LOW. The chip enable must be active to read from or write to the device. If it is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high-impedance state when deselected.

G Output Enable Input

The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when \overline{G} is inactive.

Write Enable Input

The write enable input is active LOW and controls read and write operations. With the chip enabled, when \overline{W} is HIGH and \overline{G} is LOW, output data will be present at the DQ pins; when \overline{W} is LOW, the data present on the DQ pins will be written into the selected memory location.

DQ₀ - DQ₇ Data Input/Output Ports

These 8 bidirectional ports are used to read data from or write data into the RAM.

V _{cc}	Power Supply
GND	Ground

TRUTH TABLE

MODE	Ē	Ğ	W	I/O OPERATION
Standby	н	х	x	High Z
Read	L	L	н	D _{OUT}
Read	L	н	н	High Z
Write	L	х	L	D _{IN}

ABSOLUTE MAXIMUM RATINGS (1)

SYMBOL	PARAMETE	RATING	UNITS	
V _{CC}	Supply Voltage	-0.3 to 7		
V _{IN}	Input Voltage	-0.3 to 7	v	
V _{DQ}	Input/Output Voltage	Applied	-0.3 to 6	
T _{BIAS}	Temperature Under Bias	Plastic	-10 to +125	°C
T _{STG}	Storage Temperature	Plastic	-40 to +150	°C
PD	Power Dissipation	1.0	W	
I _{ОUT}	DC Output Current		50	mA

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

OPERATING RANGE

	AMBIENT				
RANGE	TEMPERATURE	V _{cc}			
Commercial	0°C to +70°C	$5V \pm 10\%$			

DC ELECTRICAL CHARACTERISTICS (over the commercial operating range)

PARAMETER			Ν	A		
NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP. ⁽¹⁾	MAX.	UNITS
V _{IL}	Guaranteed Input Low Voltage ^(2,3)		-0.3	-	0.8	V
V _{IH}	Guaranteed Input High Voltage ⁽²⁾		2.2	-	6.0	V
۱ _{۱L}	Input Leakage Current	$V_{CC} = Max, V_{IN} = 0V$ to V_{CC}	-	-	2	μA
l _{ol}	Output Leakage Current	$V_{CC} = Max$, $\vec{E} = V_{IH}$ or $\vec{G} = V_{IH}$, $V_{IN} = 0V$ to V_{CC}	-	-	2	μA
V _{OL}	Output Low Voltage	V _{CC} =_Min, I _{OL} = 4mA	-	-	0.4	V
V _{OH}	Output High Voltage	V _{CC} = Min, I _{OH} = −1.0mA	2.4	-	-	V
lcc	Operating Power Supply Current	$V_{CC} = Max, \overline{E} = V_{IL}, I_{DQ} = 0mA, F = F_{max}^{(4)}$	-	-	120	mA
I _{CCSB}	Standby Power Supply Current	$V_{CC} = Max, \vec{E} = V_{H}, I_{DQ} = 0mA$	-	-	20	mA
I _{CCSB1}	Power Down Power Supply	$V_{CC} = Max, \overline{E} > V_{CC} - 0.2V$	-	-	2	mA
	Current	$V_{IN} > V_{CC} - 0.2V$ or $V_{IN} < 0.2V$	-	-	.1 ⁽⁵⁾	

1. Typical characteristics are at $V_{cc} = 5V$, $T_{A} = 25^{\circ}C$.

2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

3. V_{IL} (Min.) = -3.0V for pulse width \leq 20ns

4. $F_{MAX}^{"} = 1/t_{RC.}$ 5. L version only.

CAPACITANCE⁽¹⁾ ($T_{A} = 25^{\circ}C$, f = 1.0MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
C _{IN}	Input Capacitance	$V_{IN} = 0V$	8	рF
C _{VO}	Input/Output Capacitance	V _{I/O} = 0V	10	рF

1. This parameter is guaranteed and not tested.

DATA RETENTION CHARACTERISTICS (over the commercial operating range)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP . ⁽¹⁾	MAX ⁽²⁾	UNITS
V _{DR}	V _{CC} for Data Retention	$\overline{E} \ge V_{CC} - 0.2V, \ \overline{G} \ge V_{CC} - 0.2V, \ V_{IN} \ge V_{CC} - 0.2V$	2.0	-	-	v
CCDR	Data Retention Current	$E \ge V_{CC} - 0.2V, G \ge V_{CC} - 0.2V, V_{IN} \ge V_{CC} - 0.2V$	-	2	50	μA
		or V _{IN} ≤ 0.2V				
t _{CDR}	Chip Deselect to Data Retention		0	-	-	ns
	Time	See Retention Waveform				
t _R	Operation Recovery Time		t _{RC} ⁽³⁾	-	-	ns

1. $V_{cc} = 2V, T_{A} = +25^{\circ}C$

2. $V_{cc}^{cc} = 3V$

3. $t_{BC} = Read Cycle Time$

TIMING WAVEFORM LOW V_{cc} DATA RETENTION WAVEFORM



AC TEST CONDITIONS

Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	5ns
Timing Reference Level	1.5V

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
XXX	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
\mathbb{R}	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

AC TEST LOADS AND WAVEFORMS



AC ELECTRICAL CHARACTERISTICS (over the commercial operating range) READ CYCLE

JEDEC				256A-25	MS62256A-35		MS62256A-45		MS62256A-55		
PARAMETER	PARAMETER										
NAME	NAME	PARAMETER	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNIT
t _{AVAX}	t _{RC}	Read Cycle Time	25	-	35	-	45	-	55	-	ns
t _{AVQV}	t _{AA}	Address Access Time	-	25	-	35	-	45	-	55	ns
t _{ELQV}	t _{ACS}	Chip Enable Access Time	-	25	-	35	-	45	-	55	ns
t _{GLQX}	t _{OE}	Output Enable to Output Valid	-	15	-	20	-	20	-	25	ns
t _{EHQZ}	t _{CLZ}	Chip Enable to Output Low Z	5	-	5	-	5	-	5	-	ns
t _{GLQX}	toLZ	Output Enable to Output in Low Z	0	-	0	-	0	-	0	-	ns
t _{EHQZ}	t _{CHZ}	Chip Disable to Output in High Z	-	15	-	20	-	20	0	25	ns
t _{GHQZ}	t _{OHZ}	Output Disable to Output in High Z	-	15	-	20	-	20	0	25	ns
t _{AXQX}	t _{он}	Output Hold from Address Change	5	-	5	-	5	-	5	-	ns

SWITCHING WAVEFORMS (READ CYCLE)

READ CYCLE 1(1)



READ CYCLE 2(1, 2, 4)



READ CYCLE 3(1, 3, 4)



NOTES:

- 1. \overline{W} is High for READ Cycle.
- 2. Device is continuously selected $\overline{E} = V_{\mu}$. 3. Address valid prior to or coincident with \overline{E} transition low.
- 4. $\overline{\mathbf{G}} = \mathbf{V}_{\parallel \mathbf{L}}$.
- 5. Transition is measured ± 500mV from steady state with C₁ = 5pF as shown in Figure 1b on page 4. This parameter is guaranteed and not 100% tested.

AC ELECTRICAL CHARACTERISTICS (over the commercial operating range)

WRITE CYCLE

JEDEC			MS62	256A-25	MS62	256A-35	MS62	2256 A-4 5	MS62	256A-55	
PARAMETER	PARAMETER										
NAME	NAME	PARAMETER	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNIT
t _{avax}	t _{WC}	Write Cycle Time	25	-	35	-	45	-	55	-	ns
t _{ELWH}	t _{CW}	Chip Enable to End of Write	20	-	30	-	40	-	50	-	ns
t _{AVWL}	t _{AS}	Address Set up Time	0	-	0	-	0	-	0	-	ns
t _{AVWH}	t _{AW}	Address Valid to End of Write	20	-	30	-	40	-	50	-	ns
t _{WLWH}	t _{WP}	Write Pulse Width	20	-	25	-	30	-	35	-	ns
t _{WHAX}	t _{WR}	Write Recovery Time	0	-	3	-	3	-	3	-	ns
t _{WLQZ}	t _{WHZ}	Write to Output in High Z	0	15	0	20	0	25	0	30	ns
t _{DVWH}	t _{DW}	Data to Write Time Overlap	15	-	20	-	20	-	25	-	ns
t _{WHDX}	t _{DH}	Data Hold from Write Time	0	-	0	-	0	-	0	-	ns
t _{GHQZ}	t _{OHZ}	Output Disable to Output in High Z	0	15	0	20	0	20	0	25	ns
t _{WHQX}	tow	Output Active from End of Write	5	-	5	-	5	-	5	-	ns

SWITCHING WAVEFORMS (WRITE CYCLE)

WRITE CYCLE 1⁽¹⁾



MS62256A

SWITCHING WAVEFORMS (WRITE CYCLE)

WRITE CYCLE 2^(1,6)



NOTES:

- 1. W must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap \overline{E} active and \overline{W} low. Both signals must be active to initiate and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 3. T_{w_B} is measured from the earlier of \overline{E} or \overline{W} going high at the end of write cycle.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the E low transition occurs simultaneously with the W low transitions or after the W low transition, outputs remain in a high impedance state.
- 6. \overline{G} is continuously low ($\overline{G} = V_{\mu}$).
- 7. D_{out} is the same phase of write data of this write cycle.
- 9. B Dour is the read data of next address.
 9. If E is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. Transition is measured ±500mV from steady state with C₁ = 5pF as shown in Figure 1b on page 4. This parameter is guaranteed and not 100% tested.
- 11. t_{cw} is measured from \overline{E} going low to the end of write.

SPEED (ns)	ORDERING PART NUMBER	PACKAGE REFERENCE NO.	TEMPERATURE RANGE
25	MS62256A-25PC	P28-1	0°C to +70°C
25	MS62256AL-25PC		0°C to +70°C
35	MS62256A-35PC		0°C to +70°C
35	MS62256AL-35PC		0°C to +70°C
45	MS62256A-45PC		0°C to +70°C
45	MS62256AL-45PC		0°C to +70°C
55	MS62256A-55PC		0°C to +70°C
55	MS62256AL-55PC		0°C to +70°C

ORDERING INFORMATION

MOSEL

ADVANCE INFORMATION

MS62256B

32K x 8 CMOS Static RAM

FEATURES

- High-speed 70/100/120/150 ns
- · Low Power dissipation:
 - 440mW (Max) Operating
 - 16.5mW (Max) Standby
 - 5.5mW (Max) Power-down (MS62256B)
 - 0.55mW (Max) Power-down (MS62256BL/BLL)
- · Fully static operation
- · All inputs and outputs directly TTL compatible
- Three state outputs
- Ultra low data retention supply current at V_{cc} = 2V

DESCRIPTION

The MOSEL MS62256B is a 262.144-bit static random access memory organized as 32,768 words by 8 bits and operates from a single 5 volt supply. It is built with MOSEL's high performance twin tub CMOS process. Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures. The MS62256B is available in a standard 28pin 600 mil plastic DIP package and 330 mil SOP.

PIN CONFIGURATIONS

FUNCTIONAL BLOCK DIAGRAM



MOSEL Corporation 914 West Maude Avenue, Sunnyvale, CA 94086 U.S.A 408-733-4556 59

PID048
PIN DESCRIPTIONS

A₀ - A₁₄ Address Inputs

These 15 address inputs select one of the 32768 8-bit words in the RAM.

E Chip Enable Input

 $\overline{\mathsf{E}}$ is active LOW. The chip enable must be active to read from or write to the device. If it is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high-impedance state when deselected.

G Output Enable Input

The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when \overline{G} is inactive.

Write Enable Input

The write enable input is active LOW and controls read and write operations. With the chip enabled, when \overline{W} is HIGH and \overline{G} is LOW, output data will be present at the DQ pins; when \overline{W} is LOW, the data present on the DQ pins will be written into the selected memory location.

DQ₁ - DQ₈ Data Input/Output Ports

These 8 bidirectional ports are used to read data from or write data into the RAM.

V_{cc} Power Supply

GND Ground

TRUTH TABLE

MODE	Ē	ធ	W	I/O OPERATION
Standby	н	х	х	High Z
Read	L	L	н	D _{OUT}
Read	L	н	н	High Z
Write	L	х	L	D _{IN}

ABSOLUTE MAXIMUM RATINGS (1)

SYMBOL	PARAMETER	RATING	UNITS
V _{cc}	Supply Voltage	-0.5 to 7	
V _{IN}	Input Voltage	-0.5 to 7	v
V _{DQ}	Input/Output Voltage Applied	–0.5 to V _{CC} +0.5	
T _{BIAS}	Temperature Under Bias	-10 to +85	°C
T _{STG}	Storage Temperature	-40 to +125	°C
PD	Power Dissipation	1.0	W
I _{OUT}	DC Output Current	25	mA

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

OPERATING RANGE

RANGE	TEMPERATURE	V _{cc}
Commercial	0°C to +70°C	5V ± 10%

DC ELECTRICAL CHARACTERISTICS (over the commercial operating range)

PARAMETER					-70			-10/12/1	5	
NAME	PARAMETER	TEST CONDITIONS			TYP. ⁽¹⁾	MAX.	MIN.	TYP.(1)	MAX.	UNITS
V _{IL}	Guaranteed Input LOW Voltage ⁽²⁾⁽³⁾				-	+0.8	-0.3	-	+0.8	V
V _{IH}	Guaranteed Input HIGH Voltage ⁽²⁾				-	V _{CC} + 0.3	2.2	-	V _{CC} + 0.3	V
I _{IL}	Input Leakage Current	$V_{CC} = Max, V_{IN} = 0V \text{ to } V_{CC}$	$V_{CC} = Max, V_{IN} = 0V \text{ to } V_{CC}$			1	-1	-	1	μA
I _{OL}	Output Leakage Current	$V_{CC} = Max, \vec{E} = V_{IH}, V_{IN} = 0V$	'toV _{CC}	-1	-	1	-1	-	1	μA
V _{OL}	Output LOW Voltage	V _{CC} = Min, I _{OL} = 2.1mA		-	-	0.4	-	-	0.4	V
V _{OH}	Output HIGH Voltage	V _{CC} = Min, I _{OH} = -1mA		2.4	3.5	-	2.4	3.5	-	v
lcc	Operating Power Supply Current	$V_{CC} = Max, \vec{E} = V_{IL}, I_{I/O} = 0n$	$V_{CC} = Max, \overline{E} = V_{IL}, I_{I/O} = 0mA, F = F_{max}^{(4)}$		-	80	-	-	70	mA
Іссѕв	Standby Power Supply Current	$V_{CC} = Max, \vec{E} = V_{1H}, I_{1/O} = 0mA$		-	-	3	-	-	3	mA
I _{CCSB1}	Power Down Power	$V_{CC} = Max, \overline{E} > V_{CC} - 0.2V$ MS62256BL/LL		-	-	0.1	-	-	0.1	mA
	Supply Current		MS62256B		-	1.0	-	-	1.0	

Typical characteristics are at V_{cc} = 5V, T_A = 25°C.
 These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

3. V_{IL} (Min.) = -3.0V for pulse width \leq 20ns

3. $F_{MAX} = 1/t_{RC}$

CAPACITANCE⁽¹⁾ ($T_A = 25^{\circ}C$, f = 1.0MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V	7	рF
C _{vo}	Input/Output Capacitance	V _{1/O} = 0V	8	рF

1. This parameter is guaranteed and not tested.

DATA RETENTION CHARACTERISTICS (over the commercial operating range)

SYMBOL	PARAMETER		TEST CONDITIONS	MIN.	TYP ⁽¹⁾	MAX	UNITS
V _{DR}	V _{CC} for Data Retention		$\overline{E} \ge V_{CC}$ -0.2V	2.0	-	5.5	v
ICCDR	Data Retention Current	MS62256B		-	2	1.0	mA
		MS62256BL	$V_{DR} = 3.0V, E \ge V_{DR} - 0.2V^{(2)}$	-	1.0	50	μΑ
		MS62256BLL		-	1.0	5.0	μA
t _{CDR}	Chip Deselect to Data Retention Ti	me		0	-	-	ns
			See Retention Waveform				
t _R	Operation Recovery Time			t _{RC} ⁽³⁾	-	-	ns

1. $V_{cc} = 2V, T_{A} = +25^{\circ}C$ 2. $T_{A} = 40^{\circ}C$

3. $t_{RC} = Read Cycle Time$

TIMING WAVEFORM LOW V_{cc} DATA RETENTION WAVEFORM



MS62256B

AC TEST CONDITIONS

Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	5ns
Timing Reference Level	1.5V

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
XXX	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
\mathbb{R}	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

AC TEST LOADS AND WAVEFORMS



AC ELECTRICAL CHARACTERISTICS (over the commercial operating range) READ CYCLE

JEDEC			MS	2256	B-70	MS	2256B-1	0	MS62	2256	B-12	MS6	2256	3-15	
PARAMETER NAME	PARAMETER NAME	PARAMETER	MIN.	TYP.	МАХ.	MIN.	ТҮР. М	AX.I	AIN.	түр.	MAX.	MIN.	TYP.	MAX.	UNIT
t _{AVAX}	t _{RC}	Read Cycle Time	70		-	100		-	120		-	150		-	ns
t _{AVQV}	t _{AA}	Address Access Time	-	_	70	-	10	00	-		120	-		150	ns
t _{ELQV}	t _{ACS}	Chip Enable Access Time	-		70	~	10	00	-		120	-		150	ns
t _{GLQX}	t _{OE}	Output Enable to Output Valid	-		35	-	5	0	-		50	-		60	ns
t _{EHQZ}	t _{CLZ}	Chip Enable to Output Low Z	5		-	10		-	10		-	10		-	ns
t _{GLQX}	toLZ	Output Enable to Output in Low Z	5		-	10		-	10		-	10		-	ns
t _{EHQZ}	t _{CHZ}	Chip Disable to Output in High Z	0		30	0	3	15	0		40	-		50	ns
t _{GHQZ}	t _{OHZ}	Output Disable to Output in High Z	0		30	0	3	15	0		40	-		50	ns
t _{AXQX}	t _{он}	Output Hold from Address Change	10		-	10		-	20		-	20		-	ns

SWITCHING WAVEFORMS (READ CYCLE)

READ CYCLE 1⁽¹⁾



READ CYCLE 2(1, 2, 4)



READ CYCLE 3(1, 3, 4)



NOTES:

- 1. \overline{W} is High for READ Cycle. 2. Device is continuously selected $\overline{E} = V_{\mu}$. 3. <u>A</u>ddress valid prior to or coincident with \overline{E} transition low.
- 4. $\overline{G} = V_{\mu}$. 5. Transition is measured ± 500mV from steady state with $C_{\mu} = 5pF$ as shown in Figure 1b on page 4. This parameter is guaranteed and not 100% tested.

2

AC ELECTRICAL CHARACTERISTICS (over the commercial operating range)

WRITE CYCLE

JEDEC			MSe	2256	B-70	MS	62256E	3-10	MS6	2256	B-12	MS6	2256E	3-15	
		PARAMETER	MIN.	TYP.	МАХ.	MIN.	TYP.	мах	MIN.	TYP.	мах	MIN.	TYP.	мах	
	1144112	Write Cuelo Timo	70			100			100			100			-
lavax	^t WC	white Cycle Time	/0		-	100		-	120	_	-	100		-	ns
t _{ELWH}	t _{cw}	Chip Enable to End of Write	45		-	70		-	85		-	100		-	ns
t _{AVWL}	t _{AS}	Address Set up Time	0		-	0		-	0		-	0		-	ns
t _{avwh}	t _{AW}	Address Valid to End of Write	65		-	70		-	85		-	180		-	ns
t _{WLWH}	t _{WP}	Write Pulse Width	40		-	50		-	70		-	90		-	ns
t _{WHAX}	t _{WR}	Write Recovery Time	5		-	5		-	5		-	5		-	ns
t _{WLQZ}	t _{WHZ}	Write to Output in High Z	0		25	0		35	0		40	-		50	ns
t _{DVWH}	t _{DW}	Data Valid to End of Write	30		-	30		-	45		-	50		-	ns
twhdx	t _{DH}	Data Hold from Write Time	5		-	10		-	0		-	0		-	ns
t _{GHZQ}	t _{OHZ}	Output Disable to Output in High Z	0		25	0		35	0		40			45	ns
t _{WHQX}	tow	Output Active from End of Write	5		-	5		-	5		-	5			ns

SWITCHING WAVEFORMS (WRITE CYCLE)

WRITE CYCLE 1⁽¹⁾



SWITCHING WAVEFORMS (WRITE CYCLE)

WRITE CYCLE 2^(1,6)



NOTES:

- 1. W must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap E active and W low. Both signals must be active to initiate and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- T_{w_B} is measured from the earlier of \overline{E} or \overline{W} going high at the end of write cycle. З.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the E low transition occurs simultaneously with the W low transitions or after the W low transition, outputs remain in a high impedance state.
- 6. \overline{G} is continuously low ($\overline{G} = V_{\mu}$).
- \mathbf{D}_{out} is the same phase of write data of this write cycle. 7.
- B_{out} is the read data of next address.
 If E is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. Transition is measured ±500mV from steady state with C_t = 5pF as shown in Figure 1b on page 4. This parameter is guaranteed and not 100% tested.
- 11. t_{cw} is measured from \overline{E} going low to the end of write.

ORDERING INFORMATION

SPEED			TEMPERATURE
(115)	FANTNOMBEN	FACKAGE HEFEHENCE NO.	HANGL
70	MS62256B-70PC	P28-4	0°C to +70°C
70	MS62256B-70FC	S28-5	0°C to +70°C
100	MS62256B-10PC	P28-4	0°C to +70°C
100	MS62256B-10FC	S28-5	0°C to +70°C
120	MS62256B-12PC	P28-4	0°C to +70°C
120	MS62256B-12FC	S28-5	0°C to +70°C
150	MS62256B-15PC	P28-4	0°C to +70°C
150	MS62256B-15FC	S28-5	0°C to +70°C

Note 1: For the low power part number, add an L after the "B" and before the "-". Example MS62256BL-70PC Note 2: For the low/low power part number, add an "LL" after the "B" and before the "-". Example MS62256BLL-70PC.



128K x 8 CMOS Static RAM Module

FEATURES

- Compatible with JEDEC standard pinout for monolithic megabit 128K x 8
- 600 mil wide JEDEC footprint
- Available in 100/120 ns versions
- · Low Power dissipation:

250mW (Typ.) Operating

10mW (Typ.) Standby

PIN CONFIGURATIONS

- Fully static operation
- · All inputs and outputs directly TTL compatible
- Three state outputs

DESCRIPTION

The Mosel MS88128 is a 1 Megabit (1,048,576 bits) static random access memory module organized as 128K (131,072) words by 8 bits. It is built using four surface mounted 32K x 8 static RAMs and a single surface mounted 1 of 4 decoder buried in the substrate to provide compatibility with the JEDEC 128K x 8 pin definitions. The MS88128 is offered in a 600 mil wide 32 pin dual-in-line package.



FUNCTIONAL BLOCK DIAGRAM



MOSEL Corporation 914 West Maude Avenue, Sunnyvale, CA 94086 U.S.A 408-733-4556

2

PIN DESCRIPTIONS

A₀ - A₁₆ Address Inputs

These 17 address inputs select one of the 131,072 8-bit words in the RAM.

E Chip Enable Input

 \overline{E} is active LOW. The chip enable must be active to read from or write to the device. If it is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high-impedance state when deselected.

G Output Enable Input

The output enable inputs are active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when \overline{G} is inactive.

W Write Enable Input

The write enable input is active LOW and controls read and write operations. With the chip enabled, when \overline{W} is HIGH and \overline{G} is LOW, output data will be present at the DQ pins; when \overline{W} is LOW, the data present on the DQ pins will be written into the selected memory location.

DQ₀ - DQ₇ Data Input/Output Ports

These 8 bidirectional ports are used to read data from or write data into the RAM.

V _{cc}	Power Supply
GND	Ground

TRUTH TABLE

MODE	Ē	G	W	I/O OPERATION
Standby	н	х	х	High Z
Read	L	L	н	D _{OUT}
Output Disabled	L	н	н	High Z
Write	L	x	L	D _{IN}

ABSOLUTE MAXIMUM RATINGS (1)

SYMBOL	PARAMETEI	R	RATING	UNITS
V _{cc}	Supply Voltage		-0.3 to 7	
V _{IN}	Input Voltage	Input Voltage		
V _{DQ}	Input/Output Voltage	-0.3 to 6		
T _{BIAS}	Temperature Under Bias	Plastic	-10 to +125	°C
T _{STG}	Storage Temperature	Plastic	-65 to +150	°C
PD	Power Dissipation		1.0	w
I _{OUT}	DC Output Current		20	mA

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2

OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	v _{cc}
Commercial	0°C to +70°C	$5V \pm 10\%$

DC ELECTRICAL CHARACTERISTICS (over the commercial operating range)

PARAMETER				MS88128		
NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP. (1)	MAX.	UNITS
V IL	Guaranteed Input Low Voltage ⁽²⁾		-0.3	-	+0.8	V
V IH	Guaranteed Input High Voltage ⁽²⁾		2.2	-	6.0	V
۱ _{۱L}	Input Leakage Current	$V_{CC} = Max, V_{IN} = 0V \text{ to } V_{CC}$	-	-	10	μA
I _{OL}	Output Leakage Current	$V_{CC} = Max, \overline{E} = V_{IH}, \text{ or } \overline{G} = V_{IH}, V_{IN} = 0V \text{ t o } V_{CC}$	-	-	10	μA
V _{OL}	Output Low Voltage	V _{CC} = Min, I _{OL} = 2.1mA	-	-	0.4	V
V _{OH}	Output High Voltage	V _{CC} = Min, I _{OH} = -1.0mA	2.4	-	-	V
I _{cc}	Operating Power Supply Current	$V_{CC} = Max$, $\overline{E} = V_{IL}$, $I_{i/o} = 0mA$, $F_{m ax}^{(3)}$	-	50	95	mA
I _{CCSB}	Standby Power Supply Current	$V_{CC} = Max, \overline{E} \ge V_{H}$	-	2	15	mA
I _{CCSB1}	Power Down Power Supply Current	$V_{\rm CC}$ = Max, $\bar{\rm E}$ > $V_{\rm CC}$ - 0.2V, V $_{\rm IN}$ > $V_{\rm CC}$ - 0.2V or V $_{\rm IN}$ < 0.2V	-	50	500	μA

1. Typical characteristics are at $V_{cc} = 5V$, $T_A = 25^{\circ}C$. 2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included. 3. $F_{MAX} = 1/t_{RC}$.

SYMBOL	PARAMETER	PINS	MAX.	UNIT
Cı	Input Capacitance (except D/Q)	G, A ₀ -A ₁₆	TBD	pF
C _{D/Q}	Capacitance on DQ pins	DQ ₀ -DQ ₇	TBD	pF
C _C	Input Capacitance Control Lines	Ē	TBD	pF
Cw	Input Capacitance W Line	W	TBD	pF

CAPACITANCE⁽¹⁾ ($T_A = 25^{\circ}C$, f = 1.0MHz)

1. This parameter is guaranteed and not tested.

MS88128

AC TEST CONDITIONS

Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	5ns
Input and Output	1.5V
Timing Reference Level	

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

AC TEST LOADS AND WAVEFORMS



AC ELECTRICAL CHARACTERISTICS (over the commercial operating range) READ CYCLE

JEDEC							
PARAMETER	PARAMETER		MS88	3128-10	MSE	8128-12	
NAME	NAME	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT
t _{AVAX}	t _{RC}	Read Cycle Time	100	-	120	-	ns
t _{AVQV}	t _{AA}	Address Access Time	-	100	-	120	ns
t _{ELQV}	t _{ACS}	Chip Enable Access Time	-	100	-	120	ns
t _{GLQV}	t _{OE}	Output Enable to Output Valid	-	50	-	60	ns
t _{ELQX}	t _{CLZ}	Chip Enable to Output Low Z	30	-	30	-	ns
t _{GLQX}	t _{OLZ}	Output Enable to Output in Low Z	10	-	10	-	ns
t _{EHQZ}	t _{CHZ}	Chip Disable to Output in High Z	-	30	-	40	ns
t _{GHQZ}	t _{OHZ}	Output Disable to Output in High Z	-	30	-	40	ns
t _{AXQX}	t _{он}	Output Hold from Address Change	10	-	10	-	ns

2

SWITCHING WAVEFORMS (READ CYCLE)

READ CYCLE 1 W HIGH, G, E LOW



READ CYCLE 2



AC ELECTRICAL CHARACTERISTICS (over the commercial operating range)

WRITE CYCLE

JEDEC PARAMETER	PARAMETER		MS88128-10		MS88128-10 MS88128-12		8128-12	
NAME	NAME	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT	
t _{AVAX}	t _{wc}	Write Cycle Time	100	-	120	-	ns	
t _{ELWH}	t _{cw}	Chip Enable to End of Write	80	-	90	-	ns	
t _{AVWL}	t _{AS}	Address Set up Time	20	-	20	-	ns	
t _{wLWH}	t _{WP}	Write Pulse Width	60	-	70	-	ns	
t _{WHAX}	t _{WR}	Write Recovery Time	0	-	0	-	ns	
t _{WLQZ}	t _{WHZ}	Write to Output in High Z	0	35	0	40	ns	
t _{DVWH}	t _{DW}	Data to Write Time Overlap	35	-	40	-	ns	
t _{WHDX}	t _{DH}	Data Hold from Write Time	20	-	20	-	ns	
t _{WHQX}	tow	Output Active from End of Write	0	-	0	-	ns	

SWITCHING WAVEFORMS (WRITE CYCLE)

WRITE CYCLE 1



SWITCHING WAVEFORMS (WRITE CYCLE)

WRITE CYCLE 2 EARLY WRITE **E** CONTROLLED



DATA RETENTION CHARACTERISTICS (over the commercial operating range)

				MS88128		
SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TY P. ⁽²⁾	M AX ⁽²⁾	UNITS
V _{DR}	VCC for Data Retention	$\overline{E} \ge V_{CC}$ -0.2V, $\overline{G} \ge V_{CC}$ -0.2V, $V_{IN} \ge V_{CC}$ -0.2V or $V_{IN} \le 0.2V$	2.0	-	-	V
ICCDR	Data Retention Current	$ \begin{split} \overline{E}_1 \geq V_{CC}\text{-}0.2V, \ \overline{G} \geq V_{CC}\text{-}0.2V, \ V_{ N } \geq V_{CC}\text{-}0.2V \\ \text{or } V_{ N } \leq 0.2V \end{split} $	-	20	100	μΑ
t _{CDR}	Chip Deselect to Data Retention Time	See Retention Waveform	0	-	-	ns
t _R	Operation Recovery Time		t _{RC} ⁽⁴⁾	-	-	ns

1. $V_{cc} = 2V, T_{A} = +25^{\circ}C$ 2. $V_{cc} = 3V$

3. t_{RC} = Read Cycle Time

TIMING WAVEFORM LOW V_{cc} DATA RETENTION WAVEFORM



ORDERING INFORMATION

SPEED (ns)	ORDERING PART NUMBER	PACKAGE REFERENCE NO.	TEMPERATURE RANGE
100	MS88128-10PC	M-1	0°C to +70°C
120	MS88128-12PC		0°C to +70°C

MOSEL

ADVANCE INFORMATION

MS621000

1048576 (131,072 x 8) CMOS Static RAM with Data Retention and Low Power

FEATURES

- Available in 80/100/120 ns (Max.)
- · Automatic power-down when chip disabled
- Lower power consumption:

MS621000 - 5.5μW (Typ.) Standby MS621000L - 1.1mA (Typ.) Standby

- TTL compatible interface levels
- Single 5V power supply
- · Fully static operation
- Three state outputs
- Two chip enable (\overline{E}_1 and E_2) for simple memory expansion
- · Data retention as low as 2V

DESCRIPTION

The MOSEL MS621000 is a high performance, low power CMOS static RAM organized as 131,072 words by 8 bits. The device supports easy memory expansion with both an active LOW chip enable (\overline{E}_1) and an active High chip enable (E_2), as well as an active LOW output enable (\overline{G}) and tri-state outputs. An automatic power-down feature is included which reduces the chip power by 80% in TTL standby mode, and by over 95% in full power-down mode.

The device is manufactured in MOSEL's high performance CMOS process and operates from a single 5V power supply. All inputs and outputs are TTL compatible. Data is retained to as low as $V_{cc} = 2V$.

The MOSEL MS621000 is packaged in the JEDEC standard 32 pin 600 mil wide DIP and 525 mil wide SOP.

PIN CONFIGURATIONS

	1	\sim	32	Vcc
A 16	2		31	A 15
A 14	3		30	E ₂
A 12	4		29	w
A7 🗖	5		28	A 13
A ₆	6		27	A ₈
A 5 🗖	7		26	Ag
A4 🗖	8	MS621000	25	A 11
A3 🗖	9	TOP VIEW	24	G
A ₂	10		23	A 10
A 1	11		22	Ē1
A0 🗖	12		21	DQ8
	13		20	DQ7
	14		19	DQ ₆
	15		18	DQ ₅
	16		17	DQ4

FUNCTIONAL BLOCK DIAGRAM



MOSEL Corporation 914 West Maude Avenue, Sunnyvale, CA 94086 U.S.A 408-733-4556

PIN DESCRIPTIONS

A₀ - A₁₆ Address Inputs

These 17 address inputs select one of the 131,072 8-bit words in the RAM.

E₁ Chip Enable 1 Input

E, Chip Enable 2 Input

 \overline{E}_1 is active LOW and E_2 is active HIGH. Both chip enables must be active to read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high-impedance state when the device is deselected.

G Output Enable Input

The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when \overline{G} is inactive.

Write Enable Input

The write enable input is active LOW and controls read and write operations. With the chip selected, when \overline{W} is HIGH and \overline{G} is LOW, output data will be present at the DQ pins; when \overline{W} is LOW, the data present on the DQ pins will be written into the selected memory location.

DQ₁ - DQ₈ Data Input/Output Ports

These 8 bidirectional ports are used to read data from or write data into the RAM.

V_{cc} Power Supply

GND Ground

TRUTH TABLE

MODE	W	Ē,	E ₂	G	I/O OPERATION	V _{CC} CURRENT
Not Selected	х	н	х	х	High Z	I _{CCSB} , I _{CCSB1}
(Power Down)	х	х	L	х	High Z	I _{CCSB} , I _{CCSB1}
Output Disabled	н	L	н	н	High Z	Icc
Read	н	L	н	L	D _{OUT}	Icc
Write	L	L	н	х	D _{IN}	lcc

ABSOLUTE MAXIMUM RATINGS (1)

SYMBOL	PARAMETER	RATING	UNITS
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	۷
T _{BIAS}	Temperature Under Bias	-10 to +85	°C
T _{STG}	Storage Temperature	-40 to +125	°C
P _T	Power Dissipation	1.0	W
I _{OUT}	DC Output Current	20	mA

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

RANGE	TEMPERATURE	V _{cc}
Commercial	0°C to +70°C	5V ± 10%

CAPACITANCE⁽¹⁾ ($T_{A} = 25^{\circ}C$, f = 1.0MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V	8	рF
C _{DQ}	Input/Output Capacitance	V _{I/O} = 0V	10	pF

1. This parameter is guaranteed and not tested.

DC ELECTRICAL CHARACTERISTICS (over the operating range)

PARAMETER				AS62100	0	N	IS62100	OL	
NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP. ⁽¹⁾	MAX.	MIN.	TYP.(1)	MAX.	UNITS
VIL	Guaranteed Input Low Voltage ⁽²⁾		-0.3	-	+0.8	-0.3	-	+0.8	V
V _{IH}	Guaranteed Input High Voltage ⁽²⁾		2.2	-	+0.3	2.2	-	+0.3	V
I _{IL}	Input Leakage Current	$V_{CC} = Max, V_{IN} = 0V \text{ to } V_{CC}$	-1	-	1	-1	-	1	μΑ
I _{OL}	Output Leakage Current	$V_{CC} = Max$, $\overline{E}_1 = V_{IH}$, or $E_2 = V_{IL}$, or $\overline{G} = V_{IH}$, $V_{IN} = 0V t o V_{CC}$	-2	-	2	-2	-	2	μA
V _{OL}	Output Low Voltage	V _{CC} = Min, I _{OL} = 4mA	-	-	0.4	-	-	0.4	V
V _{OH}	Output High Voltage	$V_{CC} = Min, I_{OH} = -1mA$	2.4	-	-	2.4	-	-	V
Icc	Operating Power Supply Current	$V_{CC} = Max, \overline{E}_1 = V_{IL}, E_2 = V_{IH}, I_{DQ} = 0mA,$ $F = F_{m ax}^{(3)}$	-	-	80	-	-	80	mA
Іссѕв	Standby Power Supply Current	$V_{CC} = Max$, $\overline{E}_1 = V_{IH}$, or $E_2 = V_{IL}$, $I_{DQ} = 0mA$	-	-	3	-	-	3	mA
I _{CCSB1}	Power Down Power Supply Current	$V_{CC} = Max, \overline{E}_1 > V_{CC} - 0.2V, E_2 < 0.2V$ $V_{IN} > V_{CC} - 0.2V \text{ or } V_{IN} < 0.2V$	-	-	1	-	-	0.2	mA

Typical characteristics are at V_{cc} = 5V, T_A = 25°C.
 These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

3. $F_{MAX} = 1/t_{BC}$

DATA RETENTION CHARACTERISTICS ($T_A = 0$ to +70°C)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP . ⁽¹⁾	MAX.	UNITS
V _{DR}	V _{CC} for Data Retention	$\overline{E}_1 \ge V_{CC} - 0.2V, E_2 \le 0.2V,$ $V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$	2.0	-	5.5	v
I _{CCDR} ⁽¹⁾	Data Retention Current	MS621000	-	-	0.5	mA
		MS621000L	-	-	0.1	mA
tCDR	Chip Deselect to Data Retention Time	See Retention Waveform	0	-	-	ns
t _R	Operation Recovery Time]	t _{RC} ⁽²⁾	-	-	ns

1. $\frac{V_{_{DC}} = V_{_{DR}} = 3V}{E_1 \ge V_{_{DR}} = 0.2V, E_2 \ge V_{_{DR}} - 0.2V \text{ or } E_2 \le 0.2V \text{ (at E, controlled)}}$ 2. $t_{_{RC}}$: Read Cycle Time

LOW V_{cc} DATA RETENTION WAVEFORM (1) (\overline{E}_1 Controlled)



LOW V_{cc} DATA RETENTION WAVEFORM (2) (E, Controlled)



MS621000

AC TEST CONDITIONS

Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	5ns
Input and Output	IN V _{IL} = 0.8, V _{IH} = 2.2V
Timing Reference Level	OUT V _{OL} = 0.8, V _{OH} = 2.0V

AC TEST LOADS AND WAVEFORMS



KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
XXX	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
\mathbb{R}	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

AC ELECTRICAL CHARACTERISTICS (over the operating range)

Figure 2

READ CYCLE

JEDEC				MS6	2100	0/L	MS	62100	0/L	MS	62100	0/L	
PARAMETER	PARAMETER				-80			-10			-12		
NAME	NAME	PARAMETER	M	N. 1	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNIT
t _{AVAX}	t _{RC}	Read Cycle Time	8	0	-	-	100	-	-	120	-	-	ns
t _{AVQV}	t _{AA}	Address Access Time			-	80	-	-	100	-	-	120	ns
t _{E1LQV}	t _{ACS1}	Chip Select Access Time E	1		-	80	-	-	100	-	-	120	ns
t _{E2HQV}	t _{ACS2}	Chip Select Access Time E	2		-	80	-	-	100	-	-	120	ns
- t _{GLQV}	t _{OE}	Output Enable to Output Valid			-	35	-	-	40	-	-	50	ns
t _{E1LQX}	t _{CLZ1}	Chip Select to Output Low Z E	1 1	0	-	-	10	-	-	10	-	-	ns
t _{E2HQX}	t _{CLZ2}	Chip Select to to Output Low Z E	2 1	0	-	-	10	-	-	10	-	-	ns
t _{GLQX}	t _{oLZ}	Output Enable to Output in Low Z	5	;	-	-	5	-	-	5	-	-	ns
t _{E1HQZ}	t _{CHZ1}	Chip Deselect to Output in High Z	1 ()	-	30	0	-	35	0	-	40	ns
t _{E2HQZ}	t _{CHZ2}	Chip Deselect to Output in High Z E	2 ()	-	30	0	-	35	0	-	40	ns
t _{GHQZ}	t _{онz}	Output Disable to Output in High Z	()	-	30	0	-	30	0	-	40	ns
t _{AXQX}	t _{он}	Output Hold from Address Change	1	0	-	-	10	-	-	10	-	-	ns

SWITCHING WAVEFORMS (READ CYCLE)

READ CYCLE 1(1,2,4)



READ CYCLE 2(1,3,4)



READ CYCLE 3(1,4)



NOTES:

- 1. W is high for READ Cycle.
- 3. Address valid prior to or coincident with $\vec{E}_1 = V_{iL}$ and $E_2 = V_{iH}$. 3. <u>A</u>ddress valid prior to or coincident with \vec{E}_1 transition low and/or E_2 transition high.
- 4. $\overline{G} = V_{\mu}$. 5. Transition is measured ± 500mV from steady state with $C_{\mu} = 5pF$ as shown in Figure 1b. This parameter is guaranteed but not 100% tested.

AC ELECTRICAL CHARACTERISTICS (over the operating range)

WRITE CYCLE

JEDEC				MS	62100	0/L	MS	62100	0/L	MS	62100	0/L	
PARAMETER	PARAMETER				-80			-10			-12		
NAME	NAME	PARAMETER		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNIT
t _{AVAX}	t _{wc}	Write Cycle Time		80	-	-	100	-	-	120	-	-	ns
t _{E1LWH}	t _{cw}	Chip Select to End of Write		60	-	-	80	-	-	85	-	-	ns
t _{AVWL}	t _{AS}	Address Set up Time		0	-	-	0	-	-	0	-	-	ns
t _{AVWH}	t _{AW}	Address Valid to End of Write		60	-	-	80	-	-	85	-	-	ns
t _{WLWH}	t _{WP}	Write Pulse Width		50	-	-	60	-	-	70	-	-	ns
t _{WHAX}	t _{WR1}	Write Recovery Time	Ē₁,₩	5	-	-	5	-	-	5	-	-	ns
t _{E2LAX}	t _{WR2}	Write Recovery Time	E ₂	5	-	-	5	-	-	5	-	-	ns
t _{WLQZ}	t _{WHZ}	Write to Output in High Z		0	-	30	-	-	35	-	-	40	ns
t _{DVWH}	t _{DW}	Data to Write Time Overlap		30	-	-	40	-	-	45	-	-	ns
t _{WHDX}	t _{DH}	Data Hold from Write Time		0	-	-	0	-	-	0	-	-	ns
t _{GHQZ}	t _{OHZ}	Output Disable to Output in High Z		0	-	30	0	-	35	-	-	40	ns
t _{WHQX}	tow	End of Write to Output Active		5	-	-	5	-	-	5	-	-	ns

SWITCHING WAVEFORMS (WRITE CYCLE)

WRITE CYCLE 1⁽¹⁾



WRITE CYCLE 2(1,6)



NOTES:

- 1. \overline{W} must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap of E, and E, active and W low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 3. T_{WB} is measured from the earlier of \vec{E}_1 or \vec{W} going high or E_2 going low at the end of write cycle.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the E, low transition or the E, high transition occurs simultaneously with the W low transitions or after the W transition, outputs remain in a high impedance state.
- 6. \overline{G} is continuously low ($\overline{G} = V_{\mu}$).
- 7. D_{OUT} is the same phase of write data of this write cycle.
- B. D⁽¹⁾_{out} is the read data of next address.
 If E₁ is low and E₂ is high during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. Transition is measured ±500mV from steady state with C₁ = 5pF as shown in Figure 1b on page 4. This parameter is guaranteed but not 100% tested.
- 11. t_{cw} is measured from the later of \overline{E} , going low or E_{a} going high to the end of write.

ORDERING INFORMATION

SPEED	ORDERING		TEMPERATURE
(ns)	PART NUMBER	PACKAGE REFERENCE NO.	RANGE
80	MS621000-80PC	P32-2	0°C to +70°C
80	MS621000-80FC	S32-1	0°C to +70°C
80	MS621000L-80PC	P32-2	0°C to +70°C
80	MS621000L-80FC	S32-1	0°C to +70°C
100	MS621000-10PC	P32-2	0°C to +70°C
100	MS621000-10FC	S32-1	0°C to +70°C
100	MS621000L-10PC	P32-2	0°C to +70°C
100	MS621000L-10FC	S32-1	0°C to +70°C
120	MS621000-12PC	P32-2	0°C to +70°C
120	MS621000-12FC	S32-1	0°C to +70°C
120	MS621000L-12PC	P32-2	0°C to +70°C
120	MS621000L-12FC	S32-1	0°C to +70°C

MOSEL

PRELIMINARY

MS628128 128K x 8 CMOS Static RAM

FEATURES

- High-speed 70/85/100 ns
- Low Power dissipation:

MS628128L

 $10\mu W$ (Typ.) Standby

- · Fully static operation
- All inputs and outputs directly TTL compatible
- · Three state outputs
- Ultra low data retention supply current at $V^{\,}_{\rm CC}=2V$

DESCRIPTION

The MOSEL MS628128 is a 1 Megabit static random access memory organized as 131,072 words by 8 bits and operates from a single 5 volt supply. It is built with MOSEL's high performance twin tub CMOS process. Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures. The MS628128 is available in a standard 32-pin 600 mil plastic DIP package and 525 mil SOP.

PIN CONFIGURATIONS









PRELIMINARY

MS6M8512

512K x 8 CMOS Static RAM Module

FEATURES

- 4Mb SRAM module compatible with JEDEC standard pinout for 512k x 8 SRAM
- · Available in 100/120 ns access times
- · Fully static operation
- All inputs and outputs directly TTL compatible
- · Three state outputs
- Single 5V power supply
- · Low Power dissipation:

350 mW (typ.) Operating 25 mW (typ.) Standby 50 μW (typ.) Power-Down

- · 2V battery backup/data retention
- · Packaged in JEDEC 600 mil PDIP

DESCRIPTION

The Mosel MS6M8512 is a 4 Megabit (4,194,304 bits) static random access memory module organized as 512K (524,288) words by 8 bits. It is built using four surface mounted 128K x 8 static RAMs and a single surface mounted decoder. The device provides both an active LOW chip enable (\overline{E}) and an active LOW output enable (\overline{G}). An automatic power-down feature is included which reduces the chip power by 90% in TTL standby mode, and by over 99% in full power-down mode.

The MOSEL MS6M8512 is available in the JEDEC standard 32 pin 600 mil wide DIP package, and matches the JEDEC standard footprint and pin configuration for a monolithic 512K x 8 SRAM.

PIN CONFIGURATION







MOSEL Corporation 914 West Maude Avenue, Sunnyvale, CA 94086 U.S.A 408-733-4556

PIN DESCRIPTIONS

A₀ - A₁₈ Address Inputs

These 19 address inputs select one of the 524,288 8bit words in the RAM.

E Chip Enable Input

 $\overline{\mathsf{E}}$ is active LOW. The chip enable must be active to read from or write to the device. If it is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high-impedance state when deselected.

G Output Enable Input

The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when \overline{G} is inactive.

Write Enable Input

The write enable input is active LOW and controls read and write operations. With the chip enabled, when \overline{W} is HIGH and \overline{G} is LOW, output data will be present at the DQ pins; when \overline{W} is LOW, the data present on the DQ pins will be written into the selected memory location.

DQ₀ - DQ₇ Data Input/Output Ports

These 8 bidirectional ports are used to read data from or write data into the RAM.

V _{cc}	Power Supply
GND	Ground

MODE	Ē	G	W	I/O
				OPERATION
Standby	Н	X	Х	High Z
Output Disabled	L	Н	н	High Z
Read	L	L	Н	D _{OUT}
Write	L	X	L	D _{IN}

TRUTH TABLE



line e li per l'estato com concepta de la sue 🔒

Specialty Memories 3

ROMs (Read Only Memory)

Voice ROMs

Cache Products

Appleases



Package Diagrams

MOSEL Sales Network

SPECIALTY MEMORIES

MOSEL is developing a comprehensive family of specialty memory products, including second sources of popular architectures of FIFOs, Dual Port SRAMs, and Video Color Palette products. In addition, MOSEL is pioneering new memory standards such as the Latch RAM for microcontroller applications shown in this section, Parity RAMs, Cache products (Section 6), and Voice ROM products (Section 5), with more specialty memory families to follow in the future.

FIFOS

In FIFOs, MOSEL offers the widest range of x9 devices available, ranging from the 256 x 9 to the 4K x 9. We offer both low and standard power versions as well as a variety of speeds ranging from 10 to 30MHz. All of MOSEL's standard x9 FIFOs are cascadable in depth and width and are pin and function compatible, making density upgrades simple. Two DIP (300 & 600mils) and surface mount (32-pin PLCC & 330mil SOG) package types are offered. Plus MOSEL is one of the first companies in the industry to offer the 4K x 9 in a 300mil DIP and 330mil SOG. MOSEL also offers two parallel-to-serial FIFOs, the MS72105 (256 x 16 to 1) and the MS72115 (512 x 16 to 1). These FIFOs are well suited for any serial data output buffers such as are found in laser printers, fax machines, LANs, video frame buffers, disk and tape controllers.

DUAL PORT

Presently, MOSEL offers one Dual Port SRAM in the 1K x 8 size. However, we plan on offering further extensions to the product line later this year starting with an 8K x 8. Dual Ports provide two independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by chip enable, permits the on-chip circuitry of each port to enter a very low standby power mode. The 1K x 8 is offered in a 48-pin DIP.

LATCH RAM

The Latch RAM family of products is a new line of SRAMs with on-chip transparent address latches that retain memory address information. These devices were created to interface with microcontrollers that have multiplexed address and data on the same pins (such as the Intel 8051). Because the typical microcontroller application is usually price sensitive, MOSEL will offer finer gradations of memory sizes that include a 4K x 8, 8K x 8, 12K x 8, 16K x 8 and 32K x 8. This allows the designer to purchase only the amount of memory necessary for the application. All of the products are offered in multiple speeds with power down chip enable and are packaged in both 28 pin 300mil DIP and 330mil SOG.

VIDEO COLOR PALETTE

MOSEL's MS176 is an Inmos IMSG176/171 compatible Video Color Palette typically used for VGA graphics applications. The MS176 is offered at 35 and 50 MHz in 600 mil DIP and 44 pin PLCC packages. The MS177 currently under development is function compatible with the MS176, but offers a power down mode to significantly reduce standby power for portable computer applications.

PARITY RAMs

For years systems designers have requested memory products that would facilitate designing memory subsystems that support parity. For years semiconductor suppliers have resisted. This year, MOSEL is introducing two Parity RAM products. The MS64100 is a 32K x 8 SRAM (32K x 9 internal) with on board parity generation and checking along with a Parity Error Signal. The MS64101 is a 32K x 9 SRAM for application where parity is generated and checked externally. Both products are offered at 25 and 35 ns, making them suitable for a variety of applications including high speed cache.

SUMMARY

With advances in memory technology, a single memory chip is enough for an increasing number of system applications. Previously, when multiple memory chips were required for these applications, the path to improving price performance was to increase the density of memory chip until only one memory chip was needed. For these applications, the path to future price performance improvement is to increase the level of functional integration, That is, to add logic and/or analog functions on chip with the memory array and in the process create new specialty memory architectures.

MOSEL is committed to pioneering and second sourcing new specialty memory architectures to create new standards for applications specific memory products. If you would like more information about MOSEL's specialty memory products, please contact your local MOSEL sales representative or franchise distributor listed in this book.

256 x 18 Video Color Palette

FEATURES

- RGB analog outputs, 6-bit DAC per channel with composite blank.
- Combines high speed Color Palette RAM and Triple Video DAC.
- Displays 256 colors simultaneously from a palette of 256K colors.
- · Supports pixel rates up to 50 MHz.
- Direct replacement for INMOS G171 and G176.
- · Up to 6-bit per pixel resolution.
- Directly drives singly or doubly terminated 75Ω transmission lines.
- Pixel word mask for single cycle color updates.
- Asynchronous microprocessor compatible interface.
- TTL compatible inputs, single 5V \pm 10% power supply.
- Packaged in JEDEC standard 28 pin 600 mil DIP and 44 pin PLCC packages.

PIN CONFIGURATIONS

GENERAL DESCRIPTION

The MOSEL MS176 is a high speed RAMDAC designed for video graphics applications. It combines a 256 x 18 color look-up table, triple 6-bit video digital to analog converters and an asynchronous bidirectional microprocessor interface into a single device.

The MS176 can display 256 colors selected from a total of 256K colors. The on-chip pixel word mask allows displayed colors to be changed in a single write cycle rather than by modifying the color look-up table. Each of the RED, GREEN and BLUE analog output signals can drive a single or doubly terminated 75 Ω transmission line directly.

Intended for high-resolution graphics applications, the MOSEL MS176 is available with pixel rates ranging from 40 MHz to 50 MHz. It is a direct pin and function replacement for the Inmos G-171 and G-176, and is fully compatible with VGA industry standards. The MS176 is offered in a JEDEC standard 28-pin, 600 mil plastic DIP and 44 pin PLCC packages.

28 VCC BED 27 3 RS1 GREEN 2 26 RS₀ 25 W 24 DQ7 BLUE 🗖 3 23 🗖 DQ6 22 DQ5 P2 MS176 P3 🗖 P4 = 9 P5 = 10 20 003 19 DQ2 18 DQ1 17 DQ0 11 12 PCLK 13 GND 🗖 14 15 🗖 R BLANK (PIN 1 INDICATOR) 39 Ρ7 P6 8 38 37 9 P5 P4 P4 P3 P2 P1 10 36 35 34 33 32 11 12 MS176 13 14 15 31 16 30 Ы МС RSO 29 NC ВВ ő 88 g g REEN REF

FUNCTIONAL BLOCK DIAGRAM



MOSEL Corporation 914 West Maude Avenue, Sunnyvale, CA 94086 U.S.A. 408-733-4556

PIN DESCRIPTION

ANALOG INTERFACE

RED, GREEN, BLUE Color Signal Outputs

These three signals are the outputs of the three 6 bit video DACs. These signals drive a singly or doubly terminated (75 Ω) transmission line. Each DAC is composed of a number of current sources whose outputs are summed. The number of active current sources is controlled by the applied binary value. A compatible monitor or video amplifier can be directly driven by these color signals.

IREF Reference Current

 $I_{\text{REF}} \text{ provides a reference for the internal video DACs.} \\ I_{\text{REF}} \text{ must be driven by an external current sink} \\ \text{providing a regulated current. The reference current} \\ \text{drawn from } V_{\text{CC}} \text{ through the } I_{\text{REF}} \text{ pin determines the} \\ \text{current sourced by each of the DACs current sources.} \end{cases}$

PIXEL INTERACE

PCLK Pixel Clock Input

The Pixel Clock is a positive edge triggered signal. It is used to latch the pixel addresses and the blanking signal. This clock also controls the three-stage pipeline of the color palette and DAC to the outputs. Each Pixel Clock period corresponds to one pixel displayed on the monitor.

P₀-P₇ Pixel Address Inputs

These 8 inputs are latched on the rising edge of PCLK. The value of these 8 inputs are ANDed with the corresponding bits of the Pixel Mask Register. The resulting address is used to specify the desired RAM word in the color look-up table. This 18 bit wide color value is then output to the DACs.

BLANK Blanking Control Input

The blanking control input is active LOW, and is latched on the rising edge of PCLK. The BLANK signal is used for blanking the display during retrace. When BLANK is LOW the color value from the look-up table is ignored and the DAC outputs are forced to the blanking level. BLANK has the same pipeline delay as P_0-P_7 .

DIGITAL INTERFACE

R Read Enable Input

The read enable input is active LOW. When active, output data will be present at the DQ pins. The values of the register select inputs are latched on the falling edge of \overline{R} and are decoded to determine the source of the output data. When \overline{R} is HIGH, the DQ pins will be in the high-impedance state.

Write Enable Input

The write enable input is active LOW. When active, data present at the DQ pins will be written into the device. The values of the register select inputs are latched on the falling edge of \overline{W} and are decoded to determine the destination of the write data.

RS₀-RS₁ Register Select Inputs

The value of these inputs specifies which of the internal registers is to be read or written. The values of these inputs are latched at the beginning of a read or write cycle. The cycle begins on the falling edge of either the \overline{R} or \overline{W} input.

DQ₀-DQ₇ Data Input/Output Ports

These 8 bidirectional ports are used to read data from or write data to the device internal registers. The Pixel Address Register and the Pixel Mask Register use all 8 bits, the Color Value Register uses only the lower six bits (DQ_0-DQ_5).

V_{cc} Positive Power Supply

GND Ground

TABLE 1. REGISTER SELECT TRUTH TABLE

RS ₁	RS ₀	REGISTER ASSIGNMENT	
0	0	Pixel Address Register (RAM Write)	
1	1	Pixel Address Register (RAM Read)	
0	1	Color Value Register	
1	0	Pixel Mask Register	

FUNCTIONAL DESCRIPTION

The MOSEL MS176 is designed for use as the output stage of a raster scan video system. This high speed video color palette combines a 256 x 18 color look-up table, triple 6-bit video digital to analog converters and an asynchronous bidirectional microprocessor interface into a single compact package.

The MS176 consists of three distinct sections. The first section includes the pixel address, timing and BLANK information. The second section contains the color look-up table and the three video DACs, while the third section is the digital microprocessor interface.

Video Path

The pixel address inputs $P_0 - P_7$ are latched on the rising edge of PCLK. The value of these 8 inputs are ANDed with the corresponding bits of the pixel mask register before being passed as an address to the color look-up table. The contents of the specified location are then transferred to the video DACs.

The BLANK signal is used to blank the display during retrace. The BLANK input is latched at the same time as P_0-P_7 , and is delayed internally so that it arrives at the analog outputs synchronized with the pixel stream. When BLANK is LOW the color value from the look-up table is ignored and the video DAC outputs are forced to the blanking level.

Microprocessor Interface

The microprocessor interface is used to read to and write from the color look-up table as well as the pixel mask register. The microprocessor interface is internally synchronized so that operations may occur at any time without waiting for retrace. Table 1 shows the microprocessor interface registers and how they are addressed.

Writing to the Color Look-Up Table

In order to define a new color value, the desired address in the color look-up table must first be written to the Pixel Address Register (RAM write). The appropriate values are set on the register select pins (RS_0-RS_1) . This is latched on the falling edge of \overline{W} . The desired address is set on pins DQ_0-DQ_7 and is loaded into the Pixel Address Register. Following this, the values for the red, green and blue intensities are

then written into the Color Value Register. This is accomplished by three additional write cycles (with the Color Value Register selected by the register select inputs). The Color Value Register loads only the values on DQ_n-DQ_n .

After the blue value is loaded on the third write cycle, the contents of the Color Value Register are written to the selected address in the color look-up table, and the Pixel Address Register is automatically incremented. This allows color values to be defined for sequential locations with no need to rewrite the Pixel Address Register.

Reading from the Color Look-Up Table

To read a color value contained in the look-up table the desired address must first be written to the Pixel Address Register (RAM read). The appropriate values are set on the register select pins (RS_0-RS_1). This is latched on the falling edge of \overline{W} . The desired address is set on pins DQ_0-DQ_7 and is loaded into the Pixel Address Register. The contents of the specified location are written into the Color Value Register and the Pixel Address Register is automatically incremented.

The red, green and blue values are then read by a sequence of three read cycles (with the Color Value Register Selected by the register select inputs). The values are output on DQ_0-DQ_s . After the blue value is read on the third cycle, the contents of the location specified by the Pixel Address Register (which has already been incremented) are written into the Color Value Register. This allows color values to be read for sequential locations with no need to rewrite the Pixel Address Register.

Reading and Writing the Pixel Mask Register

The Pixel Mask Register is written to in a similar fashion as the Pixel Address Register. The appropriate values for selecting the Pixel Mask Register are set on the register select pins, the desired contents are placed on DQ_0 – DQ_7 , and a single write cycle is executed. The contents of the Pixel Mask Register may be read by placing the appropriate values on the register select pins and executing a single read cycle. The contents of the Pixel Mask Register can then be read on DQ_0 – DQ_7 . 3

SYMBOL	PARAMETER	VALUE	UNITS
V _{cc}	V _{cc} Supply Voltage	7.0	v
V	Voltage on All Other Pins	-1.0 to V _{cc} +0.5	V
t _{BIAS}	Temperature Under Bias	-40 to +85	°C
t _{stg}	Storage Temperature	-60 to +150	°C
IREF	Reference Current	-15	mA
I _o	Analog Output Current ⁽²⁾	45	mA
I _{OUT}	DC Digital Output Current ⁽³⁾	25	mA
Pp	Power Dissipation	1	W

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Per output

One output at a time, maximum one second duration.

OPERATING RANGE

	AMBIENT	
RANGE	TEMPERATURE	V _{cc}
Commercial	0°C to 70°C	5V ± 10%

CAPACITANCE (1,2)

SYMBOL	PARAMETER	CONDITIONS	MAX	UNITS
C _{IN}	Input Capacitance	V _{IN} =0V	7	pF
CDQ	Digital Input/Output Capacitance	V _{DQ} =0V R=V _{IH}	7	pF
C _{OA}	Analog Output Capacitance	V _{OA} =0V BLANK=V _{IL}	10	pF

1. This parameter is guaranteed and not tested. 2. $T_A = 25^{\circ}C$, f = 1.0 MHz.

DC ELECTRICAL CHARACTERISTICS (over the operating range)

DIGITAL INTERFACE

PARAMETER						
NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP. ⁽¹⁾	MAX.	UNITS
V _{IL}	Guaranteed Input LOW Voltage (2)(3)		-0.5	_	+0.8	V
V _{IH}	Guaranteed Input HIGH Voltage (2)		2.0	—	V _{cc} +0.5	V
I _{REF}	Reference Current		-7.0	-8.88	-10	mA
V _{REF}	Voltage I _{REF} Input (pin 4)		V _{cc} -3	—	V _{cc}	V
V _{ol}	Output LOW Voltage	V _{cc} =Min, I _{oL} =5mA		—	0.4	V
V _{OH}	Output HIGH Voltage	V _{cc} =Min, I _{oH} =-5mA	2.4	-		V
I _{IN}	Input Leakage Current	V _{cc} =Max, V _{ss} ≤V _{IN} ≤V _{cc}			±10	μA
I _{OLK}	Output Leakage Current	$V_{cc} = Max, V_{ss} \le V_{iN} \le V_{cc}, \overline{R} \ge V_{iH}$			±50	μA
I _{cc}	Operating Power Supply Current	V_{cc} =Min, I_o =Max, I_{DQ} =0mA, F=F_{MAX}^{(4)}	—	120	180	mA

ANALOG INTERFACE

PARAMETER						
NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP. ⁽¹⁾	MAX.	UNITS
V _o (max)	Analog Output Voltage	l _o ≤10mA		-	1.5	V
l _o (max)	Analog Output Current	V _o ≤1V	21	—	_	mA
	Full Scale Error	(5, 6)			±5	%
	DAC to DAC Correlation	(6, 7, 11)			±2	%
	Integral Non-Linearity	(8, 11)	±0.5		_	LSB
	Full Scale Settling Time	MS176-50 ^(9, 10, 11)	—	-	20	ns
		MS176-40 ^(9, 10, 11)	—		28	ns
	Rise Time (10% to 90%)	(10, 11)	—	-	6	ns
	Glitch Energy	(10, 11)	_	-	200	pV

NOTES:

1. Typical characteristics are at $V_{cc} = 5.0V$, $T_{A} = 25^{\circ}C$.

2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

3. V_{IL} (min) = -1.0V for pulse width < 10ns.

4. $F_{MAX} = 1/t_{CHCH}$

5. Full scale error is measured from the value derived from the design equation.

 $\label{eq:RL} \textbf{6}. \quad \textbf{R}_{\text{L}} = \textbf{37.5} \boldsymbol{\Omega}, \ \textbf{I}_{\text{REF}} = -\textbf{8.88} \ \textbf{mA}.$

- 7 About the mid-point of the distribution of the three DACs measured at full scale deflection.
- 8. Measured from least squares best fit line. Monotonicity is guaranteed.
- 9. Measured from a 2% change in the output voltage until settling to within 2% of the final value.
- 10. $I_{\text{REF}} = -8.88 \text{ mÅ}, R_{\text{L}} = 37.5\Omega, C_{\text{L}} = 30 \text{pF}$ as shown in Figure 2a.
- 11. This parameter is sampled but not 100% tested.

AC TEST CONDITIONS

Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times (10% to 90%)	3ns
Digital Input Timing Reference Level	1.5V
Digital Output Timing Reference Level	0.8V and 2.4V

KEY TO SWITCHING WAVEFORMS



AC TEST LOADS AND WAVEFORMS


AC ELECTRICAL CHARACTERISTICS (over the operating range)

VIDEO OPERATION

NO.	PARAMETER NAME	PARAMETER	MS176-50 MIN. MAX.		MS1 MIN.	UNITS	
1	t _{chch}	PCLK Period	20		25	_	ns
2	t _{clCH}	PCLK Width LOW	6	_	9	_	ns
3	t _{chcl}	PCLK Width HIGH	6		7		ns
4	Δt _{chch}	PCLK Jitter (1)	-	±2.5		±2.5	%
5	t _{pvch}	Pixel Word Setup Time (2)	4		4	_	ns
6	t _{chpx}	Pixel Word Hold Time (2)	4		4	_	ns
7	t _{вvcн}	BLANK Setup Time	4	_	4	_	ns
8	t _{снвх}	BLANK Hold Time	4	_	4		ns
9	t _{chav}	PCLK to DAC Output Valid (3)	5	30	5	30	ns
10	Δt_{CHAV}	DAC to DAC Skew (4)	-	2		2	ns

READ CYCLE

NO.	PARAMETER	PARAMETER	MS17 MIN.	6-50 MAX.	MS17 MIN	UNITS	
11	t _{BLBH}	Read Pulse Width	50		50		ns
12	t _{sval}	Register Select Setup Time	10		15		ns
13	t _{RLSX}	Register Select Hold Time	10		15		ns
14	t _{elox}	Read Enable to Output in Low Z	5		5		ns
15	t _{RLQV}	Read Enable to Output Valid	-	40	—	40	ns
16	t _{RHQX}	Output Hold Time	5	—	5		ns
17	t _{RHQZ}	Read Disable to Output in High Z ⁽⁵⁾	_	20	-	20	ns
18	t _{RHRL1}	Successive Read Interval (6)	3(t _{снсн})		3(t _{CHCH})		ns
19	t _{RHWL1}	Read Write Interval (6)	3(t _{снсн})		З(t _{снсн})		ns
20	t _{RHRL2}	Read After Color Read Interval (6)	6(t _{снсн})		6(t _{CHCH})		ns
21	t _{RHWL2}	Write After Color Read Interval (6)	6(t _{chch})		6(t _{chch})		ns

WRITE CYCLE

NO.	PARAMETER NAME	PARAMETER	MS17 MIN.	'6-50 MAX.	MS17 MIN.	UNITS	
22	t _{wLWH}	Write Pulse Width	50		50		ns
23	t _{svwL}	Register Select Setup Time	10		15		ns
24	t _{wLSX}	Register Select Hold Time	10		15		ns
25	t _{ovwh}	Data Setup to \overline{W} High	10		15		ns
26	t _{whdx}	Data Hold From W High	5		5		ns
27	t _{wHWL1}	Successive Write Interval (6)	3(t _{CHCH})		З(t _{снсн})		ns
28	t _{wHRL1}	Write to Read Interval (6)	З(t _{снсн})		З(t _{снсн})		ns
29	t _{wHWL2}	Write After Color Write Interval (6)	3(t _{CHCH})	_	3(t _{CHCH})	_	ns
30	t _{wHRL2}	Read After Color Write Interval (6)	З(t _{снсн})		З(t _{снсн})		ns
31	t _{wHRL3}	Read After Read Address Write (6)	6(t _{снсн})		6(t _{снсн})		ns

NOTES:

This parameter is the allowed pixel clock frequency variation. It does not permit the pixel clock to vary outside the minimum value for PCLK period (t_{crich}).
 Pixel address inputs must be set to a valid logic level with the appropriate setup and hold time at each rising edge of PCLK (this requirement includes the

2. Pixel address inputs must be set to a valid logic reversion with the appropriate setup and hold time at each hold goes of rock (the rock chart and the total chart and total chart and the total chart and

SYSTEM TIMING DIAGRAM



TIMING DIAGRAM DETAILING TIMING SPECIFICATIONS



3

BASIC READ CYCLE



BASIC WRITE CYCLE



WRITE TO PIXEL MASK REGISTER FOLLOWED BY READ



READ FROM PIXEL MASK OR PIXEL ADDRESS REGISTER (READ OR WRITE MODE) FOLLOWED BY READ



WRITE TO PIXEL MASK REGISTER FOLLOWED BY WRITE



READ FROM PIXEL MASK OR PIXEL ADDRESS REGISTER (READ OR WRITE MODE) FOLLOWED BY WRITE



COLOR VALUE READ FOLLOWED BY ANY READ



COLOR VALUE READ FOLLOWED BY ANY WRITE



COLOR VALUE WRITE FOLLOWED BY ANY READ



COLOR VALUE WRITE FOLLOWED BY ANY WRITE



READ COLOR VALUE THEN READ PIXEL ADDRESS REGISTER (RAM READ)



WRITE AND READ BACK PIXEL ADDRESS REGISTER (READ MODE)





WRITE AND READ BACK PIXEL ADDRESS REGISTER (RAM WRITE)

SYSTEM APPLICATIONS NOTES

Current Reference Decoupling

The DACs in the MOSEL MS176 are composed of switched current sources which are based around a current mirror. The total current output of each DAC is determined by the number of active current sources and the reference current I_{REF} . I_{REF} develops a voltage reference relative to V_{cc} for the current mirror. Voltage variation in V_{cc} not managed by the current reference circuit will result in variations in the DAC output current. If the bandwidth of the current reference circuit is not sufficient to track these V_{cc} variations, it is recommended that a high frequency capacitor in parallel with a larger capacitor be used to

couple the I_{REF} input to V_{cc}. This will enable the current source to track both high and low frequency variations of V_{cc}. (A coupling capacitor in the range of 47 to 100 μ F is appropriate for most applications.) If the variations of V_{cc} are minor, or are controlled by the reference circuit, then a coupling capacitor should not be used.

Power Supply

The MOSEL MS176 is a high speed device. During operation it may draw large transient currents from the power supply. To ensure proper operation good high frequency board layout techniques and power supply distribution should be used.

ORDERING INFORMATION

SPEED	ORDERING PART NUMBER	PACKAGE REFERENCE NO.	TEMPERATURE RANGE
40 MHZ	MS176-40JC	J44-2	0°C to + 70°C
40 MHZ	MS176-40PC	P28-1	0°C to + 70°C
50 MHZ	MS176-50JC	J44-2	0°C to + 70°C
50 MHZ	MS176-50PC	P28-1	0°C to + 70°C

PRELIMINARY

MS177

FEATURES

- · Combines high speed Color Palette RAM and Triple Video ĎAĊ.
- Power-Down mode requires only 2mA max, supply current. Excellent for laptop or battery backup systems.
- · Displays 256 colors simultaneously from a palette of 256K colors.
- · RGB analog outputs, 6-bit DAC per channel with composite blank.
- · Supports pixel rates up to 65 MHz.
- · Operates with either current or voltage reference
- Up to 6-bit per pixel resolution.
- Directly drives singly or doubly terminated 75Ω transmission lines.
- Pixel word mask for single cycle color updates.
- Asynchronous microprocessor compatible interface.
- TTL compatible inputs, single $5V \pm 10\%$ power supply.
- Packaged in JEDEC standard 44 pin PLCC package.

256 x 18 Video Color Palette with Power Down

GENERAL DESCRIPTION

The MOSEL MS177 is a high speed RAMDAC designed for video graphics applications. It combines a 256 x 18 color look-up table, triple 6-bit video digital to analog converters and an asynchronous bidirectional microprocessor interface into a single device.

Designed to support laptop and battery backed-up systems, the MS177 offers a special power-down mode. In this mode the palette clock and analog current sources are shut down, reducing supply current to only 2 mA maximum. It also supports both current and voltage reference modes, and offers differential and integral linearity errors of less than 0.5 LSB over the full temperature and voltage range.

The MS177 can display 256 colors selected from a total of 256K colors. The on-chip pixel word mask allows displayed colors to be changed in a single write cycle rather than by modifying the color look-up table. Each of the RED, GREEN and BLUE analog output signals can drive a single or doubly terminated 75Ω transmission line directly.

Intended for high-resolution graphics applications, the MOSEL MS177 is available with pixel rates ranging from 40 MHz to 65 MHz. and is fully compatible with VGA industry standards. It is pin compatible with the Brooktree Bt471 and can replace that device when overlay registers are not used. The MS177 is offered in the JEDEC standard 44 pin PLCC package.

FUNCTIONAL BLOCK DIAGRAM



MOSEL Corporation 914 West Maude Avenue, Sunnyvale, CA 94086 U.S.A. 408-733-4556

Mosel reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication.

PIN CONFIGURATION

(PIN 1 INDICATOR)

MS177

RS1 NC VCC VCC VCC VCC NC

4 6 6 6 6

GREEN BLUE REF

39 **р** Р7

38 Б

37 P5

36

35 P₃

34 P2

33

32 P₀

31

30 Бис

29 NC

DP₆

D P4

D P1

BLANK C

D₀ C D₁ C D₂ C D₃ C D₄ C

Б

D4 12

D5 13

D₆ 14

D7

ŵ 16

RS0

7

8

9

10

11

15

17

MOSEL

MS6130

1K x 8 CMOS Dual Port SRAM

FEATURES

- High-speed-55/70/90ns (Max.)
- Low Power dissipation
 325mW (Typ.) Operation
 5 μW (Typ.) Standby
- Single 5V power supply
- · Fully static operation
- · All inputs and outputs directly TTL compatible
- · Three state outputs
- Data retention supply voltage: 2.0-5.5V
- · Fully asynchronous operation from either port
- · On-chip arbitration logic
- Interrupt (INT) and busy (BUSY) flags
- Open drain outputs BUSY and INT

DESCRIPTION

The MOSEL MS6130 is a 8,192 bit dual port static random access memory organized as 1,024 words by 8 bits. It is built with MOSEL's high performance twin tub CMOS process. Eight-transistor full CMOS memory cell provides low standby current and high reliability. The low power (L) version offers a battery backup data retention capability where the circuit typically consumes only 2 μ W off a 2V battery. The MS6130 is packaged in a 48-pin 600 mil-DIP.

PIN CONFIGURATIONS

CE L 48 47 BUSYL C 46 INT, 45 44 43 A OL 6 A 1L 42 A 0R A 2L 8 41 40 A 2R 39 A 3R A 3L 9 10 A 5L 11 A 6L 12 38 37 🗖 A 5R A 7L 13 36 A 6R A 8L 14 35 A 9L 15 34 A 88 I/O _{0L} 16 I/O _{1L} 17 A 9R 33 1/O 7B 32 1/0 2L 18 31 1/O 6B I/O 2L I/O 3L I/O 4L I/O 5L I/O 6L I/O 7L 10 30 1/O 5R |/O 4R 20 29 21 28 22 27 1/O 1B 23 26 GND 24 25] I/O 0R



FUNCTIONAL BLOCK DIAGRAM

MOSEL Corporation 914 West Maude Avenue, Sunnyvale, CA 94086 U.S.A 408-733-4556

PIN DESCRIPTIONS

LEFT PORT	RIGHT PORT	NAMES		
CEL		CHIP ENABLE		
R/W	R/WR	READ/WRITE ENABLE		
ŌĒL		OUTPUT ENABLE		
BUSYL	BUSYR	BUSY FLAG		
INTL		INTERRUPT FLAG		
A _{0L} -A _{9L}	A _{0R} -A _{9R}	ADDRESS		
I/O _{0L} -I/O _{7L}	I/O _{0R} -I/O _{7R}	DATA INPUT/OUTPUT		
Vc	POWER			
GI	GROUND			

OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	Vcc
Commercial	0°C to + 70°C	5V ± 10%

FUNCTIONAL DESCRIPTION

The MS6130 provides two ports with separate controls, address and I/O that permit independent access for reads or writes to any location in memory. The MS6130 has an automatic power-down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power-down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control (\overline{OE}). In the read mode, the port's \overline{OE} turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table 1.

The interrupt (INT) permits communication between ports or systems. If the user chooses to use the interrupt function a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (\overline{INT} ,) is set when the right port writes to memory location 3FE (HEX). The left port clears the interrupt by reading address location 3FE. Likewise, the right port interrupt flag (INT_p) is set when the left port writes to memory location 3FF (HEX) and to clear the interrupt flag (\overline{INT}_{p}) , the right port must read the memory location 3FF. The message (8-bits) at 3FE or 3FF is userdefined. If the interrupt function is not used, address location 3FE and 3FF are not used as mail boxes but as part of the random access memory. Refer to Table II for the interrupt operation. The INTs have open drain drivers to allow OR-tied operation.

ARBITRATION LOGIC, FUNCTIONAL DESCRIPTION:

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The BUSY flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's BUSY flag. BUSY is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that the WRITE operation is invalid for the port that has BUSY set LOW. Both ports have READ access (valid data output) even the port that has BUSY set LOW. The delayed port will have access for WRITE operation when BUSY goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before \overline{CE} , on-chip control logic arbitration between \overline{CE}_{L} and \overline{CE}_{R} for access (refer to Table III, \overline{CE} Arbitration); or (2) if the \overline{CE} s are low before an address match, on-chip control logic arbitrates between left and right addresses for access (refer to Table IV, Address Arbitration). In either mode of arbitration, the delayed port's BUSY flag is set and will reset when the port granted access completes its operation. The BUSYs are open drain outputs allowing OR-tied operation.

TRUTH TABLES

TABLE I - NON-CONTENTION READ/WRITE CONTROL

LEFT	PORT INPU	TS ⁽¹⁾	RIGHT	PORT INP	FLAGS ⁽²⁾			
R/\overline{W}_L	CEL	ŌĒL	R/W _R	CER	OE _R	BUSY	BUSYR	FUNCTION
X	н	x	Х	Х	x	н	н	Left Port in Power Down Mode
X	х	х	х	н	X	н	н	Right Port in Power Down Mode
L	L	х	х	х	x	н	н	Data on Left Port Written Into Memory
н	L	L	X	х	x	н	н	Data in Memory Output on Left Port
х	х	x	L	L	х	н	н	Data on Right Port Written Into Memory
х	х	х	н	L	L	Н	Н	Data in Memory Output on Right Port

NOTES:

1. $\underline{A}_{0L} - \overline{A}_{9L} \neq \overline{A}_{0R} - \overline{A}_{9R}$

2. INT Flags DON'T CARE

H = HIGH, L = LOW, X = DON'T CARE

TABLE II – INTERRUPT FLAG

LEFT PORT						RIGHT PORT						
R/\overline{W}_L	CEL	ŌĒL	A _{0L} -A _{9L}	BUSYL	INT	R/\overline{W}_R	CER	\overline{OE}_{R}	A _{0R} -A _{9R}	BUSYR	INT	FUNCTION
L	L	х	3FF	Н	х	х	Х	Х	х	Х	L	Set Right INT _R Flag
Х	Х	Х	X	Х	Х	н	L	L	3FF	н	Н	Reset Right INT _R Flag
х	х	х	Х	х	L	L	L	Х	3FE	н	Х	Set Left INT L Flag
н	L	L	3FE	н	н	х	х	х	х	х	х	Reset Left INT Flag

NOTE:

H = HIGH, L = LOW, X = DON'T CARE

TABLE III - CE ARBITRATION WITH ADDRESS MATCH BEFORE CE

	LEFT PORT			RIGHT PORT				FLAG	S ⁽¹⁾	
R/\overline{W}_L	CEL		A _{0L} -A _{9L}	R/WR	CER	\overline{OE}_{R}	$A_{0R}-A_{9R}$	BUSYL	BUSYR	FUNCTION
X	LBR	х	MATCH	х	L	х	MATCH	н	L	Left Operation Permitted
										Right WRITE Not Permitted
X	L	х	MATCH	х	LBL	х	MATCH	L	н	Left WRITE Not Permitted
										Right Operation Permitted
Х	LST	Х	MATCH	Х	LST	Х	MATCH	н	L	Arbitration Resolved

NOTE:

1. INT Flags DON'T CARE

X = DON'T CARE, L = LOW, H = HIGH, LST = Low Same Time, LBR = Low Before Right, LBL = Low Before Left.

TABLE IV – ADDRESS ARBITRATION WITH CE LOW BEFORE ADDRESS MATCH

	LEFT PORT			RIGHT PORT				FLAG	S ⁽¹⁾	
R/WL	CEL	ŌĒL	A _{0L} -A _{9L}	R/W _R	CER	OER	A _{0R} -A _{9R}	BUSYL	BUSYR	FUNCTION
x	L	х	VBR	x	L	x	VALID	н	L	Left Operation Permitted Right WRITE Not Permitted
×	L	х	VALID	x	L	х	VBL	L	н	Left WRITE Not Permitted Right Operation Permitted
х	L	х	VST	x	L	x	VST	н	L	Arbitration Resolved

NOTE:

1. INT Flags DON'T CARE

X = DON'T CARE, L = LOW, H = HIGH, VST = Valid Same Time, VBR = Valid Before Right, VBL = Valid Before Left.

ABSOLUTE MAXIMUM RATINGS(1)

SYMBOL	PARAMETER	CONDITION	UNIT
V _{TERM}	Terminal Voltage with Repect to GND	-0.5 to +7.0	V
T _{BIAS}	Temperature Under Bias	-10 to +125	°C
T _{STG}	Storage Temperature	-40 to +150	°C
PT	Power Dissipation	1.0	w
I _{OUT}	DC Output Current	20	mA

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS (V_{cc} = 5V \pm 10%, T_A = 0 to +70°C)

				MS6130			MS6130L			
SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. ⁽¹⁾	MAX.	MIN.	TYP. ⁽¹⁾	MAX.	UNITS	
ll, I	Input Leakage Current	$V_{CC} = 5.5V, V_{IN} = 0V$ to V_{CC}	_		10	-		5	μA	
Lol	Output Leakage Current	$\overline{CE} = V_{IH}, V_{OUT} = 0Vt o V_{CC}$	_		10	—		5	μA	
V _{IH}	Input High Voltage		2.2		6.0	2.2		6.0	V	
V IL	Input Low Voltage		-0.5		0.8	-0.5		0.8	V	
I _{CC}	Dynamic Operating Current (Both Ports Active)	CE = V _{IL} , Outputs Open	-	65	170	—	65	120	mA	
I _{SB1}	Standby Current (Both Ports Standby)	CE _L and CE _R ≥V _{IH}	-	25	40	—	25	30	mA	
I _{SB2}	Standby Current (One Port Standby)	CE _L and CE _R ≥ V _{IH} Active Port Outputs Open	-	40	110	-	40	75	mA	
I _{SB3}	Full Standby Current (Both Ports Full Standby)	$\begin{array}{l} \hline Both \ Ports \\ \hline CE_L \ and \ \overline{CE_R} \geq V_{CC} \ -0.2V \\ V_{\ IN} \geq V_{CC} \ -0.2V \ or \ V_{IN} \leq 0.2V \end{array}$	-	0.001	0.5		0.001	0.1	mA	
I _{SB4}	Full Standby Current (One Port Full Standby)	One Ports \overline{CE}_{L} and $\overline{CE}_{R} \ge V_{CC} - 0.2V$ V _{IN} $\ge V_{CC} - 0.2V$ or V _{IN} $\le 0.2V$ Active Port Outputs Open	-	40	90	—	35	65	mA	
V _{OL}	Output Low Voltage	I _{OL} = 3.5mA	-		0.4	—	-	0.4	V	
	(I/O ₀ - I/O ₇)	I _{OL} = 8mA	-		0.5		—	0.5		
V _{OL}	Open Drain Output Low Voltage (BUSY, INT)	I _{OL} = 16mA	-		0.5	-		0.5	V	
V _{OH}	Output High Voltage	I _{OH} = -4mA	2.4			2.4			v	

NOTE:

1. $V_{cc} = 5.0V$, $T_{A} = +25^{\circ}C$.

CAPACITANCE⁽¹⁾ ($T_A = 25^{\circ}C$, f = 1.0MHz)

SYMBOL	PARAMETER	CONDITION	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V	10	pF
C _{OUT}	Input/Output	V _{OUT} = 0V	10	pF
	Capacitance			

1. This parameter is guaranteed and not 100% tested.

		MS	6130-55	MS	56130-70	M	S6130-90	
SYMBOL		MSE	130L-55	MS	6130L-70	MS	6130L-90	
	PARAMETER	MIN.	TYP. MAX.	MIN.	TYP. MAX.	MIN.	TYP. MAX.	UNITS
READ CYCL	E							
t _{RD}	Read Cycle Time	55		70		90		ns
t _{AA}	Address Access Time	—	55		70		90	ns
t _{ACE}	Chip Enable Access Time	—	55	—	70		90	ns
t _{AOE}	Output Enable Access Time	-	30	—	35	—	40	ns
t _{OH}	Output Hold From Address Change	5		10		10	—	ns
t _{LZ}	Output Low Z Time ^(1,2)	5		5	—	5		ns
t _{HZ}	Output High Z Time ^(1,2)	—	30	-	35		40	ns
t _{PU}	Chip Enable to Power Up Time ⁽²⁾	0		0		0		ns
t _{PD}	Chip Disable to Power Down Time ²⁾	-	35	—	40		50	ns
WRITE CYC	LE			_				
t _{wc}	Write Cycle Time	55	-	70		90		ns
t _{EW}	Chip Enable to End of Write	50		65		85		ns
t _{AW}	Address Valid to End of Write	50		65		85	—	ns
t _{AS}	Address Setup Time	0		0	—	0	_	ns
t _{WP}	Write Pulse Width	40		45		60		ns
t _{WR}	Write Recovery Time	0		0		0		ns
t _{DW}	Data Valid to End of Write	30		35		40		ns
t _{HZ}	Output High Z Time ^(1,2)	-	30	—	35	-	40	ns
t _{DH}	Data Hold Time	0		0	_	0	_	ns
t _{wz}	Write Enabled to Output in High $Z^{(1,2)}$	0	30	0	35	0	40	ns
t _{ow}	Output Active From End of Write (1,2)	0		0	—	0		ns
BUSY TIMIN	G							
t _{RC}	Read Cycle Time	55		70		90		ns
twc	Write Cycle Time	55		70	_	90		ns
t _{BAA}	BUSY Access Time to Address	—	30	-	35		45	ns
t _{BDA}	BUSY Disable Time to Address	—	30	-	35	-	45	ns
t _{BAC}	BUSY Access Time to Chip Enable	-	30	-	35	—	45	ns
t _{BDC}	BUSY Disable Time to Chip Enable	-	30	-	35	-	45	ns
t _{APS}	Arbitration Priority Set Up Time	5		5	_	5	_	ns
INTERRUPT	TIMING							
t _{AS}	Address Set Up Time	0		0		0		ns
twR	Write Recovery Time	0		0		0		ns
t _{INS}	Interrupt Set Time	—	40	-	45	-	55	ns
t _{INR}	Interrupt Reset Time	-	40	—	45		55	ns

NOTES:

1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2 & 3).

2. This parameter guaranteed but not tested.

3. A minimum 0.5 ms time delay is required after application of V_{cc} (5V) before device operation is achieved.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	5 ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2, and 3

*Including scope and jig.



TIMING WAVEFORMS READ CYCLE NO. 1 EITHER SIDE ^(1,2,6)



READ CYCLE NO. 2 EITHER SIDE (1,3)



WRITE CYCLE NO. 1 EITHER SIDE (4,7)



TIMING WAVEFORMS WRITE CYCLE NO. 2 EITHER SIDE (4,7)



CONTENTION CYCLE NO. 1 CE ARBITRATION

\overline{CE}_{L} VALID FIRST:



CE_R VALID FIRST:



TIMING WAVEFORMS CONTENTION CYCLE NO. 2 ADDRESS VALID ARBITRATION⁽⁵⁾

LEFT ADDRESS VALID FIRST:



RIGHT ADDRESS VALID FIRST:



INTERRUPT MODE^(5,8)



RIGHT SIDE CLEARS \overline{INT}_{R} :



TIMING WAVEFORMS RIGHT SIDE SETS INT, : twc ADDR_B WRITE 3FE -t_{AS} +t_{wR}+ R/\overline{W}_R -t_{INS}-+ \overline{INT}_L

LEFT SIDE CLEARS \overline{INT}_{L} :



NOTES:

- 1. R/W is high for Read Cycles.
- 2. Device is continuously enabled, $\overline{CE} = V_{\parallel}$.
- 3. Addresses valid prior to or coincident with \overline{CE} transition low.
- 4. If \overline{CE} goes high simultaneously with R/W high, the outputs remain in the high impedance state.
- 5. $\overline{CE}_{L} = \overline{CE}_{B} = V_{L}$.
- 6. $\overrightarrow{OE} = V_{IL}$ 7. $\overrightarrow{R/W} = V_{IH}$ during address transition.
- 8. \overline{INT}_{B} and \overline{INT}_{I} are reset (high) during power up.

MS6130

DATA RETENTION CHARACTERISTICS ($T_A = 0$ to +70°C, L Version Only)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. ⁽¹⁾	MAX.	UNIT
V _{DR}	V _{CC} for Data Retention		2.0	_		V
I _{CCDR}	Data Retention Current	$V_{CC} = 2.0V$	_	1.0	20	μA
t _{CDR}	Chip Deselect to Data Retention Time	$CS \ge V_{CC} - 2.0V$	0	—		ns
t _R	Operation Recovery Time	V $_{\rm IN} \ge V_{\rm CC} - 2.0 V \text{ or } \le 0.2 V$	t _{RC} ⁽²⁾	—		ns

NOTES:

1. $T_A = 25^{\circ}C$ 2. t_{RC} = Read Cycle Time

LOW \mathbf{V}_{cc} data retention waveform



ORDERING INFORMATION

SPEED (ns)	ORDERING PART NUMBER	PACKAGE REFERENCE NO.	TEMPERATURE RANGE
55	MS6130-55PC	P48-1	0°C to +70°C
55	MS6130L-55PC		0°C to +70°C
55	MS6130-55DC	D48-1	0°C to +70°C
55	MS6130L-55DC		0°C to +70°C
70	MS6130-70PC	P48-1	0°C to +70°C
70	MS6130L-70PC		0°C to +70°C
70	MS6130-70DC	D48-1	0°C to +70°C
70	MS6130L-70DC		0°C to +70°C
90	MS6130-90PC	P48-1	0°C to +70°C
90	MS6130L-90PC		0°C to +70°C
90	MS6130-90DC	D48-1	0°C to +70°C
90	MS6130L-90DC		0°C to +70°C

MOSEL

ADVANCED INFORMATION

8K x 8 Dual-Port Static RAM

MS6134

FEATURES

- High-speed access: 45/55/70ns available
- · Low Power consumption

Both ports active: 660mW Both ports standby: 1.1mW

- Wider word widths of 16-bits or more can easily be created by using the Master/Slave chip select and cascading more than one device
- On-chip arbitration logic
- · Single BE pin for Master or Slave operation
- · INT flag for port-to-port communication
- · Fully asynchronous operation from either port
- · Battery backup operation: 2 volts data retention
- TTL compatible, single 5V (± 10% power supply
- Available in a 64-lead gull wing plastic flatpack with 40mil lead spacing

DESCRIPTION

The MOSEL MS6134 is a high-speed 8K x 8 dual-port SRAM. The MS6134 is designed to be used as a stand-alone 64K-bit dual-port or as a combination Master/Slave dual-port for 16-bit or more word width systems. By grounding the Busy Output Enable (BE) pin to designate it as the Master and programming all others high as Slaves, error free operation is possible without any additional logic.

Both devices provide two independent ports with separate control, address and I/O pins that permit asynchronous operation from either port. In situations where a memory location is accessed simultaneously from both ports, arbitration logic decides which port has priority access and a busy signal (BUSY) is provided for the other port that is denied access. These parts also have portto-port communication capability which uses two message registers each paired with an Interrupt Flag (INT).

Fabricated using Mosel's high performance CMOS technology, these devices operate at a maximum of 120mA of supply current. These devices also have dual chip-select power down capability with a maximum of 200μ A standby current. This allows for battery back-up data retention for low power applications.

The MS6134 is packaged in a 64-lead gull-wing plastic flatpack with 40 mil lead spacing and operates over the commercial product temperature range.

FUNCTIONAL BLOCK DIAGRAM





PRELIMINARY

MS6394/6395

4K x 8 and 8K x 8 SRAMs with Address Latch and Chip Enable for Microcontroller Applications

FEATURES

- Supports direct interface to high-speed microcontrollers with multiplexed address and data.
- · On-chip transparent address latches
- 45/70/100 ns access times available support high-speed microcontrollers
- · Chip enable for powerdown 3 mA current
- · Output enable for easy bus access
- Low power consumption: 350 mW (typ.) Operating
- · Fully static operation
- · Three-state outputs
- Packaged in 28 pin 300 mil PDIP and 330 mil SOG

DESCRIPTION

The MOSEL MS6394 and MS6395 are CMOS static RAMs optimized for use with high-speed microcontrollers with multiplexed addresses (such as the Intel 8051). The devices are organized as 4096 words by 8 bits and 8192 words by 8 bits, and contain on-chip transparent address latches to retain memory address information. One device can replace a SRAM and an octal latch. These configurations offer a significant density and cost advantage over discrete implementations.

The MS6394 and MS6395 are manufactured in MOSEL's high performance CMOS technology and operate from a single 5V power supply. All inputs and outputs are TTL compatible. The devices are available packaged in a space saving 28 pin 300 mil DIP and in a standard 330 mil SO package.

PIN CONFIGURATIONS

28 PIN DIP and SOG

ALE 1 NC 2 A ₇ 3 A ₆ 4 A ₅ 5 A ₄ 4 A ₅ 6 A ₃ 7 A ₄ 9 A ₀ 10 DQ 1 11 DQ 2 12 DQ 3 13 GND 14	MOSEL MS6394 4K x 8	28 Voc 27 W 28 NC 25 A 23 A 23 A 23 A 23 A 24 A 25 G 26 G 27 A 20 E 19 DQ6 16 DQ5 15 DQ4	ALE 1 A12 2 A7 3 A6 4 A5 5 A4 6 A3 7 A2 8 A1 9 A0 10 DO 1 11 DO 2 12 DO 3 13 GND 14	MOSEL MS6395 8K x 8	28 V _{CC} 27 W 28 NC 25 As 24 As 23 At1 22 G 21 At0 20 E 19 DO8 18 DO2 16 DO2 15 DO4
					15 044

FUNCTIONAL BLOCK DIAGRAM (MS6394/6395)



MOSEL Corporation 914 West Maude Avenue, Sunnyvale, CA 94086 U.S.A 408-733-4556

PIN DESCRIPTIONS

A₀ - A₁₂ Address Inputs

These 12 or 13 address inputs select one of the 4096 or 8192 8-bit words in the RAM.

ALE Address Latch Enable

This active HIGH pin controls the internal transparent latches on pins $A_0 - A_{12}$. When ALE is HIGH the latch is transparent and the inputs on the address pins are applied to the memory array. On the falling edge of ALE the current input states of pins $A_0 - A_{12}$ are latched and remain applied to the memory array until ALE returns to the HIGH state.

G Output Enable

The output enable input is active LOW. If the output enable is active and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high-impedance state when \overline{G} is inactive.

E Chip Enable

 $\overline{\mathsf{E}}$ is active LOW. The chip enable must be active to read from or write to the device. If the chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high-impedance state when the device is deselected.

Write Enable Input

The write enable input is active LOW and controls read and write operations. When \overline{W} is HIGH and \overline{G} is LOW, output data will be present at the DQ pins; when \overline{W} is LOW, the data present on the DQ pins will be written into the selected memory location.

DQ₁ - DQ₈ Data Input/Output Ports

These 8 bidirectional ports are used to read data from or write data into the RAM.

V_{cc} Power Supply

GND Ground

TRUTH TABLE

MODE	W	Ē	Ĝ	I/O OPERATION	V _{CC} CURRENT
Power Down	Х	Н	x	High Z	ICCSB, ICCSB1
Output Disabled	н	L	н	High Z	lcc
Read	н	L	L	D _{OUT}	lcc
Write	L	L	Х	D _{IN}	lcc

ABSOLUTE MAXIMUM RATINGS (1)

SYMBOL	PARAMETER	VALUE	UNITS
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	v
T _{BIAS}	Temperature Under Bias	-10 to +125	°C
T _{STG}	Storage Temperature	-60 to +150	°C
PT	Power Dissipation	1.0	W
I _{OUT}	DC Output Current	20	mA

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Esposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	v _{cc}
Commercial	0°C to +70°C	5V ± 10%

DC ELECTRICAL CHARACTERISTICS (over the commercial operating range)

PARAMETER			MS	56394/639	5	
NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP. (1)	MAX.	UNITS
V IL	Guaranteed Input Low Voltage ⁽²⁾		-0.3	-	+0.8	V
V _{IH}	Guaranteed Input High Voltage ⁽²⁾		2.2	3.5	6.0	V
I _{IL}	Input Leakage Current	$V_{CC} = 5.5V$, $V_{IN} = GND$ to V_{CC}	-	-	5	μΑ
I _{OL}	Output Leakage Current	$V_{CC} = Max, \overline{G} = \overline{E} = V_{H}, V_{N} = 0V toV_{CC}$	-	-	5	μΑ
V _{OL}	Output Low Voltage	V _{CC} = Min, I _{OL} = 4mA	-	-	0.4	V
V _{OH}	Output High Voltage	V _{CC} = Min, I _{OH} = -1mA	2.4	-	-	V
I _{CC}	Operating Power Supply Current	$V_{CC} = Max, \overline{E} = V_{IL}, I_{DQ} = 0mA, F = F_{max}^{(3)}$	-	-	90	mA
I _{CCSB1}	Standby Power Supply Current	$V_{CC} = Max, \overline{E} = V_{IH}, I_{DQ} = 0mA$	-	8	15	mA
I _{CCSB2}	Power Down Power Supply Current	$\label{eq:VCC} \begin{split} V_{CC} &= Max, \ \overline{E} \geq V_{CC} - 0.2V, \ I_{DQ} = \ 0mA, \ V_{IN} \geq V_{CC} - 0.2V \ or \ V_{IN} \leq 0.2V \end{split}$	-	0.2	3	mA

1. Typical characteristics are at $V_{cc} = 5V$, $T_{A} = 25^{\circ}C$.

2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

3. $F_{MAX} = 1/t_{RC.}$

CAPACITANCE⁽¹⁾ ($T_{a} = 25^{\circ}C$, f = 1.0MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
CIN	Input Capacitance	V _{IN} = 0V	6	pF
C _{DQ}	Input/Output Capacitance	V _{DQ} = 0V	8	pF

1. This parameter is guaranteed and not tested.

AC TEST CONDITIONS

Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	≤5ns
Input and Output	1.5V
Timing Reference Level	

AC TEST LOADS AND WAVEFORMS



KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
XXX	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
\mathbb{R}	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

AC ELECTRICAL CHARACTERISTICS (over the commercial operating range) READ CYCLE

			MS63	394-45	MS6	394-70	MS6	394-10	
NAME	NAME	PARAMETER	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNIT
t _{AVAX}	t _{RC}	Read Cycle Time	45	-	70	-	100		ns
t _{AVQV}	t _{AA}	Address Access Time	-	45	-	70	-	100	ns
t _{ELQV}	t _{ACE}	Chip Enable Access Time	-	45	-	70	-	100	ns
t _{GLQV}	t _{OE}	Output Enable to Output Valid	-	25	-	30	-	30	ns
t _{ELQX}	t _{CLZ}	Chip Enable to Output in Low Z	5	-	5	-	5	-	ns
t _{GLQX}	t _{OLZ}	Output Enable to Output in Low Z	5	-	5	-	5	-	ns
t _{EHQZ}	t _{CHZ}	Chip Disenable to Output in HighZ	-	35	-	35	-	35	ns
t _{GHQZ}	t _{OHZ}	Output Disable to Output in High Z	-	30	-	30	-	30	ns
t _{AXQX}	t _{OH}	Output Hold from Address Change	5	-	5	-	5	-	ns
	t _{AS}	Address Latch Setup Time	3	-	3	-	3	-	ns
	t _{AH}	Address Latch Hold Time	15	-	15	-	20	-	ns
	t _{CPWL}	ALE Width Low	15	-	20	-	30	-	ns
	t _{CPWH}	ALE Width High	15	-	20	-	30	-	ns
	tAALE	Access Time from ALE	-	55	-	70	-	100	ns

SWITCHING WAVEFORMS (READ CYCLE)

READ CYCLE 1^(1,2,3) (ADDRESS ACCESS TIME - NON-PIPELINED)



READ CYCLE 2^(1,4) (CHIP ENABLE AND OUTPUT ENABLE ACCESS)



READ CYCLE 3(1) (PIPELINED)



Notes:

- 1. \overline{W} is high during all read cycles.
- 2. ALE must be high during non-pipelined cycles.
- 3. Output is continuously enabled.
- 4. Address must be valid sufficiently before G transition low to ensure address access specification not violated.
- Transition is measured ±500mV from steady state with C_L = 5pF as shown in Figure 1b on page 4. This parameter is guaranteed and not 100% tested.

AC ELECTRICAL CHARACTERISTICS (over the commercial operating range)

WRITE CYCLE

JEDEC PARAMETER	PARAMETER		MS6 MS6	394-45 395-45	MS MS	6394-70 6395-70	MS6 MS6	394-10 395-10	
NAME	NAME	PARAMETER	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNIT
t _{AVAX}	t _{WC}	Write Cycle Time	45	-	70	-	100	-	ns
t _{ELWH}	t _{cw}	Chip Enable to End of Write	40	-	60	-	80	-	ns
t _{wLWH}	t _{WP}	Write Pulse Width	35	-	50	-	50	-	ns
t _{WHQL}	t _{WLZ}	Write to Output in Low Z	5	-	5	-	5	-	ns
t _{WLQZ}	t _{WHZ}	Write to Output in High Z	-	30	-	30	-	35	ns
t _{DVWH}	t _{DW}	Data Valid to End of Write	20	-	30	-	40	-	ns
t _{WHDX}	t _{DH}	Data Hold from WriteTime	0	-	0	-	0	-	ns
	t _{AW}	Address Valid to End of Write	40	-	60	-	80	-	ns
t _{AVWL}	t _{WAS}	Address to Write Setup Time	8	-	10	-	15	-	ns
t _{WHAX}	t _{wR}	Write Recovery Time	0	-	0	-	0	-	ns
	t _{AS}	Address Latch Setup Time	3	-	3	-	3	-	ns
	t _{AH}	Address Latch Hold Time	15	-	15	-	20	-	ns

SWITCHING WAVEFORMS (WRITE CYCLE)

WRITE CYCLE 1 (1)



Notes:

- 1. \overline{W} must be high during address transitions.
- 2. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 3. $\rm D_{\rm out}$ is the same phase of write data of this write cycle.

Transition is measured ±500mV from steady state with C_L = 5pF as shown in Figure 1b on page 4. This parameter is guaranteed and not 100% tested.

ORDERING INFORMATION

MS6394 (4K x 8 Latch RAM)

SPEED (ns)	ORDERING PART NUMBER	PACKAGE REFERENCE NO.	TEMPERATURE RANGE
45	MS6394-45NC	P28-2	0°C to +70°C
70	MS6394-70NC		0°C to +70°C
100	MS6394-10NC		0°C to +70°C
45	MS6394-45FC	S28-2	0°C to +70°C
70	MS6394-70FC		0°C to +70°C
100	MS6394-10FC		0°C to +70°C

MS6395 (8K x 8 Latch RAM)

SPEED (ns)	ORDERING PART NUMBER	PACKAGE REFERENCE NO.	TEMPERATURE RANGE
45	MS6395-45NC	P28-2	0°C to +70°C
70	MS6395-70NC		0°C to +70°C
100	MS6395-10NC		0°C to +70°C
45	MS6395-45FC	S28-2	0°C to +70°C
70	MS6395-70FC		0°C to +70°C
100	MS6395-10FC		0°C to +70°C

MOSEL

PRELIMINARY

12K x 8 SRAM with Address Latch and Chip Enable for Multiplexed Microcontroller Applications

FEATURES

- Supports direct interface to high-speed microcontrollers with multiplexed address and data.
- · On-chip transparent address latches
- · 96K static RAM replaces 5 discrete chips
- 45/70/100 ns access times available support high-speed microcontrollers
- · Chip enable for powerdown 3 mA current
- Output enable for easy bus access
- Low power consumption: 350 mW (typ.) Operating
- · Fully static operation
- · Three-state outputs
- Packaged in 28 pin 300 mil PDIP and 330 mil SOG

DESCRIPTION

The MOSEL MS6397 is a CMOS static RAM optimized for use with high-speed microcontrollers with multiplexed addresses (such as the Intel 8051). The device is organized as 12288 words by 8 bits, and contains on-chip transparent address latches to retain memory address information. One MS6397 can replace an 8K x 8 SRAM, two 2K x 8 SRAMs and 2 octal latches. This configuration offers a significant density and cost advantages over a discrete implementation.

The MS6397 is manufactured in MOSEL's high performance CMOS technology and operates from a single 5V power supply. All inputs and outputs are TTL compatible. The device is available packaged in a space saving 28 pin 300 mil DIP and in a standard 330 mil SO package.

PIN CONFIGURATIONS

28 PIN DIP and SOG



FUNCTIONAL BLOCK DIAGRAM



MS6397

PIN DESCRIPTIONS

A₀ - A₁₃ Address Inputs

These 14 address inputs select one of the 12288 8-bit words in the RAM.

ALE Address Latch Enable

This active HIGH pin controls the internal transparent latches on pins $A_0 - A_{13}$. When ALE is HIGH the latch is transparent and the inputs on the address pins are applied to the memory array. On the falling edge of ALE the current input states of pins $A_0 - A_{13}$ are latched and remain applied to the memory array until ALE returns to the HIGH state.

G Output Enable

The output enable input is active LOW. If the output enable is active and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high-impedance state when \overline{G} is inactive.

E Chip Enable

 \overline{E} is active LOW. The chip enable must be active to read from or write to the device. If the chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high-impedance state when the device is deselected.

Write Enable Input

The write enable input is active LOW and controls read and write operations. When \overline{W} is HIGH and \overline{G} is LOW, output data will be present at the DQ pins; when \overline{W} is LOW, the data present on the DQ pins will be written into the selected memory location.

DQ₁ - DQ₈ Data Input/Output Ports

These 8 bidirectional ports are used to read data from or write data into the RAM.

V_{cc} Power Supply

GND Ground

TRUTH TABLE

MODE	W	Ē	Ğ	I/O OPERATION	V _{CC} CURRENT
Power Down	x	Н	x	High Z	ICCSB, ICCSB1
Output Disabled	н	L	н	High Z	lcc
Read	н	L	L	D _{OUT}	lcc
Write	L	L	Х	D _{IN}	l _{cc}

MEMORY BLOCK SELECT

A ₁₃	A ₁₂	DQ Status; Memory Block Selected
н	н	High Z; Chip Deselected
н	L	Active; Top 4K block
L	Н	Active; Mid 4K block
L	L	Active; Low 4K block

3

ABSOLUTE MAXIMUM RATINGS (1)

SYMBOL	PARAMETER	VALUE	UNITS
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	v
T _{BIAS}	Temperature Under Bias	-10 to +125	°C
T _{STG}	Storage Temperature	-60 to +150	°C
P _T	Power Dissipation	1.0	w
I _{OUT}	DC Output Current	20	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Esposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	v _{cc}
Commercial	0°C to +70°C	$5V\pm10\%$

PARAMETER				MS6397		
NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP. (1)	MAX.	UNITS
V IL	Guaranteed Input Low Voltage ⁽²⁾		-0.3	-	+0.8	V
V _{IH}	Guaranteed Input High Voltage ⁽²⁾		2.2	3.5	6.0	V
I _{IL}	Input Leakage Current	$V_{CC} = 5.5V$, $V_{IN} = GND$ to V_{CC}	-	-	5	μA
I _{OL}	Output Leakage Current	$V_{CC} = Max, \overline{G} = \overline{E} = V_{H}, V_{N} = 0V \text{ to } V_{C}$	-	-	5	μA
V _{OL}	Output Low Voltage	V _{CC} = Min, I _{OL} = 4mA	-	-	0.4	V
V _{OH}	Output High Voltage	V _{CC} = Min, I _{OH} = -1mA	2.4	-	-	V
I _{CC}	Operating Power Supply Current	$V_{CC} = Max, \overline{E} = V_{IL}, I_{DQ} = 0mA, F = F_{m ax}^{(3)}$	-	-	90	mA
I _{CCSB1}	Standby Power Supply Current	$V_{CC} = Max, \overline{E} = V_{H}, I_{DQ} = 0mA$	-	8	15	mA
I _{CCSB2}	Power Down Power Supply Current	$V_{CC} = Max, \overline{E} \ge V_{CC} - 0.2V, I_{DQ} = 0 \text{mA}, V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$	-	0.2	3	mA

Typical characteristics are at V_{cc} = 5V, T_A = 25°C.
 These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

3. $F_{MAX} = 1/t_{BC}$

CAPACITANCE⁽¹⁾ ($T_{A} = 25^{\circ}C$, f = 1.0MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V	6	рF
C _{DQ}	Input/Output Capacitance	$V_{DQ} = 0V$	8	pF

1. This parameter is guaranteed and not tested.

AC TEST CONDITIONS

Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	≤5ns
Input and Output	1.5V
Timing Reference Level	

AC TEST LOADS AND WAVEFORMS



KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
XXX	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
\mathbb{R}	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

AC ELECTRICAL CHARACTERISTICS (over the commercial operating range) READ CYCLE

JEDEC PARAMETER	PARAMETER		MS6	397-45	MS	6397-70	мзе	6397-10	
NAME	NAME	PARAMETER	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNIT
t _{AVAX}	t _{RC}	Read Cycle Time	45	-	70	-	100		ns
t _{AVQV}	t _{AA}	Address Access Time	-	45	-	70	-	100	ns
t _{ELQV}	t _{ACE}	Chip Enable Access Time	-	45	-	70	-	100	ns
t _{GLQV}	t _{OE}	Output Enable to Output Valid	-	25	-	30	-	30	ns
t _{ELQX}	t _{CLZ}	Chip Enable to Output in Low Z	5	-	5	-	5	-	ns
t _{GLQX}	t _{OLZ}	Output Enable to Output in Low Z	5	-	5	-	5	-	ns
t _{EHQZ}	t _{CHZ}	Chip Disenable to Output in HighZ	-	35	-	35	-	35	ns
t _{GHQZ}	t _{OHZ}	Output Disable to Output in High Z	-	30	-	30	-	30	ns
t _{AXQX}	t _{OH}	Output Hold from Address Change	5	-	5	-	5	-	ns
	t _{AS}	Address Latch Setup Time	3	-	3	-	3	-	ns
	t _{AH}	Address Latch Hold Time	15	-	15	-	20	-	ns
	t _{CPWL}	ALE Width Low	15	-	20	-	30	-	ns
	t _{CPWH}	ALE Width High	15	-	20	-	30	-	ns
	t _{AALE}	Access Time from ALE	-	55	-	70	-	100	ns

SWITCHING WAVEFORMS (READ CYCLE)

READ CYCLE 1^(1,2,3) (ADDRESS ACCESS TIME - NON-PIPELINED)



READ CYCLE 2^(1,4) (CHIP ENABLE AND OUTPUT ENABLE ACCESS)



READ CYCLE 3(1) (PIPELINED)



Notes:

- 1. \overline{W} is high during all read cycles.
- 2. ALE must be high during non-pipelined cycles.
- 3. Output is continuously enabled.
- 4. Address must be valid sufficiently before G transition low to ensure address access specification not violated.
- Transition is measured ±500mV from steady state with C_L = 5pF as shown in Figure 1b on page 4. This parameter is guaranteed and not 100% tested.

AC ELECTRICAL CHARACTERISTICS (over the commercial operating range)

WRITE CYCLE

JEDEC PARAMETER	PARAMETER		MS6397-45 MS6397-70		MS6397-10				
NAME	NAME	PARAMETER	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNIT
t _{AVAX}	t _{WC}	Write Cycle Time	45	-	70	-	100	-	ns
t _{ELWH}	t _{CW}	Chip Enable to End of Write	40	-	60	-	80	-	ns
t _{wLWH}	t _{WP}	Write Pulse Width	35	-	50	-	50	-	ns
t _{WHQL}	t _{WLZ}	Write to Output in Low Z	5	-	5	-	5	-	ns
t _{WLQZ}	t _{wHZ}	Write to Output in High Z	-	30	-	30	-	35	ns
t _{DVWH}	t _{DW}	Data Valid to End of Write	20	-	30	-	40	-	ns
t _{wHDX}	t _{DH}	Data Hold from WriteTime	0	-	0	-	0	-	ns
	t _{AW}	Address Valid to End of Write	40	-	60	-	80	-	ns
t _{AVWL}	t _{WAS}	Address to Write Setup Time	8	-	10	-	15	-	ns
t _{WHAX}	t _{WR}	Write Recovery Time	0	-	0	-	0	-	ns
	t _{AS}	Address Latch Setup Time	3	-	3	-	3	-	ns
	t _{AH}	Address Latch Hold Time	15	-	15	-	20	-	ns

SWITCHING WAVEFORMS (WRITE CYCLE)

WRITE CYCLE 1 (1)



Notes:

- 1. \overline{W} must be high during address transitions.
- 2. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 3. D_{out} is the same phase of write data of this write cycle. 4. Transition is measured ±500mV from steady state with $C_L = 5pF$ as shown in Figure 1b on page 4. This parameter is guaranteed and not 100% tested.

ORDERING INFORMATION

SPEED			
(113)	FAIT NOMBER	FACKAGE HEI ENERGE NO.	HANGL
45	MS6397-45NC	P28-2	0°C to +70°C
70	MS6397-70NC		0°C to +70°C
100	MS6397-10NC		0°C to +70°C
45	MS6397-45FC	S28-2	0°C to +70°C
70	MS6397-70FC		0°C to +70°C
100	MS6397-10FC		0°C to +70°C

PRELIMINARY

MS6398

16K x 8 SRAM with Address Latch and Chip Enable for Microcontroller Applications

FEATURES

- Supports direct interface to high-speed microcontrollers with multiplexed address and data.
- · On-chip transparent address latches
- 45/70/100 ns access times available support high-speed microcontrollers
- Chip enable for powerdown 3 mA current
- · Output enable for easy bus access
- Low power consumption: 350 mW (typ.) Operating
- · Fully static operation
- · Three-state outputs
- Packaged in 28 pin 300 mil PDIP and 330 mil SOG

DESCRIPTION

The MOSEL MS6398 is a CMOS static RAM optimized for use with high-speed microcontrollers with multiplexed addresses (such as the Intel 8051). The device is organized as 16384 words by 8 bits, and contain on-chip transparent address latches to retain memory address information. One device can replace a combination of SRAMs, and an octal latch. This configuration offers a significant density and cost advantage over a discrete implementation.

The MS6398 is manufactured in MOSEL's high performance CMOS technology and operate from a single 5V power supply. All inputs and outputs are TTL compatible. The device is available packaged in a space saving 28 pin 300 mil DIP and in a standard 330 mil SO package.

FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATIONS

28 PIN DIP and SOG





MOSEL Corporation 914 West Maude Avenue, Sunnyvale, CA 94086 U.S.A 408-733-4556

PIN DESCRIPTIONS

A₀ - A₁₃ Address Inputs

These 14 address inputs select one of the 16384 8-bit words in the RAM.

ALE Address Latch Enable

This active HIGH pin controls the internal transparent latches on pins $A_0 - A_{13}$. When ALE is HIGH the latch is transparent and the inputs on the address pins are applied to the memory array. On the falling edge of ALE the current input states of pins $A_0 - A_{13}$ are latched and remain applied to the memory array until ALE returns to the HIGH state.

G Output Enable

The output enable input is active LOW. If the output enable is active and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high-impedance state when \overline{G} is inactive.

E Chip Enable

 $\overline{\mathsf{E}}$ is active LOW. The chip enable must be active to read from or write to the device. If the chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high-impedance state when the device is deselected.

Write Enable Input

The write enable input is active LOW and controls read and write operations. When \overline{W} is HIGH and \overline{G} is LOW, output data will be present at the DQ pins; when \overline{W} is LOW, the data present on the DQ pins will be written into the selected memory location.

DQ₁ - DQ₈ Data Input/Output Ports

These 8 bidirectional ports are used to read data from or write data into the RAM.

V_{cc} Power Supply

GND Ground

TRUTH TABLE

MODE	W	Ē	Ğ	I/O OPERATION	V _{CC} CURRENT
Power Down	x	Н	х	High Z	I _{CCSB} , I _{CCSB1}
Output Disabled	н	L	н	High Z	l _{cc}
Read	Н	L	L	D _{OUT}	lcc
Write	L	L	х	D _{IN}	l _{cc}

ABSOLUTE MAXIMUM RATINGS (1)

SYMBOL	PARAMETER	VALUE	UNITS
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	v
T _{BIAS}	Temperature Under Bias	-10 to +125	°C
T _{STG}	Storage Temperature	-60 to +150	°C
P _T	Power Dissipation	1.0	W
I _{OUT}	DC Output Current	20	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Esposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING BANGE

RANGE	AMBIENT TEMPERATURE	v _{cc}
Commercial	0°C to +70°C	5V ± 10%

DC ELECTRICAL CHARACTERISTICS (over the commercial operating range)

PARAMETER				MS6398		
NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP. (1)	MAX.	UNITS
V _{IL}	Guaranteed Input Low Voltage ⁽²⁾		-0.3	-	+0.8	V
V IH	Guaranteed Input High Voltage ⁽²⁾		2.2	3.5	6.0	V
I _{IL}	Input Leakage Current	V_{CC} = 5.5V, V_{IN} = GND to V_{CC}	-	-	5	μA
I _{OL}	Output Leakage Current	$V_{CC} = Max, \overline{G} = \overline{E} = V_{IH}, V_{IN} = 0V to V_{CC}$	-	-	5	μA
V _{OL}	Output Low Voltage	V _{CC} = Min, I _{OL} = 4mA	-	-	0.4	V
V _{OH}	Output High Voltage	V _{CC} = Min, I _{OH} = -1mA	2.4	-	-	V
I _{cc}	Operating Power Supply Current	$V_{CC} = Max, \overline{E} = V_{IL}, I_{DQ} = 0mA, F = F_{max}^{(3)}$	-	-	90	mA
I _{CCSB1}	Standby Power Supply Current	$V_{CC} = Max, \overline{E} = V_{IH}, I_{DQ} = 0mA$	-	8	15	mA
I _{CCSB2}	Power Down Power Supply Current	$\begin{array}{l} V_{CC} = Max, \overline{E} \geq V_{CC} \mbox{ - } 0.2V, I_{DQ} = \mbox{ 0mA}, V_{IN} \geq V_{CC} \mbox{ - } 0.2V \mbox{ or } V_{IN} \leq 0.2V \end{array}$	-	0.2	3	mA

Typical characteristics are at V_{cc} = 5V, T_A = 25°C.
 These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

3. $F_{MAX} = 1/t_{RC}$

CAPACITANCE⁽¹⁾ ($T_{A} = 25^{\circ}C$, f = 1.0MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V	6	pF
C _{DQ}	Input/Output Capacitance	$V_{DQ} = 0V$	8	pF

1. This parameter is guaranteed and not tested.

AC TEST CONDITIONS

Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	≤5ns
Input and Output	1.5V
Timing Reference Level	

AC TEST LOADS AND WAVEFORMS



KEY TO SWITCHING WAVEFORMS



3

AC ELECTRICAL CHARACTERISTICS (over the commercial operating range) READ CYCLE

JEDEC			MS63	398-45	MS6	398-70	MS6	398-10	
PARAMETER	PARAMETER								
NAME	NAME	PARAMETER	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNIT
t _{AVAX}	t _{RC}	Read Cycle Time	45	-	70	-	100		ns
t _{AVQV}	t _{AA}	Address Access Time	-	45	-	70	-	100	ns
t _{ELQV}	t _{ACE}	Chip Enable Access Time	-	45	-	70	-	100	ns
t _{GLQV}	t _{OE}	Output Enable to Output Valid	-	25	-	30	-	30	ns
t _{ELQX}	t _{CLZ}	Chip Enable to Output in Low Z	5	-	5	-	5	-	ns
t _{GLQX}	t _{OLZ}	Output Enable to Output in Low Z	5	-	5	-	5	-	ns
t _{EHQZ}	t _{CHZ}	Chip Disenable to Output in HighZ	-	35	-	35	-	35	ns
t _{GHQZ}	t _{OHZ}	Output Disable to Output in High Z	-	30	-	30	-	30	ns
t _{AXQX}	t _{OH}	Output Hold from Address Change	5	-	5	-	5	-	ns
	t _{AS}	Address Latch Setup Time	3	-	3	-	3	-	ns
	t _{AH}	Address Latch Hold Time	15	-	15	-	20	-	ns
	t _{CPWL}	ALE Width Low	15	-	20	-	30	-	ns
	t _{CPWH}	ALE Width High	15	-	20	-	30	-	ns
	t _{AALE}	Access Time from ALE	-	55	-	70	-	100	ns
SWITCHING WAVEFORMS (READ CYCLE)

READ CYCLE 1^(1,2,3) (ADDRESS ACCESS TIME - NON-PIPELINED)



READ CYCLE 2^(1,4) (CHIP ENABLE AND OUTPUT ENABLE ACCESS)



READ CYCLE 3(1) (PIPELINED)



Notes:

- 1. W is high during all read cycles.
- 2. ALE must be high during non-pipelined cycles.

- 3. Output is continuously enabled.
- 4. Address must be valid sufficiently before G transition low to ensure address access specification not violated.
- 5. Transition is measured ±500mV from steady state with C_L = 5pF as shown in Figure 1b on page 4. This parameter is guaranteed and not

100% tested.

AC ELECTRICAL CHARACTERISTICS (over the commercial operating range)

WRITE CYCLE

JEDEC			MS6398-45		MS6398-70		MS6	398-10	
PARAMETER	PARAMETER	DADAMETED		MAY	MIN	MAY	AUNI	MAY	LINUT
	NAME	PANAMETEN	WIIN.	WAA.	WINA.	WAA.	WITN.	MAA.	
t _{AVAX}	t _{wc}	Write Cycle Time	45	-	70	-	100	-	ns
t _{ELWH}	t _{cw}	Chip Enable to End of Write	40	-	60	-	80	-	ns
t _{wLWH}	t _{WP}	Write Pulse Width	35	-	50	-	50	-	ns
tWHQL	t _{WLZ}	Write to Output in Low Z	5	-	5	-	5	-	ns
t _{WLQZ}	t _{WHZ}	Write to Output in High Z	-	30	-	30	-	35	ns
t _{DVWH}	t _{DW}	Data Valid to End of Write	20	-	30	-	40	-	ns
t _{WHDX}	t _{DH}	Data Hold from WriteTime	0	-	0	-	0	-	ns
	t _{AW}	Address Valid to End of Write	40	-	60	-	80	-	ns
t _{AVWL}	t _{WAS}	Address to Write Setup Time	8	-	10	-	15	-	ns
t _{WHAX}	t _{WR}	Write Recovery Time	0	-	0	-	0	-	ns
	t _{AS}	Address Latch Setup Time	3	-	3	-	3	-	ns
	t _{AH}	Address Latch Hold Time	15	-	15	-	20	-	ns

SWITCHING WAVEFORMS (WRITE CYCLE)

WRITE CYCLE 1 (1)



Notes:

- 1. W must be high during address transitions.
- 2. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 3. D_{our} is the same phase of write data of this write cycle. 4. Transition is measured \pm 500mV from steady state with C_L = 5pF as shown in Figure 1b on page 4. This parameter is guaranteed and not 100% tested.

ORDERING INFORMATION

SPEED (ns)	ORDERING PART NUMBER	PACKAGE REFERENCE NO.	TEMPERATURE RANGE
45	MS6398-45NC	P28-2	0°C to +70°C
70	MS6398-70NC		0°C to +70°C
100	MS6398-10NC		0°C to +70°C
45	MS6398-45FC	S28-2	0°C to +70°C
70	MS6398-70FC		0°C to +70°C
100	MS6398-10FC]	0°C to +70°C

MOSEL

ADVANCE INFORMATION

MS64100 32K x 8 Parity Ram

FEATURES

- High speed 25/35 ns (Max.)
- 32K x 8 external; 32K x 9 internal
- On chip parity generation and checking
- · Automatic power-down when chip disabled
- · Lower power consumption:
 - 715mW (Max.) Operating
 - 138mW (Max.) Standby
- TTL compatible interface levels
- Single 5V power supply
- · Fully static operation
- Three state outputs
- Two chip enables (\overline{E}_1 and E_2) for simple memory expansion
- Fast E₂ access time (14ns) to support cache applications

DESCRIPTION

The MOSEL MS64100 Parity RAM is a high speed, CMOS Static RAM with on board parity generation and parity error detection circuitry. It is organized as 32,768 words of 8 bits each externally. Internally the organization is 32,768 x 9; the 9th parity bit is generated and checked on chip.

The MS64100 is ideal for use in cache or main memory applications for high reliability systems that require extra system diagnostic capability and/or protection from soft errors. Such applications Include financial transaction processing, medical or military systems.

The MS64100 insures the detection of all single bit errors, providing several orders of magnitude of increased protection against alpha-particle induced soft errors and other bit error mechanisms. In a cache application the correct data can be retrieved from main memory in the event of an error.

The MS64100 operates from a single 5 volt power supply. All inputs and outputs are TTL compatible. The MOSEL MS64100 is packaged in a space saving 32 pin 300 mil plastic DIP package and 330 mil SO package.

PIN CONFIGURATIONS



FUNCTIONAL BLOCK DIAGRAM



MOSEL Corporation 914 West Maude Avenue, Sunnyvale, CA 94086 U.S.A 408-733-4556

PIN DESCRIPTIONS

A₀ - A₁₂ Address Inputs

These 13 address inputs select one of the 8192 8-bit words in the RAM.

E₁ Chip Enable 1 Input

E, Chip Enable 2 Input

 $\overline{E}_{,i}$ is active LOW and E_{2} is active HIGH. Both chip enables must be active to read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high-impedance state when the device is deselected.

G Output Enable Input

The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when \overline{G} is inactive.

PE Parity Error

During a read cycle, the $\overrightarrow{\text{PE}}$ goes low to signal that a parity error has occurred, or remains in the high Z state if there is no parity error. During a write cycle, the MS64100 generates a 9th parity bit on chip which is written into the memory array. If the $\overrightarrow{\text{PE}}$ pin is forced low during the write, a false entry will be made for the parity bit. This will result in a parity error signal during subsequent read cycles.

Write Enable Input

The write enable input is active LOW and controls read and write operations. With the chip selected, when \overline{W} is HIGH and \overline{G} is LOW, output data will be present at the DQ pins; when \overline{W} is LOW, the data present on the DQ pins will be written into the selected memory location.

DQ₁ - DQ₈ Data Input/Output Ports

These 8 bidirectional ports are used to read data from or write data into the RAM.

V_{cc} Power Supply

GND Ground

Ē	E ₂	W	G	MODE	SUPPLY CURRENT	I/O, PE STATE
Н	х	х	х	Standby	I _{SB}	High Z
L	L	х	х	Deselect	lcc	High Z
L	н	Н	н	D _{OUT} Disable	lcc	High Z
L	н	Н	L	Read	lcc	D _{OUT}
L	Н	L	x	Write	lcc	D _{IN}

TRUTH TABLE

Vcc

5V ± 10%

ABSOLUTE MAXIMUM RATINGS (1)

SYMBOL	PARAMETER	RATING	UNITS
V _{TERM}	Terminal Voltage with	0.5 to +7.0	V
Respect to GND			
T _{BIAS}	T _{BIAS} Temperature Under Bias		°C
T _{STG}	Storage Temperature	-45 to +125	°C
P _T Power Dissipation		1.0	W
I _{OUT}	DC Output Current	20	mA

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS (over the operating range)

PARAMETER					MS64100)	
NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP. ⁽¹⁾	MAX.	UNITS	
V _{IL}	Guaranteed Input Low Voltage ⁽²⁾			-2.0	-	0.8	V
V _{IH}	Guaranteed Input High Voltage ⁽²⁾			2.2	-	6.0	V
I _{IL}	Input Leakage Current	$V_{CC} = Max, V_{IN} = 0V \text{ to } V_{CC}$		-5	-	5	μA
l _{OL}	Output Leakage Current	$V_{CC} = Max$, $\overline{E}_1 = V_{IH}$, or $E_2 = V_{IL}$, or $\overline{G} = V_{IH}$, $V_{IN} = 0$	-5	-	5	μA	
V _{OL}	Output Low Voltage	V _{CC} = Min, I _{OL} = 8mA			-	0.4	V
V _{OH}	Output High Voltage	V _{CC} = Min, I _{OH} = -4mA		2.4	-	-	V
lcc	Operating Power Supply Current	$V_{CC} = Max$, $\overline{E}_1 = V_{IL}$, $I_{I/O} = 0mA$, $F = F_{max}^{(3)}$	25 ns	-	-	130	mA
		35 ns		-	-	110	
I _{CCSB}	Standby Power Supply Current	V_{CC} = Max, \overline{E}_{1} = $V_{IH},$ I $_{I/O}$ = 0mA , V_{IN} \leq 0.2V		-	-	25	mA
I _{CCSB1}	Power Down Power Supply Current	$V_{CC} = Max, \overline{E}_1 > V_{CC} - 0.2V$ $V_{IN} > V_{CC} - 0.2V$ or $V_{IN} < 0.2V$		-	-	15	mA

OPERATING RANGE

TEMPERATURE

0°C to +70°C

RANGE

Commercial

1. Typical characteristics are at $V_{cc} = 5V$, $T_A = 25^{\circ}C$.

2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included;

-2.0 V_{IL} min for pulse width of less than 20ns: V_{IL} min = -0.5V at DC levels

3. $F_{MAX} = 1/t_{RC}$

CAPACITANCE⁽¹⁾ ($T_A = 25^{\circ}C$, f = 1.0MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT	
C _{IN}	Input Capacitance	$V_{IN} = 0V$	7	рF	
C _{DQ}	Input/Output Capacitance	V _{1/O} = 0V	8	pF	

1. This parameter is guaranteed and not tested.

135

PID049

AC TEST CONDITIONS

Input Pulse Levels	0.6 to 2.4V
Input Rise and Fall Times	3 ns
Input and Output	Input : V _{IL} = 0.8V, V _{IH} = 2.2V
Timing Reference Level	Output: $V_{IL} = 0.8V$, $V_{OH} = 2.2V$

AC TEST LOADS AND WAVEFORMS



KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
XXX	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
\mathbb{R}	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

AC ELECTRICAL CHARACTERISTICS (over the operating range) READ CYCLE

Figure 2

JEDEC			N	IS6410	0-25	M	S6410	0-35	
PARAMETER NAME	PARAMETER NAME	PARAMETER	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNIT
t _{AVAX}	t _{RC}	Read Cycle Time	25	-	-	35	-	-	ns
t _{AVQV}	t _{AA}	Address Access Time	-	-	25	-	-	35	ns
t _{E1LQV}	t _{ACS1}	Chip Enable Access Time \overline{E}_1	-	-	25	-	-	35	ns
t _{E2HQX}	t _{ACS2}	Chip Enable Access Time E ₂	-	-	14	-	-	15	ns
t _{GLQV}	t _{OE}	Output Enable to Output Valid	-	-	12	-	-	14	ns
t _{E1LQX}	t _{CLZ1}	Chip Enable to Output Low Z \overline{E}_1	5	-	-	8	-	-	ns
t _{E2HQX}	t _{CLZ2}	Chip Enable to to Output Low Z E ₂	2	-	-	3	-	-	ns
t _{GLQX}	t _{oLZ}	Output Enable to Output in Low Z	2	-	- `	3	-	-	ns
t _{E1HQZ}	t _{CHZ1}	Chip Disable to Output in High Z \overline{E}_1	1	-	15	1	-	15	ns
t _{E2LQZ}	t _{CHZ2}	Chip Disable to Output in High Z E ₂	1	-	15	1	-	15	ns
t _{GHQZ}	t _{OHZ}	Output Disable to Output in High Z	1	-	15	1	-	15	ns
t _{AXQX}	t _{OH}	Output Hold from Address Change	3	-	-	3	-	-	ns

SWITCHING WAVEFORMS (READ CYCLE)

READ CYCLE 1(1,2,4)



READ CYCLE 2(1,3,4)



READ CYCLE 3(1,4)



NOTES:

- 1. \overline{W} is high for READ Cycle.
- 2. Device is continuously selected $\overline{E}_1 = V_{\mu}$ and $E_2 = V_{\mu}$. 3. <u>A</u>ddress valid prior to or coincident with \overline{E}_1 transition low and/or E_2 transition high.
- 4. $\overline{G} = V_{\parallel}$.
- 5. Transition is measured ± 500mV from steady state with C_L = 5pF as shown in Figure 1b. This parameter is guaranteed but not 100% tested.

3

AC ELECTRICAL CHARACTERISTICS (over the operating range)

WRITE CYCLE

JEDEC				MS	64100	-25	MS	64100	-35	
PARAMETER NAME	PARAMETER NAME	PARAMETER		MIN.	TYP.	MAX.	MIN.	ТҮР.	MAX.	UNIT
t _{AVAX}	twc	Write Cycle Time		25	-	-	35	-	-	ns
t _{E1LWH}	t _{CW1}	Chip Enable to End of Write		16	-	-	26	-	-	ns
t _{E2LWH}	t _{CW2}	Chip Enable to End of Write		13	-	-	20	-	-	ns
t _{AVWL}	t _{AS}	Address Set up Time		0	-	-	0	-	-	ns
t _{AVWH}	t _{AW}	Address Valid to End of Write		18	-	-	28	-	-	ns
t _{WLWH}	t _{WP}	Write Pulse Width		15	-	-	20	-	-	ns
t _{WHAX}	t _{WR1}	Write Recovery Time	$\overline{E}_1,\overline{W}$	0	-	-	0	-	-	ns
t _{E2LAX}	t _{WR2}	Write Recovery Time	E ₂	0	-	-	0	-	-	ns
t _{WLQZ}	t _{WHZ}	Write to Output in High Z		0	-	8	0	-	14	ns
t _{DVWH}	t _{DW}	Data to Write Time Overlap		8	-	-	12	-	-	ns
t _{WHDX}	t _{DH}	Data Hold from Write Time		0	-	-	0	-	-	ns
t _{GHQZ}	t _{OHZ}	Output Disable to Output in High Z		1	-	15	1	-	15	ns
t _{WHQX}	tow	Output Active from End of Write		0	-	-	0	-	-	ns

SWITCHING WAVEFORMS (WRITE CYCLE)

WRITE CYCLE 1⁽¹⁾



WRITE CYCLE 2(1,6)



NOTES:

- 1. W must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap of E, and E, active and W low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- T_{we} is measured from the earlier of \vec{E} , or \vec{W} going high or E_2 going low at the end of write cycle. 3.
- During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied. 4.
- If the E, low transition or the E, high transition occurs simultaneously with the W low transitions or after the W transition, outputs remain 5. in a high impedance state.
- 6. \overline{G} is continuously low ($\overline{G} = V_{\mu}$).
- 7. D_{out} is the same phase of write data of this write cycle.
- B₀₀ is the read data of next address.
 If E₁ is low and E₂ is high during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. Transition is measured ±500mV from steady state with C₁ = 5pF as shown in Figure 1b on page 4. This parameter is guaranteed but not 100% tested.
- 11. t_{cwn} is measured from \bar{E}_1 going low to the end of write; t_{cwn} is measured from E_2 going high to the end of write.

AC CHARACTERISTIC - Parity Read Cycle⁽¹⁾ (over the operating range)

PARAMETER				S6410	0-25	M	S6410	0-35	
NAME	PARAMETER		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNIT
t _{RC}	Read Cycle Time		25	-	-	35	-	-	ns
t _{APA}	Parity Error Access from Address ⁽²⁾		-	-	28	-	-	40	ns
t _{APCS1}	Parity Error Access from $\overline{E_1}^{(3)}$	Ē	-	-	28	-	-	40	ns
t _{APCS2}	Parity Error Access from E ₂ ⁽³⁾	E ₂	-	-	14	-	-	15	ns
t _{APOE}	Parity Error Access from G		-	-	12	-	-	14	ns
t _{POH}	Parity Error Hold from Address Change	Ē	3	-	-	3	-	-	ns
t _{PHZA}	Parity Error Disable from Address Change ^(4,5)	E ₂	1	-	20	1	-	25	ns
t _{PHZ1}	Parity Error Disable from E ₁ ^(4,5)		1	-	15	1	-	15	ns
t _{PHZ2}	Parity Error Disable from E ₂ ^(4,5)	Ē	1	-	15	1	-	15	ns
t _{POHZ}	Parity Error Disable from G ^(4,5)	E ₂	1	-	15	1	-	15	ns

NOTES:

1. \overline{W} is high for the Read Cycle.

2. Device is continuously selected, $\overline{E}_1 = V_{IL_2}E_2 = V_{IH}$ and $\overline{G} = V_{IL}$.

3. Address valid prior to or coincident with \vec{E}_1 transition low, \vec{E}_2 transition high.

4. Transition is specified at the point of ± 500 mV from steady state voltage.

5. This parameter is specified with Load II in Fig. 2.

PARITY READ FUNCTION TIMING DIAGRAM^(1,6)

1) ADDRESS CONTROLLED



NOTES:

- 1. \overline{W} is high for the Read Cycle.
- 2. Device is continuously selected, $\overline{E}_1 = "L"$, $E_2 = "H"$ and $\overline{G} = "L"$.
- 3. Address valid prior to or coincident with E, transition low, E, transition high.
- 4. Transition is specified at the point of ±500mV from steady state voltage.
- 5. This parameter is specified with Load II in Fig. 2.

^{6.} When error occurred, PE pin outputs "L". But when no error, PE pin is in High-Z state.

ORDERING INFORMATION

SPEED	ORDERING		TEMPERATURE
(ns)	PART NUMBER	PACKAGE REFERENCE NO.	RANGE
25	MS64100-25NC	P32-3	0°C to +70°C
25	MS64100-25FC		0°C to +70°C
35	MS64100-35NC	S32-1	0°C to +70°C
35	MS64100-35FC		0°C to +70°C

MOSEL

ADVANCE INFORMATION

MS64101

32K x 9 High Speed CMOS Static RAM

FEATURES

- High speed 25/35 ns (Max.)
- 9th bit for parity
- · Automatic power-down when chip disabled
- · Lower power consumption:
 - 715mW (Max.) Operating
 - 138mW (Max.) Standby
- TTL compatible interface levels
- Single 5V power supply
- Fully static operation
- · Three state outputs
- Two chip enables (\overline{E}_1 and E_2) for simple memory expansion
- Fast E₂ access time (14ns) to support cache applications.

DESCRIPTION

The MOSEL MS64101 is a high performance, low power CMOS static RAM organized as 32768 words by 9 bits. The device supports easy memory expansion with both an active LOW chip enable (\overline{E}_1) and an active High chip enable (\overline{E}_2), as well as an active LOW output enable (\overline{G}) and three-state outputs. An automatic power-down feature is included which reduces the chip power significantly.

The device operates from a single 5 Volt power supply. All inputs and outputs are TTL compatible.

The MOSEL MS6287 is packaged in a space saving 32 pin 300 mil plastic DIP package and 330 mil SO package.

PIN CONFIGURATIONS



FUNCTIONAL BLOCK DIAGRAM



MOSEL Corporation 914 West Maude Avenue, Sunnyvale, CA 94086 U.S.A 408-733-4556

PIN DESCRIPTIONS

A₀ - A₁₂ Address Inputs

These 13 address inputs select one of the 8192 8-bit words in the RAM.

E₁ Chip Enable 1 Input

E₂ Chip Enable 2 Input

 \overline{E}_1 is active LOW and E_2 is active HIGH. Both chip enables must be active to read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high-impedance state when the device is deselected.

G Output Enable Input

The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when \overline{G} is inactive.

Write Enable Input

The write enable input is active LOW and controls read and write operations. With the chip selected, when \overline{W} is HIGH and \overline{G} is LOW, output data will be present at the DQ pins; when \overline{W} is LOW, the data present on the DQ pins will be written into the selected memory location.

DQ₁ - DQ₈ Data Input/Output Ports

These 8 bidirectional ports are used to read data from or write data into the RAM.

V_{cc} Power Supply

GND Ground

TRUTH TABLE

Ē,	E ₂	W	Ğ	MODE	SUPPLY CURRENT	I/O STATE
Н	х	Х	х	Standby	I _{SB}	High Z
L	L	Х	х	Deselect	Icc	High Z
L	н	н	н	D _{OUT} Disable	Icc	High Z
L	н	Н	L	Read	Icc	D _{OUT}
L	н	L	х	Write	lcc	D _{IN}

ABSOLUTE MAXIMUM RATINGS (1) SYMBOL PARAMETER RATING UNITS VTEBM -0.5 to +7.0 v Terminal Voltage with Respect to GND TBIAS Temperature Under Bias -0 to +85 °C TSTG -45 to +125 °C Storage Temperature P_T w Power Dissipation 1.0 DC Output Current OUT 20 mΑ

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

RANGE	TEMPERATURE	V _{cc}			
Commercial	0°C to +70°C	5V ± 10%			

DC ELECTRICAL CHARACTERISTICS (over the operating range)

PARAMETER					MS64101	1	
NAME	PARAMETER	TEST CONDITIONS		MIN.	TYP. ⁽¹⁾	MAX.	UNITS
V _{IL}	Guaranteed Input Low Voltage ⁽²⁾			-2.0	-	0.8	V
V _{IH}	Guaranteed Input High Voltage ⁽²⁾			2.2	-	6.0	V
I _{IL}	Input Leakage Current	$V_{CC} = Max, V_{IN} = 0V \text{ to } V_{CC}$		-5	-	5	μA
I _{OL}	Output Leakage Current $V_{CC} = Max, \overline{E}_1 = V_{H}$, or $E_2 = V_{IL}$, or $\overline{G} = V_{H}$, $V_{IN} = 0V$ to V_{CC}		5	-	5	μA	
V _{OL}	Output Low Voltage V _{CC} = Min, I _{OL} = 8mA		-	-	0.4	V	
V _{OH}	Output High Voltage	$V_{CC} = Min, I_{OH} = -4mA$		2.4	-	-	V
I _{CC}	Operating Power Supply Current	$V_{CC} = Max, \overline{E}_1 = V_{1L}, I_{1/O} = 0mA, F = F_{max}^{(3)}$	25 ns	-	-	130	mA
			35 ns	-	-	110	
I _{CCSB}	Standby Power Supply Current	$V_{CC} = Max, \ \overline{E}_1 = V_{IH}, \ I_{I/O} = 0mA, \ V_{IN} \le 0.2V$		-	-	25	mA
ICCSB1	Power Down Power Supply Current	$V_{CC} = Max, \overline{E}_1 > V_{CC} - 0.2V$ $V_{IN} > V_{CC} - 0.2V$ or $V_{IN} < 0.2V$		-	-	15	mA

1. Typical characteristics are at $V_{cc} = 5V$, $T_{A} = 25^{\circ}C$.

2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included;

-2.0 V_{IL} min for pulse width of less than 20ns: V_{IL} min = -0.5V at DC levels

3. $F_{MAX} = 1/t_{RC.}$

CAPACITANCE⁽¹⁾ ($T_{A} = 25^{\circ}C$, f = 1.0MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT	
C _{IN}	Input Capacitance	V _{IN} = 0V	7	pF	
C _{DQ} Input/Output Capacitance		V _{I/O} = 0V	8	рF	

1. This parameter is guaranteed and not tested.

3

AC TEST CONDITIONS

Input Pulse Levels	0.6 to 2.4V
Input Rise and Fall Times	3 ns
Input and Output	Input : $V_{IL} = 0.8V$, $V_{IH} = 2.2V$
Timing Reference Level	Output: $V_{IL} = 0.8V$, $V_{IH} = 2.2V$

AC TEST LOADS AND WAVEFORMS



KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
Π]Γ	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
XXX	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
$\gg \ll$	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

AC ELECTRICAL CHARACTERISTICS (over the operating range) READ CYCLE

JEDEC				M	S6410	1-25	М	S6410	1-35	
PARAMETER NAME	PARAMETER NAME	PARAMETER		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNIT
t _{AVAX}	t _{RC}	Read Cycle Time		25	-	-	35	-	-	ns
t _{avqv}	t _{AA}	Address Access Time		-	-	25	-	-	35	ns
t _{E1LQV}	t _{ACS1}	Chip Enable Access Time	Ē,	-	-	25	-	-	35	ns
t _{E2HQV}	t _{ACS2}	Chip Enable Access Time	E ₂	-	-	14	-	-	15	ns
t _{GLQV}	t _{OE}	Output Enable to Output Valid		-	-	12	-	-	14	ns
t _{E1LQX}	t _{CLZ1}	Chip Enable to Output Low Z	Ē	5	-	-	8	-	-	ns
t _{E2HQX}	t _{CLZ2}	Chip Enable to to Output Low Z	E ₂	2	-	-	3	-	-	ns
t _{GLQX}	t _{OLZ}	Output Enable to Output in Low Z		2	-	-	3	-	-	ns
t _{E1HQZ}	t _{CHZ1}	Chip Disable to Output in High Z	Ē ₁	1	-	15	1	-	15	ns
t _{E2LQZ}	t _{CHZ2}	Chip Disable to Output in High Z	E ₂	1	-	15	1	-	15	ns
t _{GHQZ}	t _{онz}	Output Disable to Output in High Z		1	-	15	1	-	15	ns
t _{AXQX}	t _{OH}	Output Hold from Address Change		3	-	-	3	-	-	ns

SWITCHING WAVEFORMS (READ CYCLE)

READ CYCLE 1^(1,2,4)



MS64101

READ CYCLE 2(1,3,4)



READ CYCLE 3(1,4)



NOTES:

- 1. \overline{W} is high for READ Cycle. 2. Device is continuously selected $\overline{E}_1 = V_{\mu}$ and $E_2 = V_{\mu}$. 3. Address valid prior to or coincident with \overline{E}_1 transition low and/or E_2 transition high.
- 4. $\overline{G} = V_{\mu}$. 5. Transition is measured ± 500mV from steady state with C_L = 5pF as shown in Figure 1b. This parameter is guaranteed but not 100% tested.

AC ELECTRICAL CHARACTERISTICS (over the operating range)

WRITE CYCLE

JEDEC				MS	64101	-25	MS	64101	-35	
PARAMETER NAME	PARAMETER NAME	PARAMETER		MIN.	TYP.	MAX.	MIN.	TYP.	МАХ.	UNIT
t _{AVAX}	t _{wc}	Write Cycle Time		25	-	-	35	-	-	ns
t _{E1LWH}	t _{CW1}	Chip Enable to End of Write		16	-	-	26	-	-	ns
t _{E2LWH}	t _{CW2}	Chip Enable to End of Write		13	-	-	20	-	-	ns
t _{AVWL}	t _{AS}	Address Set up Time		0	-	-	0	-	-	ns
t _{AVWH}	t _{AW}	Address Valid to End of Write		18	-	-	28	-	-	ns
t _{WLWH}	t _{WP}	Write Pulse Width		15	-	-	20	-	-	ns
t _{WHAX}	t _{WR1}	Write Recovery Time	Ē ₁ ,W	0	-	-	0	-	-	ns
t _{E2LAX}	t _{WR2}	Write Recovery Time	E ₂	0	-	-	0	-	-	ns
t _{wLQZ}	t _{wHz}	Write to Output in High Z		0	-	8	0	-	14	ns
t _{DVWH}	t _{DW}	Data to Write Time Overlap		8	-	-	12	-	-	ns
t _{WHDX}	t _{DH}	Data Hold from Write Time		0	-	-	0	-	-	ns
t _{GHQZ}	t _{онz}	Output Disable to Output in High Z		1	-	15	1	-	15	ns
t _{WHQX}	tow	Output Active from End of Write		0	-	-	0	-	-	ns

SWITCHING WAVEFORMS (WRITE CYCLE)

WRITE CYCLE 1⁽¹⁾



WRITE CYCLE 2^(1,6)



NOTES:

- 1. W must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap of E, and E, active and W low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 3. T_{WB} is measured from the earlier of \overline{E}_1 or \overline{W} going high or E_2 going low at the end of write cycle.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the E low transition or the E high transition occurs simultaneously with the W low transitions or after the W transition, outputs remain in a high impedance state.
- 6. \overline{G} is continuously low ($\overline{G} = V_{\mu}$).
- 7. D_{out} is the same phase of write data of this write cycle.
- 8. D_{OUT} is the read data of next address.
- If E₁ is low and E₂ is high during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. Transition is measured ±500mV from steady state with C_L = 5pF as shown in Figure 1b on page 4. This parameter is guaranteed but not 100% tested.
- 11. t_{cwr} is measured from \overline{E}_{1} going low to the end of write; t_{cwr} is measured from E_{2} going high to the end of write,

ORDERING INFORMATION

SPEED	ORDERING		TEMPERATURE
(ns)	PART NUMBER	PACKAGE REFERENCE NO.	RANGE
25	MS64101-25NC	P32-3	0°C to +70°C
35	MS64101-35NC		0°C to +70°C
25	MS64101-25FC	S32-1	0°C to +70°C
35	MS64101-35FC		0°C to +70°C

MOSEL

MS7200/ 7201A/ 7202A

256 x 9, 512 x 9, 1K x 9 CMOS FIFO PRELIMINARY

FEATURES

- First-In/First-Out static RAM based dual port memory
- Three densities in a x9 configuration
- · Low power versions
- · Includes empty, full, and half full status flags
- Direct replacement for industry standard Mostek and IDT
- Ultra high-speed 30 MHz FIFOs available with 33 ns cycle times.
- · Fully expandable in both depth and width
- Simultaneous and asynchronous read and write
- · Auto retransmit capability
- TTL compatible interface, single $5V \pm 10\%$ power supply
- Available in 28 pin 300 mil and 600 mil plastic DIP, 32 Pin PLCC and 330 mil SOG

PIN CONFIGURATIONS 28-PIN PDIP



32-PIN PLCC

	ä	ã I	۶ž	>	å.	ä			
	д	п	ш	ņ			2		
	4	3 3	2 1	32	31 :	30	L		
D2 🚺 5						29	Þ	D6	
D1 🚺 6						28	b	D7	
D0 🚺 7						27	۰b	NC	
XT 🗖 8		32	Din D	LCC		26	ьb	FL /	RT
FF 🗌 9		Ť	op Vi	ew		25	۶Þ	RS	
Q0 🔲 10						24	Þ	ĒF	
Q1 🚺 11						23	ıÞ	xo	/ ਜ
NC 🚺 12	2					22	۱Þ	Q7	
Q2 🚺 13	5					21	Þ	Q6	
	14	15 1	6 17	18	19 :	20	J		
_	U	υт		Ц		<u> </u>	-		
	8	õ,	ŝ	100	8	8			

DESCRIPTION

The MOSEL MS7200/7201A/7202A are dual-port static RAM based CMOS First-In/First-Out (FIFO) memories organized in nine-bit wide words. The devices are configured so that data is read out in the same sequential order that it was written in. Additional expansion logic is provided to allow for unlimited expansion of both word size and depth.

The dual-port RAM array is internally sequenced by independent Read and Write pointers with no external addressing needed. Read and write operations are fully asynchronous and may occur simultaneously, even with the device operating at full speed. Status flags are provided for full, empty, and half-full conditions to eliminate data underflow and overflow. The x9 architecture provides an additional bit which may be used as a parity or control bit. In addition, the devices offer a retransmit capability which resets the Read pointer and allows for retransmission from the beginning of the data.

The MS7200/7201A/7202A are available in a range of frequencies from 10 to 30 MHz (33 - 100 ns cycle times). A low power version with a 500μ A power down supply current is available. They are manufactured on MOSEL's high performance 1.2 μ CMOS process and operate from a single 5V power supply.

BLOCK DIAGRAM



MOSEL Corporation 914 West Maude Avenue, Sunnyvale, CA 94086 U.S.A 408-733-4556

SIGNAL DESCRIPTIONS

INPUTS:

Data In (D₀ - D₈)

These data inputs accept 9-bit data words for sequential storage in the FIFO during write operations.

CONTROLS: Reset (RS)

The reset input is active LOW. When asserted, the device is asynchronously reset, and both the read and write internal pointers are set to the first location in the FIFO. A Reset is required after power-up before a write operation can occur. Both Read Enable (\overline{R}) and Write Enable (\overline{W}) must be HIGH during Reset.

Read Enable (R)

The read enable input is active LOW. As long as the Empty Flag (\overline{EF}) is not set, the read cycle is started on the falling edge of this signal. The data is accessed on a First-In/First-Out basis, independent of any write activity, and is presented on the Data Output pins (Q0 - Q8). When \overline{R} goes HIGH the Data Output pins return to the high impedance state, and the read pointer is incremented. When the FIFO is empty or all of the data has been read, the Empty Flag will be set and further read operations are inhibited until a valid write operation has been performed.

Write Enable (W)

The write enable input is active LOW. As long as the Full Flag (FF) is not set, the write cycle is started on the falling edge of this signal. The data present on the Data Input pins (D0 - D8) is stored sequentially, independent of any read activity. When W goes HIGH the write cycle is terminated and the write pointer is incremented. When the maximum capacity of the FIFO has been reached the Full Flag will be set, and further write operations are inhibited until a valid read operation has been performed.

Expansion In (\overline{XI})

This input pin serves two purposes. When grounded, it indicates that the device is being operated in the single device mode. In Depth Expansion mode, this pin is connected to the Expansion Out Output (\overline{XO}) of the previous device.

First Load/Retransmit (FL/RT)

This is a dual-purpose input. In single device mode (when Expansion In (\overline{XI}) is grounded) this pin acts as the retransmit input. A LOW pulse on this will reset the read pointer to the first memory location of the FIFO. The write pointer is unaffected. Both the read enable (\overline{R}) and write enable (\overline{W}) inputs must remain HIGH during the retransmit cycle.

In Depth Expansion mode this pin acts as a first load indicator. It must be grounded on the first device in the chain to indicate which device is the first to receive data.

OUTPUTS: Data Output (Q₀ - Q₀)

A 9 bit data word from the FIFO is output on these pins during read operations. They are in the high impedance state whenever \overline{R} is HIGH.

Empty Flag (EF)

This output is active LOW. When all of the data has been read from the FIFO (defined as when the Read pointer is one location behind the Write pointer) this flag will be set. The Data Output pins will be forced into the high impedance state, and all further read operations will be inhibited until a valid write operation has been performed (which will reset this flag).

Full Flag (FF)

This output is active LOW. To prevent data overflow, when the maximum capacity of the FIFO has been reached (defined as when the Write pointer is one location behind the Read pointer) this flag will be set. All further write operations will be inhibited until a valid read operation has been performed (which will reset this flag).

Expansion Out/Half Full Flag (XO/HF)

This dual-purpose output is <u>active LOW</u>. In single device mode (when Expansion In (\overline{XI}) is grounded) this flag will be set at the falling edge of the next write operation after the FIFO has reached one-half of its maximum capacity. This flag will remain set as long as the difference between the read pointer and the write pointer is greater than one-half of the maximum capacity of the FIFO.

In Depth Expansion mode, this output is connected to the Expansion In Input of the next device in the chain. The Expansion Out pin provides a pulse to the next device in the chain when the last memory location has been reached.

ABSOLUTE MAXIMUM RATINGS(1)

SYMBOL	PARAMETER	CONDITION	UNIT
V _{TERM}	Terminal Voltage with Repect to GND	-0.5 to +7.0	V
T _{BIAS}	Temperature Under Bias	-10 to +125	°C
T _{STG}	Storage Temperature	-60 to +150	°C
P _T	Power Dissipation	1.0	W
I _{OUT}	DC Output Current	20	mA

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	Vcc
Commercial	0°C to + 70°C	5V ± 10%

CAPACITANCE⁽¹⁾ ($T_A = 25^{\circ}C$, f = 1.0MHz)

SYMBOL	PARAMETER	CONDITION	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V	4	pF
CQ	Output Capacitance	$V_{DQ} = 0V$	6	pF

DC ELECTRICAL CHARACTERISTICS (over the commercial operating range)

			MS7200/7201A		MS7200/7201A				
			7202A		۹.	7202A			
PARAMETER			(-	25, -35	5)	(-	50, -80))	
NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
V _{IL}	Input Low Voltage		-	-	0.8	-	-	0.8	V
VIH	Input High Voltage		2.0	-	-	2.0	-	-	V
١ _{ال}	Input Leakage Current	$V_{CC} = Max, V_{IN} = 0Vto V_{CC}$	-1		1	-1		1	μA
I _{OL}	Output Leakage Current	$V_{CC} = Max$, $\overline{R} = V_{H}$, $V_{IN} = 0V \text{ to } V_{CC}$	-10		10	-10		10	μA
V _{OL}	Output Low Voltage	V _{CC} = Min, I _{OL} = 8mA	-	-	0.4	-	-	0.4	V
V _{OH}	Output High Voltage	V _{CC} = Min, I _{OH} = -2mA	2.4	-	-	2.4	-	-	v
I _{CC1}	Operating Power Supply Current	$V_{CC} = Max$, $I_{I/O} = 0mA$, $F = F_{max}$	-	-	125	-	50	80	mA
I _{CC2}	Average Standby Current	$V_{CC} = Max, \overline{R} = \overline{W} = \overline{RS} = \overline{FL} / \overline{RT} = V_{H},$	-		15	-	5	8	mA
		$I_{I/O} = 0mA$							
CCSB(S)	Power Down Supply Current	$V_{CC} = Max$, $R = W = RS = FL / RT > V_{CC}$ -	-	-	5	-	-	5	mA
	(Standard Power)	$0.2V, V_{IN} > V_{CC}$ -0.2V or V $_{IN}$ < 0.2V							
I _{CCSB(L)}	Power Down Supply Current	$V_{CC} = Max, \overline{R} = \overline{W} = \overline{RS} = \overline{FL} / \overline{RT} > V_{CC}$	-	-	500	-	-	500	μA
	(Low Power)	$0.2V, V_{IN} > V_{CC}$ -0.2V or V $_{IN} < 0.2V$							

TRUTH TABLES

SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

MODE	INPUTS			INTERNAL	INTERNAL STATUS		OUTPUTS			
	RS	RT	XI	Read Pointer	Write Pointer	ĒF	FF	HF		
Reset	0	Х	0	Location Zero	Location Zero	0	1	1		
Retransmit	1	0	0	Location Zero	Unchanged	Х	Х	Х		
Read/Write	1	1	0	Increment ⁽¹⁾	Increment ⁽¹⁾	Х	х	X		

NOTE:

1. Pointer will increment if flag is high.

DEPTH EXPANSION/COMPOUND EXPANSION MODE

MODE	INPUTS			INTERNAL	STATUS	OUTPUTS		
	RS	FL	XI	Read Pointer	Write Pointer	ĒF	FF	
Reset-First Device	0	0	(1)	Location Zero	Location Zero	0	1	
Reset all Other Devices	0	1	(1)	Location Zero	Unchanged	0	1	
Read/Write	1	Х	(1)	x	X	x	x	

NOTE:

1. XI is connected to XO of previous device. See Figure 15.

RS = Reset Input. FL/RT = First Load/Retransmit. EF = Empty Flag Output. FF Full Flag Output. XI = Expansion Input.

AC ELECTRICAL CHARACTERISTICS (over the commercial operating range)

	T	1 11070	00.05	1 11070	00.05	1 11070		1070		
		M5/2	00-25	M5/2	00-35	MS/2	00-50	M5/2	1 4 90	
DADAMETED		MS/20	0A 05	MS720	0A 25	M5/20	JIA-50	WS/20	1A-00	
NAME	PARAMETER	Min	May	Min	May	Min Min	JZA-30 May	Min	ZA-OU May	
fo	Shift Frequency		30		22.2		15		10	MH7
				1		I				
tro	Bead Cycle Time	33		45		65		100		ns
t.	Access Time		25		35		50		80	ns
tanu	Bead Pulse Width	25		35		50		80		ns
tap	Bead Becovery Time	8		10		15		20		ne
t(2)	Bead Pulse Low to Data Bus at Low Z	5		5		10		10		ne
+(2,3)	Read Pulse High to Data Bus at High 7	- J	19		20	10	30	10	30	
+	Data Valid from Bood Bulas High		10		20					115
	Data Valid Ifolii Read Pulse Right	5		5		5		3		ns
WHITE CTCLE	Write Cycle Time	1 22		45		65		1 100		
twc (1)	Write Cycle Time			45		50				
LWPW'''	Write Pulse Width	25		35		50		80		ns
l _{WR}	Date Setur Time	15		10		15		20		ns
L _{DS}	Data Setup Time	15		18		30		40		ns
t _{DH} (2.3)	Data Hold Time	0		0		5		10		ns
twLZ(=,3)	write Pulse High to Data Bus at Low 2	5		10		15		20		ns
FLAG TIMING						r		T		r
^T REF	Read Low to Empty Flag Low		25		30		45		60	ns
t _{RHF}	Read High to Half Full Flag High		33		45		65		100	ns
t _{RFF}	Read High to Full Flag High		25		30		45		60	ns
twer	Write High to Empty Flag High		25		30		45		60	ns
twFF	Write Low to Full Flag Low		25		30		45		60	ns
t _{WHF}	Write Low to Half Full Flag Low		33		45		65		100	ns
t _{RPE}	Read Pulse Width After EF High	25		35		50		80		ns
t _{WPF}	Write Pulse Width After FF High	25		35		50		80		ns
RESET TIMING										
t _{RSC}	Reset Cycle Time	33		45		65		100		ns
t _{RS} ⁽¹⁾	Reset Pulse Width	25		35		50		80		ns
t _{RSS}	Reset Set Up Time	25		35		50		80		ns
t _{RSR}	Reset Recovery Time	8		10		15		20		ns
t _{EFL}	Reset to Empty Flag Low		33		45		65		100	ns
t _{HFH}	Reset to Half Full Flag High		33		45		65		100	ns
t _{FFH}	Reset to Full Flag High		33		45		65		100	ns
RETRANSMIT TIMIN	G			-						
t _{BTC}	Retransmit Cycle Time	33		45		65		100		ns
t _{BT} ⁽¹⁾	Retransmit Pulse Width	25		35		50		80		ns
ters	Retransmit Set up Time	25		35		50		80		ns
тртр	Retransmit Recovery Time	8		10		15		20		ns
EXPANSION TIMING		.1		1		<u> </u>		4		
troi	Read/Write to XO Low		25		35		50		80	ns
tyou	Read/Write to XO High		25	†	35		50		80	ns
tvi	XI Pulse Width	25		35		50		80		ns
typ	XI Set up Time	15		15		15		15		ns
typ	XI Recovery Time	8		10		10		10		ns

NOTES:

1. Pulse widths less than minimum value are not allowed.

2. Values guaranteed by design, not currently tested.

3. Only applies to read data flow-through mode.

153

AC TEST CONDITIONS

Input Pulse Levels	0V~ 3.0V
Input Rise and Fall Times	5 ns
Timing Reference Level	1.5V

AC TEST LOADS AND WAVEFORMS





Figure 2

KEY TO SWITCHING WAVEFORMS

-			
	WAVEFORM	INPUTS	OUTPUTS
		MUST BE STEADY	WILL BE STEADY
		MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
		MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	XXX	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	\mathbb{R}	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

TIMING WAVEFORMS



ASYNCHRONOUS READ OPERATION



TIMING WAVEFORMS

ASYNCHRONOUS WRITE OPERATION



RETRANSMIT



EMPTY FLAG TIMING



TIMING WAVEFORMS

FULL FLAG TIMING



HALF-FULL FLAG TIMING



FULL FLAG FROM LAST WRITE TO FIRST READ



TIMING WAVEFORMS

EMPTY FLAG FROM LAST READ TO FIRST WRITE



READ DATA FLOW-THROUGH MODE



WRITE DATA FLOW-THROUGH MODE



TIMING WAVEFORMS

EXPANSION IN



EXPANSION OUT



OPERATING MODES:

(Note: The7201A is used as example - these figures apply to all three devices, MS7200/7201A/7202A

SINGLE DEVICE MODE

When one MS7201A is used standalone in Single Device Mode, the Expansion In (\overline{XI}) control input pin must be grounded. See Figure 3.



Figure 3. Single Device Mode

WIDTH EXPANSION MODE

Word width may be expanded by connecting the corresponding control input signals of multiple devices together. The EMPTY, HALF FULL and FULL FLAGS (EE, HF and FF) can be detected by any particular device. Figure 4 shows an 18 bit wide configuration using two devices. They may be configured to any word width in this manner.



NOTES:

Figure 4. Width Expansion Mode

Flag detection is accomplished by monitoring the EF, HF and EF pins on the device used in the Width Expansion Mode. Do not connect output control signals together.

DEPTH EXPANSION (DAISY CHAIN) MODE

Word depths may be expanded in multiples of 512 words by Daisy Chaining the devices together as follows:

- The FIRST LOAD (FL) control signal of the first device must be grounded. This FIFO represents word 1-512.
- 2. All other devices in the Daisy Chain must have the FIRST LOAD (FL) control signal tied to V_{cc} in the inactive-high state.
- The EXPANSION OUT (XO) pin of each device must be connected to the EXPANSION IN (XI) pin of the next device as shown in Figure 5.
- External logic <u>is</u> required to generate <u>a common</u> FULL FLAG (FF) and EMPTY FLAG (EF) signal by <u>OR</u>ing all of the FFs together and ORing all of the EFs together.
- 5. The RETRANSMIT (\overline{RT}) fuction and HALF FULL FLAG (\overline{HF}) are not available in Daisy Chain Mode.



Figure 5. Diagram of a 1536 x 9 FIFO in Depth Expansion Mode

BIDIRECTIONAL MODE

Data buffering between two systems can be achieved by pairing two FIFO arrays as shown in Figure 6. This allows each system to READ and WRITE shared data. The FULL FLAG (\overline{FF}) must be monitored on the FIFO where WRITE ENABLE (\overline{W}) is used and the EMPTY FLAG (\overline{EF}) must be monitored on the FIFO where READ ENABLE (\overline{R}) is used. Both Width Expansion and Depth Expansion Modes may be used in combination with Bidirectional Mode.

COMPOUND EXPANSION MODE:

Both Width Expansion Mode and Depth Expansion (Daisy Chain) Mode can be used together to configure a large FIFO array (See Figure 4 and 5).



Figure 6. BiDirectional FIFO Mode

				TEMPERATURE	
SPEED (ns)	ORDE	RING PART NUMB	ER ⁽¹⁾	PACKAGE REFERENCE NO.	RANGE
25		MS7201A-25PC	MS7202A-25PC	P28-1	0°C to +70°C
25	MS7200-25NC	MS7201A-25NC	MS7202A-25NC	P28-2	0°C to +70°C
25	MS7200-25JC	MS7201A-25JC	MS7202A-25JC	J32-1	0°C to +70°C
25	MS7200-25FC	MS7201A-25FC	MS7202A-25FC	S28-2	0°C to +70°C
35		MS7201A-35PC	MS7202A-35PC	P28-1	0°C to +70°C
35	MS7200-35NC	MS7201A-35NC	MS7202A-35NC	P28-2	0°C to +70°C
35	MS7200-35JC	MS7201A-35JC	MS7202A-35JC	J32-1	0°C to +70°C
35	MS7200-35FC	MS7201A-35FC	MS7202A-35FC	S28-2	0°C to +70°C
50		MS7201A-50PC	MS7202A-50PC	P28-1	0°C to +70°C
50	MS7200-50NC	MS7201A-50NC	MS7202A-50NC	P28-2	0°C to +70°C
50	MS7200-50JC	MS7201A-50JC	MS7202A-50JC	J32-1	0°C to +70°C
50	MS7200-50FC	MS7201A-50FC	MS7202A-50FC	S28-2	0°C to +70°C
80		MS7201A-80PC	MS7202A-80PC	P28-1	0°C to +70°C
80	MS7200-80NC	MS7201A-80NC	MS7202A-80NC	P28-2	0°C to +70°C
80	MS7200-80JC	MS7201A-80JC	MS7202A-80JC	J32-1	0°C to +70°C
80	MS7200-80FC	MS7201A-80FC	MS7202A-80FC	S28-2	0°C to +70°C

ORDERING INFORMATION

⁽¹⁾ For the low power version, add L after part number and before dash information. For example, MS7200L-25PC.

MOSEL

PRELIMINARY

MS7203/7204 2K x 9, 4K x 9 CMOS FIFO

FEATURES

- · First-In/First-Out static RAM based dual port memory
- Two densities (2K and 4K) in a x9 configuration
- Low power versions
- · Includes empty, full, and half full status flags
- · Direct replacement for industry standard IDT plus 300 mil DIP and 330 mil SOG
- Ultra high-speed 22.2 MHz FIFOs available with 45 ns cycle times.
- · Fully expandable in both depth and width
- · Simultaneous and asynchronous read and write
- Auto retransmit capability
- TTL compatible interface, single 5V ± 10% power supply
- Available in 28 pin 300 mil and 600 mil plastic DIP, 28 Pin 330 mil SOG and 32 Pin PLCC

PIN CONFIGURATIONS 28-PIN PDIP & SOG





2 OF

Q2 [13

DESCRIPTION

The MOSEL MS7203/7204 are dual-port static RAM based CMOS First-In/First-Out (FIFO) memories organized in nine-bit wide words. The devices are configured so that data is read out in the same sequential order that it was written in. Additional expansion logic is provided to allow for unlimited expansion of both word size and depth.

The dual-port RAM array is internally sequenced by independent Read and Write pointers with no external addressing needed. Read and write operations are fully asynchronous and may occur simultaneously, even with the device operating at full speed. Status flags are provided for full, empty, and half-full conditions to eliminate data underflow and overflow. The x9 architecture provides an additional bit which may be used as a parity or control bit. In addition, the devices offer a retransmit capability which resets the Read pointer and allows for retransmission from the beginning of the data.

The MS7203/7204 are available in a range of frequencies from 10 to 22.2 MHz (45 - 100 ns cycle times). A low power version with a 500µA power down supply current is available. They are manufactured on MOSEL's high performance 1.2µ CMOS process and operate from a single 5V power supply.

BLOCK DIAGRAM



MOSEL Corporation 914 West Maude Avenue, Sunnyvale, CA 94086 U.S.A 408-733-4556

SIGNAL DESCRIPTIONS

INPUTS:

Data In (D₀ - D₈)

These data inputs accept 9-bit data words for sequential storage in the FIFO during write operations.

CONTROLS: Reset (RS)

The reset input is active LOW. When asserted, the device is asynchronously reset, and both the read and write internal pointers are set to the first location in the FIFO. A Reset is required after power-up before a write operation can occur. Both Read Enable (\overline{R}) and Write Enable (\overline{W}) must be HIGH during Reset.

Read Enable (R)

The read enable input is active LOW. As long as the Empty Flag (\overline{EF}) is not set, the read cycle is started on the falling edge of this signal. The data is accessed on a First-In/First-Out basis, independent of any write activity, and is presented on the Data Output pins (Q0 - Q8). When \overline{R} goes HIGH the Data Output pins return to the high impedance state, and the read pointer is incremented. When the FIFO is empty or all of the data has been read, the Empty Flag will be set and further read operations are inhibited until a valid write operation has been performed.

Write Enable (W)

The write enable input is active LOW. As long as the Full Flag (FF) is not set, the write cycle is started on the falling edge of this signal. The data present on the Data Input pins (D0 - D8) is stored sequentially, independent of any read activity. When W goes HIGH the write cycle is terminated and the write pointer is incremented. When the maximum capacity of the FIFO has been reached the Full Flag will be set, and further write operations are inhibited until a valid read operation has been performed.

Expansion In (\overline{XI})

This input pin serves two purposes. When grounded, it indicates that the device is being operated in the single device mode. In Depth Expansion mode, this pin is connected to the Expansion Out Output (XO) of the previous device.

First Load/Retransmit (FL/RT)

This is a dual-purpose input. In single device mode (when Expansion In (\overline{XI}) is grounded) this pin acts as the retransmit input. A LOW pulse on this will reset the read pointer to the first memory location of the FIFO. The write pointer is unaffected. Both the read enable (\overline{R}) and write enable (\overline{W}) inputs must remain HIGH during the retransmit cycle.

In Depth Expansion mode this pin acts as a first load indicator. It must be grounded on the first device in the chain to indicate which device is the first to receive data.

OUTPUTS: Data Output (Q₀ - Q₈)

A 9 bit data word from the FIFO is output on these pins during read operations. They are in the high impedance state whenever \overline{R} is HIGH.

Empty Flag (EF)

This output is active LOW. When all of the data has been read from the FIFO (defined as when the Read pointer is one location behind the Write pointer) this flag will be set. The Data Output pins will be forced into the high impedance state, and all further read operations will be inhibited until a valid write operation has been performed (which will reset this flag).

Full Flag (FF)

This output is active LOW. To prevent data overflow, when the maximum capacity of the FIFO has been reached (defined as when the Write pointer is one location behind the Read pointer) this flag will be set. All further write operations will be inhibited until a valid read operation has been performed (which will reset this flag).

Expansion Out/Half Full Flag (XO/HF)

This dual-purpose output is <u>active LOW</u>. In single device mode (when Expansion In (XI) is grounded) this flag will be set at the falling edge of the next write operation after the FIFO has reached one-half of its maximum capacity. This flag will remain set as long as the difference between the read pointer and the write pointer is greater than one-half of the maximum capacity of the FIFO.

In Depth Expansion mode, this output is connected to the Expansion In Input of the next device in the chain. The Expansion Out pin provides a pulse to the next device in the chain when the last memory location has been reached.

ABSOLUTE MAXIMUM RATINGS(1)

SYMBOL	PARAMETER	CONDITION	UNIT
V _{TERM}	Terminal Voltage with Repect to GND	-0.5 to +7.0	V
T _{BIAS}	Temperature Under Bias	-10 to +125	°C
T _{STG}	Storage Temperature	-60 to +150	°C
P _T	Power Dissipation	1.0	W
I _{OUT}	DC Output Current	20	mA

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

PANGE		Vee
Commercial	0°C to + 70°C	5V ± 10%

CAPACITANCE⁽¹⁾ ($T_{A} = 25^{\circ}C$, f = 1.0MHz)

SYMBOL PARAMETER		CONDITION	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V	4	pF
C _Q	Output Capacitance	$V_{DQ} = 0V$	6	pF

DC ELECTRICAL CHARACTERISTICS (over the commercial operating range)

			MS7203, MS7204		1	
PARAMETER			(-3			
NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
V _{IL}	Input Low Voltage		-	-	0.8	V
V _{IH}	Input High Voltage		2.0	-	-	V
I _{IL}	Input Leakage Current	$V_{CC} = Max, V_{IN} = 0Vto V_{CC}$	-1		1	μA
I _{OL}	Output Leakage Current	$V_{CC} = Max$, $\overline{R} = V_{H}$, $V_{IN} = 0V to V_{CC}$	-10		10	μA
V _{OL}	Output Low Voltage	V _{CC} = Min, I _{OL} = 8mA	-	-	0.4	V
V _{OH}	Output High Voltage	$V_{CC} = Min, I_{OH} = -2mA$	2.4	-	-	V
I _{CC1}	Operating Power Supply Current	$V_{CC} = Max$, I $_{I/O} = 0mA$, F = F _{m ax}	-	-	125	mA
I _{CC2}	Average Standby Current	$V_{CC} = Max, \overline{R} = \overline{W} = \overline{RS} = \overline{FL} / \overline{RT} = V_{IH},$	-	-	15	mA
		I _{I/O} = 0mA				
I _{CCSB(S)}	Power Down Power Supply	$V_{CC} = Max, \overline{R} = \overline{W} = \overline{RS} = \overline{FL} / \overline{RT} > V_{CC}$ -0.2V, $V_{IN} >$	-	-	8	mA
	Current (Standard Power)	V _{CC} -0.2V or V _{IN} < 0.2V				
I _{CCSB(L)}	Power Down Power Supply	$V_{CC} = Max, \overline{R} = \overline{W} = \overline{RS} = \overline{FL} / \overline{RT} > V_{CC} - 0.2V, V_{IN} > 0.000$	-	-	2	mA
	Current (Low Power)	V _{CC} -0.2V or V _{IN} < 0.2V				

TRUTH TABLES SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

MODE	INPUTS			INTERNAL	OUTPUTS			
	RS	RT	Xi	Read Pointer	Write Pointer	ĒF	FF	HF
Reset	0	Х	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	Х	Х	X
Read/Write	1	1	0	Increment ⁽¹⁾	Increment ⁽¹⁾	Х	Х	Х

NOTE:

1. Pointer will increment if flag is high.

DEPTH EXPANSION/COMPOUND EXPANSION MODE

MODE	INPUTS			INTERNA	STATUS	OUTPUTS		
	RS	FL	XI	Read Pointer	Write Pointer	EF	FF	
Reset-First Device	0	0	(1)	Location Zero	Location Zero	0	1	
Reset all Other Devices	0	1	(1)	Location Zero	Unchanged	0	1	
Read/Write	1	Х	(1)	х	X	Х	x	

NOTE:

1. XI is connected to XO of previous device. See Figure 5.

RS = Reset Input. FL/RT = First Load/Retransmit. EF = Empty Flag Output. FF Full Flag Output. XI = Expansion Input.

AC ELECTRICAL CHARACTERISTICS (over the commercial operating range)

	Т	MS	MS7203-35		MS7203-50		MS7203-80	
PARAMETER		MS	7204-35	MS72	04-50	MS72	04-80	
NAME	PARAMETER	MIN	. MAX.	MIN.	MAX.	MIN.	MAX.	UNITS
fs	Shift Frequency		22.2		15.3		10	MHz
READ CYCLE								
t _{RC}	Read Cycle Time	45		65		100		ns
t _A	Access Time		35		50		80	ns
t _{RPW}	Read Pulse Width	35		50		80		ns
t _{RR}	Read Recovery Time	10		15		20		ns
t _{RLZ} ⁽²⁾	Read Pulse Low to Data Bus at Low Z	5		10		10		ns
t _{RHZ} ^(2,3)	Read Pulse High to Data Bus at High Z		20		30		30	ns
t _{DV}	Data Valid from Read Pulse High	5		5		5		ns
WRITE CYCLE								
t _{wc}	Write Cycle Time	45		65		100		ns
t _{WPW} ⁽¹⁾	Write Pulse Width	35		50		80		ns
t _{WB}	Write Recovery Time	10		15		20		ns
t _{DS}	Data Setup Time	18		30		40		ns
t _{DH}	Data Hold Time	0		5		10		ns
t _{WLZ} ^(2,3)	Write Pulse High to Data Bus at Low Z	10		15		20		ns
FLAG TIMING								
t _{BFF}	Read Low to Empty Flag Low		30		45		60	ns
t _{BHE}	Read High to Half Full Flag High		45		65		100	ns
t _{BFF}	Read High to Full Flag High		30		45		60	ns
twee	Write High to Empty Flag High		30		45		60	ns
twee	Write Low to Full Flag Low		30		45		60	ns
twhe	Write Low to Half Full Flag Low		45		65		100	ns
t _{BPE}	Read Pulse Width After EF High	35		50		80		ns
twee	Write Pulse Width After FF High	35		50		80		ns
RESET TIMING				I				
t _{BSC}	Reset Cycle Time	45		65		100		ns
t _{BS} ⁽¹⁾	Reset Pulse Width	35		50		80		ns
t _{BSS}	Reset Set Up Time	35		50		80		ns
t _{BSB}	Reset Recovery Time	10		15		20		ns
t _{FFI}	Reset to Empty Flag Low		45		65		100	ns
t _{HFH}	Reset to Half Full Flag High		45		65		100	ns
t _{FFH}	Reset to Full Flag High		45		65		100	ns
RETRANSMIT TIMIN	IG			.				•
t _{BTC}	Retransmit Cycle Time	45		65		100		ns
t _{BT} ⁽¹⁾	Retransmit Pulse Width	35	·	50		80		ns
t _{BTS}	Retransmit Set up Time	35		50		80		ns
t _{BTB}	Retransmit Recovery Time	10		15		20		ns
EXPANSION TIMINO	3	k		· ·		.		
txol	Read/Write to XO Low		35		50		80	ns
t _{XOH}	Read/Write to XO High		35		50		80	ns
t _{xi}	XI Pulse Width	35		50		80		ns
t _{xis}	XI Set up Time	15		15		15		ns
t _{XIB}	XI Recovery Time	10		10		10		ns

NOTES:

1. Pulse widths less than minimum value are not allowed.

2. Values guaranteed by design, not currently tested.

3. Only applies to read data flow-through mode.

MS7203/ 7204

AC TEST CONDITIONS

Input Pulse Levels	0V~ 3.0V
Input Rise and Fall Times	5 ns
Timing Reference Level	1.5V

AC TEST LOADS AND WAVEFORMS



Figure 2

KEY TO SWITCHING WAVEFORMS



TIMING WAVEFORMS



ASYNCHRONOUS READ OPERATION


MS7203/ 7204

TIMING WAVEFORMS

ASYNCHRONOUS WRITE OPERATION



RETRANSMIT



EMPTY FLAG TIMING



TIMING WAVEFORMS

FULL FLAG TIMING



HALF-FULL FLAG TIMING



FULL FLAG FROM LAST WRITE TO FIRST READ



TIMING WAVEFORMS

EMPTY FLAG FROM LAST READ TO FIRST WRITE



READ DATA FLOW-THROUGH MODE



WRITE DATA FLOW-THROUGH MODE



TIMING WAVEFORMS

EXPANSION IN



EXPANSION OUT



OPERATING MODES:

(Note: The7204 is used as example - these figures apply to both devices, MS7203/7204.

SINGLE DEVICE MODE

When one MS7204 is used standalone in Single Device Mode, the Expansion In (\overline{XI}) control input pin must be grounded. See Figure 3.



Figure 3. Single Device Mode

WIDTH EXPANSION MODE

Word width may be expanded by connecting the corresponding control input signals of multiple devices together. The EMPTY, HALF FULL and FULL FLAGS (EE, HF and FF) can be detected by any particular device. Figure 4 shows an 18 bit wide configuration using two devices. They may be configured to any word width in this manner.



Figure 4. Width Expansion Mode

Flag detection is accomplished by monitoring the EF, HF and EF pins on the device used in the Width Expansion Mode. Do not connect output control signals together.

DEPTH EXPANSION (DAISY CHAIN) MODE

Word depths may be expanded in multiples of 4096 words by Daisy Chaining the devices together as follows:

 The FIRST LOAD (FL) control signal of the first device must be grounded. This FIFO represents word 1-4096.

NOTES:

- 2. All other devices in the Daisy Chain must have the FIRST LOAD (FL) control signal tied to $\rm V_{\rm cc}$ in the inactive-high state.
- The EXPANSION OUT (XO) pin of each device must be connected to the EXPANSION IN (XI) pin of the next device as shown in Figure 5.
- External logic is required to generate a common FULL FLAG (FF) and EMPTY FLAG (EF) signal by ORing all of the FFs together and ORing all of the EFs together.
- 5. The RETRANSMIT ($\overline{\text{RT}}$) fuction and HALF FULL FLAG ($\overline{\text{HF}}$) are not available in Daisy Chain Mode.



Figure 5. Diagram of a 16384 x 9 FIFO in Depth Expansion Mode

BIDIRECTIONAL MODE

Data buffering between two systems can be achieved by pairing two FIFO arrays as shown in Figure 6. This allows each system to READ and WRITE shared data. The FULL FLAG (\overline{FF}) must be monitored on the FIFO where WRITE ENABLE (\overline{W}) is used and the EMPTY FLAG (\overline{EF}) must be monitored on the FIFO where READ ENABLE (\overline{R}) is used. Both Width Expansion and Depth Expansion Modes may be used in combination with Bidirectional Mode.

COMPOUND EXPANSION MODE:

Both Width Expansion Mode and Depth Expansion (Daisy Chain) Mode can be used together to configure a large FIFO array (See Figure 4 and 5).



Figure 6. BiDirectional FIFO Mode

ORDERING INFORMATION

SPEED (ns)	ORDERING PART NUMBER ⁽¹⁾		PACKAGE REFERENCE NO.	TEMPERATURE RANGE
35	MS7203-35PC	MS7204-35PC	P28-1	0°C to +70°C
35	MS7203-35NC	MS7204-35NC	P28-2	0°C to +70°C
35	MS7203-35JC	MS7204-35JC	J32-1	0°C to +70°C
35	MS7203-35FC	MS7204-35FC	S28-2	0°C to +70°C
50	MS7203-50PC	MS7204-50PC	P28-1	0°C to +70°C
50	MS7203-50NC	MS7204-50NC	P28-2	0°C to +70°C
50	MS7203-50JC	MS7204-50JC	J32-1	0°C to +70°C
50	MS7203-50FC	MS7204-50FC	S28-2	0°C to +70°C
80	MS7203-80PC	MS7204-80PC	P28-1	0°C to +70°C
80	MS7203-80NC	MS7204-80NC	P28-2	0°C to +70°C
80	MS7203-80JC	MS7204-80JC	J32-1	0°C to +70°C
80	MS7203-80FC	MS7204-80FC	S28-2	0°C to +70°C

⁽¹⁾ For the low power version, add L after part number and before dash information. For example, MS7200L-25PC.

MOSEL

PRELIMINARY

256x16 & 512x16 Parallel-to-Serial FIFOs

FEATURES

- · 25ns parallel port access time
- · 50MHz serial output port shift rate
- · Easily expandable in both word width and depth
- Asynchronous and simultaneous read/write operation
- Five memory status flags: Empty, Full, Half-full, Almost-empty and Almost-full
- Least Significant or Most Significant bit first read selectable for two sided printing
- · Low power, power down capability
- Dual port RAM architecture with zero fall through time
- Available in 28-pin 300mil plastic DIP or 330mil SOIC gull wing

DESCRIPTION

The MS72105 and MS72115 are high-speed, low power 16-bit parallel-to-serial FIFOs. These FIFOs are well suited for any serial date output buffering such as are found in laser printers, FAX machines, local area networks, video frame buffers, disk and tape controllers. They are fully asynchronous and allow simultaneous read and write operations.

MS72105/72115

Wider and deeper FIFOs can be assembled using multiple devices. MOSEL's on-chip expansion logic (SIX, SOX & FL/DIR) makes this possible and requires no external components. The serial output is clocked out by signalling the serial output clock pin (SOC) and data is available on the serial out pin (SO). The Least Significant or Most Significant bit can be read first by programming the DIR pin after Reset.

The device has five flags: empty, full, half full, almost-empty and almost-full. The empty and full flags prevent data underflow or overflow. The empty, full and half-full flags are available in both single device and expansion configurations. The almost-empty and almost-full are only available in the single device configuration.

The MS72105 and MS72115 designs are based on a self addressing dual port RAM architecture. This allows for a zero fall through delay and quick flag logic response. The MS72105 and MS72115 are fabricated on MOSEL's full CMOS process.

PIN CONFIGURATIONS



FUNCTIONAL BLOCK DIAGRAM



MOSEL Corporation 914 West Maude Avenue, Sunnyvale, CA 94086 U.S.A 408-733-4556

PIN DESCRIPTIONS

D₀ - D₁₅ Inputs

Data inputs for 16-bit wide data.

MR Master Reset

When $\overline{\text{MR}}$ is set low, internal READ and WRITE pointers are set to the first location of the RAM array. $\overline{\text{FF}}$ and $\overline{\text{HF}}$ go HIGH. $\overline{\text{EF}}$ and $\overline{\text{AEF}}$ go LOW. A master reset is required before an initial WRITE after power-up. $\overline{\text{W}}$ must be high during the $\overline{\text{MR}}$ cycle. Also the First Load pin ($\overline{\text{FL}}$) is programmed only during Reset.

W Write

A write cycle is initiated on the falling edge of WRITE if the Full Flag (\overline{FF}) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of WRITE. Data is stored in the RAM array sequentially and independently of any ongoing read operation.

SOC Serial Output Clock

A serial bit read cycle is initiated on the rising edge of SOC if the Empty Flag (EF) is not set. In both Depth and Serial Word Width Expansion modes, all of the SOC pins are tied together.

FL/DIR First Load/Direction

This is a dual purpose input used in the width and depth expansion configurations. The First Load $\overline{(FL)}$ function is programmed only during Master Reset $\overline{(MR)}$ and a LOW on \overline{FL} indicates the first device to be loaded with a byte of data. All other devices should be programmed HIGH. The Direction (DIR) function is programmed during operation after MASTER Reset and tells the device whether to read out the Least Significant or Most Significant bit first.

SIX Read Serial in Expansion

In the single device configuration, SIX is set HIGH. In depth expansion or daisy chain expansion. SIX is connected to SOX (expansion out) of the previous device.

SO Serial Output

Serial data is output on the Serial Output (SO) pin. Data is clocked out LSB or MSB depending on the Direction pin programming. During Expansion the SO pins are tied together.

FF Full Flag

When $\overline{\text{FF}}$ goes low, the device is full and further WRITE operations are inhibited. When $\overline{\text{FF}}$ is high, the device is not full.

EF Empty Flag

When $\overrightarrow{\text{EF}}$ goes low, the device is empty and further READ operations are inhibited. When $\overrightarrow{\text{EF}}$ is high, the device is not empty.

HF Half Full Flag

When $\overline{\text{HF}}$ is LOW, the device is more than half full. When $\overline{\text{HF}}$ is HIGH, the device is empty to half full.

SOX/AEF Serial Out Expansion, Almost Empty, Almost Full Flag

This is a dual purpose output. In the single device configuration (RSIX HIGH), this is an AEF output pin. When AEF is LOW, the device is empty to 1/8 full - 1 or 7/8 full + 1 to full. When AEF is HIGH, the device is 1/8 full up to 7/8 full. In the Expansion configuration (SOX connected to SIX of the next device) a pulse is sent from SOX to SIX to coordinate the width, depth or daisy chain expansion.

V_{cc} Power Supply

Single power supply of 5V.

GND Ground

Single ground of 0V.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

SYMBOL	RATING	COMMERCIAL	UNIT
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	v
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	55 to +125	°C
IOUT	DC Output Current	50	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to ABSO-LUTE MAXIMUM RATINGS for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{cc}	Commercial Supply Voltage	4.5	5.0	5.5	v
GND	Supply Voltage	0	0	0	V
V IH	Input High Voltage	2.0	-	-	V
V _{IL} ⁽¹⁾	Input Low Voltage	-	-	0.8	V

1. 1.5V undershoots are allowed for 10ns once per cycle.

DC ELECTRICAL CHARACTERISTICS (Commercial: $V_{cc} = 5V \pm 10\%$, $T_A = 0^{\circ}C$ to +70°C)

SYMBOL	PARAMETER	MIN.	MS72105 MS72115 TYP.	MIAX.	UNITS
I _{IL} (1)	Input Leakage Current (Any Input)	-1	-	1	μΑ
I _{OL} ⁽²⁾	Output Leakage Current	-10	_	10	μΑ
V _{OH}	Output Logic "1" Voltage I _{OUT} = -2mA (%)	-	_	-	V
V _{OL}	Output Logic "0" Voltage I _{OUT} = 8mA ⁽⁶⁾	-	<u> </u>	0.4	V
I _{CC1} ⁽³⁾	Power Supply Current	-	90	140	mA
I _{CC2} ⁽³⁾	Average Standby Current ($\overline{R} = \overline{W} = \overline{RS} = \overline{FL}/DIR = \mu$)	-	8	12	mA
I _{CC3} (L) ^(3, 4)	Power Down Current	-	-	8	mA

 $\begin{array}{l} 1. \underbrace{\text{Measurements with } 0.4 \leq V_{_{\text{IN}}} \leq V_{_{\text{OUT}}}. \\ 2. \underbrace{\text{MR}} \leq V_{_{\text{IL}}}. 0.4 \leq V_{_{\text{OUT}}} \leq V_{_{\text{CC}}} \\ 3. I_{_{\text{CC}}} \text{ measurements are made with outputs open.} \end{array}$

4. $\overline{\text{MR}} = \overline{\text{FL}}/\text{DIR} = \overline{\text{W}} = \overline{\text{SOC}} = \text{V}_{cc} - 0.2\text{V}$; all other inputs $\geq \text{V}_{cc} - 0.2\text{V}$

4. MH = FL/DH = W - xor $\le 0.2V$. 5. For SO, $I_{OUT} = -4mA$ 6. For SO, $I_{OUT} = 16mA$

STATUS FLAGS

NUMBER OF WORDS IN FIFO		FF AEF		HF	EF	
MS72105	MS72115					
0	0	н	L	н	L	
1–31	1–63	Н	L	н	Н	
32–128	64–256	н	н	н	Н	
129–224	257–448	Н	н	L	н	
225–255	449–511	Н	L	L	н	
256	512	L	L	L	н	

AC ELECT	NICAL CHARACTERISTICS	(Commercia	al: $V_{cc} = 5V \pm$	$10\%, 1_A = 0^{\circ}C$; to +70°C)			
0/4/201	DADAMETED	MS72105 MS72115		MS72105 MS72115		MS72105 MS72115		UNITO
SYMBOL	PARAMETER	2	25	5	0	8	0	UNITS
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
ts	Parallel Shift Frequency	-	22.2	-	15	-	10	MHz
t _{SOCP}	Serial Shift Frequency	-	50	-	40	-	28	MHz
t _{wc}	Write Cycle Time	35	-	65	-	100	-	ns
t _{WPW}	Write Pulse Width	25	-	50	-	80	-	ns
t _{wR}	Write Recovery Time	10	-	15	-	20	-	ns
t _{DS}	Data Set-up Time	10	-	15	-	15	-	ns
t _{DH}	Data Hold Time	0	-	5	-	5	-	ns
t _{SOCP}	Serial Clock Cycle Time	20	-	25	-	35	-	ns
t _{socw}	Serial Clock Width High/Low	8	-	10	-	15	-	ns
t _{SOPD}	SOC Rising Edge to SO Valid Data	-	10	-	12	-	17	ns
t _{SOHZ}	SOC Rising Edge to SO at High Z ⁽¹⁾	3	10	3	12	3	17	ns
t _{SOLZ}	SOC Rising Edge to SO at Low Z ⁽¹⁾	3	10	3	12	3	17	ns
t _{WEF}	Write High to EF High	-	20	-	25	-	35	ns
t _{WFF}	Write Low to FF Low	-	30	-	40	-	50	ns
t _{WF}	Write Low to Transitioning HF, AEF	-	30	-	40	-	50	ns
t _{WPF}	Write Pulse Width After FF High	25	-	50	-	80	-	ns
t _{SOCEF}	SOC Rising Edge to EF Low	-	20	-	25	-	35	ns
t _{SOCFF}	SOC Rising Edge to FF High	-	30	-	40	-	50	ns
t _{SOCF}	SOC Rising Edge to Transitioning	-	30	-	40	-	50	ns
t _{REFSO}	SOC Delay After EF High	35	-	65	-	100	-	ns
t _{RSC}	Reset Cycle Time	35	-	65	-	100	-	ns
t _{RS}	Reset Pulse Width	25	-	50	-	80	-	ns
t _{RSS}	Reset Set-up Time	25	-	50	-	80	-	ns
t _{RSR}	Reset Recovery Time	10	-	15	-	20	-	ns
t _{FLS}	FL Set-up Time to RS Rising Edge	5	-	7	-	10	-	ns
t _{FLH}	FL Hold Time to RS Rising Edge	0	-	0	-	5	-	ns
t _{DIRS}	DIR Set-up Time to SOCPRising Edge	5	-	7	-	10	-	ns
t _{DIRH}	DIR Hold Time from SOC Rising Edge	0	-	0	-	5	-	ns
t _{SOXD1}	SOC Rising Edge to SOX Rising Edge	3	11	3	15	3	20	ns
t _{SOXD2}	SOC Rising Edge to SOX Falling Edge	3	11	3	15	3	20	ns
t _{sixs}	SIX Set-up Time to SOC Rising Edge	5	-	7	-	10	-	ns
t _{SIXH}	SIX Hold Time from SOC Rising Edge	0	-	0	-	5	-	ns

AC ELECTRICAL CHARACTERISTICS (Commercial: V_{cc} = 5V ± 10%, T_{A} = 0°C to +70°C)

1. Guaranteed by design minimum times, not tested.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure A

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

SYMBOL	PARAMETER (1)	CONDITIONS	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	12	pF

1. This parameter is sampled and not 100% tested.

FUNCTIONAL DESCRIPTION

Parallel Data Input

The device must be reset before beginning operation so that all flags are set to location zero. In width or depth expansion the First Load pin (FL/) must be programmed to indicate the first device.

The data is written into the FIFO in parallel through the D_{0-15} input data lines. A write cycle is initiated on the falling edge of



Figure A. Output Load

1. Includes jig and scope capacitances. 2. For SO, Rx = 100Ω . For all other outputs, Rx = 200Ω

the Write (\overline{W}) signal provided the Full Flag (\overline{FF}) is not asserted. If the W signal changes from HIGH-to-LOW and the Full Flag (\overline{FF}) is already set, the write line is inhibited internally from incrementing the write pointer and no write operation occurs.

Data set-up and hold times must be met with respect to the rising edge of Write. The data is written to the RAM at the write pointer. On the rising edge of \overline{W} , the write pointer is incremented. Write operations can occur simultaneously or asynchronously with read operations.



Figure 1. Write Operation

Serial Data Output

The serial data is output on the SO pin. The data is clocked out on the rising edge of SOC providing the Empty Flag (EF) is not asserted. If the Empty Flag is asserted then the next data word is inhibited from moving to the output register and being clocked out by SOC. The serial word is shifted out Least Significant Bit or Most Significant Bit first depending on the FL/DIR level during operation. A LOW on DIR will cause the Least Significant Bit to be read out first. A HIGH on DIR will cause the Most Significant Bit to be read out first.



Figure 2. Read Operation







Figure 4. Empty Flag from Last Read to First Write

Note: 1. SOC should not be clocked until $\overline{\text{EF}}$ goes high.



Figure 5. Empty Boundry Condition Timing



Figure 7. Half Full, Almost Full and Almost Empty Timings



Note: 1. EF, FF, HF and $\overline{\text{AEF}}$ may change status during Master Reset, but flags will be valid at $t_{\text{esc}}.$



Figure 9. Serial Read Expansion

OPERATING CONFIGURATIONS

Single Device Mode

The device must be reset before beginning operation so that all flags are set to location zero. In the standalone

case, the SIX line is tied HIGH and indicates single device operation to the device. The SOX/AEF pin defaults to AEF and outputs the Almost Empty and Almost Full Flag.



Figure 10. Single Device Configuration

TABLE 1: MASTER RESET AND FIRST LOAD TRUE TABLE-

SINGLE DEVICE CONFIGURATION

MODE		INPUTS		INTERNAL STATUS		OUTPUTS		
	MR	FL	DIR	READ POINTER	WRITE POINTER	AEF, EF	FF	HF
Reset	0	х	х	Location Zero	Location Zero	0	1	1
Read/Write	1	х	0, 1	Increment ⁽¹⁾	Increment ⁽¹⁾	Х	Х	Х

1. Pointer will increment if appropriate flag is HIGH.

Width Expansion Mode

In the cascaded case, word widths of more than 16 bits can be achieved by using more than one device. By tying the SOX and SIX pins together as shown in Figure 11 and programming which is the Least Significant Device, a cascaded serial word is achieved. The Least Significant Device is programmed by a LOW on the FL/DIR pin during reset. All other devices should be programmed HIGH on the FL/DIR pin at reset.

The Serial Data Output (SO) of each device in the serial word must be tied together. Since the SO pin is three stated, only the device which is currently shifting out is enabled and driving the 1-bit bus. NOTE: After reset, the level on the FL/ DIR pin decides if the Least Significant or Most Significant Bit is read first out of each device.

The three flag outputs, Empty (\overline{EF}) , Half Full (\overline{HF}) and Full (FF), should be taken from the Most Significant Device (in the example, FIFO #2). The Almost Empty and Almost Full Flag is not available due to using the SOX pin for expansion.



Figure 11. Width Expansion for 32-bit Parallel Data In

Depth Expansion (Daisy Chain) Mode

The MS72105/72115 can easily be adapted to applications where the requirements are for greater than 512 words. Figure 12 demonstrates Depth Expansion using three MS72115 and an Address Decoder. Any depth can be attained by adding additional devices. The Address Decoder is necessary to determine which FIFO to write data into. A byte of data should be written sequentially into each FIFO so that the SOX/SIX handshake can control reading out the data in the correct sequence. The MS72105/72115 operate in the Depth Expansion Mode when the following conditions are met:

- 1. The first device must be designated by programming FL LOW at Reset. All other devices to be programmed HIGH.
- 2. The Serial Out Expansion (SOX) of each device must be tied to the Serial In Expansion (SIX of the next device in the manner shown).
- 3. External logic is needed to generate composite Empty, Half Full and Full Flags. This requires the OR-ing of all $\overline{\text{EF}}$, $\overline{\text{HF}}$ and $\overline{\text{FF}}$ Flags.
- 4. The Almost Empty and Almost Full Flag is not available due to using the SOX pin for expansion.



Figure 12. A 1536 x 16 Parallel-to-Serial FIFO using the MS72115

TABLE 2: MASTER RESET AND FIRST LOAD TRUE TABLE-WIDTH/DEPTH COMPOUND EXPANSION MODE

MODE	INPUTS		INTERNA	L STATUS	OUTPUTS		
	MR	FL	DIR	READ POINTER	WRITE POINTER	EF	HF, FF
Reset-First Device	0	0	х	Location Zero	Location Zero	0	1
Reset all Other Devices	0	1	х	Location Zero	Location Zero	0	1
Read/Write	1	х	0, 1	х	x	х	Х

1. MR = Master Reset , FL/DIR = First Load/Direction, EF = Empty Flag Output, HF = Half Full Flag Output, FF = Full Flag Output

Compound Expansion (Daisy Chain) Mode

The MS72105/72115 can be expanded in both depth and width as Figure 13 indicates:

- 1. The SOX-to-SIX expansion signals are wrapped around sequentially.
- 2. The write (\overline{W}) signal is expanded in width.
- 3. Flag signals are only taken from the Most Significant Devices.
- 4. The Least Significant device in the array must be programmed with a LOW on FL/DIR during reset.



Figure 13. A 1536 x 32 Parallel-to-Serial FIFO using the MS72115

ORDERING INFORMATION

	ORDERING		TEMPERATURE
SPEED (ns)	PART NUMBER	PACKAGE REFERENCE NO.	RANGE
25	MS72105-25NC	P28-2	0°C to + 70°C
25	MS72115-25NC		0°C to + 70°C
25	MS72105-25FC	S28-2	0°C to + 70°C
25	MS72115-25FC		0°C to + 70°C
50	MS72105-50NC	P28-2	0°C to + 70°C
50	MS72115-50NC		0°C to + 70°C
50	MS72105-50FC	S28-2	0°C to + 70°C
50	MS72115-50FC		0°C to + 70°C
80	MS72105-80NC	P28-2	0°C to + 70°C
80	MS72115-80NC		0°C to + 70°C
80	MS72105-80FC	S28-2	0°C to + 70°C
80	MS72115-80FC		0°C to + 70°C

MOSEL

MS72215/16 & MS72225/26

ADVANCE INFORMATION

FEATURES

- · Full CMOS clocked synchronous FIFOs
- Read and write clocks can be synchronous or asynchronous
- Master / Slave devices make depth and width expansion easy
- Two densities: 512 x 18 and 1024 x 18
- · 20ns read / write cycle time
- · Dual port memory architecture
- · Five Flags for memory status:
 - Empty and Full Flags
 - Two Programmable Flags
 - Half Full Flag available in single device configuration
- Master device supplies all flag outputs in depth expansion
- · Output Enable puts output in high impedance
- Available in 68-lead pin grid array (PGA), and plastic leaded chip carrier (PLCC)

512 x 18 & 1024 x 18 Parallel Synchronous FIFOs

DESCRIPTION

The MS72215/16 and MS72225/26 are clocked registered FIFOs that are particularly useful in synchronous design applications. This architecture allows for a user friendly part with a very high speed cycle time of 50MHz. The MS72215 and MS72225 are the master versions and the MS72216 and MS72226 are the slave versions. Typical applications for these designs are data buffering for workstation graphics, interprocessor communications, and high speed LANs.

All four devices have 18-bit wide parallel data inputs and outputs. The input port is <u>contro</u>lled by a free running clock (WCLK), and a write enable pin (WEN). Data is written into the FIFO only when both the lock pin and write enable are active. The output <u>port</u> is controlled by separate clock (RCLK) and a read enable (REN) pins. The read clock can be tied to the write clock for single clock operation or the two clocks can run independently. The devices also have an output enable (OE) for three-state control of the output.

These FIFOs have a total of five flags. That is two fixed flags, Empty (EF) and Full (FF), two programmable flags, (PAE) and (PAF), plus a Half Full (HF) flag available in single device operation. The programmable flags are programmed by asserting the Load (LD) pin and clocking in the next two words on the inputs.

The MS72215 and MS72225 are both width and depth expandable. The pins \overline{XI} and \overline{XO} are required to expand the FIFOs in depth. To permit programmable flags in depth expansion, a master device (MS72215/25) controls the flags, and the flags are ignored on all the other slave devices (MS72216/26).



FUNCTIONAL BLOCK DIAGRAM

MOSEL Corporation 914 West Maude Avenue, Sunnyvale, CA 94086 U.S.A 408-733-4556

PIN CONFIGURATIONS PGA TOP VIEW



PIN DESCRIPTIONS

D₀-D₁₇ Data Inputs

Data inputs for 18-bit wide data.

RS Reset

When $\overline{\text{RS}}$ is set low, internal read and write pointers are set to the first location of the RAM array, $\overline{\text{FF}}$ and $\overline{\text{PAF}}$ go high , and $\overline{\text{PAE}}$ and $\overline{\text{EF}}$ go low. A reset is required before an initial WRITE after powerup.

WCLK Write Clock

When $\overline{\text{WEN}}$ is enabled (low), a write cycle is initiated on the low-to-high transition of every WCLK clock, if the FIFO is not full.

WEN Write Enable

When $\overline{\text{WEN}}$ is low, data can be loaded into the FIFO on the lowto-high transition of every WCLK clock. When $\overline{\text{WEN}}$ is high, the FIFO holds the previous data. When the FIFO is full (FF = low), the internal WRITE operation is blocked.

RCLK Read Clock

When REN is enabled (low), data can be read on the outputs on the low-to-high transition of the read clock RCLK if the FIFO is not empty.

REN Read Enable

When $\overline{\text{REN}}$ is (low), data can be read from the FIFO on the low-tohigh transition of every RCLK clock. When $\overline{\text{REN}}$ is high, the output register holds the previous data. When the FIFO is empty ($\overline{\text{EF}}$ = low), the internal READ operation is blocked.

OE Output Enable

When \overline{OE} is enabled (low), the parallel output buffers receive data from the output register. When \overline{OE} is disabled (high), the Q output bus is in a high impedance state.

LD Load

When $\overline{\text{LD}}$ is low, data on the inputs D₀-D₁₇ is written to the offset and depth registers on the low-to-high transition of the WCLK.

PLCC TOP VIEW



XI Expansion Input

In the single device or width expansion configuration, \overline{XI} is grounded. In the depth expansion configuration, \overline{XI} is connected to \overline{XO} (expansion out) of the previous device.

FF Full Flag

When FF goes low, the device is full and further WRITE operations are inhibited. When FF is high, the device is not full. FF is synchronized with WCLK.

EF Empty Flag

When $\overline{\text{EF}}$ goes low, the device is empty and further READ operations are inhibited. When $\overline{\text{EF}}$ is high, the device is not empty. $\overline{\text{EF}}$ is synchronized with RCLK.

PAF Programmable Almost-Full Flag

When $\overrightarrow{\mathsf{PAF}}$ is low, the device is almost full based on the programmable full offset. If there is no offset specified, the device is 7/8 full or more.

PAE Programmable Almost-Empty Flag

When $\overrightarrow{\mathsf{PAE}}$ is low, the device is almost empty based on the programmable empty offset. If there is no offset specified, the device is empty to 1/8 full.

XO/HF Expansion Out/Half-Full Flag

In the single device or width expansion configuration, the device is more than half full when \overline{HF} is low. In the depth expansion configuration, a pulse is sent from \overline{XO} to \overline{XI} when the last location in the FIFO is filled.

Q₀-Q₁₇ Outputs

Data outputs for 18-bit wide data.

V_{cc} Power Supply

Nine +5V power supply pins.

GND Ground

Ten ground pins



General Information

AND FERRET A COMPAGE AND IS A DESCRIPTION OF A DESCRIPTIO

Specially Nentones

4

ROMs (Read Only Memory)

Voice ROMs

Cache Products

Package Diagrams

MOSEL Sales Network

CMOS STATIC ROMS

MOSEL has developed a broad line of CMOS ROMs (read only memory) from 128K to 8 megabits, including products at 128K, 256K, 512K, 1024K, 2048K, 4096K and 8192K in density. All standard packages are available including 28, 32 and 40 pin plastic dips and 28 or 32 pin SOG packages. MOSEL offers fast turnaround of four to six weeks for engineering samples and/or first production units.

PRODUCTION PRODUCTS

At the 1 megabit density, MOSEL offers the 1 megabit 128K x 8 MS311024 and MS311002, with speeds of 100, 120, 150 and 200ns, available today in the 600 mil 28 and 32 pin DIP packages and 28 and 32 pin SOG packages. The CMOS MS311024 provides significant power savings as compared with the NMOS products, with typical standby power below 10μ A.

MOSEL also offers products at 512K, the 64K x 8 MS310512, at 256K, the 32K x 8 MS310256, and 128K, the 16K x 8 MS310128. These products are available in 150ns, and provide similar standby power savings as the megabit product as compared with NMOS designs. Both 28 pin dip and surface mount packages are supported.

DEVELOPMENT PRODUCTS

MOSEL is now supplying or has under development 2, 4, and 8 Megabit ROM products at speeds of 120 to 200ns including:

The 256K x 8 MS312001 at 120-150ns in a 32 pin DIP.

The 256K x 8 MS312002 at 200ns in a 32 pin DIP.

The 256K x 16 / 512K x 8 MS314003 at 200ns in a 40 pin DIP and 64 pin PQFP.

The 512K x 8 MS314001 at 100-150ns in a 32 pin DIP.

The 512K x 8 MS314002 at 200ns in a 32 pin DIP.

The 1024K x 8 MS318002 at 200ns in a 32 pin DIP.

The 512K x 16 / 1024K x 8 MS318003 at 200ns in a 40 pin DIP and 64 pin PQFP.

SUMMARY

MOSEL offers a broad family of high speed low power CMOS ROM products.

If you are interested in more information about MOSEL's ROM products, such as information about our quick turn service, special speed or power screening or other special handling, please contact your local sales representatives or franchise distributors listed in this book. •

MOSEL

MS310128

16,384x8 CMOS Mask Programmable ROM

FEATURES

- Access time: 150ns max
- · Low Power operation:

Operating: 30mA max. Standby: 30uA max.

- · Fully static operation
- Automatic power down
- TTL compatible inputs outputs
- 3-state outputs for wired-OR expansion
- · EPROMs accepted as program data input

⊐ v_{cc} 28

_ A8 25

27 A 13

26

24

- Ultra low data retention supply
- Pin 20/22/27 controls (sense and type)

PIN CONFIGURATIONS

лс Г

A 12

A7 [

A 6

A₅

5

DESCRIPTION

The MS310128 is a high performance Read Only Memory organized as 16.384 words by eight bits with an access time of 150 ns. It is designed to be compatible with all microprocessors and similar applications where high performance mass storage and simple interfacing are important design considerations.

The MS310128 offers automatic powerdown with powerdown controlled by the Chip Enable (CE/CE) inputs. When CE/CE goes HIGH/LOW the device will automatically power down and remain in a low power standby mode as long as CE/CE remains HIGH/LOW. This unique feature provides system level power savings of as much as 99%. The function of Pin 22 and Pin 27 are OE, /OE, and OE, /OE,/ NC, respectively. Pin 20 may also be programmed as OE/OE (active HIGH or LOW) in order to eliminate bus contention in multiple bus microprocessor systems. Pins 22 and 27 can be programmed to allow decoding of four 16k x 8 parts for 1/2 megabit ROM emulation.

BLOCK DIAGRAM



MOSEL Corporation 914 West Maude Avenue. Sunnyvale, CA 94086 U.S.A 408-733-4556

PIN DESCRIPTIONS

PIN NO.	SYMBOL	FUNCTION
2-10, 21, 23-26	A ₀ - A ₁₃	Address Input
11-13, 15-19	O ₀ - O ₇	Data Output
14	GND	Ground
28	V _{cc}	Power Supply
20	CE/CE or	Chip Enable Input or
	OE/OE	Output Enable
22	OE ₁ /OE ₁	Additional Output Enable Pin
27	\overline{OE}_2/OE_2	Additional Output Enable Pin

OPERATING RANGE

	AMBIENT	
RANGE	TEMPERATURE	Vcc
Commercial	0°C to + 70°C	5V ± 10%

ABSOLUTE MAXIMUM RATINGS(1)

Ambient Operating Temperature	–10°C to +80°C
Storage Temperature	-65°C to +150°C
Supply Voltage to Ground Potential	-0.5V to +7.0V
Applied Output Voltage	-0.5V to +7.0V
Applied Input Voltage	0.5V to +7.0V
Power Dissipation	300 mW
Soldering Temperature and Time	260°C , 10 sec

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not recommended. Exposure to ABSOLUTE MAXIMUM RATINGS for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS (over the commercial operating range)

PARAMETER			N	MS310128		
NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
V _{IL}	Input Low Voltage		-0.5		0.8	V
V _{IH}	Input High Voltage		2.2	V	_{CC} + 0.3	V
١ _١	Input Leakage Current	$V_{CC} = Max$, $V_{IN} = 0V$ to V_{CC}	—		10	μΑ
I _{OL}	Output Leakage Current	$V_{OUT} = 0 V \text{ to } V_{CC}$	-		10	μA
V _{OL}	Output Low Voltage	$V_{CC} = Min, I_{OL} = 3.2mA$	-		0.4	V
V _{OH}	Output High Voltage	V _{CC} = Min, I _{OH} = -1mA	2.4		V _{CC}	V
I _{cc}	Operating Power Supply Current ⁽¹⁾		-	10	30	mA
I _{CCSB}	Standby Power Supply Current	$\overline{CE} = V_{IH}, CE = V_{IL}$	-	10	30	mA
I _{os}	Output Short Circuit Current (2)		-		70	mA

1. Measured with device selected and outputs unloaded.

2. For a duration not to exceed 30 seconds.

CAPACITANCE (Ta=25°C, f=1.0MHz)⁽¹⁾

SYMBOL	PARAMETER	CONDITION	MAX.	UNIT
C ₁	Input Capacitance	$T_A = 25^{\circ}C$	10	pF
Co	Output Capacitance	F = 1.0MHz	10	pF

1. This parameter is guaranteed but not 100% tested.

TRUTH TABLE

PIN 20 CE	PIN 22 OE ₁	PIN 27 OE ₂	OUTPUTS 0 ₀ - 0 ₇	MODE
I	х	x	High Z	Power Down
A	I	x	High Z	Output Disable
A	х	I	High Z	Output Disable
A	A	A	Output Data	Read

AC TEST CONDITIONS

Input Pulse Levels	0.4 ~ 2.4V
Input Rise and Fall Times	10 ns
Timing Measurement Level	$V_{IL} = 0.8V$ $V_{IH} = 2.2V$
Reference	$V_{OL} = 0.8V$ $V_{OH} = 2.0V$
Output Load	See Figure 1



AC ELECTRICAL CHARACTERISTICS (over the operating range)

PARAMETER			MS310128	
NAME	PARAMETER	MIN.	MAX.	UNIT
t _{CYC}	Cycle Time	120		ns
t _{AA}	Address Access Time	—	150	ns
t _{ACE}	Chip Enable Access Time	-	150	ns
t _{ACS}	Chip Select Access Time	—	70	ns
t _{LZ}	Output LOW Z Delay ⁽¹⁾	10	—	ns
t _{HZ}	Output HIGH Z Delay ⁽²⁾	0	70	
t _{OH}	Output Hold from Address Change	10		ns
t _{PU}	Power-Up Time	0		ns
t _{PD}	Powerdown Time		85	ns

1. Output LOW impedance delay (t_{z2}) is measured from \overline{CE}/CE or \overline{OE}/QE going active. 2. Output HIGH impedance delay (t_{z2}) is measured from the earlier of \overline{CE}/CE or \overline{OE}/OE going active.

TIMING DIAGRAMS

PROPAGATION DELAY FROM ADDRESS (CE/CE = ACTIVE, OE/OE = ACTIVE)



PROPAGATION DELAY FROM CHIP ENABLE, CHIP SELECT (ADDRESS VALID)



MS310128

ORDERING INFORMATION

SPEED (ns)	ORDERING PART NUMBER	PACKAGE REFERENCE NO.	TEMPERATURE RANGE
150	MS310128-15PC	P28-3	0°C to + 70°C
150	MS310128-15XC	Chip	0°C to + 70°C

MOSEL

32,768x8 CMOS Mask Programmable ROM

FEATURES

- Access time: 150ns max
- · Low Power operation:

Operating: 30mA max.

Standby: 30µA max.

- · Fully static operation
- · Automatic power down
- TTL compatible inputs and outputs
- 3-state outputs for wired-OR expansion
- · EPROMs accepted as program data input
- · Ultra low data retention supply

DESCRIPTION

The MS310256 is a high performance Read Only Memory organized as 32,768 words by 8 bits. It is designed to be compatible with all microprocessors and similar applications where high performance mass storage and simple interfacing are important design considerations.

The MS310256 offers automatic powerdown with powerdown controlled by the Chip Enable (\overline{CE}/CE) input. When \overline{CE}/CE goes HIGH/LOW the device will automatically power down and remain in a low power standby mode as long as \overline{CE}/CE remains HIGH/LOW. Pin 22 may be mask programmed as $\overline{OE}/OE/NC$ (active HIGH, active LOW or no connection). In order to eliminate bus contention in multiple bus microprocessor systems.

BLOCK DIAGRAM



PIN CONFIGURATIONS

PIN DESCRIPTIONS

PIN NO.	SYMBOL	FUNCTION
2-10, 21, 23-27	A ₀ - A ₁₄	Address Input
11-13, 15-19	O ₀ - O ₇	Data Output
14	GND	Ground
28	V _{cc}	Power Supply
20	CE/CE	Chip Enable Input
22	OE/OE/NC	Output Enable Input /No Connection
1	NC	No Connection

OPERATING RANGE

	AMBIENT	
RANGE	TEMPERATURE	Vcc
Commercial	0°C to + 70°C	5V ± 10%

ABSOLUTE MAXIMUM RATINGS(1)

Ambient Operating Temperature	–10°C to +80°C
Storage Temperature	–65°C to +150°C
Supply Voltage to Ground Potential	-0.5V to +7.0V
Output Voltage	–0.5V to V_{CC} + 0.5V
Input Voltage	–0.5V to V_{CC} + 0.5V
Power Dissipation	400 mW
Soldering Temperature and Time	260°C , 10 sec

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not recommended. Exposure to ABSOLUTE MAXIMUM RATINGS for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS (over the commercial operating range)

PARAMETER			MS311024			
NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
V IL	Input Low Voltage		-0.5	—	0.8	V
V IH	Input High Voltage		2.2	Vo	_{CC} + 0.3	V
	Input Leakage Current	$V_{CC} = Max, V_{IN} = 0V \text{ to } V_{CC}$	-		10	μΑ
lbil	Output Leakage Current	$V_{OUT} = 0 V \text{ to } V_{CC}$	-		10	μA
V _{OL}	Output Low Voltage	$V_{CC} = Min, I_{OL} = 3.2mA$	-		0.4	V
V _{OH}	Output High Voltage	V _{CC} = Min, I _{OH} = -1mA	2.4	_	v_{cc}	V
I _{CC}	Operating Power Supply Current ⁽¹⁾		-	15	30	mA
I _{CCSB}	Standby Power Supply Current	$\overline{CE} = V_{IH}, CE = V_{IL}$	-	0.2	1.5	mA
I _{CCSB1}	Super Standby Power Supply Current	$\overline{CE} = V_{CC} - 0.2V, CE = 0.2V$		10	30	μA
l _{os}	Output Short Circuit Current (2)		-		70	mA

1. Measured with device selected and outputs unloaded.

2. For a duration not to exceed 30 seconds.

CAPACITANCE (Ta=25°C, f=1.0MHz)(1)

SYMBOL	PARAMETER	CONDITION	MAX.	UNIT
Cı	Input Capacitance	T _A = 25°C	10	pF
Co	Output Capacitance	F = 1.0MHz	10	pF

1. This parameter is guaranteed but not 100% tested.

AC TEST CONDITIONS

Input Pulse Levels	0.4 ~ 2.4V
Input Rise and Fall Times	10 ns
Timing Measurement Level	V _{IL} = 0.8V V _{IH} = 2.2V
Reference	$V_{OL} = 0.8V$ $V_{OH} = 2.0V$
Output Load	See Figure 1



AC ELECTRICAL CHARACTERISTICS (over the operating range)

PARAMETER			MS310256-15	
NAME	PARAMETER	MIN.	MAX.	UNIT
t _{CYC}	Cycle Time	150		ns
t _{AA}	Address Access Time	-	150	ns
t _{ACE}	Chip Enable Access Time		150	ns
t _{ACS}	Output Enable Access Time	-	85	ns
t _{LZ}	Output LOW Z Delay ⁽¹⁾	10		ns
t _{HZ}	Output HIGH Z Delay ⁽²⁾	0	85	
t _{он}	Output Hold After Address Change	10	_	ns
t _{PU}	Power-Up Time	0		ns
t _{PD}	Powerdown Time		85	ns

1. Output LOW impedance delay (t_{z2}) is measured from CE/CE or OE/OE going active. 2. Output HIGH impedance delay (t_{iz2}) is measured from the earlier of CE/CE or OE/OE going inactive.

tor

TIMING DIAGRAMS



t_{PD}

MS310256

ORDERING INFORMATION

SPEED (ns)			TEMPERATURE
150	MS310256-15PC	P28-3	0°C to + 70°C
150	MS310256-15XC	Chip	0°C to + 70°C

MOSEL

MS310512

65,536x8 CMOS Mask Programmable ROM

FEATURES

- Access time: 150ns max
- · Low Power operation:

Operating: 30mA max.

Standby: 30µA max.

- Masked Programmed for chip enable (powerdown) CE/CE and output enable OE/OE/NC
- · Fully static operation
- · Automatic power down
- · TTL compatible inputs outputs
- Available in 28 pin DIP package (MS310512) or in chip form (MS310512H)
- · 3-state outputs for wired-OR expansion
- · EPROMs accepted as program data input
- · Ultra low data retention supply

PIN CONFIGURATIONS

DESCRIPTION

The MS310512 is a high-performance Read Only Memory organized as 65,536 words by 8 bits. It is designed to be compatible with all microprocessors and similar applications where high performance mass storage and simple interfacing are important design considerations.

The MS310512 offers automatic powerdown with powerdown controlled by the Chip Enable \overline{CE}/CE input. When \overline{CE}/CE goes HIGH/LOW the device will automatically power down and remain in a low power standby mode as long as \overline{CE}/CE remains HIGH/LOW. Pin 22 may be mask programmed as $\overline{OE}/OE/NC$ (active HIGH, active LOW or no connection). In order to eliminate bus contention in multiple bus microprocessor systems.

BLOCK DIAGRAM



MOSEL Corporation 914 West Maude Avenue, Sunnyvale, CA 94086 U.S.A 408-733-4556

PIN DESCRIPTIONS

PIN NO.	SYMBOL	FUNCTION
2-10, 21, 23-27	A ₀ - A ₁₅	Address Input
11-13, 15-19	O ₀ - O ₇	Data Output
14	GND	Ground
28	V _{cc}	+5V Power Supply
20	CE/CE	Chip Enable Input
22	OE/OE/NC	Output Enable Input /No Connection
1	NC	No Connection

OPERATING RANGE

	AMBIENT	
RANGE	TEMPERATURE	Vcc
Commercial	0°C to + 70°C	$5V \pm 10\%$

ABSOLUTE MAXIMUM RATINGS(1)

Ambient Operating Temperature	–10°C to +80°C
Storage Temperature	-65°C to +150°C
Supply Voltage to Ground Potential	-0.5V to +7.0V
Output Voltage	–0.5V to V_{CC} + 0.5V
Applied Input Voltage	-0.5V to V _{CC} + 0.5V
Power Dissipation	400 mW
Soldering Temperature and Time	260°C , 10 sec

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not recommended. Exposure to ABSOLUTE MAXIMUM RATINGS for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS (over the commercial operating range)

PARAMETER			N	IS31051	2	
NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
V IL	Input Low Voltage		-0.5		0.8	V
V _{IH}	Input High Voltage		2.2	Vc	_C + 0.3	V
I _{IL}	Input Leakage Current	$V_{CC} = Max$, $V_{IN} = 0V$ to V_{CC}	_		10	μA
l _{oL}	Output Leakage Current	$V_{OUT} = 0 V \text{ to } V_{CC}$	-		10	μA
V _{OL}	Output Low Voltage	$V_{CC} = Min, I_{OL} = 3.2mA$	-		0.4	V
V _{OH}	Output High Voltage	$V_{CC} = Min, I_{OH} = -1mA$	2.4	—	V _{CC}	V
I _{cc}	Operating Power Supply Current ⁽¹⁾		-	15	30	mA
I _{CCSB}	Standby Power Supply Current	$\overline{CE} = V_{IH}, CE = V_{IL}$	-	0.2	1.5	mA
I _{CCSB1}	Super Standby Power Supply Current	$\overline{CE} = V_{CC} - 0.2V, CE = 0.2V$	-	10	30	μA
I _{os}	Output Short Circuit Current (2)				70	mA

1. Measured with device selected and outputs unloaded.

2. For a duration not to exceed 30 seconds.

CAPACITANCE (Ta=25°C, f=1.0MHz)⁽¹⁾

SYMBOL	PARAMETER	CONDITION	MAX.	UNIT
Cı	Input Capacitance	T _A = 25°C	10	pF
Co	Output Capacitance	F = 1.0MHz	10	pF

1. This parameter is guaranteed but not 100% tested.

TRUTH TABLE

PIN 20 (ČE/CE)	PIN 22 OE/OE/NC	OUTPUTS 00 - 07	MODE
I	Х	HI-Z	Power Down
А	I	HI-Z	Output Disable
А	Α	LO-Z	Read

1. If mask programmable pin, pin 22, is customer-specified at NC

(no-connection) state, the input state of pin 22 will be internally fixed at active state.

MS310512

AC TEST CONDITIONS

Input Pulse Levels	0.4 ~ 2.4V
Input Rise and Fall Times	10 ns
Timing Measurement Level	$V_{IL} = 0.8V$ $V_{IH} = 2.2V$
Reference	$V_{OL} = 0.8V$ $V_{OH} = 2.0V$
Output Load	See Figure 1



AC ELECTRICAL CHARACTERISTICS (over the operating range)

PARAMETER			MS310512	
NAME	PARAMETER	MIN.	MAX.	UNIT
t _{CYC}	Cycle Time	150	_	ns
t _{AA}	Address Access Time	-	150	ns
t _{ACE}	Chip Enable Access Time	-	150	ns
t _{ACS}	Output Enable Access Time		85	ns
t _{LZ}	Output LOW Z Delay ⁽¹⁾	10	_	ns
t _{HZ}	Output HIGH Z Delay ⁽²⁾	0	85	
t _{OH}	Output Hold After Address Change	10		ns
t _{PU}	Power-Up Time	0	-	ns
t _{PD}	Powerdown Time	—	85	ns

1. Output LOW impedance delay (t_{2}) is measured from \overline{CE}/CE or OE/\overline{OE} going active. 2. Output HIGH impedance delay $(t_{1/2})$ is measured from the earlier of \overline{CE}/E or OE/\overline{OE} going inactive.

TIMING DIAGRAMS

PROPAGATION DELAY FROM ADDRESS (CE/CE = ACTIVE, OE/OE = ACTIVE)



PROPAGATION DELAY FROM CHIP ENABLE or OUTPUT ENABLE (ADDRESS VALID)



ORDERING INFORMATION

SPEED (ns)	ORDERING PART NUMBER	PACKAGE REFERENCE NO.	TEMPERATURE
150	MS310512-15PC	P28-3	0°C to + 70°C
150	MS310512-15XC	Chip	0°C to + 70°C

MOSEL

MS311002

131,072 X 8 CMOS Mask **Programmable ROM 28 Pin DIP**

FEATURES

- Access time: 150ns / 200ns
- · Low Power operation:

40mA max. Operating

- 50µA max. Standby
- · Fully static operation
- Automatic power down (CE)
- · Complete TTL compatibility
- · EPROMs accepted as program data input
- · Ultra low data retention supply

A 15

A12 2

A7

A₆

A₅

A3

A₂

A1 A₀ 10

01 11

02

03

GND

3

5 A4

12

13

14

MS311002

· Standard 28 pin DIP

DESCRIPTION

The MS311002 high performance Read Only Memory is organized as 131,072 bytes by 8 bits. It is designed to be compatible with all microprocessors and similar applications where high performance, low cost, mass storage and simple interfacing are important design considerations.

The MS311002 offer automatic powerdown with powerdown controlled by the Chip Enable (\overline{CE}) inputs. When \overline{CE} goes HIGH the device will automatically power down and remain in a low power standby mode as long as CE remains HIGH. The MS311002 is available in a 28 pin package.

PIN CONFIGURATIONS

⊐ v_{cc}

] A 13

ΠΑ 25

] A9 24

🗖 A 11 23

A 16

05

704

21 A 10

20 🗖 CE

28

27] A 14

26

22

19 ٥٥ 07

18

17 06

15



BLOCK DIAGRAM
MS311002

PIN DESCRIPTIONS

SYMBOL	PIN NO.	FUNCTION
A ₀ - A ₁₆	1-10, 21-27	Address Input
O ₀ - O ₇	11-13, 15-19	Data Output
CE	20	
GND	14	Ground
V _{cc}	28	Power Supply

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Temperature Under Bias	–10°C to +85°C
Storage Temperature	-45°C to +125°C
Supply Voltage to Ground Potential	-0.3V to +7.0V
Applied Output Voltage	-0.5V to V _{CC} +0.5
Applied Input Voltage	-0.5V to V _{CC} +0.5

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not recommended. Exposure to ABSOLUTE MAXIMUM RATINGS for extended periods may affect device reliability.

OPERATING RANGE

	AMBIENT	
RANGE	TEMPERATURE	Vcc
Commercial	0°C to + 70°C	5V ± 10%

DC ELECTRICAL CHARACTERISTICS (over the commercial operating range)

PARAMETER			N	IS31100	2	
NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
V _{IL}	Input Low Voltage		-0.3	-	0.8	v
V IH	Input High Voltage		2.2	Vo	_{CC} + 0.3	v
۱ _{۱L}	Input Leakage Current	V _{CC} =Max, V _{IN} =0V to V _{CC}	-	-	10	μA
I _{OL}	Output Leakage Current	V _{OUT} =0 V to V _{CC}	-	-	10	μA
V _{OL}	Output Low Voltage	V _{CC} =Min, I _{OL} =2.1mA	-	-	0.4	V
V _{OH}	Output High Voltage	V _{CC} =Min, I _{OH} =-400mA	2.4	-	V _{CC}	V
I _{CC}	Operating Power Supply Current ⁽¹⁾		-	-	40	mA
I _{CCSB}	Standby Power Supply Current	CE=V _{IH} , CE=V _{IL}	-	-	3	mA
I _{CCSB1}	Super Standby Power Supply Current	$\overline{CE} = V_{CC} - 0.2V$, CE = 0.2V	-	-	50	μA

1. Measured with device selected and outputs unloaded.

CAPACITANCE (Ta=25°C, f=1.0MHz)⁽¹⁾

SYMBOL	PARAMETER	CONDITION	MAX.	UNIT
CI	Input Capacitance	V _{IN} = 0V	10	pF
со	OutputCapacitance	V _{OUT} = 0V	7	pF

1. This parameter is guaranteed but not 100% tested.

TRUTH TABLE

MODE	ĈĒ	OUTPUT OPERATION
Steady	н	High Z
Read	L	D _{OUT}

AC TEST CONDITIONS

Input Pulse Levels	0.6~ 2.4V
Input Rise and Fall Times	10 ns
Timing Measurement Level	V _{IL} = 0.8V V _{IH} = 2.2V
Reference	V _{OL} = 0.8V V _{OH} = 2.0V
Output Load	1 TTL Gate + 100 pF



4

AC ELECTRICAL CHARACTERISTICS (over the operating range)

PARAMETER		MS311	002-15	MS311	002-20	
NAME	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT
t _{AA}	Address Access Time	-	150	-	200	ns
t _{ACE}	Chip Enable Access Time	-	150	-	200	ns
t _{DF}	Output Disable Time	-	60	-	60	ns
t _{он}	Output Hold Time	0	-	0	-	ns

TIMING DIAGRAMS



MS311002

	ORDERING		TEMPERATURE
SPEED (ns)	PART NUMBER	PACKAGE REFERENCE NO.	RANGE
100	MS31002-12PC	P28-4	0°C to + 70°C
120	MS31002-15PC	P28-4	0°C to + 70°C

131,072 X 8 CMOS Mask Programmable ROM

FEATURES

- Access time: 150ns/200ns max
- Low Power operation:

40mA max. Operating 30µA max. Standby

- · Fully static operation
- Automatic power down (OE/OE)
- Complete TTL compatibility
- 3-state outputs for wired-OR expansion
- · EPROMs accepted as program data input
- · Ultra low data retention supply
- Pin 20 control options (sense and type)

DESCRIPTION

The MS311024 high performance Read Only Memory is organized as 131,072 bytes by 8 bits. It is designed to be compatible with all microprocessors and similar applications where high performance, low cost, mass storage and simple interfacing are important design considerations.

The MS311024 offers automatic powerdown with powerdown controlled by the Chip Enable (\overline{OE}/OE) inputs. When \overline{OE}/OE goes HIGH/LOW the device will automatically power down and remain in a low power standby mode as long as \overline{OE}/OE remains HIGH/LOW. Pin 20 may also be programmed as $\overline{CE}/$ CE (active LOW or HIGH), output enable, in order to eliminate bus contention in multiple bus microprocessor systems.

PIN CONFIGURATIONS



BLOCK DIAGRAM



MOSEL Corporation 914 West Maude Avenue, Sunnyvale, CA 94086 U.S.A 408-733-4556

PIN DESCRIPTIONS

PIN NO.	SYMBOL	FUNCTION	
1-10, 21-27	A ₀ - A ₁₆	Address Input	
11-13, 15-19	O ₀ - O ₇	Data Output	
14	GND	Ground	
28	Vcc	Power Supply	
20	OE/OE/CE/CE	Chip Enable Inputs,	
		Output Enable Inputs	

OPERATING RANGE

	AMBIENT	
RANGE	TEMPERATURE	Vcc
Commercial	0°C to + 70°C	5V ± 10%

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Ambient Operating Temperature	-10°C to +80°C
Storage Temperature	-65°C to +150°C
Supply Voltage to Ground Potential	-0.5V to +7.0V
Applied Output Voltage	-0.5V to +7.0V
Applied Input Voltage	-0.5V to +7.0V
Power Dissipation	300 mW
Soldering Temperature and Time	260°C , 10 seconds

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not recommended. Exposure to ABSOLUTE MAXIMUM RATINGS for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS (over the commercial operating range)

PARAMETER			MS311024			
NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
V _{IL}	Input Low Voltage		-0.5		0.8	V
V IH	Input High Voltage		2.0	Vc	_{CC} + 0.3	V
۱ _{۱۲}	Input Leakage Current	$V_{CC} = Max, V_{IN} = 0V$ to V_{CC}	_	—	10	μA
I _{OL}	Output Leakage Current	$V_{OUT} = 0 V \text{ to } V_{CC}$	_		10	μA
V _{OL}	Output Low Voltage	V _{CC} = Min, I _{OL} = 3.2mA	_		0.4	V
V _{OH}	Output High Voltage	V _{CC} = Min, I _{OH} = -1mA	2.4		V _{CC}	V
I _{cc}	Operating Power Supply Current ⁽¹⁾		-		40	mA
I _{CCSB}	Standby Power Supply Current	$\overline{E} = V_{iH}, E = V_{IL}$	-		1.5	mA
I _{CCSB1}	Super Standby Power Supply Current	$\overline{E} = V_{CC} - 0.2V, E = 0.2V$			50	μA
I _{OS}	Output Short Circuit Current (2)		—		70	mA

1. Measured with device selected and outputs unloaded.

2. For a duration not to exceed 30 seconds.

CAPACITANCE (Ta=25°C, f=1.0MHz)⁽¹⁾

SYMBOL	PARAMETER	CONDITION	MAX.	UNIT
CI	Input Capacitance	V _{IN} = 0V	10	pF
со	Output Capacitance	V _{OUT} = 0V	10	pF

1. This parameter is guaranteed but not 100% tested.

TRUTH TABLE

PIN 20	CE	ŌE	MODE	D ₀ -D 7	SUPPLY CURRENT
Chip Select	L/H	_	Selected	D _{OUT}	Operating (I _{CC})
Operation	H/L	_	Non selected	High Z	Standby
Output Enable		L/H	Selected	D _{OUT}	Operating (I _{CC})
Operation	_	H/L	Non selected	High Z	

AC TEST CONDITIONS

Input Pulse Levels	0.4 ~ 2.4V
Input Rise and Fall Times	10 ns
Timing Measurement Level	V _{IL} = 0.8V V _{IH} = 2.2V
Reference	$V_{OL} = 0.8V$ $V_{OH} = 2.0V$
Output Load	See Figure 1



* INCLUDING SCOPE AND JIG

Figure 1 Output Load Circuit

AC ELECTRICAL CHARACTERISTICS (over the operating range)

PARAMETER		MS311024-15		MS311024-20		
NAME	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT
t _{CYC}	Cycle Time	150	_	200		ns
t _{AA}	Address Access Time	-	150		200	ns
t _{ACE}	Chip Enable Access Time		150		200	ns
t _{OE}	Output Enable Access Time	-	85	—	100	ns
t _{LZ}	Output LOW Z Delay ⁽¹⁾	10	-	10	_	ns
t _{HZ}	Output HIGH Z Delay ⁽²⁾	0	85	0	100	ns
t _{OH}	Output Hold After Address Change	10		10	_	ns
t _{PU}	Power-Up Time	0		0		ns
t _{PD}	Powerdown Time		85	—	100	ns

1. Output LOW impedance delay $(t_{1,2})$ is measured from OE/ \overline{OE} or CE/ \overline{CE} going active. 2. Output HIGH impedance delay (t_{HZ}) is measured from the earlier of OE/ \overline{OE} or CE/ \overline{CE} going active.

TIMING DIAGRAMS

PROPAGATION DELAY FROM ADDRESS (OE/OE = ACTIVE, CE/CE = ACTIVE)



PROPAGATION DELAY FROM CHIP ENABLE, CHIP SELECT OR OUTPUT ENABLE (ADDRESS VALID)



	ORDERING		TEMPERATURE
SPEED (ns)	PART NUMBER	PACKAGE REFERENCE NO.	RANGE
150	MS311024-15PC	P28-3	0°C to + 70°C
200	MS311024-20PC		0°C to + 70°C
150	MS311024-15FC	S28-4	0°C to +70°C
200	MS311024-20FC		0°C to +70°C

MS311025/311026

High Speed 131,072 X 8 CMOS Mask Programmable ROM **Compatible with All 32 Pin DIP EPROMs**

FEATURES

- Access time: 100ns/120ns/150ns
- · Low Power operation:

40mA max. Operating 50µA max. Standby

- · Fully static operation
- Automatic power down (CE/CE)
- · Complete TTL compatibility
- · 3-state outputs for wired-OR expansion
- · EPROMs accepted as program data input
- · Ultra low data retention supply
- Pins 2, 22, 30, 31 control options (sense and type)

DESCRIPTION

The MS311025/311026 high performance Read Only Memory is organized as 131,072 bytes by 8 bits. It is designed to be compatible with all microprocessors and similar applications where high performance, low cost, mass storage and simple interfacing are important design considerations.

The MS311025/311026 offer automatic powerdown with powerdown controlled by the Chip Enable (CE/CE) inputs. When CE/CE goes HIGH/LOW the device will automatically power down and remain in a low power standby mode as long as CE/CE remains HIGH/LOW. Pins 2, 22, 30, 31 allow Chip Select (CE,) or Output Enable (OE) or No Connect (NC) operations from 1 to 8 devices to eliminate bus contention in multiple bus microprocessor systems.

PIN CONFIGURATIONS

BLOCK DIAGRAM



PIN DESCRIPTIONS

PIN NO.	SYMBOL	FUNCTION
3-12, 23, 25-29	A ₀ - A ₁₅	Address Input
13-15, 17-21	O ₀ - O ₇	Data Output
16	GND	Ground
32	V _{CC}	Power Supply
1	NC	No Connection
22	CE/CE/OE/OE	Chip Select/Chip Enable or Input ⁽¹⁾ or
2	OE ₁ /OE ₁ /NC (-A)	Output Enable 1 ⁽²⁾
	A ₁₆ (-B)	Address Input
24	A ₁₆ (-A)	Address Input
	OE ₁ /OE ₁ /NC (-B)	Output Enable 1 ⁽²⁾
31	OE ₂ /OE ₂ /NC	Output Enable 2 ⁽²⁾
30	OE ₃ /OE ₃ /NC	Output Enable 3 ⁽²⁾

1. This pin is user-definable as active high or active low.

2. N/C is "No Connection".

OPERATING RANGE

	AMBIENT	
RANGE	TEMPERATURE	Vcc
Commercial	0°C to + 70°C	5V ± 10%

DC ELECTRICAL CHARACTERISTICS (over the commercial operating range)

PARAMETER			N	IS31200)1	
NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
V _{IL}	Input Low Voltage		-0.5	-	0.8	v
V _{IH}	Input High Voltage		2.0	Vo	_{CC} + 0.3	V
١ _{IL}	Input Leakage Current	V_{CC} =Max, V_{IN} =0V to V_{CC}	-	-	10	μA
I _{OL}	Output Leakage Current	V _{OUT} =0 V to V _{CC}	-	-	10	μA
V _{OL}	Output Low Voltage	V _{CC} =Min, I _{OL} =3.2mA	-	-	0.4	V
V _{OH}	Output High Voltage	V _{CC} =Min, I _{OH} =-1mA	2.4	-	V _{CC}	v
I _{CC}	Operating Power Supply Current ⁽¹⁾		-	-	40	mA
I _{CCSB}	Standby Power Supply Current	CE=V _{IH} , CE=V _{IL}	-	-	1.5	mA
I _{CCSB1}	Super Standby Power Supply Current	$\overline{CE} = V_{CC} - 0.2V$, $CE = 0.2V$	-	-	30	μΑ
I _{OS}	Output Short Circuit Current (2)		-	-	70	mA

1. Measured with device selected and outputs unloaded.

2. For a duration not to exceed 30 seconds.

CAPACITANCE (Ta=25°C, f=1.0MHz)(1)

SYMBOL	PARAMETER	CONDITION	MAX.	UNIT
CI	Input Capacitance	V _{IN} = 0V	10	pF
CO	OutputCapacitance	V _{OUT} = 0V	10	pF

1. This parameter is guaranteed but not 100% tested.

ABSOLUTE MAXIMUM RATINGS(1)

Ambient Operating Temperature	-10°C to +80°C
Storage Temperature	-65°C to +150°C
Supply Voltage to Ground Potential	–0.5V to +7.0V
Applied Output Voltage	-0.5V to +7.0V
Applied Input Voltage	-0.5V to +7.0V
Power Dissipation	300 mW
Soldering Temperature and Time	260°C , 10 sec

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not recommended. Exposure to ABSOLUTE MAXIMUM RATINGS for extended periods may affect device reliability.

MS311025/311026

TRUTH TABLE

CE	OE ₁ MS311025 (Pin 2) MS311026 (Pin 24)	OE ₂	OE ₃	0 ₀ - 0 ₇	MODE
A	A	A	А	Output Data	Read
I	X	X	Х	HI - Z	Power Down
A	1	X	х	HI - Z	Output Disable
A	x	I	x	HI - Z	Output Disable
A	X	X	I	HI - Z	Output Disable

1. CE/CE, OE,/OE,/NC, OE,/OE,/NC, OE,/OE,/NC are mask programmable which can be selected for active low, active high or no connection. 2. "A" means "Active." "I" means "Inactive." "X" means "Don't Care."

3. If CE/CE is a no-connection, the input level will be internally pulled high.

AC TEST CONDITIONS

Input Pulse Levels	0.4 ~ 2.4V
Input Rise and Fall Times	10 ns
Timing Measurement Level	V _{IL} = 0.8V V _{IH} = 2.2V
Reference	V _{OL} = 0.8V V _{OH} = 2.0V
Output Load	See Figure 1



AC ELECTRICAL CHARACTERISTICS (over the operating range)

PARAMETER		MS311025 MS311026 10		MS311025 MS311025 MS311026 MS311026 –12 –15				
NAME	PARAMETER	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNIT
t _{CYC}	Cycle Time	100	-	120	-	150	-	ns
t _{AA}	Chip Access Time	-	100	-	120	-	150	ns
t _{ACE}	Chip Enable Access Time	-	100	-	120	-	150	ns
t _{ACS}	Chip Select Access Time	-	75	-	85	-	100	ns
t _{AOE}	Output Enable Access Time	-	50	-	60	-	90	ns
t _{OH}	Output Hold After Address Change	10	-	10	-	10	-	ns
t _{HZ}	Output High Z Delay ⁽¹⁾	-	50	-	50	-	50	ns
t _{LZ}	Output Low Z Delay	10	-	10	-	10	-	ns
t _{PU}	Power-Up Time	0	-	0	-	0	-	ns
t _{PD}	Power-Down Time	-	50	-	50	-	50	ns

1. Output HIGH impedance delay $(t_{\mu\nu})$ is measured from the earlier of CE/CE or OE/OE going active.

TIMING DIAGRAMS

PROPAGATION DELAY FROM ADDRESS ($\overline{CE}/CE = LOW/HIGH$, $\overline{OE}/OE = ACTIVE$)



MS311025/ 311026

TIMING DIAGRAMS

PROPAGATION DELAY FROM CHIP ENABLE, CHIP SELECT OR OUTPUT ENABLE (ADDRESS VALID)



	ORDERING		TEMPERATURE
SPEED (ns)	PART NUMBER	PACKAGE REFERENCE NO.	RANGE
100	MS311025-10PC	P32-1	0°C to + 70°C
120	MS311025-12PC		0°C to + 70°C
150	MS311025-15PC		0°C to +70°C
100	MS311026-10PC		0°C to + 70°C
120	MS311026-12PC		0°C to + 70°C
150	MS311026-15PC		0°C to +70°C

MS312001

High Speed 262,144 X 8 CMOS Mask Programmable ROM **Compatible with All 32 Pin DIP EPROMs**

FEATURES

- · Access time: 100ns/120ns
- Low Power operation:

40mA max. Operating 30µA max. Standby

- · Fully static operation
- Automatic power down (CE/CE)
- Complete TTL compatibility
- 3-state outputs for wired-OR expansion
- · EPROMs accepted as program data input
- · Ultra low data retention supply
- Pins 2, 22, 31 control options (sense and type)

DESCRIPTION

The MS312001 high performance Read Only Memory is organized as 262,144 bytes by 8 bits. It is designed to be compatible with all microprocessors and similar applications where high performance, low cost, mass storage and simple interfacing are important design considerations.

The MS312001 offer automatic powerdown with powerdown controlled by the Chip Enable (CE/CE) inputs. When CE/CE goes HIGH/LOW the device will automatically power down and remain in a low power standby mode as long as CE/CE remains HIGH/ LOW. Pins 2, 22, 31 allow Chip Select (\overline{CE}_{N}) or Output Enable (OE_N) or No Connect (NC) operations from 1 to 8 devices to eliminate bus contention in multiple bus microprocessor systems.

PIN CONFIGURATIONS



BLOCK DIAGRAM



PIN DESCRIPTIONS

PIN NO.	SYMBOL	FUNCTION
2-12, 23, 25-30	A ₀ - A ₁₇	Address Input
13-15, 17-21	O ₀ - O ₇	Data Output
16	GND	Ground
32	V _{CC}	Power Supply
1	NC	No Connection
22	CE/CE	Chip Select/Chip Enable or Input ⁽¹⁾ or
24	OE ₁ /OE ₁ /NC	Output Enable 1 ⁽²⁾
31	OE ₂ /OE ₂ /NC	Output Enable 2 ⁽²⁾

1. This pin is user-definable as active high or active low.

2. N/C is "No Connection".

ABSOLUTE MAXIMUM RATINGS(1)

Ambient Operating Temperature	-10°C to +80°C
Storage Temperature	-65°C to +150°C
Supply Voltage to Ground Potential	-0.5V to +7.0V
Applied Output Voltage	-0.5V to +7.0V
Applied Input Voltage	-0.5V to +7.0V
Power Dissipation	300 mW
Soldering Temperature and Time	260°C , 10 sec

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not recommended. Exposure to ABSOLUTE MAXIMUM RATINGS for extended periods may affect device reliability.

OPERATING RANGE

	AMBIENT	
RANGE	TEMPERATURE	Vcc
Commercial	0°C to + 70°C	5V ± 10%

DC ELECTRICAL CHARACTERISTICS (over the commercial operating range)

PARAMETER			N	IS31200)1	
NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
VIL	Input Low Voltage		-0.5	-	0.8	V
V IH	Input High Voltage		2.0	Vo	_{CC} + 0.3	V
1 _{IL}	Input Leakage Current	V_{CC} =Max, V_{IN} =0V to V_{CC}	-	-	10	μA
I _{OL}	Output Leakage Current	V _{OUT} =0 V to V _{CC}	-	-	10	μA
V _{OL}	Output Low Voltage	V _{CC} =Min, I _{OL} =3.2mA	-	-	0.4	V
V _{OH}	Output High Voltage	V _{CC} =Min, I _{OH} =-1mA	2.4	-	V _{CC}	V
I _{CC}	Operating Power Supply Current ⁽¹⁾		-	-	40	mA
I _{CCSB}	Standby Power Supply Current	CE=V _{IH} , CE=V _{IL}	-	-	1.5	mA
I _{CCSB1}	Super Standby Power Supply Current	$\overline{CE} = V_{CC} - 0.2V$, CE = 0.2V	-	-	30	μA
I _{OS}	Output Short Circuit Current (2)		-	-	70	mA

1. Measured with device selected and outputs unloaded.

2. For a duration not to exceed 30 seconds.

CAPACITANCE (Ta=25°C, f=1.0MHz)⁽¹⁾

SYMBOL	PARAMETER	CONDITION	MAX.	UNIT
CI	Input Capacitance	V _{IN} = 0V	10	pF
со	OutputCapacitance	V _{OUT} = 0V	10	pF

1. This parameter is guaranteed but not 100% tested.

TRUTH TABLE

CE ₁ /CE ₁	CE ₂ /CE ₂ /NC	OE/OE/NC	0 ₀ - 0 ₇	MODE
A	A	A	Output Data	Read
I	X	X	HI - Z	Power Down
х	I	х	HI - Z	Output Disable
A	A	I	HI - Z	Output Disable

1. CE₁/CE₁/NC, CE₂/CE₂/NC, OE/OE/NC are mask programmable which can be selected for active low, active high or no connection. 2. "A" means "Active." "I" means "Inactive." "X" means "Don't Care."

"A" means "Active." "I" means "Inactive." "X" means "Don't Care."
If CE/CE is a no-connection, the input level will be internally pulled high.

AC TEST CONDITIONS

Input Pulse Levels	0.4 ~ 2.4V
Input Rise and Fall Times	10 ns
Timing Measurement Level	V _{IL} = 0.8V V _{IH} = 2.2V
Reference	V _{OL} = 0.8V V _{OH} = 2.0V
Output Load	See Figure 1



Figure 1 Output Load Circuit

AC ELECTRICAL CHARACTERISTICS (over the operating range)

		MS	MS312001		S312001	
PARAMETER			-12		–15	
NAME	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT
t _{CYC}	Cycle Time	120	-	150	-	ns
t _{AA}	Chip Access Time	-	120	-	150	ns
t _{ACE}	Chip Enable Access Time	-	120	-	150	ns
t _{ACS}	Chip Select Access Time	-	85	-	100	ns
t _{AOE}	Output Enable Access Time	-	60	-	85	ns
t _{OH}	Output Hold After Address Change	10	-	10	-	ns
t _{HZ}	Output High Z Delay ⁽¹⁾	-	60	-	85	ns
t _{LZ}	Output Low Z Delay	10	-	10	-	ns
t _{PU}	Power-Up Time	0	-	0	-	ns
t _{PD}	Power-Down Time	-	60	-	85	ns

1. Output HIGH impedance delay (t_{Hz}) is measured from the earlier of CE/ \overline{CE} or OE/ \overline{OE} going active.

TIMING DIAGRAMS

PROPAGATION DELAY FROM ADDRESS ($\overline{CE}/CE = LOW/HIGH$, $\overline{OE}/OE = ACTIVE$)



TIMING DIAGRAMS

PROPAGATION DELAY FROM CHIP ENABLE, CHIP SELECT OR OUTPUT ENABLE (ADDRESS VALID)



SPEED (ns)	ORDERING PART NUMBER	PACKAGE REFERENCE NO	TEMPERATURE
120	MS312001-12PC	P32-1	0°C to + 70°C
150	MS312001-15PC		0°C to +70°C

MS312002

262,144 X 8 CMOS Mask Programmable ROM 32 Pin DIP

FEATURES

- · Access time: 200ns
- · Low Power operation:

40mA max. Operating 50µA max. Standby

SULA Max. Stanut

- Fully static operation
- Automatic power down (CE)
- Complete TTL compatibility
- 3-state outputs for wired-OR expansion
- · EPROMs accepted as program data input
- · 32 Pin DIP Package

DESCRIPTION

The MS312002 high performance Read Only Memory is organized as 262,144 bytes by 8 bits. It is designed to be compatible with all microprocessors and similar applications where high performance, low cost, mass storage and simple interfacing are important design considerations.

The MS312002 offer automatic powerdown with powerdown controlled by the Chip Enable $\overline{(CE)}$ inputs. When \overline{CE} goes HIGH the device will automatically power down and remain in a low power standby mode as long as \overline{CE} remains HIGH.

PIN CONFIGURATIONS

	1	-0	32 🗌 V	20
A ₁₆	2		31 🗖 N	С
A ₁₅	3		30 🗖 A	17
A ₁₂	4		29 🗖 A	14
A7 🗖	5		28 🗖 A	13
A ₆	6		27 🗖 A	8
A₅□	7		26 🗖 A	9
A4 🗆	8	MS312002	25 🗖 A	11
A ₃	9		24 0	Ē
A_2	10		23 🗖 A	10
A1	11		22 🗖 Ĉ	Ē
A ₀	12		21 0	7
₀.□	13		20 0	6
01	14		19 0	5
02	15		18 🗖 O	4
	16		17 0	3

BLOCK DIAGRAM



PIN DESCRIPTIONS

SYMBOL	PIN NO.	FUNCTION
A ₀ - A ₁₇	2-12, 25-30	Address Input
O ₀ - O ₇	13-15, 17-21	Data Output
GND	16	Ground
V _{CC}	32	Power Supply
NC	1, 31	No Connection
CE	22	Chip Enable
ŌĒ	24	Output Enable 1 ⁽²⁾

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Storage Temperature Under Bias	-10°C to +85°C		
Storage Temperature	-45°C to +125°C		
Supply Voltage to Ground Potential	-0.3V to +7.0V		
Applied Output Voltage	–0.5V to $~V_{CC}~$ +0.5		
Applied Input Voltage	-0.5V to V_{CC} +0.5		

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not recommended. Exposure to ABSOLUTE MAXIMUM RATINGS for extended periods may affect device reliability.

OPERATING RANGE

	AMBIENT	
RANGE	TEMPERATURE	Vcc
Commercial	0°C to + 70°C	5V ± 10%

DC ELECTRICAL CHARACTERISTICS (over the commercial operating range)

PARAMETER			N	IS31200)2	
NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
V _{IL}	Input Low Voltage		-0.3	-	0.8	V
V _{IH}	Input High Voltage		2.2	V	_{CC} + 0.3	v
۱ _{IL}	Input Leakage Current	V _{CC} =Max, V _{IN} =0V to V _{CC}	-	-	10	μΑ
I _{OL}	Output Leakage Current	$\overline{CE} = V_{IH}, \overline{OE} = V_{IH}$	-	-	10	μA
V _{OL}	Output Low Voltage	V _{CC} =Min, I _{OL} =2.1mA	-	-	0.4	V
V _{OH}	Output High Voltage	V _{CC} =Min, I _{OH} =-400mA	2.4	-	-	V
I _{CC}	Operating Power Supply Current ⁽¹⁾	CE=V _{IL} , Min. Cyc.	-	-	40	mA
I _{CCSB}	Standby Power Supply Current	CE=V _{IH}	-	-	3	mA
I _{CCSB1}	Super Standby Power Supply Current	$\overline{CE} = V_{IH} = V_{CC}, V_{SS} \text{ or } V_{CC}$	-	-	50	μΑ

CAPACITANCE (Ta=25°C, f=1.0MHz)⁽¹⁾

SYMBOL	PARAMETER	CONDITION	MAX.	UNIT
CI	Input Capacitance	V _{IN} = 0V	10	pF
со	Output Capacitance	V _{OUT} = 0V	15	pF

1. This parameter is guaranteed but not 100% tested.

TRUTH TABLE

CE	ŌĒ	MODE	OUTPUT	POWER MODE
Н	x	Not Selected	High-Z	Standby
L	Н	Not Selected	High-Z	Active
L	L	Selected	Data Out	Active

AC TEST CONDITIONS

Input Pulse Levels	0.6 to 2.4V
Input Rise and Fall Times	5 ns
Timing Measurement Level	V _{IL} = 0.8V V _{IH} = 2.2V
Reference	V _{OL} = 0.8V V _{OH} = 2.2V
Output Load	1 TTL Load and 100pF



Figure 1. Output Load Circuit

AC ELECTRICAL CHARACTERISTICS (over the operating range)

PARAMETER			MS	5312001-1	2	
NAME	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AA}	Address Access Time	$\overline{CE} = \overline{OE} = V_L$	-		200	ns
t _{ACE}	CE Access Time	$\overline{OE} = V_{IL}$	-		200	ns
t _{OE}	OE Access Time	Note 1	-		100	ns
t _{DF}	Output Disable Time	Note 2	-		60	ns
t _{он}	Output Hold Time	$\overline{CE} = \overline{OE} = V_L$	0		-	ns

Note 1: \overline{OE} may be delayed up to $(t_A - t_{OE})$ after the falling edge of \overline{CE} without impact on t_{ACE} .

Note 2: t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs earlier.

TIMING DIAGRAM



SPEED (ns)	ORDERING PART NUMBER	PACKAGE REFERENCE NO.	TEMPERATURE RANGE
200	MS312001A-20PC	P32-2	0°C to + 70°C

PRELIMINARY

524,288 X 8 CMOS Mask Programmable ROM **Compatible with All 32 Pin DIP EPROMs**

FEATURES

- · Access time: 120ns/150ns
- · Low Power operation: 50mA max. Operating
 - 30µA max. Standby
- · Fully static operation
- Automatic power down (CE/CE)
- · Complete TTL compatibility
- · 3-state outputs for wired-OR expansion
- EPROMs accepted as program data input
- · Ultra low data retention supply
- · Pin 22 Chip Enable

OE1 /OE1 /NC

A 16

A 15

A12

A7 5

A₆ 6

A₅ 7

A₄

A₂ 10 A1

A₀ 12

00 14

0, 02 15

GND

8 A₃

9

11

13

16

- Pin 24 Output Enable OE/OE
- · Pin 1 Optional Output Enable

PIN CONFIGURATIONS

Vcc 32

A 17

A14

🗆 A 9

] A11

OE/OE

CE/CE 22

06

31 🗖 A 18

30

29 A 13

28] A8

27

26

25

24 23 A 10

21 h 07

20

19 05

18 ⊿ ר

17

MS314001

DESCRIPTION

The MS314001 high performance Read Only Memory is organized as 524,288 bytes by 8 bits. It is designed to be compatible with all microprocessors and similar applications where high performance, low cost, mass storage and simple interfacing are important design considerations.

MS314001

The MS314001 offer automatic powerdown with powerdown controlled by the Chip Enable (\overline{CE}/CE) inputs. When \overline{CE}/CE goes HIGH/LOW the device will automatically power down and remain in a low power standby mode as long as CE/CE remains HIGH/ LOW. Pins 1 and 24 allow output enable selections for control of up to 4 devices to eliminate bus contention in multiple bus microprocessor systems.

BLOCK DIAGRAM



MOSEL Corporation 914 West Maude Avenue, Sunnyvale, CA 94086 U.S.A 408-733-4556

Δ

PIN DESCRIPTIONS

PIN NO.	SYMBOL	FUNCTION
2-12, 23, 25-31	A ₀ - A ₁₈	Address Input
13-15, 17-21	O ₀ - O ₇	Data Output
16	GND	Ground
32	V _{CC}	Power Supply
1	OE1/OE1/NC	Optional Output Enable 1 ⁽²⁾
22	CE/CE	Chip Enable
24	OE/OE	Output Enable

1. This pin is user-definable as active high or active low.

2. N/C is "No Connection".

ABSOLUTE MAXIMUM RATINGS(1)

Ambient Operating Temperature	-10°C to +80°C
Storage Temperature	-65°C to +150°C
Supply Voltage to Ground Potential	-0.5V to +7.0V
Applied Output Voltage	-0.5V to +7.0V
Applied Input Voltage	-0.5V to +7.0V
Power Dissipation	800 mW
Soldering Temperature and Time	260°C , 10 sec

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not recommended. Exposure to ABSOLUTE MAXIMUM RATINGS for extended periods may affect device reliability.

OPERATING RANGE

	AMBIENT	
RANGE	TEMPERATURE	Vcc
Commercial	0°C to + 70°C	5V ± 10%

DC ELECTRICAL CHARACTERISTICS (over the commercial operating range)

PARAMETER			M	IS31400	1	
NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
V IL	Input Low Voltage		0.5	-	0.8	v
V IH	Input High Voltage		2.0	٧ ₀	_{CC} + 0.3	ν
I _{IL}	Input Leakage Current	V _{CC} =Max, V _{IN} =0V to V _{CC}	-	-	10	μA
I _{OL}	Output Leakage Current	V _{OUT} =0 V to V _{DD} , CE=V _{IH}	-	-	10	μA
V _{OL}	Output Low Voltage	V _{CC} =Min, I _{OL} =3.2mA	-	-	0.4	V
V _{OH}	Output High Voltage	V _{CC} =Min, I _{OH} =-1mA	2.4	-	V _{CC}	V
I _{cc}	Operating Power Supply Current ⁽¹⁾		-	-	40	mA
I _{CCSB}	Standby Power Supply Current	CE=V _{IH} , CE=V _{IL}	-	-	1.5	mA
I _{CCSB1}	Super Standby Power Supply Current	$\overline{CE} = V_{CC} = 0.2V$, $CE = 0.2V$	-	-	30	μA
I _{OS}	Output Short Circuit Current (2)		-	-	50	mA

1. Measured with device selected and outputs unloaded.

2. For a duration not to exceed 30 seconds.

CAPACITANCE (Ta=25°C, f=1.0MHz)⁽¹⁾

SYMBOL	PARAMETER	CONDITION	MAX.	UNIT
CI	Input Capacitance	V _{IN} = 0V	10	pF
со	OutputCapacitance	V _{OUT} = 0V	10	pF

1. This parameter is guaranteed but not 100% tested.

TRUTH TABLE

CE	OE,	OE ₂	0 ₀ - 0 ₇	MODE
A	A	A	Output Data	Read
1	X	x	HI - Z	Power Down
A	I	x	HI - Z	Output Disable
A	X	1	HI - Z	Output Disable
A	X	X	HI - Z	Output Disable

1. CE/CE, OE,/OE,/NC, are mask programmable which can be selected for active low, active high or no connection.
2. "A" means "Active." "I" means "Inactive." "X" means "Don't Care."
3. If CE/CE is a no-connection, the input level will be internally pulled high.

AC TEST CONDITIONS

Input Pulse Levels	0.4 ~ 2.4V
Input Rise and Fall Times	10 ns
Timing Measurement Level	V _{IL} = 0.8V V _{IH} = 2.2V
Reference	$V_{OL} = 0.8V$ $V_{OH} = 2.0V$
Output Load	See Figure 1



AC ELECTRICAL CHARACTERISTICS (over the operating range)

		MS31	MS314001 MS314001			
PARAMETER		-1	2	-	-15	
NAME	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT
t _{CYC}	Cycle Time	120	-	150	-	ns
t _{AA}	Chip Access Time	-	120	-	150	ns
t _{ACE}	Chip Enable Access Time	-	120	-	150	ns
t _{AOE}	Output Enable Access Time	-	45	-	45	ns
t _{он}	Output Hold After Address Change	10	-	10	-	ns
t _{HZ}	Output High Z Delay ⁽¹⁾	-	45	-	45	ns
t _{LZ}	Output Low Z Delay	10	-	10	-	ns
t _{PU}	Power-Up Time	0	-	0	-	ns
t _{PD}	Power-Down Time	-	50	-	50	ns

1. Output HIGH impedance delay (t_{Hz}) is measured from the earlier of CE/ \overline{CE} or OE/ \overline{OE} going active.

TIMING DIAGRAMS

PROPAGATION DELAY FROM ADDRESS ($\overline{CE}/CE = LOW/HIGH$, $\overline{OE}_{N}/OE_{N} = ACTIVE$)



TIMING DIAGRAMS

PROPAGATION DELAY FROM CHIP ENABLE, CHIP SELECT OR OUTPUT ENABLE (ADDRESS VALID)



	ORDERING		TEMPERATURE
SPEED (ns)	PART NUMBER	PACKAGE REFERENCE NO.	RANGE
120	MS314001-12PC	P32-1	0°C to + 70°C
150	MS314001-15PC		0°C to +70°C

MS314002

524,288 X 8 CMOS Mask Programmable ROM Compatible with All 32 Pin DIP EPROMs

FEATURES

- Access time: 200ns
- Ultra Low Power operation:
 - 275mW max., Operating 5.5mW max., Standby, TTL input level 275μW max., Standby, CMOS input level
- · Fully static operation
- Automatic power down (CE)
- Complete TTL compatibility
- · 3-state outputs for wired-OR expansion
- · EPROMs accepted as program data input
- · Ultra low data retention supply

DESCRIPTION

The MS314002 high performance Read Only Memory is organized as 524,288 bytes by 8 bits. It is designed to be compatible with all microprocessors and similar applications where high performance, low cost, mass storage and simple interfacing are important design considerations.

The MS314002 offer automatic powerdown with powerdown controlled by the Chip Enable (\overline{CE}) inputs. When \overline{CE} goes LOW the device will automatically power down and remain in a low power standby mode as long as \overline{CE} remains LOW.

PIN CONFIGURATIONS

	1	-0-	32	Vcc
A 16	2		31	A ₁₈
A 15	3		30	A 17
A 12	4		29	A ₁₄
A7 🗖	5		28	A ₁₃
A 6	6		27	Α ₈
A₅ 🗖	7		26	A9
A4	8	MS314002	25	A 11
A ₃	9		24	OE
A ₂	10		23	A 10
A1	11		22	CE
A 0	12		21	07
0₀□	13		20	06
01	14		19	05
02	15		18	04
GND 🗖	16		17	03

BLOCK DIAGRAM



MS314002

PIN DESCRIPTIONS

PIN NO.	SYMBOL	FUNCTION
2-12, 23, 25-31	A ₀ - A ₁₈	Address Input
13-15, 17-21	O ₀ - O ₇	Data Output
16	GND	Ground
32	V _{CC}	Power Supply
1	NC	No Connection
22	CE	Chip Enable
24	ŌE	Output Enable

ABSOLUTE MAXIMUM RATINGS(1)

Temperature Under Bias	–10°C to +85°C
Storage Temperature	-45°C to +125°C
Supply Voltage to Ground Potential	–0.5V to +7.0V
Applied Output Voltage	-0.5V to V _{CC} + 0.5
Applied Input Voltage	-0.5V to V _{CC} + 0.5
Power Dissipation	220 mW

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not recommended. Exposure to ABSOLUTE MAXIMUM RATINGS for extended periods may affect device reliability.

OPERATING RANGE

	AMBIENT	
RANGE	TEMPERATURE	Vcc
Commercial	0°C to + 70°C	$5V\pm10\%$

DC ELECTRICAL CHARACTERISTICS (over the commercial operating range)

PARAMETER			N	MS314002		
NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
V IL	Input Low Voltage		-0.3	-	0.8	V
V _{IH}	Input High Voltage		2.2	Vc	_{CC} + 0.3	V
I _{IL}	Input Leakage Current	V IN=0V to V _{CC}	-	-	10	μΑ
IOL	Output Leakage Current	CE=V _{IH} , OE=V _{IH}	-10	-	10	μA
V _{OL}	Output Low Voltage	2.1mA	-	-	0.4	V
V _{OH}	Output High Voltage	Ι _{OH} =400μΑ	2.4	-	-	V
I _{cc}	Operating Power Supply Current ⁽¹⁾		-	-	40	mA
I _{CCSB}	Standby Power Supply Current	CE=V _{IH}	-	-	1	mA
I _{CCSB1}	Super Standby Power Supply Current	CE=V _{CC} -0.2V, V _{IH} , GND	-	-	50	μA
l _{os}	Output Short Circuit Current (2)		-	-	50	mA

1. Measured with device selected and outputs unloaded.

2. For a duration not to exceed 30 seconds.

CAPACITANCE (Ta=25°C, f=1.0MHz)⁽¹⁾

SYMBOL	PARAMETER	CONDITION	MAX.	UNIT	
CI	Input Capacitance	V _{IN} = 0V	10	pF	
со	Output Capacitance	V _{OUT} = 0V	15	pF	

1. This parameter is guaranteed but not 100% tested.

TRUTH TABLE

CE	ŌĒ	MODE	OUTPUT	POWER DISSIPATION MODE
L	L	Selected	Output Data	Active
L	Н	Not Selected	High-Z	Active
Н	Х	Not Selected	High-Z	Standby

AC TEST CONDITIONS

Input Pulse Levels	0.6 to 2.4V
Input Rise and Fall Times	t _R = 5 ns
Timing Measurement Level	V _{IL} = 0.8V V _{IH} = 2.2V
Reference	V _{OL} = 0.8V V _{OH} = 2.0V
Output Load	See Figure 1





AC ELECTRICAL CHARACTERISTICS (over the operating range)

PARAMETER			MS314	002-25	
NAME	PARAMETER	TEST CONDITION	MIN.	MAX.	UNIT
t _{AA}	Chip Access Time	CE = OE = V _{IL}	-	200	ns
t _{CE}	Chip Enable Access Time	OE = V _{IL}	-	200	ns
t _{OE}	Output Enable Access Time	Note 1	-	80	ns
t _{OH}	Output Disable	$\overline{CE} = \overline{OE} = V_{\parallel L}$	0	60	ns
t _{DF}	Output Hold After Address Change	Note 2	-		ns

Note 1: Maximum \overline{OE} delay which does not affect t_{AA} is t_{AA} - t_{OE}

Note 2: t_{DF} is specified by either of \overline{CE} or \overline{OE} changing to HIGH earlier.

MS314002

TIMING DIAGRAMS



			TEMPERATURE
200	MS314002-20 PC	PACKAGE REFERENCE NO. P32-2	0°C to + 70°C

ADVANCE INFORMATION

MS314003

FEATURES

· Two organizations selectable by BYTE pin

262,144 words x 16 bits 524,288 words x 8 bits

- · Access time: 150ns
- Low Power operation:

275mW max. Operating

- 5.5mW max. Standby, TTL input level
- 275µW max. Standby, CMOS input level
- · Fully static operation
- · Automatic power down (CE/CE)
- · Complete TTL compatibility
- · 3-state outputs for wired-OR expansion
- · Single 5V power supply
- · Standard 40-pin Plastic DIP
- · 64-pin Plastic Flat package

PIN CONFIGURATIONS

256K X 16, 512K X 8 CMOS Mask Programmable ROM

DESCRIPTION

The MS314003 is a CMOS SI-gate mask-programmable static read only memory organized as 262,144 words by 16 bits. (524,288 words by 8 bits).

The MS314003 has TTL-compatible I/O 3-state output level with fully-static operation (i.e. no need of clock signal) and single +5V power supply. Also, the MB834200 is designed for applications such as character generator or program storage which require large memory capacity and high-speed/low-power operation.

Memory organization of MS314003 is changeable between 16 bits and 8 bits. (ex. The system using 8 bits CPU and 16 bits CPU can use common data on the same chip.)

BLOCK DIAGRAM



PIN DESCRIPTIONS

SYMBOL	FUNCTION
A ₀ - A ₁₈	Address Input
O ₀ - O ₁₆	Data Output
GND	Ground
V _{CC}	Power Supply
NC	No Connection
CE	Chip Enable
ŌĒ	Output Enable
BYTE	Selects 16 or 8 bit Data Out

ABSOLUTE MAXIMUM RATINGS(1)

Temperature Under Bias	-10°C to +80°C
Storage Temperature	-65°C to +150°C
Supply Voltage to Ground Potential	–0.5V to +7.0V
Applied Output Voltage	–0.5V to +7.0V
Applied Input Voltage	–0.5V to +7.0V
Power Dissipation	275mW

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not recommended. Exposure to ABSOLUTE MAXIMUM RATINGS for extended periods may affect device reliability.

OPERATING RANGE

	AMBIENT	
RANGE	TEMPERATURE	Vcc
Commercial	0°C to + 70°C	5V ± 10%

DC ELECTRICAL CHARACTERISTICS (over the commercial operating range)

PARAMETER			N	IS31400)3	
NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
V IL	Input Low Voltage		-0.5	-	0.8	V
V _{IH}	Input High Voltage		2.0	Vo	_{CC} + 0.3	V
۱ _{۱۲}	Input Leakage Current	V IN=0V to V _{CC}	-	-	10	μA
I _{OL}	Output Leakage Current	CE=V _{IH} , OE=V _{IH}	-10	-	10	μA
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
V _{OH}	Output High Voltage	I _{OH} =−400μA	2.4	-	-	V
1 _{cc}	Operating Power Supply Current ⁽¹⁾		-	-	50	mA
I _{CCSB}	Standby Power Supply Current	CE ≠V _{IH}	-	-	3	mA
I _{CCSB1}	Super Standby Power Supply Current	CE=V _{CC} -0.2, V _{IH} , GND	-	-	50	μA
los	Output Short Circuit Current (2)		-	-	70	mA

1. Measured with device selected and outputs unloaded.

2. For a duration not to exceed 30 seconds.

CAPACITANCE (Ta=25°C, f=1.0MHz)⁽¹⁾

SYMBOL	PARAMETER	CONDITION	MAX.	UNIT
CI	Input Capacitance	V _{IN} = 0V	10	pF
со	OutputCapacitance	V _{OUT} = 0V	15	pF

1. This parameter is guaranteed but not 100% tested.

Δ

TRUTH TABLE

CE	ŌĒ	MODE	OUTPUT	POWER DISSIPATION MODE
н	x	Not Selected	High-Z	Standby
L	х	Not Selected	High-Z	Active
L	L	Selected	D _{OUT}	Active

OUTPUT SELECTION MODE

A_1	BYTE	O ₁ to O ₈	O ₉ to O ₁₅	O ₁₆
х	н	O ₁ to O ₈	O ₉ to O ₁₅	D ₁₅
L	L	O ₁ to O ₈	High-Z	A.1
н	L	O ₉ to O ₁₆	High-Z	A.1

AC TEST CONDITIONS

Input Pulse Levels	0.6 ~ 2.4V
Input Rise and Fall Times	5 ns
Timing Measurement Level	V _{IL} = 0.8V V _{IH} = 2.2V
Reference	V _{OL} = 0.8V V _{OH} = 2.0V
Output Load	See Figure 1



Figure 1. Output Load Circuit

AC ELECTRICAL CHARACTERISTICS (over the operating range)

PARAMETER			MS314	003-25	
NAME	PARAMETER	TEST CONDITION	MIN.	MAX.	UNIT
t _{AA}	Chip Access Time	CE = OE = V _L	-	250	ns
t _{CE}	Chip Enable Access Time	$\overline{OE} = V_{IL}$	-	250	ns
t _{OE}	Output Enable Access Time	Note 1	-	100	ns
t _{OH}	Output Hold After Address Change	CE = OE = V _L	0	-	ns
t _{DF}	Output Disable	Note 2	-	60	ns

Note 1: Maximum $\overline{\text{OE}}$ delay which does not affect $t_{_{AA}}$ is $t_{_{AA}}\text{-}t_{_{OE}}$

Note 2: t_{DF} is specified by either of \overline{CE} or \overline{OE} changing to HIGH earlier.

TIMING DIAGRAMS



SPEED (ns)	ORDERING PART NUMBER	PACKAGE REFERENCE NO.	TEMPERATURE RANGE
250	MS314003-25PC	P40-1	0°C to + 70°C
250	MS314003-25QC	Q64-1	0°C to +70°C

ADVANCE INFORMATION

FEATURES

- · Access time: 200ns
- Low Power operation: 257mW (Active)
 - 5.5mW Standby TTL levels
 - 275µW Standby CMOS levels
- Fully static operation
- Automatic power down (CE)
- · Complete TTL compatibility
- · 3-state outputs for wired-OR expansion
- · EPROMs accepted as program data input
- 32 Pin DIP

1,048,576 X 8 CMOS Mask Programmable ROM 32 Pin DIP

DESCRIPTION

The MS318002 high performance Read Only Memory is organized as 1,048,576 bytes by 8 bits. It is designed to be compatible with all microprocessors and similar applications where high performance, low cost, mass storage and simple interfacing are important design considerations.

The MS318002 offer automatic powerdown with powerdown controlled by the Chip Enable (\overline{CE}) input. When \overline{CE} goes HIGH the device will automatically power down and remain in a low power standby mode as long as \overline{CE} remains HIGH.

PIN CONFIGURATIONS



BLOCK DIAGRAM



PID058

PIN DESCRIPTIONS

SYMBOL	FUNCTION	
A ₀ - A ₁₈	Address Input	
O ₀ - O ₇	Data Output	
GND	Ground	
V _{CC}	Power Supply	
NC	No Connection	
CE	Chip Enable	
ŌĒ	Output Enable	

1. This pin is user-definable as active high or active low.

2. N/C is "No Connection".

ABSOLUTE MAXIMUM RATINGS(1)

Temperature Under Bias	-10°C to +85°C
Storage Temperature	-45°C to +125°C
Supply Voltage to Ground Potential	-0.3V to +7.0V
Applied Output Voltage	–0.5V to V_{CC} + 0.5
Applied Input Voltage	-0.5V to V _{CC} + 0.5

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not recommended. Exposure to ABSOLUTE MAXIMUM RATINGS for extended periods may affect device reliability.

OPERATING RANGE

	AMBIENT	
RANGE	TEMPERATURE	Vcc
Commercial	0°C to + 70°C	5V ± 10%

DC ELECTRICAL CHARACTERISTICS (over the commercial operating range)

PARAMETER			N	IS31800	2	
NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
V IL	Input Low Voltage		-0.3	-	0.8	V
V IH	Input High Voltage		2.2	Vo	_{CC} + 0.3	V
I _{IL}	Input Leakage Current	V _{CC} =Max, V _{IN} =0V to V _{CC}	-	-	10	μA
I _{OL}	Output Leakage Current	$V_{OUT}=0$ V to V_{DD} , $\overline{CE}=V_{IH}$, $\overline{OE}=V_{IH}$	-	-	10	μA
V _{OL}	Output Low Voltage	V _{CC} =Min, I _{OL} =2.1mA	-		0.4	V
V _{OH}	Output High Voltage	V _{CC} =Min, I _{OH} =-400mA	2.4	-	-	V
1 _{cc}	Operating Power Supply Current ⁽¹⁾	CE=V _{IL} , Minimum Cycle	-	-	50	mA
ICCSB	Standby Power Supply Current	CE=V _{IH} , CE=V _{IL}		-	1	mA
I _{CCSB1}	Super Standby Power Supply Current	$\overline{CE}=V_{CC}=0.2V, CE=0.2V$	-	-	50	μΑ

1. Measured with device selected and outputs unloaded.

CAPACITANCE (Ta=25°C, f=1.0MHz)⁽¹⁾

SYMBOL	PARAMETER	CONDITION	MAX.	UNIT
CI	Input Capacitance	V _{IN} = 0V	10	pF
со	Output Capacitance	V _{OUT} = 0V	15	pF

1. This parameter is guaranteed but not 100% tested.

TRUTH TABLE

CE	ŌĒ	MODE	OUTPUT	POWER DISSIPATION MODE
Н	х	Not Selected	High-Z	Standby
L	н	Not Selected	High-Z	Active
L	L	Selected	Data Out	Active

AC TEST CONDITIONS

Input Pulse Levels	0.6 to 2.4V	
Input Rise and Fall Times	5 ns	
Timing Measurement Level	V _{IL} = 0.8V V _{IH} = 2.2V	
Reference	V _{OL} = 0.8V V _{OH} = 2.0V	
Output Load	1 TTL Gate and 100pF	



Figure 1. Output Load Circuit

AC ELECTRICAL CHARACTERISTICS (over the operating range)

PARAMETER					
NAME	PARAMETER	TEST CONDITION	MIN.	MAX.	UNIT
t _{AA}	Address Access Time	$\overline{CE} = \overline{OE} = V_{IL}$	-	200	ns
t _{ACE}	Chip Enable Access Time	OE = V _{IL}	-	200	ns
t _{OE}	Output Enable Access Time	Note 1	-	80	ns
t _{DF}	Output Disable Time	Note 2	-	80	ns
t _{OH}	Output Hold Time	$\overline{CE} = \overline{OE} = V_{IL}$	0	-	ns

Note 1: Maximum \overline{OE} delay which does not affect t_{ACE} is t_{ACE} - t_{OE} .

Note 2: t_{DP} is specified by either of \overline{CE} or \overline{OE} changing to Hih earlier.

TIMING DIAGRAMS



4

MS318002

	ORDERING		TEMPERATURE
SPEED (ns)	PART NUMBER	PACKAGE REFERENCE NO.	RANGE
200	MS318002-20 PC	P32-2	0°C to + 70°C

ADVANCE INFORMATION

MS318003

FEATURES

- Access time: 200ns max.
- · Low Power dissipation:
 - 275mW max. (Active)
 - 5.5mW max. (Standby, TTL input level)
 - 275µW max. (Standby, CMOS input level)
- · Fully static operation, no clock required
- Automatic power down (CE/CE)
- · Complete TTL compatibility
- · 3-state outputs for wired-OR expansion
- · EPROMs accepted as program data input
- · Ultra low data retention supply
- Organization (selectable by BYTE pin):
 - 524,288 words x 16 bits 1,048,576 words x 8 bits
- · 42 pin PDIP package
- · 64 pin Quad Flat package

PIN CONFIGURATIONS

512K X 16, 1 MEG X 8 CMOS Mask Programmable ROM

DESCRIPTION

The MOSEL MS318003 is a CMOS SI-gate mask-programmable static read only memory organized as 524,288 words by 16 bits, or 1,048,576 words by 8 bits.

The MS318003 has TTL compatible I/O 3-state output level with full-static operation (i.e. no need of clock signal) and single +5V power supply. Also, the MS318003 is designed for applications such as character generator or program storage which require large memory capacity and high-speed/low-power operation.

Memory output organization of MS318003 is selectable between 16 bits and 8 bits. (ex. The system using 8 bit CPU and 16 bit CPU can use common data from ROM.)

BLOCK DIAGRAM


PIN DESCRIPTIONS

SYMBOL	FUNCTION
A ₀ - A ₁₈	Address Input
O ₀ - O ₁₆	Data Output
GND	Ground
V _{cc}	Power Supply
NC	No Connection
CE	Chip Enable
ŌĒ	Output Enable
BYTE	Selects 16 or 8 bit Data Out

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Temperature Under Bias	–10°C to +85°C
Storage Temperature	-45°C to +125°C
Supply Voltage to Ground Potential	-0.3V to +7.0V
Applied Output Voltage	–0.5V to V_{CC} +0.5V
Applied Input Voltage	–0.5V to V_{CC} +0.5V
Power Dissipation	275 mW

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not recommended. Exposure to ABSOLUTE MAXIMUM RATINGS for extended periods may affect device reliability.

OPERATING RANGE

RANGE	TEMPERATURE	Vcc
Commercial	0°C to + 70°C	5V ± 10%

DC ELECTRICAL CHARACTERISTICS (over the commercial operating range)

PARAMETER			M	S318003	
NAME	PARAMETER	TEST CONDITIONS	MIN.	MAX.	UNITS
V IL	Input Low Voltage		-0.3	- 0.8	V
V IH	Input High Voltage		2.2	V _{CC} + 0.3	V
I _{IL}	Input Leakage Current	V IN=0V to V _{CC}	-10	- 10	μA
I _{OL}	Output Leakage Current	CE=V _{IH} , OE=V _{IH}	-10	- 10	μA
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	- 0.4	V
V _{OH}	Output High Voltage	Ι _{ΟΗ} =400μΑ	2.4		V
I _{CC}	Operating Power Supply Current ⁽¹⁾		-	- 50	mA
I _{CCSB}	Standby Power Supply Current	CE=V _{IH}	-	- 1	mA
I _{CCSB1}	Super Standby Power Supply Current	CE=V _{CC} -0.2, V _{IH} , GND	-	- 50	μA

1. Measured with device selected and outputs unloaded.

CAPACITANCE (Ta=25°C, f=1.0MHz)⁽¹⁾

SYMBOL	PARAMETER	CONDITION	MAX.	UNIT
CI	Input Capacitance	V _{IN} = 0V	10	pF
со	Output Capacitance	V _{OUT} = 0V	15	pF

1. This parameter is guaranteed but not 100% tested.

MS318003

TRUTH TABLE

CE	ŌE	MODE	OUTPUT	POWER DISSIPATION MODE
Н	X	Not Selected	High-Z	Standby
L	Н	Not Selected	High-Z	Active
L	L	Selected	D _{OUT}	Active

OUTPUT SELECTION MODE

A_1	BYTE	O ₁ to O ₈	O ₉ to O ₁₅	0 ₁₆
X	н	O ₁ to O ₈	O ₉ to O ₁₅	D ₁₅
L	L	O ₁ to O ₈	High-Z	A_1
н	L	O ₉ to O ₁₆	High-Z	A_1

AC TEST CONDITIONS

Input Pulse Levels	0.6 ~ 2.4V
Input Rise and Fall Times	t _R = 5 ns
Timing Measurement Level	V _{IL} = 0.8V V _{IH} = 2.2V
Reference	$V_{OL} = 0.8V$ $V_{OH} = 2.0V$



* Output Load

AC ELECTRICAL CHARACTERISTICS (over the operating range)

PARAMETER			MS318	003-20	
NAME	PARAMETER	TEST CONDITION	MIN.	MAX.	UNIT
t _{AA}	Chip Access Time	$\overline{CE} = \overline{OE} = Y_L$	-	200	ns
t _{ACE}	Chip Enable Access Time	$\overline{OE} = V_{IL}$	-	200	ns
t _{OE}	Output Enable Access Time	Note 1	-	80	ns
t _{OH}	Output Hold After Address Change	$CE = OE = V_L$	0	-	ns
t _{DF}	Output Disable	Note 2	-	60	ns

Note 1: Maximum \overline{OE} delay which does not affect t_{AA} is $t_{AA}-t_{OE}$

Note 2: t_{DF} is specified by either of \overline{CE} or \overline{OE} changing to HIGH earlier.

TIMING DIAGRAMS



ORDERING INFORMATION

SPEED (ns)	ORDERING PART NUMBER	PACKAGE REFERENCE NO.	TEMPERATURE RANGE
200	MS318003-20PC	P42-1	0°C to + 70°C
200	MS318003-20QC	Q64-1	0°C to +70°C





















VOICE ROM

MOSEL's Voice Rom products are a CMOS VLSI solution to PCM speech synthesis. A wide variety of speech lengths and controls offer a choice of unit price and complexity as well as speech duration. PCM sound allows all types of audio signals to be frozen in a solidstate ROM memory.

Voice, animal sounds, noises, machine sounds, music and lyrics are all producible with this technology. With the addition of a battery, a switch mechanism and a speaker or buzzer, the sound unit can be placed in a toy, gift, book or magazine, electronic clock, thermostat, or any compact electronic module.

These CMOS devices work on voltages down to 2 volts, shut down automatically after the programmed sound terminates and can be made to repeat, mute, and restart using metal mask options on most of the control inputs.

The family members now allow durations of 1.5 seconds to 20 seconds. A new 28 second device will be available in 2nd half of 1990.

MOSEL supports the Voice Rom product by converting the customer's sound to EPROM data, demonstrates digitized sound, makes 15 samples of the actual VLSI device for evaluation and starts chip production to meet a customer' s critical delivery schedule. MOSEL will also assume prime contractor status to manage the assembly of modules containing the speech chip for the most economical and reliable solution.

MOSEL

MSS0151/ 0281

Speech Synthesizer (Voice ROM)

FEATURES

- Single power can operate at 2.4V through 5V.
- Direct drive buzzer and one current output to drive speaker.
- Total maximum duration is 1.5/2.8 seconds, speech + mute is about 6 seconds.
- · Automatic power down.
- · Repeat function that can repeat up to 8 times.
- Cascade function that can extend the speech duration by 2.8 x n seconds with n pieces of MSS0281.
- Bonding option for edge trigger (CDS photoresistor application) or level trigger.

DESCRIPTION

The MSS0281 is a single-chip speech synthesizing CMOS VLSI that can synthesize voice and other sounds up to 2.8 seconds. The chip contains most of the necessary circuitry such as the RC oscillator, ROM, D/A, buzzer buffer, control and timing logic. Sound generation is possible with a minimum of external components. Several chips can be cascaded to reach longer voice duration (longer than 1.5/ 2.8 seconds). Customer speech data will be edited and programmed into ROM by changing only one mask during the device fabrication. MOSEL provides sound analysis, digitizing and editing from customer provided audio tapes.

BLOCK DIAGRAM



MOSEL Corporation 2 FL., No. 9, Industrial E. IV. Rd., Science-Based Industrial Park, Hsinchu, Taiwan (035) 773-187 914 West Maude Avenue, Sunnyvale, CA 94086 U.S.A 408-733-4556

PIN DESCRIPTIONS (DIE BONDING PADS)

PIN NO.	SYMBOL	FUNCTION
1	V _{DD}	Positive power supply
2	OSC	RC oscillator input
3	E/L	Open, edge trigger; pull high, level trigger
4	STP/TST	One-shot stop signal output/Test mode, active high; (for production test only)
5	TG	Trigger input, active high
6	C _{OUT}	Current output for driving speaker
7	V _{OUT1}	Speech signal voltage output (for buzzer)
8	V _{OUT2}	Speech signal voltage output (for buzzer)
9	V _{SS}	Negative power supply

Note: Substrate is V_DD

PIN CONFIGURATION



BONDING DIAGRAM



1.	V _{pp}	(-575 , -299.7)
2.	OSC	(575497.7)
З.	E/L	(575 ,738)
4.	STP	(548 ,936)
5.	TG	(-275.5, -936)
6.	Cour	(12.2, -936)
7.	Vouti	(272 , -936)
8.	V _{OUT2}	(548 , -936)
9.	Vss	(575 , -481.5)
	50	

Note: Substrate is $V_{_{DD}}$ Unit: μM

ABSOLUTE MAXIMUM RATINGS

SYMBOL	RATING	UNITS
V _{DD} - V _{SS}	-0.5 ~ +7.0	V
V _{IN} (TG - E/L)	V_{SS} -0.3 < V_{IN} < V_{DD} +0.3	V
V _{OUT} (STP)	V _{SS} < V _{OUT} < V _{DD}	V
T(Operating)	-10 ~ +60	°C
T(Storage)	-55 ~ +125	°C

DC ELECTRICAL CHARACTERISTICS

PARAMETER				MS	MSS0151/0281		
NAME	PARA	METER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
V _{DD}	Operating Voltage	e		2.4	4.5	5	v
I _{SB}	Supply	Stand by	$V_{DD} = 4.5V$	-	-	0.1	μA
I _{OP}	Current	Operating	I/O Open	-	-	70	
V IH	Input	/oltage		4	4.5	5	V
V _{IL}	т)	G)	$v_{DD} = 4.5 v$	-0.3	0	0.3	1
I _{IH}	Input 0	Current		-	-	5	μA
۱ _{۱۲}	(TG)		$v_{DD} = 4.5 v$	-	0	-	
1 _{IH}	Input 0	Current		-	-	10	μA
I _{IL}	(E	/L)	$V_{DD} = 4.5V$	-	0	-	
I _{ОН}	O/P Current	Drive	$V_{DD} = 4.5V, V_{O/P} = 4V$	-	5	-	mA
I _{OL}	(V _{OUT1} , V _{OUT2})	Sink	$V_{DD} = 4.5V, V_{O/P} = 0.5V$	-	5	-	
I _{он}	Output	Current	$V_{DD} = 4.5V, V_{O/P} = 4V$	-	-1	-	mA
I _{OL}	(S	TP)	$V_{DD} = 4.5V, V_{O/P} = 0.5V$	- 1	1	-	
T _{STP}	Pulse Wi	dth (STP)	V _{DD} = 4.5V	-	-	5	μS
I _{co}	Output Current (C _{OUT})		V _{DD} = 4.5V	-	-1	-	mA
	-	O. 1	F _{OSC} (4.5V)–F _{OSC} (4V)			_	%
ΔF/F	Frequenc	y Stability	F _{OSC} (4.5V)		-	5	
ΔF/F	Frequency Variat	ion	V_{DD} = 4.5V, R_{OSC} = 1.2M Ω	-	-	15	%

MSS0151/ 0281

TIMING WAVEFORMS

I. Edge Mode

1. Edge trigger



2. Level trigger



II. Level Mode

1. Edge trigger



2. Level trigger



APPLICATION CIRCUITS

1. Typical application



2. Parallel application

(Could extend up to desired voice sections in parallel arrangement)





3. Cascade application

(Could extend to desired voice length in serial arrangement)



MSS0151/ 0281

APPLICATION CIRCUITS

4. CDS Application



Notes:

- a. R1 (resistor) = $1.2M\Omega$, R2 = 470Ω , T (transistor) = $\beta > 150$, S (speaker) = 1/4W, 8Ω , CDS = Resistance variaton range (50K to 1.5M); all typical.
- b. Piezzo buzzer resonant frequency is around 1KHz.
- c. It is recommended to add a capacitor (0.1µf typical) between trigger pad and ground for noise immunity purpose.

5. Use V_{out1} to drive speaker.



Note: R3 = 1K typical, C1 = 0.1µf typical.

Speech Synthesizer (Voice ROM)

FEATURES

- Single power supply can operate at 2.4V through 5V.
- 3 seconds speech duration that can be separated into 4 sections.
- Duration of the 4 sections can be different and the total maximum duration is about 3 seconds.
- Automatic power down.
- Repeat function that can repeat up to 16 times for each selected section.
- Cascade function that can extend the speech duration by 3 x n seconds with n pieces of MSS0301.
- Mask option for edge trigger (CDS photo-Resistor Application) or level trigger.

DESCRIPTION

The MSS0301 is a single-chip speech synthesizing CMOS VLSI that can synthesize voice and other sounds up to 3 seconds. The chip contains most of the necessary circuit such as the RC oscillator, ROM, D/A, buzzer buffer, control and timing logic. Sound generation is possible with a minimum of external components. Several chips can be cascaded to reach longer voice duration (longer than 3 seconds). Customer speech data will be edited and programmed into ROM by changing only one mask during the device fabrication. MOSEL provides sound analysis, digitizing and editing from customer provided audio tapes.

BLOCK DIAGRAM



MOSEL Corporation 2 FL., No. 9, Industrial E. IV. Rd., Science-Based Industrial Park, Hsinchu, Taiwan (035) 773-187 914 West Maude Avenue, Sunnyvale, CA 94086 U.S.A 408-733-4556

PIN DESCRIPTIONS

PIN NO.	SYMBOL	FUNCTION
1	V _{DD}	Positive power supply
2	OSC	RC oscillator input
3	TST	Test mode for production test only
4	STP ₁	Section 1 one-shot stop signal output
5	TG ₁	Section 1 trigger input, active high
6	TG ₂	Section 2 trigger input, active high
7	STP ₂	Section 2 one-shot stop signal output
8	TG ₃	Section 3 trigger input, active high
9	TG ₄	Section 4 trigger input, active high
10	V _{OUT1}	Speech signal voltage output (for buzzer)
11	V _{OUT2}	Speech signal voltage output (for buzzer)
12	V _{SS}	Negative power supply

PIN CONFIGURATION



Note: Substrate is V_{DD}

BONDING DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	RATING	UNITS
V _{DD} - V _{SS}	-0.5 ~ +0.7	V
V _{IN} (TG ₁ ~ TG ₄)	V_{SS} -0.3 < V_{IN} < V_{DD} +0.3	V
$V_{OUT} (STP_1 \sim STP_2)$	V _{SS} < V _{OUT} < V _{DD}	V
T(Operating)	-10 ~ +60	°C
T(Storage)	-55 ~ +125	°C

DC ELECTRICAL CHARACTERISTICS

PARAMETER	ER				MSS030	1	
NAME	PARA	METER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
V _{DD}	Operating Voltag	e		2.4	4.5	5	V
I _{SB}	Supply	Stand by	V _{DD} = 4.5V	-	-	0.1	μA
I _{OP}	Current	Operating	I/O Open	-	-	70	
V IH	Input '	/oltage	N AE	4	4.5	5	V
V IL	(TG ₁	~ TG₄)	V _{DD} = 4.5	-0.3	0	0.3	
I _{IH}	Input	Current	V - 45	-	-	5	μA
I _{IL}	(TG ₁	∼ TG₄)	$v_{DD} = 4.5$	-	0	-]
I _{ОН}	O/P Current	Drive	$V_{DD} = 4.5V, V_{O/P} = 4V$	-	5	-	mA
I _{OL}	V _{OUT1} , V _{OUT2}	Sink	$V_{DD} = 4.5V, V_{O/P} = 0.5V$	-	5	-	1
I _{он}	Output	Current	$V_{DD} = 4.5V, V_{O/P} = 4V$	-	-1	-	mA
I _{OL}	STP1	~ STP ₂	$V_{DD} = 4.5V, V_{O/P} = 0.5V$	-	1	-	1
T _{STP}	STP ₁ , STP	Pulse Width	V _{DD} = 4.5V	-	-	5	μS
	5 01.11		F _{OSC} (4.5V)–F _{OSC} (4V)		_	F	%
ΔF/F	Frequency Stabili	ty	F _{OSC} (4.5V)	1	-	5	
ΔF/F	Frequency Variat	ion	$V_{DD} = 4.5V, R_{OSC} = 1.2M\Omega$	-	-	15	%

TIMING WAVEFORMS

I. Edge Mode

- 1. Edge trigger
 - a.



b.



2. Level trigger



TIMING WAVEFORMS

11. Level Mode

1. Edge trigger



b.

STPN -



2. Level trigger

a.



b.



Notes:

a. TGN and TGM could be any one of TG, ~ TG₄. b. AUD is the speech signal output V_{out1}, V_{out2}. c. STPN and STPM could be any one of STP, or STP₂.

5

APPLICATION CIRCUITS

1. Typical application



2. Parallel application

(Could extend up to desired voice sections in parallel arrangement)





APPLICATION CIRCUITS

3. Cascade application

(Could extend to desired voice length in serial arrangement)





4. Speech with melody application

(Interface with melody IC could have desired voice/melody system)



Note: For some melody IC which needs longer pulse to trigger, a delay circuit is needed.

APPLICATION CIRCUITS

5. CDS Application



Notes:

- a. R1 = 1.2M Ω , R2 = 1K Ω , C1 = 0.1 μ f, T (transistor) = β > 150, S (speaker) = 1/4W, 8 Ω , all typical.
- b. In the melody cascade application, melody I.C. must have tristate output.



- c. Piezzo buzzer resonant frequency is around 1KHz.
- d. It is recommended to bond all the unused trigger pad to ground and add a capacitor (0.1µf typical) between used trigger pad and ground for noise immunity purpose.

Speech Synthesizer (Voice ROM)

FEATURES

- Single power supply can operate at 2.4V through 5V.
- Direct drive buzzer and one current output to drive speaker.
- 6 seconds speech duration that can be separated into 4 sections.
- Duration of the 4 sections that can be different and the total maximum duration is about 6 seconds.
- Automatic power down.
- Repeat function that can repeat up to 16 times for each selected section.
- Cascade function that can extend the speech duration by 6 x n seconds with n pieces of MSS0601.
- Mask option for edge trigger (CDS photo-Resistor Application) or level trigger.
- BUSY signal indicates that the device is operating.

DESCRIPTION

The MSS0601 is a single-chip speech synthesizing CMOS VLSI that can synthesize voice and other sounds up to 6 seconds. The chip contains most of the necessary circuit such as the RC oscillator, ROM, D/A converter, output buffer control and timing logic. Sound generation is possible with a minimum of external components. Several chips can be cascaded to reach longer voice duration (longer than 6 seconds). Customer speech data will be edited and programmed into ROM by changing only one mask during the device fabrication. MOSEL provides sound analysis, digitizing and editing from customer provided audio tapes.



BLOCK DIAGRAM

MOSEL Corporation 2 FL., No. 9, Industrial E. IV. Rd., Science-Based Industrial Park, Hsinchu, Taiwan (035) 773-187 914 West Maude Avenue, Sunnyvale, CA 94086 U.S.A 408-733-4556

255

PIN DESCRIPTIONS

PIN NO.	SYMBOL	FUNCTION
1	V _{DD}	Positive power supply
2	OSC	RC oscillator input
3	TEST	Test mode for production test only
4	BUSY	Active high
5	STP ₁	Section 1 one-shot stop signal output
6	TG ₁	Section 1 trigger input, active high
7	TG ₂	Section 2 trigger input, active high
8	STP ₂	Section 2 one-shot stop signal output
9	STP ₃	Section 3 one-shot stop signal output
10	TG ₃	Section 3 trigger input, active high
11	TG ₄	Section 4 trigger input, active high
12	STP ₄	Section 4 one-shot stop signal output
13	C _{OUT}	Speech signal current output
		(for speaker)
14	V _{OUT1}	Speech signal voltage output
		(for buzzer)
15	V _{OUT2}	Speech signal voltage output
		(for buzzer)
16	V _{SS}	Negative power supply

Note: Substrate is $V_{_{DD}}$

PIN CONFIGURATION



BONDING DIAGRAM



1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11.	V _{DD} OSC TEST BUSY STP ₁ TG ₁ TG ₂ STP ₃ TG ₃ TG ₄	$\begin{array}{l} (-1145.7, \ -141.4)\\ (-1097.4, \ -375.6)\\ (-1092.2, \ -663.4)\\ (-1095.0, \ -935.9)\\ (-793.0, \ -1020.4)\\ (\ -586.1, \ -1012.5)\\ (\ -298.3, \ -1017.8)\\ (\ -25.8, \ -1020.4)\\ (\ 278.1, \ -1022.4)\\ (\ 485.1, \ -1012.5)\\ (\ 773.0, \ -1017.8)\end{array}$
6.	TG,	(-586.1, -1012.5)
7.	TG2	(-298.3, -1017.8)
8.	STP ₂	(-25.8, -1020.4)
9.	STP ₃	(278.1, -1020.4)
10.	TG ₃	(485.1, -1012.5)
11.	TG₄	(773.0, -1017.8)
12.	STP	(1045.6, -1020.4)
13.	Cour	(1085.4, -801.4)
14.	V _{OUT1}	(1054.9, -590.6)
15.	V _{OUT2}	(1054.9, -382.8)
16.	Vss	(1131.7, 131.3)

Note: Substrate is $V_{_{DD}}$ Unit: μM

ABSOLUTE MAXIMUM RATINGS

SYMBOL	RATING	UNITS
V _{DD} - V _{SS}	-0.5 ~ +0.7	V
V _{IN} (T G ₁ ~ TG ₄)	V_{SS} -0.3 < V_{IN} < V_{DD} +0.3	V
V _{OUT} (STP ₁ ~ STP ₄)	V _{SS} < V _{OUT} < V _{DD}	V
T(Operating)	-10 ~ +60	°C
T(Storage)	-55 ~ +125	°C

DC ELECTRICAL CHARACTERISTICS

PARAMETER	1			Ţ	MSS060	1	
NAME	PARA	METER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
V _{DD}	Operating Voltage	9		2.4	4.5	5	V
I _{SB}	Supply	Stand by	V _{DD} = 4.5V	-	-	0.1	μA
I _{OP}	Current	Operating	I/O Open	-	-	70	
V IH	Input V	/oltage	V 45	4	4.5	4.5	V
V IL	(TG ₁	~ TG ₄)	$v_{DD} = 4.5$	-0.3	0	0.3	
L	Input 0	Current		-	-	5	μΑ
I _{IL}	(TG ₁	~ TG ₄)	$V_{DD} = 4.5$	-	0	-	
I _{он}	O/P Current	Drive	$V_{DD} = 4.5V, V_{O/P} = 4V$	-	-5	-	mA
I _{OL}	V _{OUT1} , V _{OUT2}	Sink	$V_{DD} = 4.5V, V_{O/P} = 0.5V$	-	5	-	
I _{co}	Output Cu	rrent (cout)	V _{DD} = 4.5V	-	-1	-	mA
I _{он}	Output	Current	$V_{DD} = 4.5V, V_{O/P} = 4V$	-	-1	-	mA
I _{OL}	$STP_1 \sim STP_4$		$V_{DD} = 4.5V, V_{O/P} = 0.5V$	-	1	-	1
T _{STP}	Pulse Width	STP ₁ ~ STP ₄	$V_{DD} = 4.5V$	-	-	5	μS
15/5	Fraguanay Stabili	.	$F_{OSC}(4.5V) - F_{OSC}(4V)$		_	E	%
	Frequency Stabili	ıy	F _{OSC} (4.5V)	1	-	5	
ΔF/F	Frequency Variat	ion	V_{DD} = 4.5V, R_{OSC} = 1.2M Ω	-	-	15	%

TIMING WAVEFORMS

I. Edge Mode

1. Edge trigger



2. Level trigger



TIMING WAVEFORMS

П. Stand-alone Edge Mode

1. Edge trigger



5

a. TGN and TGM could be any one of TG₁ ~ TG₄. b. AUD is the speech signal output V_{our1}, V_{our2} or C_{our}. c. STPN and STPM could be any one of STP₁ ~ STP₄.

APPLICATION CIRCUITS

1. Typical application



2. Parallel application

(Could extend up to desired voice sections in parallel arrangement)





APPLICATION CIRCUITS

3. Cascade application (for long sentence)

(Could extend to desired voice length in serial arrangement)





4. Speech with melody application



b. R3 = $1K\Omega$ typical.

5

APPLICATION CIRCUITS

5. CDS Application



6. Use V_{out1} to drive speaker.

Notes:

- a. R1 = 1.2M\Omega, R2 = 470\Omega, C1 = 0.1µf, T (transistor) = with β > 150, S (speaker) = 1/4W, 8Ω, CDS = Resistance variation range (50K ~ 1.5M), all typical.
- b. Piezzo buzzer resonant frequency is around 1KHz.
- c. In the melody cascade application, melody I.C. must have tristate output.
- d. It is recommended to bond all the unused trigger pad to ground and add a capacitor (0.1 μ f typical) between used trigger pad and ground for noise immunity purpose.



Note: R3 = $1K\Omega$, C1 = $0.1\mu f$ typical

Speech Synthesizer (Voice ROM)

FEATURES

- Can synthesize human voices and most animal sounds
- Direct drive buzzer and one current output combined with a single transistor can drive the speaker
- Up to 15 second speech duration that can be separated into 64 sections for µp mode, 8 sections for SA (stand alone) mode, 16 repetitive sections (in addition to original 8 sections) for both TT (Table Trigger) or RT (Ring Trigger) mode.
- Duration of the 64 (8) sections can be different and determined by customer's voice content of each section, the total maximum duration is about 15 seconds.
- Mute is available for each section up to 48 seconds.
- Expandable, can extend the speech duration by 15 x n seconds with n pieces of MSS1501
- Single power supply can operate at 2.4V through 6.0V.
- Automatic power down function: (selected by bonding option). Starts operating upon receiving a speech synthesis command, and powers down upon conclusion (unvoiced).

DESCRIPTION

The MSS1501 is a CMOS single-chip speech synthesizing ROM that can synthesize up to 15 seconds of voice using the PCM Quantified Coding method.

The chip contains most of the necessary circuit such as the Oscillator, ROM, D/A converter, sequence control logic and interface circuit for key switches and microcomputers. Application to widely used voice systems with minimum external parts is possible. Micro-Processor (µP) mode, Stand-Alone (SA) mode. Table trigger (TT) mode and Ring trigger (RT) mode are available and selected by mask option. Up to 64 sections of speech are available for up mode, up to 8 sections are available for SA mode, and up to 16 repetitive sections (in addition to original 8 sections) are available for both TT or RT mode. Several chips can be combined to reach longer voice duration (longer than 15 seconds). Customer speech data is edited and programmed into ROM with a single mask during the device fabrication.

TT mode means with original 8 sections, it could be masked as 16 repetitive sections with jump function, all the masked sections will play out consecutively with one trigger signal. RT mode means with origional 8 sections, it could be masked as 16 repetitive sections with jump function, the masked sections will play out one section by one trigger signal consecutively. TT mode and RT mode could return back to SA mode by bonding option.



MOSEL Corporation 2 FL., No. 9, Industrial E. IV. Rd., Science-Based Industrial Park, Hsinchu, Taiwan (035) 773-187 914 West Maude Avenue, Sunnyvale, CA 94086 U.S.A 408-733-4556 5

PIN DESCRIPTIONS

PIN NO.	SYMBOL	FUNCTION		
1	V _{DD}	Positive power supply		
2	OSC	Oscillator input		
3	PWR	Active high for non-power down		
4	BUSY	Busy signal output, active high		
5	TST ₁	Test mode, active high		
6	TST ₂	Test mode, active high		
7	C _{OUT}	Audio current output		
8	V _{OUT1}	Audio voltage output		
9	V _{OUT2}	Audio voltage output		
10	V _{SS}	Negative power supply		
11	E ₂ , T _{G7}	Enable 2 / Trigger 7, active low		
12	Ε ₁ , Τ _{G6}	Trigger 6, active low Enable 1, active high		
13	\overline{T}_{G5}	Trigger 5 / address 5, active low		
14	\overline{T}_{G4}	Trigger 4 / address 4, active low		
15	\overline{T}_{G3}	Trigger 3 / address 3, active low		
16	\overline{T}_{G2}	Trigger 2 / address 2, active low		
17	T _{G1}	Trigger 1 / address 1, active low		
18	\overline{T}_{G0}	Trigger 0 / address 0, active low		

PIN CONFIGURATION



BONDING DIAGRAM



1.	VDD	(-1841.3, -1328.5)
2.	OSC	(-1394.8, -1375.8)
3.	PWR	(-1105.2, -1370.6)
4.	BUSY	(-783.1, -1382.0)
5.	TST,	(-510.5 -1375.8)
6.	TST	(-220.9, -1370.6)
7.	Cout	(-15.4, -1370.6)
8.	V _{OUT1}	(712.4, -1378.2)
9.	V _{OUT2}	(1188.7, -1378.2)
10.	V _{ss}	(-1809.9, -1318.5)
11.	\overline{T}_{G7}	(1054.9, 1373.5)
12.	T _{G6}	(765.3, 1368.3)
13.	T _{G5}	(560.1, 1373.5)
14.	T_{G4}	(270.5, 1363.3)
15.	T _{G3}	(-1061.0, 1373.5)
16.	T _{G2}	(-1350.6, 1368.3)
17.	T _{G1}	(-1555.8, 1373.5)
18.	T	(-1845.4, 1323.3)

ABSOLUTE MAXIMUM RATINGS

SYMBOL	RATING	UNITS
V _{DD} - V _{SS}	-0.5 ~ +0.7	V
V _{IN} (T _{G0} -T _{G7} , E ₁ , E ₂ , PWR)	V_{SS} -0.3 < V_{IN} < V_{DD} +0.3	V
V _{OUT} (BUSY)	$V_{SS} < V_{OUT} < V_{DD}$	V
T(Operating)	-10 ~ +60	°C
T(Storage)	-55 ~ +125	°C

DC ELECTRICAL CHARACTERISTICS

PARAMETER				MSS1501			
NAME	PARA	IETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
V _{DD}	Operating Voltage			2.4	4.5	5	V
۱ _s		Stand by		-	-	0.6	μA
I _o	Supply Current	Operating	v _{DD} = 4.5, I/O open	-	-	100	
V _{IH}	Input Voltage $(\overline{T}_{G0} - \overline{T}_{G7}, E_1, \overline{E}_2, PWR)$				4.5	4.5	V
V IL			V _{DD} = 4.5	-0.3	0	0.3	
I _{IL}	Input Current $(\overline{T}_{G0} - \overline{T}_{G7})$			-	-	5	μA
I _{IH}			$V_{DD} = 4.5$		0	-	
I _{IH}	Input Current for PWR			-	-	10	μA
I _{IL}			$V_{DD} = 4.5$		0	-	
Гон	O/P Current	Drive	$V_{DD} = 4.5V, V_{O/P} = 4V$	-	-5	-	mA
I _{OL}	V_{OUT1}, V_{OUT2}	Sink	$V_{DD} = 4.5V, V_{O/P} = 0.5V$	-	5	-	1
I _{ОН}	Output Current (BUSY)		$V_{DD} = 4.5V, V_{O/P} = 4V$	-	-1	-	mA
I _{CL}			$V_{DD} = 4.5V, V_{O/P} = 0.5V$	-	1	-	1
∆F/F	Frequency Stability		F _{OSC} (4.5V)-F _{OSC} (4V)			5	%
			F _{OSC} (4.5V)	1		3	
ΔF/F	Frequency Variation		$V_{DD} = 4.5V, R_{OSC} = 1M$		-	15	%
I _{CO}	Output Current (C _{OUT})		$V_{DD} = 4.5 V$	-	-1		mA

AC ELECTRICAL CHARACTERISTICS

Stand - alone Mode				Micro - processor Mode				
PARAMETER				PARAMETER				
NAME	PARAMETER	MIN.	MAX.	NAME	PARAMETER	MIN.	MAX.	
Τ _t	Trigger pulse width	15 ms		Τ _w	Write Enable pulse width	300 ns		
T _{td}	Trigger to Debounce delay time]	10 ms	T _h	Trigger address hold time	80 ns		
T _{db}	Debounce to BUSY delay time		200 µs	T _{wb}	Write Enable to BUSY delay time		200 µs	
T _{da}	Debounce to Audio delay time		250 µs	T _{wa}	Write Enable to Audio delay time		250 µs	

TIMING WAVEFORMS

- I. Stand-alone level Mode
 - 1. Level trigger



2. Edge trigger



II. Stand-alone Edge Mode

1. Pulse-Mode Edge trigger



TIMING WAVEFORMS

2. Level trigger



III. Stand-alone TT mode





2. Edge trigger



TIMING WAVEFORMS

- IV. Stand-alone RT mode
 - 1. Level mode



2. Edge mode



V. CPU mode



APPLICATION CIRCUITS

1. Typical application





2. Parallel application

(Could extend up to the number of desired voice sections in a parallel application)





5
APPLICATION CIRCUITS

З. **Cascade application**

(Could extend to a desired voice length in serial arrangement)





4. Using VOUT1 or VOUT2 output pads, another speaker driving circuit could be used for increasing sound volume.



Note:

1. R3 = 1K, C1 = 0.1µf; all typical

Notes:

- 1. $R_1 = 1.2M \text{ OHM}, C = 0.1 \mu f, R_2 = 470 \Omega, T = Transistor with B > 150, S = 1/4W, 8\Omega; all typical$
- 2. In UP Mode cascade and parallel application is acceptable.
- 3. All applications for buzzer are the same as above just substitute speaker by connecting buzzer to V_{out1} and V_{out2}.

APPLICATION CIRCUIT DEFINITIONS

- 1. Sn = Sth speech section, TS = all section of speech in table
- $\begin{array}{l} 2. \quad \overline{T}_{_{GN}} \text{ means } \overline{T}_{_{G0}} \overline{T}_{_{G7}}, \text{ AUD means } C_{_{OUT1}}, V_{_{OUT1}}, V_{_{OUT2}}. \\ 3. \quad \overline{T}_{_{G0}} \overline{T}_{_{G6}}, \overline{T}_{_{G6}}, \overline{E}_{_{2}}, \overline{T}_{_{G7}} \text{ are internally pulled high.} \end{array}$

- 4. For stand alone mode $\overline{T}_{g_0} \overline{T}_{g_7}$ use as section trigger input (low active) 5. For cpu mode, $\overline{T}_{g_0} \overline{T}_{g_5}$ use as section address bus, E_1 , \overline{E}_2 use as trigger input.
- 6. No matter what status the chip is, every retrigger action will reload address and play the speech from beginning.

Speech Synthesizer (Voice ROM)

FEATURES

- · Can synthesize human voices and most animal sounds.
- Direct current output combined with a single transistor can drive a speaker.
- Up to 20 seconds speech duration that can be separated into 64 sections for up mode, 8 sections for SA (Standalone) mode.
- Duration of the 64 (8) sections can be different and determined by customer's voice content of each section, the total maximum duration is about 20 seconds.
- Mute is available for each section up to 48 seconds.
- · Expandable, can extend the speech duration by 15 x n seconds with n pieces of MSS2001.
- Single power supply can operate at 2.4V through 6.0V.
- Automatic power down function: (selected by bonding option). Starts operating upon receiving a speech synthesis command, and powers down upon conclusion (unvoiced).

DESCRIPTION

The MSS2001 is a CMOS single-chip speech synthesizing ROM that can synthesize up to 20 seconds of voice using the PCM Quantified Coding method.

The chip contains most of the necessary circuit such as the Oscillator, ROM, D/A converter, sequence control logic and interface circuit for key switches and microcomputers. Application to widely used voice systems with minimum external parts is possible. Up to 64 sections of speech are available for µp mode, up to 8 sections are available for SA mode. Several chips can be combined to reach longer voice duration (longer than 20 seconds). Customer speech data is edited and programmed into ROM with a single mask during the device fabrication.

BLOCK DIAGRAM



MOSEL Corporation 2 FL., No. 9, Industrial E. IV. Rd., Science-Based Industrial Park, Hsinchu, Taiwan (035) 773-187 914 West Maude Avenue, Sunnyvale, CA 94086 U.S.A 408-733-4556

5

PIN DESCRIPTION

PIN NO.	SYMBOL	FUNCTION
1	V _{DD}	Positive power supply
2	OSC	Oscillator Input
3	BUSY	Busy signal output; active high
4	TST1	Test mode production test only
5	TST2	Test mode, production test only
6	C _{OUT}	Speech signal current outputs
7	V _{SS}	Negative power supply
8	P _{WR}	Active high for non-power down
9	E2, T _{G7}	Enable 2; active high, Trigger 7; active low
10	E1, T _{G6}	Enable 1/Trigger 6; active low
11	\overline{T}_{G5}	Trigger/Address 5; active low
12	T _{G4}	Trigger/Address 4; active low
13	T _{G3}	Trigger/Address 3; active low
14	T _{G2}	Trigger/Address 2; active low
15	\overline{T}_{G1}	Trigger/Address 1; active low
16	\overline{T}_{G0}	Trigger/Address 0; active low

PIN CONFIGURATION



BONDING DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	RATING	UNITS
V _{DD} - V _{SS}	-0.5 ~+0.7	V
$V_{IN} (\overline{T}_{G0} \sim \overline{T}_{G7,} P_{WR})$	V_{SS} -0.3 < V_{IN} < V_{DD} +0.3	V
V _{OUT} (BUSY)	$V_{SS} < V_{OUT} < V_{DD}$	V
T(Operating)	-10 ~ +60	°C
T(Storage)	-55 ~ +125	°C

DC ELECTRICAL CHARACTERISTICS

PARAMETER					MSS2001				
NAME	PARA	METER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS		
V _{DD}	Operating Voltage	Э		2.4	4.5	5	V		
I _{SB}	Supply	Stand by		-	-	0.6	μA		
I _{OP}	Current	Operating	V _{DD} = 4.5, 1/O Open	-	-	120			
V IH	Input	/oltage		4	4.5	5	V		
V IL	$(\overline{T}_{G0} \sim \overline{T}_{G7,})$	E1, E2, P _{WR})	$V_{DD} = 4.5V$		0	0.3			
I _{IL}	Input (Current		-	-	5	μA		
1 _{IH}	(T _{G0}	~ T _{G7)}	$v_{DD} = 4.5 v$	-	0	-	1		
I _{co}	Output Current (С _{ОИТ})	V _{DD} = 4.5V	-	-1	-	mA		
Цн				-	-	10	μA		
I _{IL}	Input Current for	PWR	$V_{DD} = 4.5V$		0	-	1		
I _{он}			$V_{DD} = 4.5V, V_{O/P} = 4V$	-	-1	-	mA		
I _{OL}	Output Current (BUSY)		$V_{DD} = 4.5V, V_{O/P} = 0.5V$	-	1	-	1		
	Frequency Stability		F _{OSC} (4.5V)–F _{OSC} (4V)		_	E	%		
			F _{OSC} (4.5V)	7		5			
ΔF/F	Frequency Variat	ion	V_{DD} = 4.5V, R_{OSC} = 1.2M Ω	-	-	15	%		

AC ELECTRICAL CHARACTERISTICS

STANDALONE MODE			
TIMING		MIN.	MAX.
Τ _Τ	Trigger pulse width	15ms	
T _{TD}	Trigger to Debounce delay time		10ms
T _{DB}	Debounce to BUSY delay time		200µs
T _{DA}	Debounce to Audio delay time		250µs
MICROPROCESSOR MC	DDE		
TIMING		MIN.	MAX.
T _W	Write Enable pulse width	30ns	
Т _Н	Trigger address hold time	80ns	
Т _{WB}	Write Enable to BUSY delay time		200µs
T _{WA}	Write Enable to Audio delay time		250µs

TIMING WAVEFORMS

I. **Standalone-Level Mode**

1. Level Trigger



2. Edge Trigger



Notes: 1. $\overline{\underline{T}}_{_{G0}} \sim \overline{\underline{T}}_{_{G7}}$ are low active. 2. $\overline{\underline{T}}_{_{G0}} \sim \overline{\overline{T}}_{_{G7}}$ are internal pull high.

TIMING WAVEFORMS

П. Standalone-Edge Mode

1. Edge Trigger



2. Level trigger



Note: $\overline{T}_{_{G0}} \sim \overline{T}_{_{G7}}$ are internal pull high.

Ш. **CPU Mode**



Notes:

- Notes: 1. $T_{co} \sim T_{cs}$ are used as address bus. 2. E1, E2, are used as trigger input. 3. $T_{co} \sim T_{as}$, E1, E2, are internally pulled high. 4. Every retrigger action will reload address and play the speech from the beginning. 5. In CPU mode to quoid unwanted poise caused by abrupt change between different

5. In CPU mode to avoid unwanted noise caused by abrupt change between different sections of voice messages, it is recommended to program PWR pin to high (V_{DD}) during voice processing.

APPLICATION CIRCUITS

- Typical application a. Standalone 1.





2. Parallel application

(Could extend up to desired number of voice sections in parallel arrangement)



b.

CPU Mode

3. Cascade application

(Could extend to desired voice length in serial arrangement)



Notes:

a. R1 (resistor) = 1.2M Ω , R2 = 470 Ω , T (transistor) = β > 150, S (speaker) = 1/4W, 8 Ω , C1 = 0.1 μ f; all typical. b. Both cascade and parallel application can apply to CPU mode.





ROMs (Read Only Memory)



6

Cache Products

6



Doolage Diagrams



MOSEL Sales Network



CACHE PRODUCTS

CACHE PRODUCTS

MOSEL is developing a family of high performance cache products for microprocessor based applications, including Data RAM, Cache Tag RAM, and Cache Controller products.

As microprocessors advance, faster memory is needed to tap the increasing performance potential. Slow DRAM memory requires wait states that reduce processor performance. In order to keep microprocessors running at full speed, system designers are using high speed SRAM caches.

Traditional SRAM memory product architectures can be used to implement crude cache solutions, although many chips are required to implement even simple cache architectures. By developing specialized memory architectures for the cache application, it is possible to implement sophisticated new features that increase system performance. Three distinct functions are needed to implement a cache solution:

- Cache Data RAM and Burst RAM:
 Cache Tag or Directory:
 Cache Tag or Directory:
 Keeps track of what data is stored in the cache.
- 3. Controller: Control logic that provides all the signals to make it work. Often the controllers include Tag RAM.

MOSEL is developing specialized products that perform each of these functions.

When used together, MOSEL's products provide complete cache subsystem solution for many microprocessor applications.

CACHE DATA RAM PRODUCTS

One of the first such products offered, MOSEL's MS82C308 Cache Data RAM architecture provides an efficient cost effective cache subsystem building block. Designed for use with first generation cache controllers such as the Intel 82285 or the Chips & Technologies 82C307/82C327, the 2K x 16 x 2 set MS82C308 provides a minimum chip count solution for 2 set cache implementation, with 20 and 25 MHz versions offered today, and a shrink version at 33 MHz scheduled for later this year.

Now under development is a totally new generation architecture for Cache Data RAM products, the Quad Data RAM family, which sets a new platform for cache performance. The pioneering dual ported 16K x 9 Quad Data RAM architecture supports a whole new generation of Cache features: simultaneous processor/main memory transactions, reduced capacitive loading on processor, burst mode quad fetch, support for parity. Scheduled for production release in late 1990, the Quad Data RAM products will be offered in 25 and 33 MHz versions with later performance upgrade to 40 and 50 MHz.

CACHE TAG RAM PRODUCTS

The 2K x 20 MS8202 Cache Tag RAM provides a high integration cache subsystem building block for custom cache implementations. With high speed 20, 22 and 25ns match times, the MS8202 supports many popular microprocessor families.

Now under development is our new generation Expansion Tag RAM family, a new concept in Tag RAM. Designed for use with MOSEL's cache controller products, the Expansion Tag RAM serves as a tag array extension for the controller to permit larger cache sizes without large line sizes that degrade system performance. As a stand alone Tag RAM for custom cache implementations, the expansion Tag RAM provides new features such as a snoop bus for cache coherency and a synchronous interface for simplified design.

CACHE CONTROLLER PRODUCTS

MOSEL has three cache chipsets currently under development: the MS82C440 for 80486 systems; the MS82C330 for 80386 systems with write-through cache; and the MS82C340 chipset for 80386 systems with write-back cache.

These products represent a new generation in cache control, supporting new features such as simultaneous processor/main memory transactions, burst mode quad fetch with demand word priority and abort option, write back and/or write through option. Other features include: a snoop bus for cache coherency, on chip support for noncacheable regions, and math co-processors, cache sizes of 64K bytes to 256K bytes. All three products are scheduled for production release in 1991.

MS8202

2K x 20 Cache Tag RAM

FEATURES

- · Pin for pin compatible with SGS-Thomson MK4202 Cache Tag RAM
- High Speed Match (to 20ns) supports high performance processors including 68020. 68030, 68040, 80386 and 80486
- High Integration 2K x 20 Tag array provides single chip tag RAM solution for direct map cache applications or one chip per set in multiple set cache implementations.
- Multiple chip selects permit building of deeper cache using multiple tag RAMs
- Clear function facilitates development of virtual memory cache
- · Low Power: 250mA max. active; 50mA max. standby
- · Significantly reduces board real estate reauired for custom cache controller implementations

DESCRIPTION

The MOSEL MS8202 is a high performance CMOS Cache Tag RAM optimized for use in microprocessor cache applications.

The 2K x 20 Tag RAM array is an ideal building block for custom direct map or multiple set caches having sufficient depth (2K) and width (x 20) to provide a single chip Tag RAM solution (per set) for most cache implementations.

The MS8202 is available with fast match access times down to 20ns (max) which facilitates use with many popular high performance microprocessor families including Motorola's 68xxx series (68020, 68030 and 68040) and Intel's iAPX86 series (80286, 80386 and 80486).

Each 8202 replaces 4-6 traditional Cache Tag RAMs (4K x 4, 512 x 9, etc.) plus additional discrete logic. This offers significant reduction in board real estate, power, cost and capacitive loading.

The MS8202 is manufactured using a high performance CMOS process and operates from a single 5 volt power supply. All inputs and outputs are TTL compatible. The device is supplied in a space saving JEDEC standard 68 pin PLCC package.

PIN CONFIGURATION



MOSEL Corporation 914 West Maude Avenue, Sunnyvale, CA 94086 U.S.A 408-733-4556

PIN DESCRIPTIONS

A₀ - A₁₀ Index Address Inputs

These 11 address inputs select one of 2048 21 bit Tag Array words.

S Chip Select Input

This pin is active LOW. When active, it enables the read and write operations.

E₀ - E₃ Chip Enable Inputs

These four enable pins are selectable to be either active HIGH or active LOW. All four enable pins must be active to enable the chip. The DQ pins will be in the high impedance state when any one of the enable pins is not active.

P₀ - P₃ Chip Enable Program Inputs

These four pins are used to select the polarity of the corresponding chip enable pins E_0 - E_3 . For example, if P_0 is tied HIGH, E_0 will be active HIGH; if P_0 is tied LOW, E_0 will be active LOW.

G Output Enable Input

The output enable is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be output on pins DQ₁ through DQ₁₉ and CDQ₀. DQ₁ - DQ₁₉ and CDQ₀ will be in the high-impedance state when G is inactive.

Write Enable Input

The write enable input is active LOW and controls read and write operations. With the chip selected and enabled, when W is HIGH and \overline{G} is LOW, output data will be presented at the DQ pins; when W is LOW, the data present on the DQ pins will be written into the addressed memory location.

CG₀ - CG₁ Compare Output Enable Inputs

These inputs are active LOW. CG_0 enables the C_0 compare output hit or miss signal. CG_1 enables the C_1 compare output signal.

\overline{H}_0 - \overline{H}_1 Force Hit Inputs

These pins are active LOW and are used to force the compare outputs HIGH (signifying a hit). H_0 controls compare output C_0 and H_1 controls compare output C_1

\overline{M}_{0} - \overline{M}_{1} Force Miss Inputs

These pins are active LOW and are used to force the compare outputs LOW (signifying a miss). M_0 controls compare output C_0 and \overline{M}_1 controls compare output C_1 .

RS Reset Input

This reset pin is active LOW. When active it resets the 2048 bits in CDQ_0 to a logic zero.

C₀ - C₁ Compare Outputs

When the chip is in compare mode (\overline{W} and \overline{G} HIGH and $E_0 - E_3$ enabled), C_0 and C_1 will be HIGH signaling a cache hit if the data inputs $DQ_1 - DQ_{19}$ and CDQ_0 match the contents of the Tag RAM array stored at address $A_0 - A_{10}$. C_0 and C_1 will be LOW signalling a cache miss if the aforementioned data does not match. Signals \overline{CG}_0 and \overline{CG}_1 must be low to enable the compare signals C0 and C1. When \overline{CG}_0 or \overline{CG}_1 are high, the C_0 and C_1 outputs will be in the high impedence state.

CDQ₀ Clearable Tag Data Input / Output Port

This bidirectional port is used in conjunction with DQ₁ - DQ₁₉ to read data from or write data to the tag RAM array. In addition, during a Reset cycle all 2048 internal RAM bits accessed by CDQ_0 are cleared to a logic zero. This output can be used as a tag valid bit.

DQ₁ - DQ₁₉ Tag Data Input / Output Ports

These 19 bidirectional ports are used to read data from or write data into the tag RAM array.

V _{cc}	Power Supply
V _{cco}	Output Power Supply
V _{ss}	Ground
V _{sso}	Output Ground

FUNCTIONAL BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION AND FEATURES

The MOSEL MS8202 is designed to be connected directly to a high performance 32 bit microprocessor, allowing the elimination of the logic delays associated with collecting Hit or Miss outputs into a subsequent gate or the RC delays associated with wired-OR open collector match outputs.

The MS8202 cache tag RAM has four major features that allow direct connection:

- 1. Wide enough for almost any tag RAM application without requiring multiple chip width expansion and the delays that would result.
- 2. Four (4) programmable chip enable inputs, allowing depth expansion without any of the attendant chip enable decode delays that would otherwise be required.

 $P_0 \cdot P_3$ should be tied directly to V_{cc} or V_{ss} , or through pull-up or pull-down resistors. The MS8202 is selected when $E_0 \cdot E_3$ equals $P_0 \cdot P_3$ in a binary match. (Example: $E_0 \cdot E_1 = 0110$, $P_0 \cdot P_3 = 0110$.)

 Three-state compare outputs, allowing all Compare outputs to be bused together so the Address-to-Compare access time for a depth expanded application is identical to that of a single device. The pro-

- grammable chip enables prevent bus contention by assuring that only one tag RAM at a time drives each Compare bus when in Compare mode.
- 4. Dual compare outputs (C_0 and C_1) and forced hit (\overline{H}_0) and \overline{H}_1) and forced miss (\overline{M}_0 and \overline{M}_1) inputs for each. The arrangement allows direct connection of the tag RAM to two separate processor inputs (such as BERR and HALT on the 68030), and connection of all signals that would otherwise have been connected to those processor inputs to be passed through the tag RAM; eliminating the need for a subsequent gate to collect the COMPARE output and other BERR or HALT signal sources to the processor. The net effect is that the Address-to-Compare access time demonstrated by the MS8202 is the only delay the user must consider. The alternative approach, using narrow tag RAMs with open collector outputs or narrow tag RAMs with 2-state outputs and a 10ns programmable logic device, requires that the narrow tag RAMs demonstrate a 10ns Address-to-Compare access time to yield the same performance in a user's system that the MS8202 provides.

RS	Ś	E	Ŵ	Ğ	М _х	Η _x	CGx	Mode	C _x	DQ	Notes
н	1	Х	-	-	L	х	х	Force Miss	Low	-	1
Н	-	Х	-	-	н	L	Х	Force Hit	High	-	1
Н	-	Х	-	-	Н	н	н	Comp disable	Hi-Z	-	1
Н	Х	F	Х	х	н	н	Н	Standby	Hi-Z	Hi-Z	
Н	Х	Т	Н	Н	н	н	н	Compare	Hi-Z	D in	
Н	Х	Т	Н	н	н	н	L	Compare	Hi or Lo	D in	
Н	н	Т	L	Х	н	Н	L	Hit	High	Hi-Z	
Н	Н	Т	Х	L	н	Н	L	Hit	High	Hi-Z	
Н	L	Т	L	Х	Н	Н	L	Write	High	D in	
н	L	Т	Н	L	н	н	L	Read	High	D Out	
L	н	Х	Х	Х	-	-	-	Reset	-	Hi-Z	
L	х	F	Х	х	-	-	-	Reset	-	Hi-Z	
L	Х	Х	Н	н	-	-	-	Reset	-	Hi-Z	
L	Х	Х	н	L	-	-	-	Reset	-	Lo-Z	
L	L	Т	L	Х	-	-	-	Not Allowed	-	Hi-Z	2
L	Х	Т	н	н	Н	н	L	Reset	L	D in	3

TRUTH TABLE

Key: X = Don't Care

 $\overline{H}_x = \overline{H}_0 \text{ or } \overline{H}_1$ $\overline{M} = \overline{M} \text{ or } \overline{M}$

$$M_x = M_0 \text{ or } M_1$$

 $\overline{CG}_x = \overline{CG}_x \text{ or } \overline{CG}_2$

$$G_x = CG_0 \text{ or } CG_1$$

= (False) $E_0 - E_0$ pattern DOES NOT match $P_0 - P_3$ pattern.

T = (True) $E_0 - E_0$ pattern DOES match $P_0 - P_3$ pattern.

- = Not related to identified mode of operation.

Notes: 1. Force hit /miss operations independent of other RAM operations

2. May disrupt Reset, will not damage device.

3. Reset will force C_x low during a valid compare when CDQ_0 is $D_w = HIGH$.

ABSOLUTE MAXIMUM RATINGS(1)

SYMBOL	PARAMETER	VALUE	UNIT
V _{TERM}	Terminal Voltage with Respect to GND	-0.3 to 7.0	V
T _{STG}	Storage Temperature	-55 to 125	°C
P _T	Device Power Dissipation	2.5	Watts
I _{OUT}	DC Output Current (per Pin)	25	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	Vcc			
Commercial	0°C to + 70°C	5V ± 10%			

DC ELECTRICAL CHARACTERISTICS (V_{cc} = 5V ± 10%, T_A = 0 to +70°C)

PARAMETER						
NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP. ⁽¹⁾	MAX.	UNITS
V IL	Guaranteed Input LOW Voltage		-0.3	-	0.8	V
V IH	Guaranteed Input HIGH Voltage		2.2	-	V _{CC} + 0.3	V
١	Input Leakage Current	$V_{CC} = Max, V_{IN} = 0Vto V_{CC}$	-1	-	+1	μA
I _{OL}	Output Leakage Current ⁽²⁾	$V_{CC} = Max, V_{IN} = 0V to V_{CC}$	-10	-	+10	μA
V _{OL}	Output LOW Voltage ⁽³⁾	V _{CC} = Min, I _{OL} = 8mA	1	-	0.4	V
V _{OH}	Output HIGH Voltage ⁽³⁾	$V_{CC} = Min, i_{OH} = -4mA$	2.4	-		v
I _{CC}	Average Power Supply Current ⁽⁴⁾				250	mA
I _{CCA}	Active Power Supply Current (f=0) ⁽⁴⁾				200	mA
I _{CCSB}	Standby Power Supply Current ⁽⁴⁾				50	mA

1. Typical characteristics are at V_{cc} = 5.0V, t_A = 25°C 2. Measured at CDQ₀, DQ₁-DQ₁₉, C₀ and C₁. 3. All voltages referenced to V_{SS0}. 4. Measured with outputs open. V_{cc} max.

CAPACITANCE⁽¹⁾ ($T_A = 25^{\circ}C$, f = 1.0MHz)

SYMBOL	PARAMETER	VALUE	UNIT
		Max.	
C _{IN}	Input Capacitance	4	pF
C _{OUT}	Output Capacitance	10	pF

1. This parameter is guaranteed but not tested.

MS8202

AC TEST CONDITIONS

240 OHMS



KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
<u> </u>	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
XXX	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
$\gg \ll$	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

*Includes scope and test JIG.

3006

READ MODE

The MS8202 is in the Read mode whenever \overline{W} is HIGH, and \overline{G} is LOW provided Chip Select (\overline{S}) is LOW and a true Chip Enable pattern ($E_0 - E_3$) is applied. The 11 address inputs ($A_0 - A_{10}$) define a unique index address giving access to 20 of 40,960 bits of data in the static memory array. Valid data will be present at the 20 output pins within t_{AVQV} of the last stable address provided Chip Enable, Chip Select (\overline{S}), and Output Enable (\overline{G}) access times have been met. If Chip Enable, \overline{S} , or \overline{G} access times are not met, data access will measured from the latter falling edge or limiting parameter (t_{EVQV} , t_{SLQV} , or t_{GLQV}). The state of the tag data I/O pins is controlled by the ($E_0 - E_3$), \overline{S} , \overline{G} , and \overline{W} input pins. The data lines may be indeterminate at t_{EVQV} , or t_{SLQX} , or t_{GLQX} , but will always have valid data at t_{AVQV} .

AC ELECTRICAL CHARACTERISTICS (over the operating range) READ CYCLE

JEDEC	PARAMETER	PARAMETER	-20		-22		-25		UNIT	NOTES
PARAMETER	NAME									
NAME			Min.	Max.	Min.	Max.	Min.	Max.		
t _{AVAV}	t _C	Cycle Time	25		25		30		ns	
t _{AVQV}	t _{AA}	Address Access Time		25		25		30	ns	
t _{AXQX}	t _{AOH}	Address Output Hold Time	5		5		5		ns	
t _{EVQV}	t _{EA}	Chip Enable Access Time		25		25		30	ns	
t _{EXQX}	t _{EOH}	Chip Enable Output Hold Time	4		4		4		ns	
t _{EVQX}	t _{ELZ}	Chip Enable TRUE to Low-Z	4		4		4		ns	
t _{EXQZ}	t _{EHZ}	Chip Enable FALSE to High-Z		8		8		10	ns	
t _{SLQV}	t _{SA}	Chip Select Access Time		15		15		18	ns	
t _{SHQX}	t _{SOH}	Chip Select Output Hold Time	2		2		2		ns	
t _{SLQX}	t _{SLZ}	Chip Select to Low-Z	3		3		3		ns	
t _{SHQZ}	t _{SHZ}	Chip Select to High-Z		4		4		6	ns	
t _{GLQV}	t _{GA}	Output Enable Access Time		13		13		15	ns	
t _{GHQX}	t _{GOH}	Output Enable Output Hold Time	2		2		2		ns	
t _{GLQX}	t _{GLZ}	Output Enable to Low-Z	2		2		2		ns	
t _{GHQZ}	t _{GHZ}	Output Enable to High-Z		5		5		8	ns	

240 OHMS

5nE

MS8202

READ CYCLE



Figure 1

ADDRESS READ CYCLE



Figure 2

CHIP ENABLE READ CYCLE



Figure 3





OUTPUT ENABLE READ CYCLE





WRITE MODE

The MS8202 is in the Write mode whenever \overline{W} is LOW provided Chip Select (\overline{S}) is LOW and a true Chip Enable pattern ($E_0 - E_3$) is applied (\overline{G} may be in either logic state). Addresses must be held valid throughout a write cycle, with either \overline{W} or \overline{S} inactive HIGH during address transitions. \overline{W} may fall with stable addresses, but must remain valid for $t_{_{WIWH}}$. Since the write begins with the

concurrence of \overline{W} and \overline{S} , should \overline{W} become active first, then $t_{_{SLSH}}$ must be satisfied. Either \overline{W} or \overline{S} can terminate the write cycle, therefore $t_{_{DVWH}}$ or $t_{_{DVSH}}$ must be satisfied before the earlier rising edge. If the outputs are active with \overline{G} and \overline{S} asserted LOW and with true Chip Enable, then \overline{W} will return the outputs to high impedance within $t_{_{WIHZ}}$ of its falling edge.

ELECTRICAL	CHARACTERISTICS (over the operating range)
WRITE CYCLE	

JEDEC	PARAMETER	PARAMETER	-:	20	-2	22	-2	25	UNIT	NOTES
PARAMETER	NAME									
NAME			Min.	Max.	Min.	Max.	Min.	Max.		
t _{AVAV}	t _C	Cycle Time	25	-	25		30		ns	
t _{AVWL}	t _{AS}	Address Set-up Time to \overline{W} LOW	0	-	0		0		ns	
t _{WHAX}	t _{AH}	Address Hold Time from \widetilde{W} HIGH	0	-	0		0		ns	
t _{AVSL}	t _{AS}	Address Set-up Time to \overline{S} LOW	0	-	0		0		ns	
t _{SHAX}	t _{AH}	Address Hold Time from \tilde{S} HIGH	0	-	0		0		ns	
t _{EVWL}	t _{ES}	Chip Enable Set-up Time to \overline{W} LOW	3	-	3		3		ns	
t _{WHEX}	t _{EH}	Chip Enable Hold Time from W HIGH 0 – 0 0		ns						
t _{EVSL}	t _{ES}	Chip Enable Set-up Time to \overline{S} LOW	3	_	3		3		ns	
t _{SHEX}	t _{EH}	Chip Enable Hold Time to \overline{S} HIGH		-	0		0		ns	
t _{wLWH}	t _{ww}	Write Pulse Width	15	-	15		18		ns	
t _{SLSH}	t _{sw}	Chip Select Pulse Width	16	-	16		20		ns	
t _{DVWH}	t _{DS}	Data Set-up Time to \overline{W} HIGH	12	-	12		15		ns	
t _{WHDX}	t _{DH}	Data Hold Time from \overline{W} HIGH	0	-	0		0		ns	
t _{DVSH}	t _{DS}	Data Set-up Time to \overline{S} HIGH	12	-	12		15		ns	
t _{SHDX}	t _{DH}	Data Hold Time from S HIGH	0 -	. –	0		0		ns	
t _{wLQZ}	t _{wz}	Outputs Hi-Z from \overline{W} LOW	-	8		8		10	ns	
t _{WHQX}	t _{WL}	Outputs Low-Z from \overline{W} HIGH	5	_	5		5		ns	



WRITE ENABLE CONTROLLED WRITE CYCLE



CHIP SELECT CONTROLLED WRITE CYCLE





COMPARE MODE

The MS8202 is in the Compare mode whenever \overline{W} and \overline{G} are HIGH provided a true Chip Enable (E₀ - E₃) pattern is applied. Chip Select (S) is regarded as a don't care since the user is not concerned with the data outputs, but only with the Compare (C_x) outputs. \overline{M}_x and \overline{H}_x must be HIGH, and CG_x active LOW to enable the Compare outputs for a valid compare hit or miss. The 11 index address inputs (A₀-A₁₀) define a unique location in the static RAM array. The data presented on the Data Inputs (DQ₁-DQ₁₉ and CDQ₀) as Tag Data is compared to the internal RAM data as specified by the index. If all bits are equal (match) then a hit condition occurs (C_x = HIGH). If at least one bit is not equal, then a miss occurs (C_x = LOW).

The Compare output will be valid t_{AVCV} from stable address, or t_{DVCV} from valid tag data provided Chip Enable is true, and CG_x is active LOW. Should the address be stable with valid tag data, and Chip Enable false, then compare access will be within t_{EVCV} from true Chip Enable. When executing a write-to-compare cycle (W = LOW, and $\overline{G} = LOW$ or HIGH, C_x will be valid t_{WHCV} or t_{GHCV} from the latter rising edge of W or G respectively. Finally, when gating the C_x output in the compare mode with CG_x, the compare output will be valid t_{CGLCV} from the falling edge of CG_x.

ELECTRICAL CHARACTERISTICS (over the operating range) COMPARE CYCLE

JEDEC	PARAMETER	PARAMETER	-20		-22		-25		UNIT	NOTES
PARAMETER	NAME									
NAME			Min.	Max.	Min.	Max.	Min.	Max.		
t _{AVCV}	t _{ACA}	Cycle Address Compare Access Time		20		22		25	ns	
t _{AXCX}	t _{ACOH}	Address Compare Output Hold Time	5		5		5		ns	
t _{DVCV}	t _{DCA}	Tag Data Compare Access Time		16		18		20	ns	
t _{DX CX}	t _{DCH}	Tag Data Compare Hold Time	2		2		2		ns	
t _{WLCH}	t _{wCH}	W LOW to Compare HIGH		10		11		12	ns	
t _{WHCH}	t _{WCOH}	W Compare Output hold Time	3		3		3		ns	
t _{WLCX}	t _{WLCZ}	W to Compare HOLD	3		3		3		ns	
t _{WHCV}	t _{WCV}	W to Compare Valid		10		10		12	ns	
t _{GLCH}	t _{GCH}	G Low to Compare HIGH		10		11		12	ns	
t _{GHCX}	t _{CGOH}	G Compare Output Hold Time	3		3		3		ns	
t _{GLCX}	t _{GLCZ}	G to Compare to HOLD	3		3		3		ns	
t _{GHCV}	t _{GCV}	G to Compare Valid		10		10		12	ns	
t _{EVCV}	t _{ECA}	E True to Compare Access Time		20		22		25	ns	
t _{EXCX}	t _{ECOH}	E False Compare Hold Time	4		4		4		ns	
t _{EVCX}	t _{ECLZ}	E True to Compare Low-Z	4		4		4		ns	
t _{EXCZ}	t _{ECHZ}	E False to Compare high-Z		8		8		10	ns	
t _{CGL-CV}	t _{CGA}	\overline{CG}_X to Compare Access Time		8		8		10	ns	
t _{CGH-CX}	t _{CGOH}	CG _X to Compare Hold Time	2		2		2		ns	
t _{CGL-CX}	t _{CGLZ}	CG _X LOW to Compare low-Z	2		2		2		ns	
t _{CGH-CZ}	t _{CGHZ}	CG _X HIGH to Compare High-Z		8		8		10	ns	

SUMMARY COMPARE CYCLE



 \overline{H}_x and \overline{M}_x are both assumed to be HIGH.

 $[\]overline{W}$ and \overline{G} are both assumed to be HIGH.

MS8202

COMPARE CYCLE



Figure 9

Note:

 \overline{W} and \overline{G} are both HIGH, \overline{CG}_x is LOW, and a true Chip Enable pattern is present. \overline{H}_x and \overline{M}_x are both assumed to be HIGH.

RESET MODE

The MS8202 allows an asynchronous reset whenever RS is LOW regardless of the logic state on the other input pins. Reset clears all internal RAM bits in CDQ_0 (2048 bits) to a logic zero. This output can be used as a valid tag bit to insure a valid compare miss or hit. It should be noted that a valid write cycle is not allowed during a reset cycle ($\overline{W} = LOW$, $\overline{S} = LOW$, $\overline{RS} = LOW$,

and Chip Enable is true). The state of the data outputs is determined by the input control logic pins: Chip Enable, \overline{S} , \overline{G} , and \overline{W} (see truth table). Should a reset occur during a valid compare cycle, and the CDQ₀ valid tag bit is set to a logic (1), then C_x will go LOW at t_{RSL-CL} from the falling edge of RS.

ELECTRICAL CHARACTERISTICS (over the operating range) RESET CYCLE

JEDEC	PARAMETER	PARAMETER		-20		-22		25	UNIT	NOTES
PARAMETER	NAME									
NAME			Min.	Max.	Min.	Max.	Min.	Max.		
t _{RLSL-AV}	t _{RSC}	Reset Cycle Time	20		25		30		ns	
t _{RSL-RSH}	t _{RSW}	Reset pulse Width	25		25		30		ns	
t _{RSL-CL}	t _{RSCL}	RS LOW to Compare Output LOW		25		25		30	ns	
t _{RSH-AV}	t _{RSR}	Address Recovery Time	0		0		0		ns	
t _{RSH-EV}	t _{RSR}	Chip Enable Recovery Time	0		0		0		ns	



RESET CYCLE

Figure 10

Note: Reset during an active write cycle is not allowed. A write cycle may disrupt Reset, but will not damage device.

VALID COMPARE - RESET



Figure 11

Note: CDQ₀ is presumed to be HIGH.

FORCE HIT AND FORCE MISS

The MS8202 can force either a miss or hit condition on the C_x output by asserting \overline{M}_x or \overline{H}_x LOW. A Force Miss overrides a Force Hit condition and is not dependent upon Compare Output Enable (\overline{CG}_v) (see truth table). The \overline{C}_x output will go HIGH within $\overline{t_{\text{HLCH}}}$ from the falling edge of \overline{H}_x or \overline{C}_x will go LOW within t_{MLCL} from the falling edge of \overline{M}_x . All \overline{M}_x and \overline{H}_x inputs must be HIGH during a valid compare cycle.

ELECTRICAL CHARACTERISTICS (over the operating range) FORCE HIT OR MISS CYCLE

JEDEC	PARAMETER	PARAMETER	-20		-:	22	-2	25	UNIT	NOTES
PARAMETER	NAME									
NAME				Max.	Min.	Max.	Min.	Max.		
t _{HLCH}	t _{HA}	\overline{H}_{X} to Force Hit Access Time		8		8		10	ns	
t _{HHCV}	t _{HHZ}	\overline{H}_X to Compare High-Z		5		5		8	ns	
t _{HL-CGX}	t _{HS}	Force hit to \overline{CG}_{x} don't care	2		2		2		ns	
t _{HH-CGH}	t _{HR}	Force hit to \overline{CG}_{X} recognized	2		2		2		ns	
t _{MLCL}	t _{MA}	\overline{M}_{X} to Force Miss Access Time		8		8		10	ns	
t _{MHCZ}	t _{MHZ}	\overline{M}_{X} to Compare to high-Z		5		5		8	ns	
t _{ML-CGX}	t _{MS}	Force Miss to \overline{CG}_{x} don't care	2		2		2		ns	
t _{MH-CGH}	t _{MR}	Force Miss to \overline{CG}_{x} recognized	2		2		2		ns	
t _{MLHX}	t _{MHS}	Force Miss to \overline{H}_{X} don't care	2		2		2		ns	
t _{MHHH}	t _{MHR}	Force Miss to $\overline{H}_{\!X}$ recognized	2		2		2		ns	

FORCE HIT AND FORCE MISS



Figure 12

LATE WRITE - HIT CYCLE



Note: \overline{G} is HIGH and aValid Address is present, \overline{H}_x and \overline{M}_x are both assumed to be HIGH, with \overline{CG}_x LOW.

COMPARE - WRITE HIT - COMPARE CYCLE



Figure 14

Note: \overline{G} is HIGH and a Valid Address is present, \overline{H}_x and \overline{M}_x are both assumed to be HIGH, with \overline{CG}_x LOW, with \overline{CG}_x LOW.

LATE READ - HIT CYCLE



Figure 15

Note: \overline{W} is HIGH and a Valid Address is present, \overline{H}_x and \overline{M}_x are both assumed to be HIGH, (with \overline{CG}_x LOW.)

COMPARE - READ HIT - COMPARE CYCLE





Note: \overline{W} is HIGH and a Valid Address is present, \overline{H}_x and \overline{M}_x are both assumed to be HIGH, with \overline{CG}_x LOW.

EARLY WRITE - HIT CYCLE





Note: \overline{G} is HIGH and a Valid Address is present, with ($E_0 - E_3$) = True. \overline{H}_x and \overline{M}_x are both assumed to be HIGH.

EARLY READ - HIT CYCLE





Note: \overline{W} is HIGH and a Valid Address is present, with $(E_0 - E_2) = \text{True}$. \overline{H}_y and \overline{M}_y are both assumed to be HIGH.

POWER DISTRIBUTION

The MOSEL MS8202 being a 20 output device, obviously requires the use of good power bussing techniques. The MS8202 has been designed in such a way as to allow the user to minimize the effects of switching transients on overall circuit operation. Of particular interest is the separate bussing of the V_{cc} and V_{ss} lines to the output drivers. The advantage provided by these separate power pins, designated V_{cca} and V_{sso}, is that voltage sags and ground bumps seen on these pins are not reflected into the other portions of the chip, particularly the input structures. As a result, switching noise in

the supply has much less effect on input levels, providing the user with more noise margin than would otherwise be available.

Of course V_{CC} and V_{CCQ} must always be at the same DC potential. V_{SS} and V_{SSQ} must match as well. Differences between them due to AC effects are expected, but must be minimized through the adequate use of bussing and bypassing. All specifications and testing are done with V_{SS} = V_{SSQ} ± 10mV RMS, V_{CC} = V_{CCQ} ± 10mV RMS with instantaneous peak differences not exceeding 50 mV.



APPLICATION BLOCK SCHEMATIC

6

ORDERING INFORMATION

SPEED (ns)	ORDERING PART NUMBER	PACKAGE REFERENCE NO.	TEMPERATURE RANGE
20	MS8202-20JC	J68-1	0°C to + 70°C
22	MS8202-22JC		0°C to + 70°C
25	MS8202-25JC		0°C to + 70°C

MS82C308

2 x 2K x 16 Cache Data RAM

FEATURES

- Supports 16 bit wide 80286 and 32 bit wide 80386 system cache data requirements directly.
- High speed access supports 16/20/25 MHz 80386 systems.
- On-board x16 SRAM organized as 2 sets of 2K x 16.
- On-board address latches support pipelined accesses with no external components.
- Easliy supports 2-way and 4-way set associative cache subsystems.
- Supports both pipelined and non-pipelined cycles.
- 16 bit bi-directional data path.
- Built-in alternate address multiplexer allows quick word selection during line replacement.
- Interfaces directly with Intel 82385, Chips & Technologies 82C307/82C327 and other cache controllers.
- Significantly reduces board real estate required for cache data storage.
- Packaged in JEDEC standard 44 terminal PLCC.

PIN CONFIGURATIONS



DESCRIPTION

The MOSEL 82C308 is a high performance CMOS static RAM optimized for use as cache subsystem data buffers in 80386 and 80286 systems. The device has a full 16 bit wide bi-directional data path, and is configured as 2 banks of 2K x 16 memory. This configuration offers significant design, density and power advantages over designs using traditional RAM architectures in caches for these systems.

The MS82C308 is available with fast address access times down to 35ns (max), and with very fast output enable times (12ns max.), and supports 80386 systems up to 25 MHz. The MS82C308 contains all the logic on-board to interface directly with the Intel 82385, Chips & Technologies 82C307/82C327 and other cache controllers. Its' on-board address latches allow it to support both pipelined and nonpipelined memory accesses. An additional on-board alternate address multiplexer is provided to allow fast selection or words during line replacement.

For a 32 bit 80386 system with a 16KB cache, only 2 devices are needed. For a 32 bit 80386 system with a full 32KB cache, only 4 MS82C308 devices are needed, replacing the standard requirement of 16 4K x 4 SRAMS and additional discrete logic. This offers a significant reduction in board real estate, power, cost and capacitive loading.

The MS82C308 is manufactured in MOSEL's high performance CMOS process and operates from a single 5V power supply. All inputs and outputs are TTL compatible. The device is supplied in a space saving JEDEC standard 44 terminal PLCC package.

SPEED SELECTION

80386 SPEED	RECOMMENDED MS82C308
16MHz	-55
20MHz	-45
25MHz	-35

PIN DESCRIPTIONS

A₀ - A₁₀ Address Inputs

These 11 address inputs select one of the 2048 16-bit words in each RAM bank.

AA₀ - AA₂ Alternate Address Inputs

These 3 alternate address inputs are used to select words within the same page. They are used in conjuction with AAS.

AAS Alternate Address Select

This pin is active high. When LOW, address inputs A_0 - A_2 will be input to the array; when HIGH, alternate address inputs AA_0 - AA_2 will be input to the array.

ALE Address Latch Enable

This active HIGH pin controls the internal transparent latches on pins A_0 - A_{11} . When ALE is HIGH the latch is transparent and the inputs on the address pins are applied to the memory array. On the falling edge of ALE the current input states of pins A_0 - A_{11} are latched and remain applied to the memory array until ALE returns to the active HIGH state.

G0Output Enable 0 InputG1Output Enable 1 Input

These output enables are active LOW. \overline{G}_0 active will enable data output from Bank 0, while \overline{G}_1 will enable data output from Bank 1. These two pins can not both be active simultaneously. The DQ pins will be in the high-impedance state when deselected.

S Chip Select Input

This pin is active low. The DQ pins will be in the highimpedance state when deselected.

B0 Byte Enable 0 Input

B1 Byte Enable 1 Input

These pins are active LOW. During a write operation, these pins select whether the upper or lower byte of the addressed 16-bit word will be written.

FB Force Byte Enable Input

This pin is active LOW. If the \overline{FB} pin is active during a write operation, both the upper and low bytes of the addressed 16-bit word will be written.

W0Write Enable 0 InputW1Write Enable 1 Input

The chip is selected and either byte enable input or the force byte enable input is active, bring a write enable pin active will cause the data present on the DQ pins to be written into the selected bank.

DQ₀-DQ₁₅ Data Input/Output Ports

These 16 bidirectional ports are used to read data from or write data into the RAM.

V_{cc} Power Supply GND Ground



FUNCTIONAL BLOCK DIAGRAM

FUNCTIONAL DESCRIPTION

RAM Array

The MS82C308 is a high performance CMOS static RAM intended for use as a data buffer in caches for 80386 or 80286 systems. A two byte wide data path is provided for use in 16 and 32 bit systems. The array is configured as two banks to allow a fast output enable to be generated by a search of the cache directory concurrent with the data buffer access. It replaces four 4K x 4 or 2K x 8 chips and several TTL MSI and SSI chips with a small footprint 44 pin PLCC. In addition, power, cost and capacitive loading are significantly reduced.

Two chips are needed for a 32 bit 80386 system with a 16KB cache while a single chip can be used to implement and 8KB 80286 cache. The arrays could be doubled to implement a 4-way set associative system if desired.

For a 32 bit 80386 system with a full 32KB cache, four MS82C308 chips would be needed. The cache depth can be expanded as desired. For example, for a system with a 64KB cache, 8 MS82C308's are needed.

Address Latch

An on-board address latch is used to store the address directly from the 80386 local address bus. Two different modes of operations (pipelined cycle vs. non-pipelined cycle) are possible in an 80386 based system. The transparent address latch is enabled by the ALE pin. In non-pipelined accesses, the address will change during the ALE cycle. In pipelined accesses the address will change before the rising edge of ALE.

The access time in non-pipelined cycles will be determined by address access time, while it will be measured from the rising edge of ALE in pipe-lined cycles.

Alternate Address Multiplexer

A 3 bit multiplexer is provided to allow selection of words within the same block of 2, 4 or 8 words. This is necessary in cache systems when the line or sub-line (unit of memory that is replaced) is greater than one word.

The RAM is logically configured as two banks of 2K words of 2 bytes. Both banks are always accessed simultaneously; the two output enables are used to select which word is outputted to the data bus.

Output Enable Decode

Two \overline{G} inputs are provided, one for each bank. $\overline{G0}$ will gate the data from first bank and $\overline{G1}$ will gate the data from second bank. If either of the two write enable signals are active, the output enable signals will be overridden to prevent the 82C308 from driving the bus. Two \overline{G} 's ($\overline{G0}$ and $\overline{G1}$) inputs can not be active at the same time. Otherwise, undetermined results would appear at the 16 data outputs.

Write Enable Decode

Two \overline{W} inputs are provided, one for each bank. When either of the write enables are asserted, the array outputs are disabled to prevent driver conflicts. Individual byte enables are provided that control the <u>writes</u> in either or both of the two bytes of the 82C308. The FB input is provided to allow forcing both byte write enables during a move-in (fetch) operation. This eliminates the external gating of write enable required in a store-in cache implementation.

Array Expansion

A chip select input (\overline{S}) is provided to allow for expansion of the cache array in the vertical (more words) dimension. The access time from chip select is less than the address to data time to allow for external decoding circuitry.

Set Associativity

While the MS82C308 is intended to be used in a twoway set associative cache implementation, it is very simple to increase the size of the cache by increasing the associativity to 4 or more ways by paralleling MS82C308's (2 for 4 way, 4 for 8 way, etc).

MS82C308

TRUTH TABLE

				IN	PUT	S					OUTF	PUTS	FUNCTION
	ALE	AAS	G0	G1	S	B0	B1	FB	WO	W1	DQ ₀ -DQ ₇	DQ8-DQ 15	
1	X	Х	Х	Х	н	Х	Х	Х	Х	Х	HI-Z	HI-Z	Deselected
2	Х	Х	Н	Н	L	Н	н	Н	Н	Н	HI-Z	HI-Z	Outputs Disabled
3	L	X	-	-	-	-	-	-	-	-	-	-	Address Latch Enabled
4	H H	X	-	-	-		-		-	-	_		Address Latch Transparent
5	<u>⊢×</u>	<u>н</u>	-	-	-		-	-		-			Alternate Address Selected
- <u>-</u> -	H H	÷	- <u>-</u>	н		н.	н	н	н.	н	D _{OUT}		Read Current Address (Bank 0)
\vdash	<u> </u>	l ^	<u>н</u>	<u> </u>		н	н	н.	н		DOUT	D _{OUT}	Read Current Address (Bank T)
8				н		н	н	H	н	н	D _{OUT}		Read Latched Address (Bank U)
9									<u> </u>			DOUT	Read Latched Address (Bank 1)
10	₩÷			П		н	н				DOUT		Read Alternate Address (Bank 0)
12	<u> </u>					- H							Read Allemate Address (Bank T)
			^	^		L			L	п	UIN	п-z	Address (Bank 0)
13	Н	X	х	Х	L	н	L	н	L	н	HI-Z	D _{IN}	Write to Upper Byte of Current Address (Bank 0)
14	н	x	х	х	L	L	L	н	L	н	D _{IN}	D _{IN}	Write to Both Bytes of Current Address (Bank 0)
15	н	х	Х	Х	L	х	Х	L	L	н	D _{IN}	D _{IN}	Write to Both Bytes of Current
16	н	x	х	х	L	L	н	н	н	L	D _{IN}	HI-Z	Write to Lower Byte of Current
17	н	x	x	x		н	L	н	н		HI-Z	DIN	Write to Upper Byte of Current
												- 11	Address (Bank 1)
18	Н	×	X	X			L	н	н		D _{IN}	D _{IN}	Address (Bank 1)
19	н	X	х	х	L	×	X	L	н	L	D _{IN}	D _{IN}	Write to Both Bytes of Current Address (Bank 1)
20	L	L	х	Х	L	L	н	н	L	н	D _{IN}	HI-Z	Write to Lower Byte of Latched Address (Bank 0)
21	L	L	х	х	L	н	L	н	L	н	HI-Z	D _{IN}	Write to Upper Byte of Latched
22	L	L	x	x	L	L	L	н	L	н	D _{IN}	D _{IN}	Write to Both Bytes of Latched
23	L	L	x	х	L	x	x	L	L	н	D _{IN}	D _{IN}	Write to Both Bytes of Latched
24	x	н	x	x	L	L	н	н	L	н	D _{IN}	HI-Z	Write to Lower Byte of Alternate
25	x	н	x	x	L	н	L	н	L	н	HI-Z	D _{IN}	Write to Upper Byte of Alternate
													Address (Bank 0)
26	X	н	X	X	L		L	н	L	н	D _{IN}	D _{IN}	Write to Both Bytes of Alternate Address (Bank 0)
27	X	н	х	х	L	x	X	L	L	н	D _{IN}	D _{IN}	Write to Both Bytes of Alternate Address (Bank 0)
28	L	L	х	х	L	L	н	н	н	L	D _{iN}	HI-Z	Write to Lower Byte of Latched Address (Bank 1)
29	L	L	x	x	L	н	L	н	н	L	HI-Z	D _{IN}	Write to Upper Byte of Latched Address (Bank 1)
30	L	L	x	x	L	L	L	н	н	L	D _{IN}	D _{IN}	Write to Both Bytes of Latched
31	L	L	x	x	L	x	x	L	н	L	D _{IN}	D _{IN}	Write to Both Bytes of Latched
32	x	н	x	x	L	L	н	н	н	L	D _{IN}	HI-Z	Write to Lower Byte of Alternate
33	x	н	x	x	L	н	L	н	н	L	HI-Z	D _{IN}	Write to Upper Byte of Latched
34	x	н	x	x	L	L	L	н	н	L	D _{IN}	D _{IN}	Address (Bank 1) Write to Both Bytes of Alternate
25	↓ -			⊢.,−				<u> </u>				<u> </u>	Address (Bank 1)
35	<u>^</u>		<u>^</u>	<u>^</u>			<u>^</u>				U _{IN}	D _{IN}	Address (Bank 1)

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

SYMBOL	PARAMETER	CONDITION	UNIT
V _{TERM}	Terminal Voltage with Repect to GND	-0.5 to +7.0	V
t _{BIAS}	Temperature Under Bias	-10 to +125	°C
t _{STG}	Storage Temperature	-60 to +150	°C
P _T	Power Dissipation	1.0	W
I _{OUT}	DC Output Current	20	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	Vcc
Commercial	0°C to + 70°C	$5V \pm 5\%$

DC ELECTRICAL CHARACTERISTICS (over the commercial operating range)

PARAMETER						
NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP. ⁽¹⁾	MAX.	UNITS
V _{IL}	Guaranteed Input Low Voltage ⁽²⁾⁽³⁾		-0.5	-	0.8	V
V IH	Guaranteed Input High Voltage ⁽²⁾		2.0	-	6.0	V
I _{IL}	Input Leakage Current	$V_{CC} = Max, V_{IN} = 0Vto V_{CC}$	1	-	2	μA
I _{OL}	Output Leakage Current	$V_{CC} = Max, \overline{G0} = V_{H}, \overline{G1} = V_{H}, V_{H} = 0V to V_{CC}$	-	-	10	μA
V _{OL}	Output Low Voltage	V _{CC} = Min, I _{OL} = 8mA	-	-	0.4	V
V _{OH}	Output High Voltage	$V_{CC} = Min, I_{OH} = -4mA$	2.4	-	_	V
I _{cc}	Operating Power Supply Current	$V_{CC} = Max, \overline{G0} = V_{IL} \text{ or } \overline{G1} = V_{IL}, \overline{S} = V_{IL}$	-	-	150	mA
		$\Gamma_{I/O} = U \Pi A, \Gamma = \Gamma_{MAX}$				

NOTES:

1. Typical characteristics are at V_{cc} = 5.0V, t_{A} = 25°C.

2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

3. $V_{\text{iL (MIN)}} = -3.0$ for pulse width < 20ns. 4. $F_{\text{MAX}} = 1/t_{\text{RC}}$

CAPACITANCE⁽¹⁾ ($T_A = 25^{\circ}C$, f = 1.0MHz)

SYMBOL	PARAMETER	CONDITION	MAX.	UNIT
C IN	Input Capacitance	V _{IN} = 0V	6	pF
C _{DQ}	Input/Output Capacitance	$V_{DQ} = 0V$	8	pF

1. This parameter is guaranteed and not tested.

6

MS82C308

AC TEST CONDITIONS

Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	5 ns
Input and Output	1.5V
Timing Reference Level	

AC TEST LOADS AND WAVEFORMS



KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
<u> </u>	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
XXX	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
\mathbb{R}	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

AC ELECTRICAL CHARACTERISTICS (over the operating range) READ CYCLE

JEDEC			MS82C308-35		MS82C308-45			MS82C308-55				
PARAMETER	PARAMETER											
NAME	NAME	PARAMETER	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
t _{AVAX}	t _{RC}	Read Cycle Time	35		-	45		-	55		-	ns
t _{AVQV}	t _{AA}	Address Access Time			35			45			55	ns
t _{SLQV}	t _{ACS}	Chip Select Access Time			25			35			45	ns
t _{GLQV}	t _{OE}	Output Enable to Output Valid			12			15			18	ns
t _{GLQX}	t _{OLZ}	Output Enable to Output Low Z	2		10	2		15	2		20	ns
t _{GHQZ}	t _{OHZ}	Output Disable to Output in High Z	2		15	2		15	2		15	ns
t _{SLQX}	t _{CLZ}	Chip Select to Output in Low Z	2		10	2		15	2		20	ns
t _{SHQZ}	t _{CHZ}	Chip Deselect to Output in High Z	0		20	0		20	0		20	ns
t _{AXQX}	t _{OH}	Output Hold from Address Change	5		-	5		-	5		-	ns
	t _{CPWH}	ALE Width High	10		-	12		-	15			ns
	t _{CPWL}	ALE Width Low	10		-	12		-	15		-	ns
	t _{AS}	Address Latch Setup Time	3		-	3			3		-	ns
	t _{AH}	Address Latch Hold Time	5		-	5		-	5		-	ns
	t _{AALE}	Access Time from ALE	-		45	-		55	-		55	ns
	t _{SAA}	AAS to Alternate Address Setup Time	3		-	3		-	3		-	ns
	t _{AAA}	Access Time from AAS or Alternate Address	-		35	-		35	-		35	ns
	t _{OHAA}	Output Hold from AA, AAS Change	3		-	3		-	3		-	ns

SWITCHING WAVEFORMS (READ CYCLE) READ CYCLE 1^(1,2,3,4,5)

ADDRESS ACCESS TIME - NON-PIPELINE



READ CYCLE 2^(1,3,4)

ALTERNATE ADDRESS ACCESS



READ CYCLE 3(1,3,6)

OUTPUT ENABLE ACCESS



6

SWITCHING WAVEFORMS (READ CYCLE)

READ CYCLE 4^(1,4,6)

CHIP SELECT ACCESS



READ CYCLE 5(1)

PIPELINED



NOTES:

- 1. $\overline{W0}$, $\overline{W1}$ and \overline{FB} are high during all read cycles.
- 2. ALE must be high during non-pipelined cycles.
- 3. Device is continuously selected: $\overline{S} = V_{IL}$ 4. Output is continuously enabled: either $\overline{G0} = V_{IL}$ or $\overline{G1} = V_{IL}$ (but not both).
- 5. AAS may not change during cycle.
- 6. Address must be valid sufficiently before G or S transition low to ensure address access specification not violated.
- 7. Transition is measured ± 500 mV from steady state with C₁ = 5pF as shown in Figure 1b on page 6. This parameter is guaranteed and not 100% tested.

JEDEC			MS82C308-35		MS82C308-45			MS82C308-55				
PARAMETER	PARAMETER											
NAME	NAME	PARAMETER	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
t _{AVAX}	t _{wc}	Write Cycle Time	35			45			55		-	ns
t _{WLWH}	t _{WP}	Write Pulse Width	20			20		-	25			ns
t _{WLQZ}	t _{WHZ}	Write to Output in High Z	2		15	2		15	2		15	ns
twHQL	t _{wLZ}	Write to Output in Low Z	2		15	2		15	2		15	ns
t _{DVWH}	t _{DS}	Data Setup Time	8			10		-	10		-	ns
t _{WHDX}	t _{DH}	Data Hold from Write Time	3		-	5		-	5		-	ns
	t _{AS}	Address Latch Setup Time	3		-	3		-	3		-	ns
	t _{AH}	Address Latch Hold Time	5			5			5		-	ns
t _{AVWL}	twas	Address to Write Setup Time	3			5		-	5		-	ns
	t _{saa}	AAS to Alternate Address Setup Time	3			3		-	3			ns
	twaas	Alt Address Setup Time	6		~	6		-	6		-	ns
	t _{waah}	Alt Address Hold Time	2			2		-	2		-	ns
	t _{BW}	Byte Enable to Write Pulse Setup	0		-	0		-	0		-	ns
	t _{FW}	Force Byte Enable to Write Pulse Setup	0		-	0		-	0		-	ns
	t _{AW}	Address Valid to End of Wtrite	30			35			40		_	ns
t _{SLWH}	t _{sw}	Chip Select to Wtrite Pulse End	20		-	25		-	30		-	ns
t _{WHAX}	t _{wR}	Write Recovery Time	2		~	2		-	2		_	ns

AC ELECTRICAL CHARACTERISTICS (over the operating range) WRITE CYCLE

SWITCHING WAVEFORMS (WRITE CYCLE) WRITE CYCLE 1⁽¹⁾


SWITCHING WAVEFORMS (WRITE CYCLE) WRITE CYCLE 2⁽¹⁾



NOTES:

- 1. W must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap of B or FB low, S low and W low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates a write. 3. t_{waa} or t_{waa} is measured from the earlier of \overline{B} or \overline{FB} , or \overline{S} or \overline{W} going high at the end of write cycle. 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied
- 5. If the S low transition occurs simultaneously with the W low transitions or after the W transition, outputs remain in a high
- impedance state.
- 6. D_{OUT} is the same phase of write data of this write cycle.
- 7. Transition is measured ± 500 mV from steady state with C, = 5pF as shown in Figure 1b on page 6. This parameter is guaranteed and not 100% tested.

ORDERING INFORMATION

SPEED (ns)	ORDERING PART NUMBER ⁽¹⁾	PACKAGE REFERENCE NO.	TEMPERATURE RANGE
35	MS82C308-35JC	J44-1	0°C to +70°C
45	MS82C308-45JC]	0°C to +70°C
55	MS82C308-55JC]	0°C to +70°C



Product Brief

MS82C330

Cache Chipset for 80386 Systems with Write-Thru Cache

FEATURES

- Highly integrated VLSI components offer complete cache solution
 - MS82C331 Cache Controller
 - MS82C332 Expansion Tag RAM
 - MS82C333 Quad Data RAM
- Tightly coupled 80386 interface
 - Caches full 4GB memory space
 - Full speed support for 80386 non-pipelined operations
- Performance match for 20, 25 and 33 MHz processors
 - Future migration to 40 and 50 MHz
- Supports 32, 64, 128 or 256 Kbyte caches
 - Controller integrates 64Kbyte tag directory onboard
 - For larger caches each expansion tag ram offers additional 64 KB true vertical cache expansion for highest hit rates
- Direct mapped, 2-way and 4-way set associative cache mapping options supported

- Quad fetch mode uses 16 byte subblocks for improved hit rate
 - Demand word fetch first strategy reduces miss penalty
 - Line abort capability eliminates penalty for backto-back misses
- Write-thru replacement strategy with control for write buffer
 - LRU cache line replacement
 - Allows buffered or non-buffered I/O writes
- · Flexible on-chip support for 4 non-cachable regions
- On-chip Gate A20 support
- On-chip decoding for 80387 and Weitek 3167 coprocessors
- · Asynchronous snoop bus ensures cache coherency
- Direct interface to standard SRAMs or unique MOSEL Quad Data RAM.
 - Quad Data RAM offers maximum performance by allowing cache hits and memory fetches to be done in parallel

The MOSEL MS82C330 Chip Set is the industry's first complete solution for high performance 80386 systems with write-thru cache. This solution allows the processor to run at full speed by providing virtually 0 wait state memory accesses at only a small additional cost. The MS82C331 cache controller incorporates enhanced capabilities such as multiple cache associativity options, quad fetch with demand word fetch priority, main memory burst fill and line abort capability to ensure high hit rates and optimum performance. Highly integrated designs incorporate support for non-cachable regions, co-processors and other functions into the chipset, requiring a minimum of external logic and offering significant reductions in system chip count and board space requirements.

MOSEL's advanced memory technology and expertise has allowed the development of an innovative high speed data path offering significantly improved performance and higher integration. The proprietary dualaccess architecture of the MS82C333 Quad DataRAM allows for processor memory accesses and main memory fetches to occur in parallel, offering major improvements in hit rates and processor performance. Addition of the (optional) MS82C332 Expansion Tag RAM allows true vertical cache expansion up to 256 KB for highest performance without increased miss penalty as with other controllers.

This unique scalable architecture offers maximum performance at every density, while allowing the system designer flexibility to select optimum tradeoffs of cost and performance. It also allows for product families and significant product differentiation - no cookie-cutter systems here!

Cache Benefits

As microprocessor speeds continue to increase, these powerful CPUs are hampered by slow access times of mainmemory built from inexpensive DRAMs. The addition of a cache subsystem dramatically improves overall system performance by reducing processor wait states and system bus accesses.

Cache Considerations

The two most important factors which influence system performance are cache hit rate and cache management policies. Hit rate is a function of cache size, cache organization, line size, and sub-block size, as well as external factors relating to software design. Cache management policies include such considerations as memory mapping, memory write mechanism, cache miss handling, line replacement and cache coherency.

The MS82C330 Cache Chipset optimizes the tradeoffs between these factors for an 80386 system with write-thru cache. Its' enhanced capabilities and innovative features offer superior performance, design flexibility and integration to the designer while being extremely economical and easy to use.

MS82C331 Cache Controller and MS82C332 Expansion Tag RAM

The MS82C331 is a sophisticated second generation cache controller for designers wanting a write-thru cache. It supports direct-mapped, 2-way and 4-way set-associative cache mapping and provides all management logic for a high-performance cache. The 82C331 integrates 64 KB tag directory with 2 K entries on-chip. Addition of the MS82C332 Expansion Tag RAM allows true vertical cache expansion up to 256 KB for highest performance without increased miss penalty as with other controllers.

In order to increase hit rate, the 82C331 normally operates in quad fetch mode. In this mode each cache miss results in the requested word and the three adjacent words being loaded into the cache. Unlike other controllers, demand word fetch priority ensures that the necessary data is returned to the processor first to minimize processor wait states. Additionally, line abort capability allows quad fetch to be terminated. These features significantly improve the hit rate while virtually eliminating additional miss penalties.

The MS82C331 uses a write-thru memory write scheme. In this method main memory is updated for every processor write cycle. Additional performance is gained by allowing for "buffered" write which enables the processor to continue executing while the main memory write is being performed. Bus snooping is used to maintain cache coherency. Non-cachable memory is supported with four general purpose non-cachable regions on-chip. These eliminate the need for fast external logic. Two of these regions may be specified as non-writable to support ROM or BIOS caching. Additional support is included for the 80387 and Weitek 3167 coprocessors.

MS82C333 Quad DataRAM

While the 82C331 and 82C332 provide excellent performance when used with standard SRAMs, the use of the 82C333 Quad DataRAM offers a dramatic performance improvement. The advanced dual-port architecture of the Quad DataRAM isolates the processor and system data buses. Since the cache will typically be operating at hit rates >95%, this allows main memory operations to proceed simultaneously with processor cache accesses.

This innovative approach offers a quantum leap improvement in data path architecture, removing a major bottleneck to increased performance.

SYSTEM BLOCK DIAGRAM



PID035

Product Brief

MS82C340

Cache Chipset for 80386 Systems with Write-Back Cache

FEATURES

- Highly integrated VLSI components offer complete cache solution
 - MS82C341 Cache Controller

MOSEL

- MS82C342 Expansion Tag RAM
- MS82C343 Quad Data RAM
- · Write-back cache update strategy
 - 0 wait-state write hit and miss cycles
 - Improves system bus utilization
 - Speeds up DMA operations
 - Maintains cache coherency in multi-processor systems
 - LRU cache line replacement
- · Tightly coupled 80386 interface
 - Caches full 4GB memory space
 - Full speed support for 80386 non-pipelined operations
- Performance match for 20, 25 and 33 MHz processors. - Future migration to 40 and 50 MHz
- Supports 32, 64, 128 or 256 Kbyte caches
 - Controller integrates 64 Kbyte tag directory on-board
 - For larger caches each ExpansionTag RAM offers additional 64 KB true vertical cache expansion for highest hit rates

- Direct mapped, 2-way and 4-way set associative cache mapping options supported
- Quad fetch mode uses 16 byte sub-blocks for improved hit rate
 - Demand word fetch first strategy reduces miss penalty
 - Line abort capability eliminates penalty for back-toback misses and system bus access
- Flexible on-chip support for 4 non-cachable regions
- On-chip Gate A20 support
- On-chip decoding for 80387 and Weitek 3167 co-processors
- · Bus snooping ensures cache coherency
- Direct interface to standard SRAMs or unique Mosel
 Quad DataRAM
 - Quad DataRAM offers maximum performance by allowing cache hits and memory fetches to be done in parallel
 - Quad DataRAM allows write-back line replacement cycles to be hidden from processor, providing 8x performance improvement over alternative implementations.

The MOSEL MS82C340 Chip Set is the industry's first complete solution for high performance 80386 systems with write-back cache. This solution allows the processor to run at full speed by providing virtually 0 wait state memory accesses at only a small additional cost. The MS82C341 cache controller incorporates enhanced capabilities such as multiple cache associativity options, quad fetch with demand word fetch priority, main memory burst fill, and line abort capability to ensure high hit rates and optimum performance. It uses a write-back cache update strategy, which improves system bus utilization, speeds up DMA operations, and assures cache coherency without performance degradation in high-performance multiprocessor systems. Highly integrated designs incorporate support for non-cachable regions, co-processors and other functions into the chipset, requiring a minimum of external logic and offering significant reductions in system cost, chip count, and board space requirements.

Mosel's advanced memory technology and expertise has allowed the development of an innovative high speed data path offering significantly improved performance and higher integration. The proprietary dualaccess architecture of the MS82C343 Quad DataRAM allows for processor accesses and main memory accesses to occur in parallel, offering major improvements in hit rates and processor performance. Addition of the (optional) MS82C342 Expansion Tag RAM allows true vertical cache expansion up to 256 KB for highest performance without increased miss penalty as with other controllers.

This unique scalable architecture offers the highest performance at every density, while allowing the system designer flexibility to select optimum tradeoffs of cost and performance. It also allows for product families and significant product differentiation. The MS82C340 cache chipset offers maximum performance with a minimum of cost and board space.

MOSEL Corporation 914 West Maude Avenue, Sunnyvale, CA 94086 U.S.A 408-733-4556

Cache Benefits

As microprocessor speeds continue to increase, these powerful CPUs are hampered by slow access times of main-memory built from inexpensive DRAMs. The addition of a cache subsystem dramatically improves overall system performance by reducing processor wait states and system bus accesses.

Cache Considerations

The two most important factors which influence system performance are cache hit rate and cache management policies. Hit rate is a function of cache size, cache organization, line size, and sub-block size, as well as external factors relating to software design. Cache management policies include such considerations as memory mapping, memory write mechanism, cache miss handling, line replacement, cache coherency and noncachable memory.

In a write-thru cache, every write operation from the processor is treated as a miss and written to main memory. This provides a simple mechanism for maintaining cache coherency, but sacrifices performance (since writes to main memory take more cycles) and bus bandwidth (since the system bus is occupied with processor writes). In contrast, a write-back cache reduces system bus traffic by writing to main memory only when a cache line which has been modified by the CPU is about to be replaced by new data from main memory. This drastically reduces the frequency of main memory write accesses, and frees up system bus bandwidth for DMA operations and other system accesses.

The MS82C340 Cache Chipset optimizes the tradeoffs between these factors for an 80386 system with writeback cache. Its' enhanced capabilities and innovative features offer superior performance, design flexibility and integration to the designer while being economical and easy to use.

MS82C341 Cache Controller and MS82C342 Expansion Tag RAM

The MS82C341 is a sophisticated second generation write-back cache controller. It supports direct-mapped, 2way and 4-way set-associative cache mapping and provides all management logic for a high-performance cache. The MS82C341 integrates 64KB tag directory with 2K entries on-chip. Addition of the MS82C342 Expansion Tag RAM allows true vertical cache expansion up to 256 KB for highest performance without increased miss penalty as with other controllers.

In order to increase hit rate, the MS82C341 normally operates in quad fetch mode. In this mode each cache miss results in the requested word and the three adjacent words being loaded into the cache. Unlike other controllers, demand word fetch priority ensures that the requested data is returned to the processor immediately. Additionally, line abort capability allows the quad fetch to be terminated on a subsequent miss to immediately fetch the newly requested data. These features significantly improve the hit rate while virtually eliminating additional miss penalties.

The MS82C341 uses a write-back memory write strategy with an 8 line block size. Bus snooping is included to maintain cache coherency. Non-cachable memory is supported with four general purpose non-cachable regions on-chip. These eliminate the need for fast external logic. Two of these regions may be specified as non-writable to support ROM or BIOS caching. Additional support is included for the 80387 and Weitek 3167 co-processors.

MS82C343 Quad DataRAM

While the MS82C341 and MS82C342 provide excellent performance when used with standard SRAMs, the use of the MS82C343 Quad DataRAM offers a dramatic performance improvement. The advanced dual-access architecture of the Quad DataRAM isolates the processor and system data buses. Since the cache will typically be operating at hit rates >95%, this allows main memory operations to proceed simultaneously with processor cache accesses. Write-back line replacement cycles are hidden from the processor, providing up to an 8X performance improvement in miss processing over other cache implementations. This innovative approach offers a quantum leap improvement in data path architecture, removing a major bottleneck to increased performance.

SYSTEM BLOCK DIAGRAM



MS82C440

Cache Chipset for 80486 Systems

FEATURES

- Highly integrated VLSI components offer complete solution for secondary cache for 80486 systems
 - MS82C441 Cache Controller
 - MS82C442 Expansion Tag RAM
 - MS82C443 Burst RAM

MOSEL

- Supports true 80486 burst reads with 0 wait states
- Write-back cache update strategy with 16 byte sub-blocks
 - 0 wait-state read hits, write hits and write misses
 - Improves system bus utilization
 - Speeds up DMA operations
 - Maintains cache coherency in multi-processor systems
 - LRU cache line replacement
- Supports burst reads and writes between cache and main memory
 - Allows both sequential and 80486 burst sequence memory requests
 - With Burst RAM allows use of standard cost-effective 32 bit main memory organization (No bank interleaving required). Automatically handles resequencing of data back to 80486
- Tightly coupled 80486 interface
 - Caches full 4GB memory space
 - Cache invalidation cycles supported back to the 80486
- Performance match for 25 and 33 MHz processors.
 Future migration to 40 and 50 MHz

- Supports 32, 64, 128, 256 Kbyte and larger caches
 - Controller integrates 64 Kbyte tag directory on-board
 For larger caches each Expansion Tag RAM offers additional 64 KB true vertical cache expansion for highest hit rates without extending line size
- Direct mapped, 2-way and 4-way set associative cache mapping options supported
- Flexible on-chip support for 4 non-cachable regions. Full support for KEN#.
- On-chip Gate A20 support
- Supports Weitek 4167 co-processor
- · Bus snooping ensures cache coherency.
- Direct interface to standard SRAMs or unique Mosel
 Burst RAMs
 - Burst RAMs offer maximum performance by allowing cache hits and memory accesses to be done in parallel
 - x9 width of Burst RAM allows use of parity functions offered by 80486
 - Burst RAMs allow write-back line replacement cycles to be hidden from processor, providing up to 8x performance improvement over alternative implementations.

The MOSEL MS82C440 Chip Set is the industry's first complete solution for high performance 80486 systems. This solution allows the processor to run at full speed by providing virtually 0 wait state memory accesses at only a small additional cost. The MS82C441 cache controller incorporates enhanced capabilities such as full support for 80486 burst reads, multiple cache associativity options and burst reads and writes between cache and main memory. It uses a write-back cache update strategy, which improves system bus utilization, speeds up DMA operations, and assures cache coherency without performance degradation in high-performance systems. Highly integrated designs incorporate support for non-cachable regions, co-processors and other functions into the chipset, requiring a minimum of external logic and offering significant reductions in system cost, chip count and board space requirements.

Mosel's advanced memory technology and expertise has allowed the development of an innovative high speed data path offering significantly improved performance and higher integration. The proprietary dualaccess architecture of the MS82C443 Burst RAM allows for processor accesses and main memory accesses to occur in parallel, offering major improvements in system performance. Addition of the (optional) MS82C442 Expansion Tag RAM allows true vertical cache expansion to 256 KB and beyond for highest performance without increased miss penalty or lengthy line replacement cycle times.

This unique scalable architecture offers the highest performance at every density, while allowing the system designer flexibility to select optimum tradeoffs of cost and performance. It also allows for product families and significant product differentiation. The MOSEL MS82C440 cache chipset offers maximum performance with a minimum of cost and board space.

Cache Benefits

As microprocessor speeds continue to increase, these powerful CPUs are hampered by slow access times of main-memory built from inexpensive DRAMs. The addition of a cache subsystem dramatically improves overall system performance by reducing processor wait states and system bus accesses.

Cache Considerations

The two most important factors which influence system performance are cache hit rate and cache management policies. Hit rate is a function of cache size, cache organization, line size, and sub-block size, as well as external factors relating to software design. Cache management policies include such considerations as memory mapping, memory write mechanism, cache miss handling, line replacement, cache coherency and noncachable memory.

In a write-thru cache, every write operation from the processor is treated as a miss and written to main memory. This provides a simple mechanism for maintaining cache coherency, but sacrifices performance (since writes to main memory take more cycles) and bus bandwidth (since the system bus is occupied with processor writes). In contrast, a write-back cache reduces system bus traffic by writing to main memory only when a cache line which has been modified by the CPU is about to be replaced by new data from main memory. This drastically reduces the frequency of main memory write accesses, and frees up system bus bandwidth for DMA operations and other system accesses.

The MS82C440 Cache Chipset optimizes the tradeoffs between these factors for an 80486 system. Its' enhanced capabilities and innovative features offer superior performance, design flexibility and integration to the designer while being economical and easy to use

MS82C441 Cache Controller and MS82C442 Expansion Tag RAM

The MS82C441 is a sophisticated second generation write-back cache controller for use with the Intel 80486 microprocessor. It supports direct-mapped, 2-way and 4way set-associative cache mapping and provides all management logic for a high-performance cache. The MS82C441 integrates 64KB tag directory with 2K entries on-chip. Addition of the MS82C442 Expansion Tag RAM allows true vertical cache expansion up to 256 KB and beyond for highest performance without increased miss penalty or extending cache line length (which can severely impact performance).

Full support for the 80486 is provided by the MS82C441 cache controller, including 0 wait state burst reads and non-cachable regions through KEN#. It also supports burst reads and writes between cache and main memory,

and can handle both sequential and 80486 burst sequence memory organizations.

The MS82C441 uses a write-back memory write strategy with an 8 line sub-block size. Bus snooping is included to maintain cache coherency. Non-cachable memory is supported with four general purpose non-cachable regions on-chip. These eliminate the need for fast external logic. Two of these regions may be specified as non-writable to support ROM or BIOS caching. Additional support is included for the Weitek 4167 co-processor.

MS82C443 Burst RAM

While the MS82C441 and MS82C442 provide excellent performance when used with standard SRAMs, the use of the MS82C443 Burst RAM offers an additional dramatic performance improvement. The advanced dual-access architecture of the Burst RAM isolates the processor and system data buses. Since the cache will typically be operating at hit rates >96%, this allows main memory operations to proceed simultaneously with processor cache accesses. Write-back line replacement cycles are hidden from the processor, providing up to an 8X performance improvement in miss processing over other implementations. This innovative approach offers a quantum leap improvement in data path architecture, removing a major bottleneck to increased performance.

The MS82C443 Burst RAM also allows the use of standard, cost-effective 32 bit main memory designs. In conjunction with the MS82C441 cache controller, standard sequential DRAM access modes can be used, and the data will automatically be resequenced into the proper order for the 80486. This unique capability eliminates the need to develop complex and expensive memory architectures such as 64 bit memory buses or bank interleaved memory, while providing maximum performance.

SYSTEM BLOCK DIAGRAM





Concernionation



CREARING STREETS



ROMs (Read Only Memory)



Voice ROMs



Cache Products



Application Notes





inerstage Diagrams





APPLICATION NOTE AN-1

Using the MOSEL MS82C308 Cache Data RAM with the Intel 82385 Cache Controller

High speed 80386 systems place severe demands on memory designers to develop economical methods to maintain processor throughput without incurring enormous costs. One proven, effective solution is to use a relatively small high speed SRAM cache in addition to the large DRAM main memory to achieve high average memory bandwidth with only small additional cost. Memory systems incorporating a cache can eliminate wait states for well over 90% of all memory accesses at only a small fraction of the cost of a complete high speed memory system.

MOSEL

The Intel 82385 is an integrated cache controller which provides all of the control signals needed to add a high speed cache to an 80386 system. It supports direct-mapped and 2-way set associative caches of up to 32KB. When used in conjuction with the Mosel MS82C308 Cache Data Ram, a complete 32KB 2-way set associative cache can be implemented with only 5 chips. Earlier methods required from 18-28 chips to perform the same function. The result is a dramatic reduction in design complexity and board space, as well as a significant cost savings.

The Mosel MS82C308 Cache Data Ram is a high speed SRAM device optimized for cache applications. Each device is organized as 2 sets on-chip, with each set being 2K x 16. In addition, the address latches, data transceivers and control functions are all integrated onto the device. Versions are currently available to support up to 25 MHz 80386 systems, with even faster versions under development.

BUILDING A 32KB CACHE

Interfacing with MS82C308 with the Intel 82385 cache controller for a 32KB cache is an easy task. Figure 1 shows the connection diagram for a 32KB 2-way set associative cache. Address inputs A0-A10 on the 4 cache data rams are connected in parallel to addresses A2-A12 of the 80386 local address bus. The data input/output pins of the 4 data rams are then connected to DQ0-DQ31 of the 80386 local data bus. (In Figure 1, devices A and C provide the high order bits of set 0 and 1, respectively). The 4 chip select outputs from the 82385 are connected to the byte enables on the data rams. The output enables and write enables for sets 0 and 1 from the 82385 (COEA#, COEB#, CWEA#, CWEB#) are then connected to the appropriate enable pin on each of the 4 data rams. The CALEN output from the 82385 is connected to the ALE pin on each data ram. Finally, the force byte enable (FB) on each device should tied HIGH, and the alternate address select pin (AAS) on each data ram should be tied LOW. (These enhanced functions are not supported by the 82385).

The last step needed is to decode between the upper and lower segments of the cache memory. For this, address A13 is brought out from the 80386 and is latched (using a 74F373 or similar latch). The output of the latch is used to drive the chip select (\overline{S}) pins of the data rams. One set of data rams (in this case devices A and B) are designated as the lower segment and their chip selects are driven directly by the latched output; the other set (devices C and D) are the upper segment and their chip selects are driven by the invert of the latched output.

BUILDING A 16KB CACHE

There may be occasions when the designer chooses to implement a smaller cache for the system. Reasons for this may include such factors as system cost or board space considerations. Figure 2 shows how a 16KB 2-way set associative cache can be implemented with just 2 Mosel MS82C308 Cache Data Rams and the Intel 82385 cache controller. With the exception of the select circuit, all of the connections are the same as for the 32KB cache. The primary difference is that since there is only one memory segment, the data rams are continuously enabled. Therefore the chip select (S) pins on the data rams should be tied LOW.

<A12:A2> 80386 LOCAL ADDRESS BUS 74F373 DQ A13 LE INTEL 80386 A G G W W B B S L 1 1 0 1 0 1 E MOOT A0 A₀ MOSEL MOSEL A₁₀ A₁₀ MS82C308 MS82C308 DQ - DQ DQ - DQ В <DQ0:DQ31> 80386 LOCAL DATA BUS DQ0- DQ15 DQ0- DQ15 MOSEL MOSEL A₀ A₀ MS82C308 MS82C308 INTEL 82385 A₁₀ A₁₀ A G G W W B B S L 0 1 0 1 0 1 E AGGWWBBS L010101 Ē D С CALEN COEA# COEB# CWEA# CWEB# CS0# CS1# CS2# CS3# FB tied to HIGH AAS tied LOW FIGURE 1 - 32K BYTE 2-WAY SET ASSOCIATIVE CACHE

APPLICATION NOTE AN-1

PID014A

314



FIGURE 2 - 16KB 2-WAY SET ASSOCIATIVE CACHE

APPLICATION NOTE AN-1

7



General Information



Specially Memories



ROMs (Read Only Memory)



Voice ROMs



Cache Products



Appletation Notes



Package Diagrams 8







J32-1

32 pin Plastic Leaded Chip Carrier



















J44-2 44 pin Plastic Leaded Chip Carrier



J68-1 68 pin Plastic Leaded Chip Carrier



8

M-1 32 pin Module



P24-1

24 pin Plastic Dual-in-line - 600 mil





28 pin Plastic Dual-in-line - 600 mil







P28-3 28 pin Plastic Dual-in-line - 600 mil



P28-4 28 pin Plastic Dual-in-line Package



P28-5 28 pin Plastic Dual-in-line Package



P32-1 32 pin Plastic Dual-in-line - 600 mil



P32-2

32 pin Plastic Dual-in-line Package



P32-3 32 pin Plastic Dual-in-line Package



P40-1

40 pin Plastic Dual-in-line Package







P48-1 48 pin Plastic Dual-in-line - 600 mil







S24-1

24 pin Small Outline Package - 600 mil











NOTE: 1. MATTE SURFACE: TOP AND BOTTOM SURFACE ONLY VDI 21. 2. LEADS ARE COPPER ALLOY EITHER TIN PLATED OR SOLDER COATED. 3. ALL TOLERANCES ARE ±2 UNLESS OTHERWISE SPECIFIED.

S28-3 28 pin Small Outline Package - 330 mil



S28-4 28 pin Small Outline Package - 330 mil











V28-1 28 pin Very Small Outline Package





Specially Memorias



Voice ROMs 5

Cache Products 6

Application Notes



MOSEL Sales Network



SALES NETWORK

MOSEL U.S. CORPORATE HEADQUARTERS:

914 W. Maude Avenue, Sunnyvale, CA 94086 Tel. 408-733-4556 Fax. 408-773-8415 Sales Fax. 408-733-2271

MOSEL U.S. AREA SALES OFFICES:

EASTERN REGION 71 Spitbrook Road, #306 Nashua, NH 03062 Tel. 603-891-2007 Fax. 603-891-3597 **CENTRAL REGION** 425 N. Martingale, Suite 700 Schaumburg, IL 60173 Tel. 708-706-3714 Fax. 708-706-3719

MOSEL MANUFACTURER REPRESENTATIVES:

ALABAMA

Electramark 4950 Corporate Dr., Suite 130L Huntsville, 35805 Tel. 205-830-4400 Fax. 205-830-4406

ARIZONA

Compass Marketing & Sales 801 N. Tantum Blvd., Suite 101 Phoenix, AZ 85028 Tel. 602-996-0635 Fax. 602-996-0586

Compass Marketing & Sales 1760 E. River Road, Suite 253 Tucson, AZ 85718 Tel. 602-577-5146 Fax. 602-577-5147

CALIFORNIA

Eagle Technical Sales Associates 1900 Sunset Drive, Suite A Escondido, CA 92025 Tel. 619-743-6550 Fax. 619-743-6585

Electec 3211 Scott Blvd. Santa Clara, 95054 Tel. 408-496-0706 Fax. 408-727-9617

Electec 8465 Royal Oaks Dr. Roseville, 95661 Tel. 916-797-0414 Fax. 916-791-3391

Spinnaker Sales 17870 Skypark Circle, Suite 107 Irvine, CA 92714-6242 Tel. 714-261-7233 Fax. 714-261-0963

CANADA

Har-Tech Electronics 5000 Dufferin St., Suite 216 Downsview, ONT., Canada M3H 5T5 Tel. 416-665-7773 Fax. 416-665-7290

Har-Tech Electronics 6600 Trans Canada Hwy., Suite 460 Pointe Claire, Quebec, Canada H9R 4S2 Tel. 514-694-6110 Fax. 514-694-8501

Har-Tech Electronics 1 Bonner Street Nepean, Ontario, Canada K2H 7S9 Tel. 613-726-9410 Fax. 613-726-8834

CONNECTICUT

Comptech 60 Connolly Pkwy. Hamden, 06154 Tel. 203-934-6757 Fax. 203-934-6952

FLORIDA

Electramark 1700 N. Dixie Hwy., Suite 126 Boca Raton, 33423 Tel. 407-392-1763 Fax. 407-392-7188

Electramark 401 Whooping Loop, Suite 1565 Altamonte Springs, 32701 Tel. 407-830-0844 Fax. 407-830-0847

Electramark 6105E Memorial Hwy. Tampa, 33615 Tel. 813-889-7775 Fax. 813-889-7772

GEORGIA Electramark 6030-H Unity Dr. Norcross, 30071 Tel. 404-446-7915 Fax. 404-263-6389

ILLINOIS

Victoria Sales Inc. 200 W. Higgins Rd. Schaumburg, 60195 Tel. 708-490-0300 Fax, 708-491-1499

INDIANA

Valentine & Associates 1000 Madison Avenue N. P.O. Box 242 Greenwood, 46142 Tel. 317-888-2260 Fax, 317-881-4904

KANSAS

BC Electronics 1140 Adams Kansas City, 66103 Tel. 913-342-1211 Fax. 913-342-0207

MASSACHUSETTS

Comptech 1 Bridgeview Circle Tyngsboro, 01879 Tel. 508-649-3030 Fax. 508-649-3276

NORTHWESTERN REGION

914. W. Maude Avenue Sunnyvale, CA 94086 Tel. 408-733-4556 Fax. 408-733-2271

MARYLAND Avtek Associates

9051M Red Branch Rd. Columbia, 21045-2103 Tel. 301-740-5100 Fax. 301-740-5103

MICHIGAN

R.P. Urban 24634 Five Mile Rd. Detroit, 48239 Tel. 313-535-2355 Fax. 313-535-7109

R.P. Urban 2335 Burton St. S.E. Grand Rapids, 49510 Tel. 616-245-0511 Fax. 616-245-4083

MINNESOTA

Cahill, Schmitz & Cahill 315 N. Pierce St. Paul, 55104 Tel. 612-646-7217 Fax. 612-646-4484

MISSOURI

BC Electronics 3579 Penridge Dr. Bridgeton, 63135 Tel. 314-739-6683 Fax. 314-344-3180

NEW JERSEY Metro Logic 271 Route 46 West, Suite D202 Fairfield, 07006 Tel. 201-575-5585 Fax. 201-575-8023

Tritek Sales 21 East Euclid Ave. Haddonfield, 08033 Tel. 609-429-1551 Fax. 609-429-4915

NEW MEXICO

Compass Marketing & Sales 4100 Osuna Road NE, Suite 208 Albuquerque, NM 87109 Tel. 505-344-9990 Fax. 505-345-4848

NEW YORK

Metro Logic 554 Polaris St. North Babylon, 11703 Tel. 516-243-5617 Fax. 516-242-1670

Pi'Tronics Picard Bldg. Office 110 5858 Molly Rd. Syracuse, 13211 Tel. 315-455-7346 Fax. 315-455-2630

SOUTHWESTERN REGION

6 Venture, Suite 100 Irvine, CA 92718 Tel. 714-727-0443 Fax. 714-727-4235

NORTH CAROLINA

Blue Ridge Sales 1001 Navaho Dr., #210 Raleigh, 27609 Tel. 919-876-1883 Fax. 919-876-1640

OHIO

Omega Sales 240 West Elmwood Dr., Suite 2015 Centerville, 45459 Tel. 513-434-5507 Fax. 513-434-5772

Omega Sales 4555 Emery Industrial Pkwy. Suite 104 Cleveland, 44128 Tel. 216-360-9400 Fax. 216-360-0712

OREGON

Olson Technical Sales 12150 S.W. 1st Beaverton, 97005 Tel. 503-643-9488 Fax, 503-626-1985

TEXAS

Southern States Marketing 1143 Rockingham, Suite 106 Richardson, 75080 Tel. 214-238-7500 Fax. 214-231-7662

Southern States Marketing 10700 Richmond, Suite 253 Houston, 77042 Tel. 713-789-2426 Fax. 713-789-3202

Southern States Marketing 400 E. Anderson Lane, Suite 111 Austin, 78752 Tel. 512-835-5822 Fax. 512-835-1404

WASHINGTON

Olson Technical Sales 12727 NE 20th, Suite 3 Bellevue, 98005 Tel. 206-883-7792 Fax. 206-883-9478

WISCONSIN

Victory Sales Inc. N81 W12920 Leon Rd. Meomonee Falls, 53051 Tel. 414-255-6015 Fax. 414-255-6017

SALES NETWORK

MOSEL ASIAN CORPORATE HEADQUARTERS:

Taiwan MOSEL, 3F No. 52, Park Avenue 2, Science Based Industrial Park, Hsinchu City, Taiwan Tel. 35-773-187 Fax. 35-778-210

MOSEL FAR EAST SALES OFFICES:

Taiwan MOSEL, Taipei 9F No. 180, Nan-King E. Road 4 sec. Taipei, Taiwan Tel. 02-740-0829(30) Fax. 02-740-0659 Japan MOSEL Kanagawa Science Park R&D C-4F 100-1, Sakado, Takatsu-Ku Kawasaki 213 Tel. 44-812-7430 Fax. 44-812-7433

MOSEL INTERNATIONAL SALES REPRESENTATIVES AND DISTRIBUTORS:

AUSTRALIA

ACD Itronics 100 Belmore Road NTH Riverwood, N.S.W. 2210 Tel. 2-534-6200 Fax. 2-534-4910

BELGIUM

Rodelco Limburg Stirumlaan 243 B-1810 Wemmel Tel. 2-460-05-60 Fax. 2-460-02-71

DENMARK

C-88 AS 101 Kokkedal Industri Park DK-2980 Kokkedal Tel. 2-244-88 Fax. 2-244-889

ENGLAND

Force Technology Tudor House 24 High Street Twyford, Berkshire RG 109AG Tel. 7-3434-2991 Fax. 7-3434-2780

Mogul C/O Lex Electronics Stirling Way, Bretton Ind. Estate Peterborough, Cambridgesher Tel. 7-3274-1841 Fax. 7-3274-0394

FINLAND Fintronic Italahdenkatu22 00210 Helsinki Tel. 0-692-6022 Fax. 0-674-886 FRANCE Almex 48 Rue de L'Aubepine BP 102 Antony Cedex Tel. 1-4666-2112 Fax. 1-4666-6028

HONG-KONG

Galent RM A, 6th F, Kam Wing Commercial Bldg. 28 Minden Ave., T.S.T. Kowloon Tel. 852-3-3113603 Fax. 852-3-3112341 Techno Mind Ltd. Suite 108. Estate Centre Bldg..

Suite 108, Estate Centre Blo 19 Dai Cheong Street, Tai Po Industrial Estate Tai Po, N.T. Tel. 852-065-60663 Fax. 852-065-18993

ISRAEL

Unitec 1 Maskit Street P.O. Box 2123 Herzlia Tel. 52-576-006 Fax. 52-576-790

ITALY

Silverstar Viale Fulvio Testin 280 20126 Milano Tel. 2-661-251 Fax. 2-6610-1359

JAPAN

Teksel Co. Ltd. Kanagawa Science Park, R&D C-4F 100-1, Sakado, Takatsu-Ku Kawasaki 213 Tel. 44-812-7430 Fax. 44-812-7433 KOREA Patech Co. Ltd. 740 Yuksam-Dong Kangnam-Ku, Seoul Tel. 822-563-4147(8) Fax. 822-563-4149 KST 3rd F, Samho Bldg.,

997-9 Taechi-Dong Kangnam-Ku, Seoul Tel. 822-568-3921 Fax. 822-558-3019

SINGAPORE

Electec 12, Lorong Bakar Batu Unit 04-02, Spore 1334 Tel. 65-742-4922 Fax. 65-742-6800

SPAIN

ADM Electronica, S.A. Menorca, 3 28009 Madrid Tel. 91-409-4725 Fax. 91-409-6903

SWEDEN

Titan Bergkallavagen 25 191 07 Sollentuna Tel. 8-754-8915

SWITZERLAND

Electronitel S.A. Chemin Du Grand-Clos 1 Ch-1752 Villars/Glane Tel. 374-10060 Fax. 374-10070

TAIWAN

Amus 5F-1, No. 118, Nan-Ching East Road, Taipei Tel. 02-709-7626 Fax. 02-760-2385 Ever Plus Taipei World Trade Center, 6F, #8 Tel. 02-725-2104 Fax. 02-725-2105 Katek

4F-1, No. 374, Section 2 Ba-De Road, Taipei Tel. 02-731-7279 Fax. 02-755-3394

Mitronics Hyatt Tower 7F No. 696, Tung Hua S. Road Taipei Tel. 2-709-7626 Fax. 2-755-3394

WEST GERMANY

API Electronik Vertriebs GmbH Lorenz-Braren-Str. 32 8062 Markt Indersdorf Tel. 81-367092 Fax. 81-367398

SC'X GmbH Lipizzaner Strasse 5 8156 Otterfing Tel. 89-6422038 Fax. 89-6422321 USE Leopoldstrasse D-8000 Tel. 89-339-292 Fax. 89-339-083

SALES NETWORK

MOSEL DISTRIBUTORS

ALABAMA

Hall-Mark Electronics Corporation Huntsville, 205-837-8700 TIME Electronics

Huntsville, 205-721-1133

ARIZONA A.V.E.D. Scottsdale, 602-951-9788

Hall-Mark Electronics Corporation Phoenix, AZ 85040 602-437-1200

TIME Electronics Tempe, 602-967-2000

CALIFORNIA A.V.E.D.

San Diego, 619-558-8890 A.V.E.D.

Tustin, 714-259-8258 A.V.E.D.

Visialia, 209-734-8861 A V F D

Westlake Village, 818-889-2861 Hall-Mark Electronics Corporation Chatsworth, 818-773-4500

Hall-Mark Electronics Corporation Irvine, 714-727-6000

Hall-Mark Electronics Corporation Rocklin, 916-624-9781

Hall-Mark Electronics Corporation San Diego, 619-268-1201

Hall-Mark Electronics Corporation San Jose, 408-432-4000

Merit Electronics San Jose, 408-434-0800

TIME Electronics Anaheim, 714-937-0911

TIME Electronics Chatsworth, 818-998-7200

TIME Electronics San Diego, 619-586-1331

TIME Electronics Sunnyvale, 408-734-9888

TIME Electronics Torrance, 213-320-0880

CANADA Future Electronics Montreal, 514-694-7710

Future Electronics Ottawa, 613-820-8313

Future Electronics Quebec City, 418-682-8092

Future Electronics Toronto, 416-638-4771

Future Electronics Vancouver, 604-294-1166

TIME Electronics Ontario, 416-672-5300

COLORADO

A.V.E.D. Wheat Ridge, 303-422-1701 Hall-Mark Electronics Corporation Englewood, 303-790-1662 TIME Electronics Englewood, 303-799-8851

CONNECTICUT Cronin Electronics Wallingford, 203-265-3134

Time Electronics Cheshire, 203-271-3200 Hall-Mark Electronics Corporation Cheshire, 203-271-2844

FLORIDA

Hall-Mark Electronics Corporation Casselberry, 407-830-5855 Hall-Mark Electronics Corporation

Largo, 813-541-7440 Hall-Mark Electronics Corporation

Pompano Beach, 305-971-9280 RM Electronics

Longwood, 407-862-9191 TIME Electronics

Ft. Lauderdale, 305-484-7778 TIME Electronics Orlando, 407-841-6565

GEORGIA

Hall-Mark Electronics Corporation Norcross, 404-447-8000 TIME Electronics

Norcross, 404-448-4448

Hall-Mark Electronics Corporation Wood Dale, 312-860-3800

TIME Electronics Schaumburg, 708-303-3000

INDIANA Hall-Mark Electronics Corporation Indianapolis, 317-872-8875

RM Electronics Indianapolis, 317-291-7110

KANSAS Hall-Mark Electronics Corporation Lenexa, 913-888-4747

MASSACHESETTS Cronin Electronics Needham, 617-449-5000

Hall-Mark Electronics Corporation Billerica, 617-935-9777 TIME Electronics

Peabody, 617-532-6200

MARYLAND TIME Electronics Columbia, 301-964-3090 Hall-Mark Electronics Corporation Columbia, 301-988-9800 MICHIGAN

Hall-Mark Electronics Corporation Livonia, 313-462-1205 RM Electronics Grand Rapids, 616-531-9300

MINNESOTA Hall-Mark Electronics Corporation Eden Prarie, 612-941-2600 TIME Electronics

MISSOURI Hall-Mark Electronics Corporation Earth City, 314-291-5350 TIME Electronics St. Louis. 314-391-6444

NEW HAMPSHIRE Cronin Electronics Manchester, 603-624-0105

Edina, 612-835-1250

NEW JERSEY Hall-Mark Electronics Corporation Mt. Laurel, 609-235-1900

Hall-Mark Electronics Corporation Parsippany, 201-515-3000 Time Electronics

Marlton, 215-337-0900

NEW YORK Cronin Electronics East Syracuse, 315-433-0033 Hall-Mark Electronics Corporation Ronkonkoma, 516-737-0600

Hall-Mark Electronics Corporation Fairport, 716-425-3300

Micro Genesis Holbrook, 800-727-8020

TIME Electronics East Syracuse, 315-432-0355 TIME Electronics Hauppauge, 516-273-0100

NORTH CAROLINA

Hall-Mark Electronics Corporation Raleigh, 919-872-0712 TIME Electronics Charlotte, 704-522-7600

OHIO Hall-Mark Electronics Corporation Solon, 216-349-4632

Hall-Mark Electronics Corporation Worthington, 614-888-3313

TIME Electronics Dublin, 614-761-1100

OKLAHOMA Hall-Mark Electronics Corporation Tusla, 918-254-6110

OREGON TIME Electronics Portland, 503-684-3780

TEXAS

A.V.E.D. Austin, 512-454-8845 A.V.E.D. Dallas, 214-404-1144 TIME Electronics Austin, 512-339-3051

Hall-Mark Electronics Corporation Austin, 512-258-8848

Hall-Mark Electronics Corporation Dallas, 214-553-4300

Hall-Mark Electronics Corporation Houston, 713-781-6100

TIME Electronics Carrolton, 214-241-7441

A.V.E.D. West Valley City, 801-975-9500 TIME Electronics West Valley, 801-973-8181

WASHINGTON

Hall-Mark Electronics Corporation Seattle, 206-547-0415

Merit Electronics Redmond, 206-869-7557 TIME Electronics

Redmond, 206-882-1600

WISCONSIN

Hall-Mark Electronics Corporation New Berlin, 414-797-7844

TIME Electronics McFarland, 608-838-8456


Privers righ missing righ Grad Ame Lel & on Patrick henry

,

To C Milgray frett. I. I. A. Marken I.

11 - 1 AW



MOSEL

914 West Maude Avenue

Sunnyvale, CA 94086

408-733-4556

FAX 408-733-2271