
LSI **Databook**

- PROM PAL®/HAL® CIRCUITS
 SYSTEM BUILDING BLOCKS/HMSI®
 PLE® FIFO MEMORY SUPPORT
 ARITHMETIC ELEMENTS AND LOGIC
 8-BIT INTERFACE ECL10KH
 DOUBLE-DENSITY PLUS® INTERFACE
 CMOS MULTIPLIERS/DIVIDERS



LSI DATABOOK

SIXTH EDITION

Introduction	
Military Products Division	E
PROM	3
PLE [™]	4
PAL®/HAL® Circuits	H 5
System Building Blocks/HMSI™	6
FIFO	7
Memory Support	8
Arithmetic Elements and Logic	9
Multipliers/Dividers	10
8-Bit Interface	
Double-Density PLUS™ Interface	12
ECL10KH	13
General Information	14
Advanced Information	15
Package Drawings	16




Representatives/Distributors

Introduction


This book has been prepared to give the user a concise list of all LSI Products offered by Monolithic Memories. It is divided by products into sections on Military Products Division, PROMs, PLE™, PAL®/HAL® Circuits, System Building Blocks/ HMSI™, FIFOs, Memory Support, Arithmetic Elements and Logic, Multipliers/ Dividers, 8-Bit Interface, Double-Density PLUS™ Interface, (CMOS products included), ECL10KH and General Information which has a Listing of Available Literature. Each section has been designed to allow the user the most useable format for the products described. The PROM section gives data in the "generic" form allowing a quick review of the trade-off between devices. Inserted also are newer PROM data sheets shown with more detail. Cross references and selection guides are given where applicable. FIFO, PAL/HAL Circuits, HMSI, Arithmetic Elements, Multipliers/Dividers, 8-Bit Interface, Double-Density PLUS Interface, ECL10KH and Interface data sheets are shown in detail for each product. Advanced Information Sheets are included to inform you of soon-to-be released products. This LSI data book was formatted with you, the user, in mind. For more information, contact the local Monolithic Memories sales representative or franchised distributor. In section 17 of this book Monolithic Memories Sales Reps and Franchised Distributors are listed, for your convenience.

Products listed in the Advanced Information section were due for imminent release at the time of printing. Please contact Monolithic Memories for current availability and full parametric specifications.


PAL® Programmable Array Logic Circuits




PLE™ Programmable Logic Element




Standard Performance PROMs



High Performance PROMs



8-Bit/Double-Density PLUS™ Interface



Prices

All prices are in U.S. dollars and are subject to change without notice.

Minimum Order Requirements

For all orders placed in the factory there is a minimum order requirement of \$1000 (\$250 per line item) except for the following:

HAL® Circuits-The \$3-4K N.R.E. and mask charge can be amortized over the initial production commitment. The minimum initial production commitment is 5K units within one year; the minimum quantity per line item release

ProPAL Circuits-When purchased the initial phase of HAL Circuit, there is no additional N.R.E. and there is a nominal adder for programming and testing. The minimum quantity per release is 500 units. When purchased without a followon the \$1-2K N.R.E. can be amortized over a minimum initial production commitment of \$2500 units.

There will be a minimum of \$250 and \$50 per line item for drop-ship orders.

Terms

70%/30 days, 30%/45 days from date of invoice, FOB Sunnyvale, California.

Commercial/Military Codes

The letter codes "C" and "M" are used to denote commercial and military device limits as follows:

Commercial – TA =
$$0^{\circ}$$
C to +75°C
VCC = $5V\pm5\%$
Military – TA = -55° C to

+125°C $VCC = 5V \pm 10\%$

Package Codes

All devices ordered must include a package code as a suffix to the part number. The package code definitions are shown below.

PACKAGE	DESCRIPTION
CODE	
J	Ceramic dual-in-line —
	see below
JS	Ceramic dual-in-line -
	see below
N	Plastic dual-in-line —
	see below
NS	Plastic dual-in-line —
	see below
NL	Molded leadless chip
	carrier
F	Flat Pack - Bottom Brazed
L. Co	Leadless - Ceramic
T	Inverted "D" package
W	Ceramic Flat Pack

See "Part Numbering Systems" for complete part descriptions.

Dip Package Width Configuration

1.4.4	300 mil	600 mil
20 pin	N, J	
24 pin	NS, JS	N, J

General

Unless otherwise specified the standard packages are "J" or "N" packages. In some instances the "D" package is the only package available. Other non-standard packages and other military Level 883B devices not listed may be available. Contact a sales representative of Monolithic Memories. Non-standard devices are considered nonreturnable by distribution to Monolithic Memories.

Screening Options

PROCESS LEVEL	PART MARKING
MIL-STD-883 Method 5004 and 5005 Level B	883B (Suffix)
SHRP Super High Reliability Product	SHRP

In-House PROM Programming Guide Lines

1) Minimum Order Size:

1/4K-8K 5K pcs/yr/pattern

500 pcs/shipment

16K-32K 2.5K pcs/yr/pattern 250 pcs/shipment

2) Lead Time: Initial code acceptance six weeks.

Standard lead time plus two weeks after code acceptance.

3) Cancellations: 60 Days

4) Schedule Change: 30 Days

5) Price Adder:

ORDER SIZE				
Density	Min-10K	10K-25K	25K+	
¼K-2K	50¢	40¢	30¢	
4K-8K	60¢	50¢	40¢	
16K-32K REG/DIAG	85¢	70¢	55¢	

Price includes ink marking with customer pattern number.

6) Inputs: Truth Table

Paper Tape Disk Master

A combination of two inputs are required.

If only one input is supplied, a sample lot must be signed off by

the customer.

Monolithic Memories Software Support

SYSTEM	PALASM1 OBJECT	PALASM1 SOURCE	PALASM2 OBJECT	PALASM2 SOURCE	PLEASM OBJECT	PLEASM SOURCE
	\$200	\$500	Contact I	actory	No Charge	No Charge
DEC VAX VMS MT	PAL1-VMSE-MT	PAL1-VMSS-MT	PAL2-VMSE-MT	PAL2-VMSS-MT	PLE-VMSE-MT	PLE-VMSS-MT
DEC VAX UNIX MT	PAL1-UNXE-MT	PAL1-UNXS-MT	PAL2-UNXE-MT	PAL2-UNXS-MT	PLE-UNXE-MT	PLE-UNXS-MT
DEC PDP-11 RSX MT		PAL1-RSXS-MT	2.401		PLE-RSXE-MT	PLE-RSXS-MT
DEC PDP-11 RSX 8D		PAL1-RSXS-8D			PLE-RSXE-8D	PLE-RSXE-8D
IBM MAINFRAME MT	PAL1-IBME-MT	PAL1-IBMS-MT			PLE-IBME-MT	PLE-IBMS-MT
IBM PC (DOS) 5D	PAL1-IPCE-5D	PAL1-IPCS-5D	PAL2-IPCE-5D	PAL2-IPCS-5D	PLE-IPCE-5D	PLE-IPCS-5D
IBM PC (CPM) 5C	PAL1-IPCE-5D	PAL1-IPCS-5C			PLE-IPCE-5C	PLE-IPCS-5C
INTEL MDS SD	PAL1-MDSE-8S	PAL1-MDSS-8S			PLE-MDSE-8S	PLE-MDSS-8S
INTEL MDS DD	PAL1-MDSE-8D	PAL1-MDSS-8D			PLE-MDSE-8D	PLE-MDSS-8D
APPLE (CPM) 5D	PAL1-APLE-5C	PAL1-APLS-5C			PLE-APLE-5C	PLE-APLS-5C
IBM-3740 CPM 8D	PAL1-CPME-8C	PAL1-CPMS-8C			PLE-CPME-8C	PLE-CPME-8C
KAYPRO (CPM) 5D	PAL1-KAYE-5C	PAL1-KAYS-5C			PLE-KAYE-5C	PLE-KAYS-5C
ASCII MT	PAL1-ASCE-MT	PAL1-ASCS-MT			PLE-ASCE-MT	PLE-ASCS-MT
EBCDIC MT	PAL1-EBDE-MT	PAL1-EBDS-MT		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	PLE-EBDE-MT	PLE-EBDS-MT
SPECIAL FORMATS	PAL1-GENE-XX	PAL1-GENS-XX		ો પ્રાથમિક ફાર્યા છે. જો	PLE-GENE-XX	PLE-GENS-XX
MANUAL	PAL-MANUAL					

Notes: PALASM1: Supports small and medium PAL Devices (20/24 pin non-registered devices)

PALASM2: Supports MegaPAL devices and Registered devices (RA and RS) as well as standard 20/24 pin parts.

PLEASM: Supports PLE/PROM devices up to 4096x12.

APPLE and CPM versions require 64 Kb RAM.

IBM PC versions require 128 Kb RAM


Please contact IdeaLogic before placing orders for Special Formats.

Source Code orders require a signed Source License Agreement before order is shipped. Contact Idealogic.


Military Ordering Information

Products have different numbering formats. These formats in conjunction with the product selection guides by function will enable you to select the proper military level component.


PAL® Programmable Array Logic




PLE™ Programmable Logic Element




8-Bit/Double-Density PLUS™ Interface




Standard Performance PROMs



High Performance PROMs



DESC Drawing Numbering System



JAN Part Numbering System




Table of Contents

Introduction 1-2	53/63S481A 512x8 bit Standard TiW 3-25
Ordering Information 1-3	53/63S841 2048x4 bit Standard TiW 3-29
Table of Contents	53/63S841A 2048x4 bit Standard TiW 3-29
Numerical Index 1-12	53/63S1641 4096x4 bit Standard TiW 3-33
Terms and Conditions of Sales (General Provisions) 1-16	53/63S1641A 4096x4 bit Standard TiW 3-33
Product Assurance Program 1-18	53/63S1681 2048x8 bit Standard TiW 3-37
and the control of t The control of the control of	53/63S1681A 2048x8 bit Standard TiW 3-37
MILITARY PRODUCTS DIVISION	53/63S3281 4096x8 bit Standard TiW 3-41
	53/63S3281A 4096x8 bit Standard TiW 3-41
Contents for Section 2	53/63RA481 512x8 bit Registered 3-45
Introduction	53/63RA481A 512x8 bit Registered 3-45
Standard Processing Flows 2-3	53/63RS881 1024x8 bit Registered 3-50
JAN Program 2-4	53/63RS881A 1024x8 bit Registered 3-50
M38510 Slash Sheet Cross Reference to	53/63RA1681 2048x8 bit Registered w/Asyn. Enable 3-55
Generic Part Number	53/63RA1681A 2048x8 bit Registered w/Asyn. Enable 3-55
DESC Drawing Program 2-5	53/63RS1681 2048x8 bit Registered w/Sync. Enable 3-60
DESC Drawing/Generic Part Type Cross Reference 2-5	53/63RS1681A 2048x8 bit Registered w/Sync. Enable 3-60
Small PAL20 Devices	53/63DA441 1024x4 bit Diagnostic Registered 3-65
New DESC Drawing Number Insert 2-6	53/63DA442 1024x4 bit Diagnostic Registered 3-65
Medium PAL20 Devices	53/63DA841 2048x4 bit Diagnostic Registered
Quality Programs 2-7	with Asynchronous Enable
Generic Data 2-8	and Output Initialization 3-76
Manufacturing and Screening Locations 2-8	53/63D1641 4096x4 bit Diagnostic Registered 3-84
Manufacturing Capabilities 2-8	53/63DA1643 4096x4 bit Diagnostic Registered
A.C. Testing	Output Initialization
VIL/VIH Parametric Information 2-9	TiW PROM Programmer Reference Chart 3-100
Electro Static Discharge	Generic NCR Family
Major Program Participation 2-9	53/6308-1 256x8 bit Standard PROM 3-102
Military PROM Performance Analysis 2-10	53/6309-1 256x8 bit Standard PROM 3-102
Package Information 2-11	53/6340-1 512x8 bit Standard PROM 3-102
	53/6341-1 512x8 bit Standard PROM 3-102
그 병원들이 가는 이 살은 것이 되었다. 그는 그는 그 가장 살아 그 살아 되었다. 그는 그를 보고 있다. 그를	53/6341-2 512x8 bit Standard PROM 3-102
PROMs	53/6348-1 512x8 bit Standard PROM 3-102
Contents of Section 3	53/6349-1 512x8 bit Standard PROM 3-102
PROM Selection Guide	53/6349-2 512x8 bit Standard PROM 3-102
PROM Cross Reference Guide	53/6380-1 1024x8 bit Standard PROM 3-102
TiW PROM Family	53/6380-2 1024x8 bit Standard PROM 3-102
53/63S080 32x8 bit Standard TiW 3-5	53/6381-1 1024x8 bit Standard PROM 3-102
53/63S081 32x8 bit Standard TiW 3-5	53/6381-2 1024x8 bit Standard PROM 3-102
63S081A 32x8 bit Standard TiW 3-5	NiCr PROM Programmer Reference Chart 3-109
53/63S140 256x4 bit Standard TiW 3-9	
53/63S141 256x4 bit Standard TiW 3-9	
53/63S141A 256x4 bit Standard TiW 3-9	PLE - Williams and Gentlike States as Wil
53/63S240 512x4 bit Standard TiW 3-13	Contents for Section 4
53/63S241 512x4 bit Standard TiW 3-13	PLE to PROM Cross Reference Guide 4-2
53/63S241A 512x4 bit Standard TiW 3-13	Selection Guide 4-3
53/63S280 256x8 bit Standard TiW 3-17	PLE means Programmable Logic Element 4-4
53/63S281 256x8 bit Standard TiW 3-17	Registered PLE 4-4
53/63S281A 256x8 bit Standard TiW 3-17	PLEASM™ 4-5
53/63S440 1024x4 bit Standard TiW 3-21	Logic Diagrams 4-6/7
53/63S441 1024x4 bit Standard TiW 3-21	Specifications
53/63S441A 1024x4 bit Standard TiW 3-21	PLE Family Programming Instructions
53/63S480 512x8 bit Standard TiW 3-25	PLE Family Programming Equipment Suppliers 4-15 PLE Family Block Diagram
53/63S481 512x8 bit Standard TiW 3-25	PLE Programmer Reference Chart
3-25	TEET TOGRAMME NEIGHBIEGE CHART

Table of Contents

PAL®/	HAL® CIRCUITS		
Content	s for Section 5 5-2	16R6A-4 Hex 16 Input Registered	
The PAL	. Introduction/The PAL Concept 5-3	And-Or-Gate Array	5-34
PAL/HA	L Description 5-16	16R4A-4 Quad 16 Input Registered	
PAL/HA	L Logic Symbols 5-21	And-Or-Gate Array	5-34
10H8	Octal 10 Input And-Or-Gate Array 5-26	PAL20RA10 Deca 20 Input Registered	
12H6	Hex 12 Input And-Or-Gate Array 5-26	Asynchronous And-Or	
14H4	Quad 14 Input And-Or-Gate Array 5-26	24RS Series	5-36
16H2	Dual 16 Input And-Or-Gate Array 5-26	20S10 Deca 20 Input And-Or-Array	
16C1	16 Input And-Or-/And-Or-Invert Gate Array 5-26	with product term sharing	5-36
10L8	Octal 10 Input And-Or-Invert Gate Array 5-26	20RS10 Deca 20 Input Register And-Or Gate Array	
12L6	Hex 12 Input And-Or-Invert Gate Array 5-26	with product term sharing	5-36
14L4	Quad 14 Input And-Or-Invert Gate Array 5-26	20RS8 Octal 20 Input Register And-Or Gate Array	- 00
16L2	Dual 16 Input And-Or-Invert Gate Array 5-26	with product term sharing	5-30
12L10 14L8	Deca 12 Input And-Or-Invert Gate Array 5-27 Octal 14 Input And-Or-Invert Gate Array 5-27	20RS4 Quad 20 Input Register And-Or Gate Array	E 26
16L6	Hex 16 Input And-Or-Invert Gate Array 5-27	with product term sharing	
18L4	Quad 18 Input And-Or-Invert Gate Array 5-27	64R32 5000 Gates, 64 Inputs, 32 Outputs	
20L2	Dual 20 Input And-Or-Invert Gate Array 5-27	PAL/HAL Waveforms	
20C1	20 Input And-Or-/And-Or Invert Gate Array 5-27	TADTIAL WAVOOTING	J 70
16L8	Octal 16 Input And-Or-Invert Gate Array 5-28	Logic Diagrams	
16R8	Octal 16 Input Registered And-Or-Gate Array 5-28	10H8	5-41
16R6	Hex 16 Input Registered And-Or-Gate Array 5-28	12H6	
16R4	Quad 16 Input Registered And-Or-Gate Array 5-28	14H4	
16X4	Quad 16 Input Registered	16H2	
	And-Or-Xor Gate Array 5-28	16C1	
16A4	Quad 16 Input Registered	10L8	
	And-Carry-Or-Xor Gate Array 5-28	12L6	
20X10	Deca 20 Input Registered	14L4	
	And-Or-Xor Gate Array 5-29	16L2	5-49
20X8	Octal 20 Input Registered	16L8	5-50
	And-Or-Xor Gate Array 5-29	16R8	5-51
20X4	Quad 20 Input Registered	16R6	5-52
001.40	And-Or-Xor Gate Array 5-29	16R4	
20L10	Deca 20 Input And-Or-Invert Gate Array 5-29	16X4	
16L8A	Octal 16 Input And-Or-Invert Gate Array 5-30	16A4	
16R8A	Octal 16 Input Registered And Or Cate Array 5-30	16P8	
16R6A 16R4A	Hex 16 Input Registered And-Or Gate Array 5-30 Quad 16 Input Registered And-Or Gate Array 5-30	16RP8	
16P8A	Octal 16 Input Registered	16RP6	
TOPOA	And-Or Invert Gate Array 5-30	16RP4	
16RP8A	Octal 16 Input Registered And-Or Gate Array 5-30	12L10	
	Hex 16 Input Registered And-Or Gate Array 5-30	14L8	
	Quad 16 Input Registered And-Or Gate Array 5-30	18L4	
20L8A	Octal 20 Input And-Or-Invert Gate Array 5-31	20L2	
20R8A	Octal 20 Input Registered And-Or 5-31	20C1	
20R6A	Hex 20 Input Registered And-Or 5-31	20L10	
20R4A	Quad 20 Input Registered And-Or 5-31	20X10	
10H8-2	Octal 10 Input And-Or Gate Array 5-32	20X8	
12H6-2	Hex 12 Input And-Or Gate Array 5-32	20X4	
14H4-2	Quad 14 Input And-Or Gate Array 5-32	20L8	5-70
16H2-2	Dual 16 Input And-Or Gate Array 5-32	20R8	5-71
	16 Input and-Or Invert Gate Array 5-32	20R6	5-72
10L8-2	Octal 10 Input And-Or-Invert Gate Array 5-32	20R4	
12L6-2	Hex 12 Input And-Or-Invert Gate Array 5-32	20RA10	
14L4-2	Quad 14 Input And-Or-Invert Gate Array 5-32	20\$10	
16L2-2	Dual 16 Input And Or Invert Gate Array 5-32	20RS4	5-76
	Octal 16 Input And-Or-Invert Gate Array 5-33 Octal 16 Input Registered	20RS8	
IUNOA-2	And-Or-Gate Array 5-33	20RS10	
16R64-2		32R16	
1011074-2	And-Or-Gate Array 5-33	64R32	
16R4A-2	0 1401 15 11 1	Programmer/Development System	J-81
	And-Or-Gate Array 5-33	Die Configuration	
16L8A-4	Octal 16 Input And-Or-Invert Gate Array 5-34	PAL20RA10	5-81
	Octal 16 Input Registered	PAL32R16	5-82
	And-Or-Gate Array 5-34	PAL64R32	

SYSTEM BU	JILDING BLOCKS/HMSI™		
Contents for Se	ction 6 6-3	SN54/74S730/-	-1 8-Bit Dynamic RAM Driver
	Blocks/HMSI Selection Guide 6-3		State Outputs 8-51
SN54/74LS461			-1 8-Bit Dynamic RAM Driver
SN54/74LS469	8-Bit Up/Down Counter 6-8	with Three-S	State Outputs 8-51
SN54/74LS498	8-Bit Shift Register 6-12		-1 8-Bit Dynamic RAM Driver
SN54/74LS380	Multifunction 8-Bit Register 6-16	with Three-S	State Outputs 8-51
SN54/74LS491	10-Bit Counter 6-20	HDI-6600-8 Qu	and Power Strobe
SN54/74LS450	16:1 Mux 6-24	HDI-6600-5 Qu	and Power Strobe 8-61
SN54/74LS451	Dual 8:1 Mux 6-28	HDI-6600-2 Qu	and Power Strobe 8-61
SN54/74LS453	Quad 4:1 Mux 6-32		
SN54/74LS460	10-Bit Comparator 6-36	ARITHMET	TIC ELEMENTS AND LOGIC
			ection 9
			ments Selection Guide 9-2
FIFO			Arithmetic Logic
Contents for Sec	ction 7 7-2		n Generator 9-3
	Guide		Look-Ahead Carry Generators 9-9
FIFOs: Rubber-E	Band Memories to Hold Your		High Speed Schottky Priority Encoders 9-12
System Togetl	her 7-3		High Speed Schottky Priority Encoders 9-12
74S225/A Async	chronous First-In First-Out Memory 7-8	01404/7400401	iigh opeda conotaty i honty Enooders 5 12
C57/67401	Cascadable 7-16		
C57/67402	Cascadable 7-16	MULTIPLIE	RS/DIVIDERS
C57/67401A	Cascadable 7-16	Contents for Se	ection 10 10-2
C57/67402A	Cascadable 7-16		der Selection Guide
C57/67401B	Cascadable 7-16		s to Go Forth and Multiply
C57/67402B	Cascadable 7-16		8x8 Multiplier/Divider
57/67401	Standalone 7-28		16-8 Multiplier/Divider
57/67402	Standalone 7-28		
57/67401A	Standalone 7-28		Flow-Thru TM Multiplier Slice
57/67402A	Standalone 7-28		8x8 High Speed Schottky Multipliers 10-50
57/67401B	Standalone	SIN04//45008 8	3x8 High Speed Schottky Multipliers 10-50
57/67402B	Standalone		Die Configuration
67L401	Low Power Cascadable Memory 7-39		<u> </u>
67L402	Low Power Cascadable Memory 7-48	8-BIT INTE	RFACE
57413A	35 MHz (Standalone) 64x5 Memory 7-57	Contents for Se	ction 11 11-2
67413A	35 MHz (Standalone) 64x5 Memory 7-57		Selection Guide
67413A	35 MHz (Standalone) 64x5 Memory 7-57	Pick the Right 8	
67417	Serializing First-In-First-Out	Interface Part	for the Job
07417	64x8/9 Memory		8-Bit Buffers
	04x8/9 Memory 7-09		8-Bit Buffers
			8-Bit Buffers
			8-Bit Buffers
MEMORY SI	UPPORT	SN54/74S210	8-Bit Buffers
0	etion 8 8-2		
		SN54/74S240	8-Bit Buffers
	t Selection Guide 8-2	SN54/74S241	8-Bit Buffers
Improving Your I		SN54/74S244	8-Bit Buffers
	MOS Drivers 8-3	SN54/74LS310	8-Bit Buffers with
	ontroller/Driver SN74S408/	01154/741 0040	Schmitt Trigger Inputs 11-23
SN/4S408/DP84	08 Dynamic RAM	SN54/74LS340	8-Bit Buffers with
	ver 8-10		Schmitt Trigger Inputs 11-23
	3408-2 Dynamic RAM	SN54/74LS341	8-Bit Buffers with
	/er 8-10		Schmitt Trigger Inputs 11-23
SN74S408-3/DP8	3408-3 Dynamic RAM	SN54/74LS344	8-Bit Buffers with
	/er 8-10		Schmitt Trigger Inputs 11-23
SN74S409/DP84	09 Multi-Mode Dynamic RAM	SN54/74S310	8-Bit Buffers with
	er 8-27		Schmitt Trigger Inputs 11-23
SN74S409-2/DP8	3409-2 Multi-Mode Dynamic RAM	SN54/74S340	8-Bit Buffers with
	er 8-27		Schmitt Trigger Inputs 11-23
SN74S409-3/DP8	3409-3 Multi-Mode Dynamic RAM	SN54/74S341	8-Bit Buffers with
	er 8-27		Schmitt Trigger Inputs 11-23
SN54/74S700/-1	8-Bit Dynamic RAM Driver	SN54/74S344	8-Bit Buffers with
	te Outputs 8-51		Schmitt Trigger Inputs 11-23

Table of Contents

	8-Bit Buffer Transceiver	SN54/74LS652 8-Bit Bus Front-Loading-Latch
	8-Bit Buffer Transceiver 11-32	Transceiver
	1 8-Bit Buffer Transceiver 11-32	SN54/74LS653 8-Bit Bus Front-Loading-Latch
SN54/74LS2/3	8-Bit Registers with Master Reset	Transceiver
01154544 0055	or Clock Enable	SN54/74LS654 8-Bit Bus Front-Loading-Latch
SN54/74LS377	8-Bit Registers with Master Reset	Transceiver
	or Clock Enable 11-33	SN54/74LS548 8-Bit Two-Stage
SN54/74S273	8-Bit Registers with Master Reset	Pipelined Register/Latch 12-62
	or Clock Enable 11-33	SN54/74LS549 8-Bit Two-Stage
SN54/74S377	8-Bit Registers with Master Reset	Pipelined Register/Latch 12-62
	or Clock Enable 11-33	SN54/74LS793 8-Bit Latch/Register
SN54/74LS373	8-Bit Latch 11-40	with Readback 12-74
SN54/74LS374	8-Bit Register	SN54/74LS794 8-Bit Latch/Register
SN54/74S373	8-Bit Latch 11-40	with Readback 12-74
SN54/74S374	8-Bit Register	SN74S818 8-Bit Diagnostic Register 12-79
SN54/74S383	8-Bit Register with Clock Enable	54/74ACT646 8-Bit Bus Front-Loading Latch Transceivers
	and Open-Collector Outputs 11-46	54/74ACT648 Advanced CMOS-TTL Compatible 12-91
SN54/74LS533	8-Bit Latch with Inverting Outputs 11-50	54/74ACT651 8-Bit Bus Front-Loading Latch Transceivers
SN54/74LS534	8-Bit Register with	54/74ACT652 Advanced CMOS-TTL Compatible 12-102
9, 10 1_015	Inverting Outputs 11-50	
SN54/74S533	8-Bit Latch with Inverting Outputs 11-50	and the second of the second o
SN54/74S534	8-Bit Register with	A About Society in the control of th
0140-77-1-000-1	Inverting Outputs	ECL10KH
01740504	O Did Late with 00 A Outside 11-50	Contents for Section 13
SN74S531	8-Bit Latch with 32 mA Outputs 11-56	Selection Guide for ECL10KH
SN74S532	8-Bit Register with 32 mA Outputs 11-56	ECL10KH for High Performance System Design 13-3
SN74S535	8-Bit Latch with Inverting,	MC10H101 Quad OR/NOR Gate
	32 mA Outputs	
SN74S536	8-Bit Register with Inverting,	
	32 mA Outputs	MC10H102 Quad 2-Input NOR Gate
SN54/74S700/-1	8-Bit Dynamic-RAM Driver	MC10H105 Triple 2-3-2 Input OR/NOR Gate 13-6
	with Three State Outputs 11-64	MC10H104 Quad 2-Input and Gate
SN54/74S700/-1	8-Bit Dynamic-RAM Driver	MC10H107 Triple 2-Input Exclusive OR/NOR Gate 13-10
	with Three State Outputs 11-64	MC10H109 Dual 4-5 Input OR/NOR Gate 13-10
SN54/74S700/-1	8-Bit Dynamic-RAM Driver	MC10H130 Dual Latch
	with Three State Outputs 11-64	MC10H131 Dual Master-Slave Type D Flip-Flop 13-14
SN54/74S700/-1	8-Bit Dynamic-RAM Driver	MC10H141 Four-Bit Universal Shift Register 13-17
	with Three State Outputs 11-64	MC10H158 Quad 2-Input Multiplexer 13-19
SN54/74S818	8-Bit Diagnostic Register 11-65	MC10H159 Quad 2-Input Inverting Multiplexer
		with Enable 13-2
	그는 어느 이번 보고 있는 병에 밝힌 이번째	MC10H173 Quad 2-Input Multiplexer with Latch 13-23
DOLIBLE D	ENSITY PLUS™ INTERFACE	MC10H210 3-Input OR/NOR Gate 13-25
DOODLE-D	ENSIT PLUS INTENFACE	MC10H211 3-Output OR/NOR Gate
Contents for Se	ction 12 12-2	
Double-Density	PLUS Selection Guide 12-2	
Small But Might	ty; New Components Give You	GENERAL INFORMATION
More Logic in	Less Chips 12-3	Definition of Terms Waveforms 14-2
	8-Bit Buffer Transceiver 12-6	Available Literature List
	8-Bit Buffer Transceiver 12-10	Wallable Elleratore Electrical State Control of the
	1 8-Bit Buffer Transceiver 12-10	
	8-Bit Bus Register Transceiver 12-14	ADVANCED INFORMATION
	8-Bit Bus Register Transceiver 12-14	Contents for Section 15
	8-Bit Bus Register Transceiver 12-14	53/63S880 1024x8 bit PROM
	8-Bit Bus Register Transceiver 12-14	S881 1024x8 bit PROM
	8-Bit Bus Front-Loading-Latch	
JIN04/14L3040		
ONE 4/741 CC 47	Transceiver	
31N34//4L304/	8-Bit Bus Front-Loading-Latch	S6481A 8192x8 bit PROM
ONE 4 (74) 0040	Transceiver	54/74S419 FIFO RAM Controller
SN54//4LS648	8-Bit Bus Front-Loading-Latch	SN74S480 SiBER (Single Burst Error Recovery IC) 15-6
	Transceiver 12-34	PAL20B Series
SN54/74LS649		PAL® Series 20AP w/Programmable Output Polarity 15-9
	Transceiver 12-34	PAL® Series 24AP w/Programmable Output Polarity 15-11
SN54/74LS651	8-Bit Bus Front-Loading-Latch	10 HPAL 20P8 (ECL PAL) 15-13
	Transceiver 12-47	ZHAL™ 20 CMOS Hard Array Logic Devices 15-15

PACKAGE DRAWINGS

그림 사람들은 얼굴이 하는 사람이 되었다. 현존하는 사람들은 사람들이 가장하는 사람들이 되었다.	Molded Dips — Chip Carriers
Contents for Section 16	Leadframe 16-21
Side Brazed — Flat Pack	Gold Bonding Wire
Leads/Finish	Package Body 16-21
Package Body	Lead Finish 16-21
Aluminum Bonding Wire	Die Attach Pad/Bonding
Side Brazed	Molded Dip
48D	16N
Flat Pack	18N
16F-4/5 16-7	20N
18F-2/3 16-7	24NS
	24N
20F-3 16-8	40N
24F-3	48N
24F-4/6 16-9	Molded Chip Carrier
Cerdip	20NL
Caps and Bases	28NL
Cavity/Die Attach	44NL
_eadframe Material/Lead Finish	Pin Grid Array
	Pin Grid Array Pin Grid Array
Cerdip 16-10	88P-1 16-31
14J 16-11	88P-2
16.J 16-11	
18J 16-12	Top Brazed Ceramic
20J 16-12	Top Brazed
24JS 16-13	24T 16-35
24J 16-13	Cerpack
40J	Cerpack
[14] : [1] [1] [1] [1] : [2] [1] [1] [1] [1] [1] [1] [1] [1] [1] [1	16W-3 16-37
Leadless Chip Carriers	18W-1 16-37
Leadless Chip Carrier	20W-2 16-38
20L 16-16	24W-2 16-38
28L 16-16	Thermal Measurement
44L 16-17	Power Dissipation Determination 16-39
52L 16-17	Thermal Impedance Measurement Procedure 16-39
84L-1 16-18	Thermal Resistance Curves
84L-2 16-19	이 이 물통에 맞는 어떻게 하고 되었습니다. 하는 그는 이번 때문 다음
84L-2 Socket 16-20	Representatives/Distributors 17-1

C57401	7-16	HAL16R4A	5-30	MC10H105 13-8
C57401A	7-16	HAL16R4A-2	5-33	MC10H107 13-10
C57401B	7-16	HAL16R4A-4	5-34	MC10H130 13-12
C57402	7-16	HAL16R6	5-28	MC10H131 13-14
C57402A	7-16	HAL16R6A	5-30	MC10H141 13-17
C57402B	7-16	HAL16R6A-2	5-33	MC10H158 13-19
		HAL16R6A-4	5-34	MC10H159 13-21
C67402	7-16	HAL16R8	5-28	MC10H173 13-23
C67401A	7-16	HAL16R8A	5-30	MC10H210 13-25
C67401B		HAL16R8A-2	5-33	MC10H211 13-25
C67402		HAL16R8A-4	5-34	
C67402A	7-16	HAL16RP4A	5-30	PAL10H8 5-26
C67402B		HAL16RP6A		PAL10H8-2 5-32
		HAL16RP8A	5-30	PAL10L8 5-26
HAL10H8	5-26	HAL16X4	5-28	PAL10L8-2 5-32
HAL10H8-2		HAL18L4		PAL10P8A 15-9
HAL10L8		HAL20C1		PAL12H6 5-26
HAL10L8-2		HAL20L2		PAL12H6-2 5-32
HAL12H6		HAL20L8A		PAL12L6 5-26
HAL12H6-2		HAL20L10		PAL12L6-2 5-32
HAL12L6		HAL20R4A		PAL12L10 5-27
HAL12L6-2		HAL20R6A		PAL12P6A 15-9
HAL12L10		HAL20R8A	:	PAL12P10A 15-11
HAL14H4		HAL20RA10	- T - T - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	PAL14H4 5-26
HAL14H4-2		HAL20RS4	,	PAL14H4-2 5-32
HAL14L4		HAL20RS8	. =	PAL14L4 5-26
HAL14L4-2		HAL20RS10		PAL14L4-2 5-32
HAL14L8		HAL20S10		PAL14L8 5-27
HAL16A4		HAL20X4		PAL14P4A 15-9
HAL16C1		HAL20X8		PAL14P8A 15-11
HAL16C1-2		HAL20X10	=	PAL16A4 5-28
HAL16H2		HAL32R16		PAL16C1 5-26
HAL16H2-2		HAL64R32		PAL16C1-2 5-32
HAL16L2		TIALU4N02	3-30	PAL16C1A 15-9
HAL16L2-2		HDI-6600-2	0.61	PAL16H2 5-26
HAL16L6		HDI-6600-5		PAL16H2-2 5-32
HAL16L8		HDI-6600-8		PAL16L2 5-26
HAL16L8A		nDI-0000-0	0-01	PAL16L2-2 5-32
HAL16L8A-2		MC10H101	12_/	PAL16L6 5-32
HAL16L8A-4		MC10H101		PAL16L8 5-28
HAL16P8A		MC10H102		PAL16L8A 5-30
HAL16R4		MC10H103 1		PAL16L8A 5-30 PAL16L8A-2 5-33
TALION4	J-20	WICTUR104	13-10	FALIULOA-2 5-33

PAL16L8A-4 5-34	PAL20X10 5-29	53S241 3-13
PAL16L8B 15-7	PAL32R16 5-37	53S241A 3-13
PAL16P2A 15-9	PAL64R32 5-38	53S280 3-17
PAL16P6A 15-11	en de la companya de La companya de la co	53S281 3-17
PAL16P8A 5-30	PLE13P8 15-4	53S281A 3-17
PAL16R4 5-28	PLE5P8A 4-2	53\$440 3-21
PAL16R4A 5-30	PLE5P8 4-2	53S441 3-21
PAL16R4A-2 5-33	PLE8P4 4-2	53S441A 3-21
PAL16R4A-4 5-34	PLE8P8 4-2	53S480 3-25
PAL16R4B 15-7	PLE9P4 4-2	53S481 3-25
PAL16R6 5-28	PLE9P8 4-2	53S481A 3-25
PAL16R6A 5-30	PLE9R8 4-2	53S841 3-29
PAL16R6A-2 5-33	PLE10P4 4-2	53S841A 3-29
PAL16R6A-4 5-34	PLE10P8 4-2	53S880 15-3
PAL16R6B 15-7	PLE10R8 4-2	53S88115-3
PAL16R8 5-28	PLE11P4 4-2	53S881A 15-3
PAL16R8A 5-30	PLE11P8 4-2	53S1641 3-33
PAL16R8A-2 5-33	PLE11RA8 4-2	53S1641A 3-33
PAL16R8A-4 5-34	PLE11RS8 4-2	53S1681 3-37
PAL16R8B 15-7	PLE12P4 4-2	53S1681A 3-37
PAL16RP4A 5-30	PLE12P8 4-2	53S3281 3-41
PAL16RP6A 5-30		53S3281A 3-41
PAL16RP8A 5-30	53D1641 3-84	53S6481 15-4
PAL16X4 5-28	53DA441 3-65	53S6481A 15-4
PAL18L4 5-27	53DA442 3-65	
PAL18P4A 15-11	53DA841 3-76	5308-1 3-102
PAL20C1 5-27	53DA1643 3-92	5309-1 3-102
PAL20C1A 15-11	53RA481 3-45	5340-1 3-102
PAL20L2 5-27	53RA481A 3-45	5341-1 3-102
PAL20L8A 5-31	53RA1681 3-55	5341-2 3-102
PAL20L10 5-29	53RA1681A 3-55	5348-1 3-102
PAL20P2A 15-11	53RS881 3-50	5349-1 3-102
PAL20R4A 5-31	53RS881A 3-50	5349-2 3-102
PAL20R6A 5-31	53RS1681 3-60	5380-1 3-102
PAL20R8A 5-31	53RS1681A 3-60	5380-2 3-102
PAL20RA10 5-35		5381-1 3-102
PAL20RS4 5-36	53\$080 3-5	5381-2 3-102
PAL20RS8 5-36	53\$081 3-5	
PAL20RS10 5-36	53SS140 3-9	54ACT646 12-91
PAL20S10 5-36	53S141 3-9	54ACT648 12-91
PAL20X4 5-29	53S141A 3-9	54ACT651 12-102
PAL20X8 5-29	53S240 3-13	54ACT652 12-102

54LS210 11-15	54S148	9-12	63DA841 3-76
54LS240 11-15	54S182	., 9-9	63DA1643 3-92
54LS241 11-15	54S210	11-15	63RA481 3-45
54LS244 11-15	54S240	11-15	63RA481A 3-45
54LS245 12-6	54S241	11-15	63RA1681 3-55
54LS273 11-33	54S244	11-15	63RA1681A 3-55
54LS310 11-23	54S273	11-33	63RS881 3-50
54LS340 11-23	54S310	11-23	63RS881A 3-50
54LS341 11-23	54S340	11-23	63RS1681 3-60
54LS344 11-23	54S341	11-23	63RS1681A 3-60
54LS373 11-40	54S344	11-23	
54LS374 11-40	54S348	9-12	63S080 3-5
54LS377 11-33	54S373	11-40	63S081 3-5
54LS380 6-16	54S374	11-40	63S081A 3-5
54LS450 6-24	54S377	11-33	63S140 3-9
54LS451 6-28	54S381	9-3	63S141 3-9
54LS453 6-32	54S383	11-46	63S141A 3-9
54LS460 6-36	54S419	15-5	63S240 3-13
54LS461 6-4	54S508	10-8	63S241 3-13
54LS469 6-8	54S533	11-50	63S241A 3-13
54LS491 6-20	548534	11-50	63S280 3-17
54LS498 6-12	54S556	10-37	63S281 3-17
54LS533 11-50	54S557	10-50	63S281A 3-17
54LS534 11-50	54S558	10-50	63S440 3-21
54LS546 12-14	548700	8-51	63S441 3-21
54LS547 12-14	54S700-	1 8-51	63S441A 3-21
54LS548 12-62	54S730	8-51	63S480 3-25
54LS549 12-62	54S730-	1 8-51	63S481 3-25
54LS566 12-14	54S731	8-51	63S481A 3-25
54LS567 12-14	548731-	1 8-51	63S841 3-29
54LS645 12-10	54S734	8-51	63S841A 3-29
54LS646 12-34	548734-	1 8-51	63S880 15-3
54LS647 12-34			63S881 15-3
54LS648 12-34	57401 .	7-28	63S881A 15-3
54LS649 12-34	57401A	7-28	63S1641 3-33
54LS651 12-47	57402 .	7-28	63S1641A 3-33
54LS652 12-47	57402A	7-28	63S1681 3-37
54LS653 12-47	57413A	7-57	63S1681A 3-37
54LS654 12-47			63S3281 3-41
54LS793 12-74	63D1641	l 3-84	63S3281A 3-41
54LS794 12-74	63DA44	1 3-65	63S6481 15-4
	63DA442	2 3-65	63S6481A 15-4

6308-1 3-102	74LS534 11-50	74S408-3 8-10
6309-1 3-102	74LS546 12-14	74S409 8-27
6340-1 3-102	74LS547 12-14	74S409-2 8-27
6341-1 3-102	74LS548 12-62	74\$409-3 8-27
6341-2 3-102	74LS549 12-62	74\$419 15-5
6348-1 3-102	74LS566 12-14	74\$480 15-6
6349-1 3-102	74LS567 12-14	74S508 10-8
6349-2 3-102	74LS645 12-10	74S516 10-21
6380-1 3-102	74LS645-1 12-10	74S531 11-56
6380-2 3-102	74LS646 12-34	74S532 11-56
6381-1 3-102	74LS647 12-34	74S533 11-50
6381-2 3-102	74LS648 12-34	74S534
	74LS649 12-34	74S535
74ACT646 12-91	74LS651 12-47	74S536 11-60
74ACT648 12-91	74LS652 12-47	74S700 8-51
74ACT651 12-102	74LS653 12-47	74S700-1 8-51
74ACT652 12-102	74LS654 12-47	74\$730 8-51
사이트 사람들은 사람들이 바르게 되었다. 그 사람들이 있는 것이 되었다. 	74LS793 12-74	74S730-1 8-51
74LS210 11-15	74LS794 12-74	74S731 8-51
74LS240 11-15		74S731-1 8-51
74LS241 11-15	74S148 9-12	74\$734 8-51
74LS244 11-15	74S182 9-9	74S734-1 8-51
74LS245 12-6	74S210 11-15	74S818 12-79
74LS273 11-33	74S225 7-8	74S556 10-37
74LS310 11-23	74S225A 7-8	74S557 10-50
74LS340 11-23	74S240 11-15	74S558 10-50
74LS341 11-23	74S241 11-15	마음(1995년) 전환 - 1 1 전 설립하는 등학자 전 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
74LS344 11-23	74S244 11-15	67401 7-28
74LS373 11-40	74S273 11-33	67401A 7-28
74LS374 11-40	74S310 11-23	67401B 7-28
74LS377 11-33	74S340 11-23	67402 7-28
74LS380 6-16	74S341 11-23	67402A 7-28
74LS450 6-24	74S344 11-23	67402B 7-28
74LS451 6-28	74S348 9-12	67413 7-57
74LS453 6-32	74S373 11-40	67413A 7-
74LS460 6-36	74S374 11-40	67417 7-69
74LS461 6-4	74S377 11-33	67L401 7-39
74LS469 6-8	74S381 9-3	67L402 7-48
74LS491 6-20	74S383 11-46	
74LS498 6-12	74S408 8-10	10HPAL20P8 15-13
74LS533 11-50	74S408-2 8-10	ZHAL 15-15

Monolithic Memories Index Terms and Conditions of Sale

General Provisions

- 1. ACCEPTANCE THE TERMS OF SALE CONTAINED HEREIN APPLY TO ALL QUOTATIONS MADE AND PURCHASE ORDERS ENTERED INTO BY THE SELLER. SOME OF THE TERMS SET OUT HERE MAY DIFFER FROM THOSE IN BUYER'S PURCHASE ORDER AND SOME MAY BE NEW. THIS ACCEPTANCE IS CONDITIONAL ON BUYER'S ASSENT TO THE TERMS SET OUT HERE IN LIEU OF THOSE IN BUYER'S PURCHASE ORDER. SELLER'S FAILURE TO OBJECT TO PROVISIONS CONTAINED IN ANY COMMUNICATION FROM BUYER SHALL NOT BE DEEMED A WAIVER OF THE PROVISIONS OF THIS ACCEPTANCE. ANY CHANGES IN THE TERMS CONTAINED HEREIN MUST SPECIFICALLY BE AGREED TO IN WRITING BUY AN OFFICER OF THE SELLER BEFORE BECOMING BINDING ON EITHER THE SELLER OR THE BUYER. All orders or contracts must be approved and accepted by the Seller at its home office. These terms shall be applicable whether or not they are attached to or enclosed with the products to be sold hereunder.
- 2. TAXES Unless otherwise specifically provided herein, the amount of any present or future sales, revenue, excise or other tax applicable to the products covered by this order or the manufacture of sale thereof, shall be added to the purchase price and shall be paid by the Buyer, or in lieu thereof the Buyer shall provide the Seller with a tax exemption certificate acceptable to the taxing authorities. In the event Seller is required to pay any such tax, fee, or charge, at the time of sale or thereafter, the Buyer shall reimburse Seller therefore.
- 3. RELEASE Prices apply only if the quantity hereunder is released within twelve (12) months and shipments scheduled no more than eighteen (18) months from the date of Seller's receipt of Buyer's order; otherwise, Seller's standard prices in effect at the time of release date shall apply to the quantity shipped, and Buyer shall be invoiced for the difference in price, if any.
- 4. FOB POINT Shipments of goods within and outside the U.S. shall be delivered FOB Seller's plant, and title and liability for loss or damage thereto shall pass to Buyer upon Seller's tender of delivery of the goods to a carrier for shipment to Buyer, and any loss or damage thereafter shall not relieve Buyer of any obligation hereunder. Buyer shall reimburse Seller for taxes and any other expenses incured or licenses or clearance required at port of entry and destination. Seller may deliver the goods in installments. Unless otherwise agreed, all items shall be packaged and packed in accordance with Seller's normal practices.
- 5. DELIVERY All shipping dates are estimates only and are dependent upon prompt receipt of all necessary information from Buyer. Shipments may be made in installments. Seller shall be excused from performance and shall not be liable for any delay in delivery or for nondelivery, in whole or in part, caused by the occurrence of any contingency beyond the reasonable control of Seller, including but not limited to, war (whether or not an actual declaration thereof is made), sabotage, insurrection, riot or other act of civil disobedience, act of a public enemy, failure or delay in transportation, act of any government or any agency or subdivision thereof affecting the terms of this contract or otherwise, judicial action, labor dispute, accident, defaults of suppliers, fire, explosion, flood, storm or other acts of God, shortage of labor, fuel, raw material or machinery or technical or yield failures where Seller has exercised ordinary care in the prevention thereof. If any such contingency occurs, Seller may at its sole discretion allocate production and delivery among Seller's customers.
- 6. PAYMENT TERMS (a) Unless otherwise agreed, payment terms are 70% thirty (30) days; 30% forty-five (45) days after date of invoice. No discounts are authorized. Shipments, deliveries, and performance of work shall at all times be subject to the approval of the Seller's credit department and the Seller may at any time decline to make any shipments or deliveries or perform any work except upon receipt of payment or upon terms and condition or security satisfactory to such department.
- (b) If in the judgment of the Seller, the financial condition of the Buyer at any time does not justify continuation of production or shipment on the terms of payment originally specified, the Seller may require full or partial payment in advance and, in the event of the bankruptcy or insolvency of the Buyer or in the event any proceeding is brought by or against the Buyer under the bankruptcy or insolvency laws, the Seller shall be entitled to cancel any order then outstanding and shall receive reimbursement for its cancellation charges.
- (c) Each shipment shall be considered a separate and independent transaction, and payment therefore shall be made accordingly. If shipments are delayed by the Buyer, payments shall become due on the date when the Seller is prepared to make shipment. If the work covered by the purchase order is delayed by the Buyer, payments shall be made based on the purchase price and the percentage of completion. Products held for the Buyer shall be at the risk and expense of the Buyer.

- 7. INSPECTION Unless otherwise specified and agreed upon, the material to be furnished under this order shall be subject to the Seller's standard inspection at the place of manufacture. If it has been agreed upon and specified in this order that Buyer is to inspect or provide for inspection at place of manufacture such inspection shall be so conducted as to not interfere unreasonably with Seller's operations and consequent approval or rejection shall be made before shipment of the materials. Notwithstanding the foregoing, if, upon receipt of such material by Buyer, the same shall appear not to conform to the contract, the Buyer shall immediately notify the Seller of such conditions and afford the Seller a reasonable opportunity to inspect the material. No material shall be returned without Seller's consent. Seller's Return Material Authorization form must accompany such returned material.
- 8. LIMITED WARRANTY AND LIMITED REMEDY The Seller warrants that the products to be delivered under this purchase order will be free from defects in material and workmanship under normal use and service. Seller's obligations under this Warranty are limited to replacing or repairing or giving credit for, at its option, at its factory, any of said products which shall, within one (1) year after shipment, be returned to the Seller's factory of origin, transportation charges prepaid, and which are, after examination, disclosed to the Seller's satisfaction to be thus defective. THIS WARRANTY IS EXPRESSED IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, AND OF ALL OTHER OBLIGATIONS OR LIABILITIES ON THE SELLER'S PART, AND IT NEITHER ASSUMES NOR AUTHORIZES ANY OTHER PERSON TO ASSUME FOR THE SELLER ANY OTHER LIABILITIES IN CONNECTION WITH THE SALE OF THE SAID ARTICLES. This Warranty shall not apply to any of such products which has the been repaired or altered, except by the Seller, or which shall have been subjected to misuse, negligence, or accident. The aforementioned provisions do not extend the original warranty period of any product which has either been repaired or or replaced by Seller.

It is understood that if this order calls for the delivery of semiconductor devices which are not furnished and fully encapsulated, that no warranty, statutory, expressed or implied, including the implied warranty of merchantability and fitness for a particular purpose, shall apply. All such devices are sold as-is, where-is.

- 9. PATENT INDEMNIFICATION Buyer shall hold Seller harmless from and defend Seller against any cost, expenses, damages or liabilities arising from Seller's compliance with Buyer's designs or specifications. Except as set forth above, the Seller agrees to protect and hold harmless the Buyer from any and all claims, demands, proceedings, actions, liabilities and costs resulting from any alleged infringement of patents in the United States owned by third parties by Products purchased by Buyer from Seller, provided the Buyer gives to Seller prompt notice of any such claim made against the Buyer and authorizes the Seller to settle or defend any such claim, demand, proceeding or action and assists the Seller in so doing (at the Seller's expense) upon request by the Seller. Should, as a result of any such claim, demand, proceeding or action, the Buyer be enjoined from selling or using the product, the Seller shall either (1) procure for the Buyer the right to use or sell the product; (2) modify the product so that it becomes noninfringing; (3) upon return of the product provide to the Buyer a noninfringing product meeting the same functional specifications as the product, or (4) authorize the return of the product to the Seller and upon its receipt refund to the Buyer the cost of the product plus transportation charges. The foregoing states the entire liability of the Seller for infringement of the patents of third parties and, in particular, the Seller has no obligation to indemnify the buyer for infringement of patents resulting from combinations of the product with other products whether or not supplied by the Seller. THIS PROVISION IS STATEOI IN LIEU OF ANY OTHER EXPRESSED, IMPLIED. OR STATUTORY WARRANTY AGAINST INFRINGEMENT AND SHALL BE THE SOLE AND EXCLUSIVE REMEDY FOR PATENT INFRINGEMENT OF ANY
- 10. DAMAGE LIMITATION INDEPENDENTLY OF ANY OTHER LIMITATION HEREOF AND REGARDLESS OF WHETHER THE PURPOSE OF SUCH LIMITATION IS SERVED, IT IS AGREED THAT IN NO EVENT SHALL SELLER BE LIABLE FOR SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES OF ANY KIND UNDER THIS ORDER.
- 11. SALE CONVEYS NO LICENSE Seller's products are offered for sale and are sold by Seller subject in every case to the condition that such sale does not convey any license, expressly or by implication, estoppel or otherwise, under any patent claim with respect to which Seller can grant licenses covering a completed equipment, or any assembly, circuit, combination, method or process in which any such products are used as components (notwithstanding the fact that such products may have been designed for use in or may only be useful in, such patented

Monolithic Memories Index Terms and Conditions of Sale

General Provisions

equipment, assembly, circuit, combination, method or process and that such products may have been purchased and sold for such use). Seller expressly reserves all its rights under such patent claims.

- 12. RETURNS AND ADJUSTMENTS Products may only be returned with prior written approval of Seller. Adjustments for defective products are subject to Seller's concurrence that the alleged defects exist, to Seller's satisfaction, after suitable inspection and test by Seller. Adjustments may include credit or replacement at the option of the Seller.
- 13. TERMINATION AND CANCELLATION (a) Buyer may terminate this contract in whole or, from time to time, in part upon written notice to Seller. In such event Buyer shall be liable for termination charges which shall include a price adjustment based on the quantity of goods actually delivered, and all costs, direct and indirect, incurred and committed for this contract together with a reasonable allowance for prorated expenses and anticipated profits.
- (b) Unless otherwise specified on the face hereof, all quantities must be released no more than twelve (12) months and shipments scheduled no more than eighteen (18) months from the date of Seller's receipt of Buyer's order, otherwise this contract may be cancelled by Seller and Buyer shall be liable for termination charges as provided herein.
- 14. NONWAIVER OF DEFAULT In the event of any default by Buyer, Seller may decline to make further shipments. If Seller elects to continue to make shipments, Seller's action shall not constitute remedies for any such default.
- 15. APPLICABLE LAW The validity, performance and construction of this contract shall be governed by the laws of the State of California.
- 16. U.S. GOVERNMENT CONTRACTS If Buyer's original purchase order indicates by contract number, that it is placed under a government contract, only the following provisions of the current Federal Acquisition Regulations are applicable in accordance with the terms thereof, with an appropriate substitution of parties, as the case may be—i.e., "Contracting Officer" shall mean "Buyer," "Contractor" shall mean "Seller," and the "Contract shall mean this order.

52.202-1. Definitions: 52.232-11, Extras; 52.212-9, Variation in Quantity; 52.232-23, Assignment of Claims; 52.228-2, Additional Bond Security; 52.225-11, Certain Communist Areas; 52.222-4, Contract Work Hours and Safety Standards Act —Overtime Compensation; 52.222-20, Walsh-Healy Public Contracts Act; 52.22-25, Equal Opportunity; Officials Not to Benefit; 52.203-5, Covenant Against Contin-

gent Fees; 52.249-1, Termination for Convenience of the Government (Fixed Price) (Short Form) (only to the extent that Buyer's contract is terminated for the convenience of the government); 52.2-1, Contractor Inspection Requirements; 52.227-1, Authorization and Consent; 52.227-2, Notice and Assistance Regarding Patent and Copyright Information; 52.247-1, Commercial Bills of Lading Notations; 52.223-35, Affirmative Action for Special Disabled and Vietnam Era Veterans; 52.222-1, Notice to the Government of Labor Disputes; 52.215-1, Examination of Records by Comptroller General; 52.220-3, Utilization of Labor Surplus Area Concerns.

- 17. ASSIGNMENT This contract shall be binding upon and inure to the benefit of the parties and the successors and assigns of the entire business and good will of either Seller or Buyer, or of that part of the business of either used in the performance of this contract, but shall not be otherwise assignable.
- 18. MODIFICATION This contract constitutes the entire agreement between the parties relating to the sale of goods described on the face hereof, and no addition to or modification of any provision upon the face or reverse of this contract shall be binding upon Seller unless made in writing and signed by a duly authorized representative of Seller located in Santa Clara, California. Buyer hereby acknowledges that he has not entered into this agreement in reliance upon any warranty or representation by any person or entity except for the warranties or representations specifically set forth herein.
- 19. GENERAL The Seller represents that with respect to the production of the articles and/or the performance of the services covered by this order, it will fully comply with all requirements of the Fair Labor Standards Act of 1938, as amended.
- 20. PROPERTY RIGHTS AND TOOLING The design, development or manufacture by Seller of a product for a specific customer shall not be deemed to produce a work made for hire and shall not give to the customer any copyright interest in the product or any interest in all or any portion of the mask works relating to the product. All such rights shall remain the property of Seller. Notwithstanding the foregoing, Seller will provide a custom product (e.g., personalized gate array, cell library or full custom) utilizing a logic design supplied by a customer exclusively to that customer absent written agreement to the contrary with the customer.
- 21. VARIATION IN QUANTITY If this order calls for a product not listed in Seler's current catalog, or for a product which is specially programmed for Buyer, it is agreed that Seller may ship a quantity which is five percent (5%) more or less than the ordered quantity and that such quantity shipped will be accepted and paid for in full satisfaction of each party's obligation hereunder for the quantity ordered.

Quality System

The quality system at Monolithic Memories is based on MIL-Q-9858, "Quality Program Requirements," MIL-I-45208, "Inspection System Requirements," and MIL-M-38510. Appendix A. "Product Assurance Program." Mil-M-38510 plays a significant role in structuring Monolithic Memories' Quality Program as specified herein.

Monolithic Memories has facilities certified by DESC, Defense Electronics Supply Center, to qualify and manufacture Class B Schottky Bipolar PROMS and Programmable Array Logic devices, in accordance with the requirements of MIL-M-38510. This certification included a successful audit of our quality system to the stringent requirements of Appendix A of MIL-M-38510 which defines a Product Assurance Program tailored for integrated circuit manufacturers by DESC. This same quality system has also met the strict requirements of both "controlled" and "captive" line programs connected with our special Hi-Rel programs.

The quality accent at Monolithic Memories is on process control as reflected in the use of many monitors and audits rather than gate inspection. This philosophy is consistent with building in quality and reliability rather than attempting to screen for it.

Process Control

Monolithic Memories manufacturing process uses advanced techniques to reduce random defects and produce consistent optimum quality. Typical techniques employed are:

- Redundant Masking
- · Pellicalized Masks
- Direct Step on Wafer Processing

These processes although more costly, result in significant quality and reliability improvements. During the initial production stages of new designs and periodically thereafter. engineering characterizes the design process compatibility by careful sample selection of lots reflecting process variable extremes.

Product Reliability Programs

Monolithic Memories has an ongoing reliability program for military and commercial products, each utilizing the appropriate test methods of MIL-STD-883. This program provides for a consistent database in the following areas:

- Product/Process Reliability Data
- · Qualification of Raw Materials

- Customer Quality Conformance
- · Reliability verification of state of the art design and production techniques.

Quality Monitors

MMI constantly monitors product quality and reliability through the following ongoing programs:

- · Reliability assessments of all products, processes and packages.
- · Inprocess and Final product quality measurements.
- · Process and product quality feedback at all key manufacturing points.
- · Positive corrective action and verification.

Screening

Much of the assembly and processing is performed offshore at facilities owned by or qualified by MMI. These facilities are routinely monitored by Monolithic Memories personnel to our quality system requirements.

Standard Commercial product receives the following screens and monitors to insure the highest possible quality.

•	Droop	Inspection -
•	riecab	nisoechon

MIL-Standard 883 Level B

· Temperature Cycle Constant Acceleration Ongoing daily monitor to confirm the AQL levels are met


- Fine and Gross Leak
- or exceeded.

- Final Electrical Test
- · Visual and Mechanical Inspection

The standard product AQL levels which Monolithic Memories guarantees are listed in the table on this page.

Quality Assurance (AQL) Levels

TEST	AQL TEMPERANCE					
Hermeticity (includes fine and gross)	.1					
Electrical						
DC at 25°C	.065					
Functional at 25°C	.065					
AC at 25°C	.25					
DC at Temperature Extremes	.25					
Functional at Temperature Extremes	.25					
AC at Temperature Extremes	.25					



4	PLE™
5	PAL®/HAL® Circuits
6	System Building Blocks/HMSI™
7	FIFO
8	Memory Support
9	Arithmetic Elements and Logic
10	Multipliers/Dividers
11	8-Bit Interface
12	Double-Density PLUS™ Interface
13	ECL10KH
14	General Information
15	Advanced Information

Package Drawings

Representatives/Distributors

Introduction

PROM

Table of ContentsMILITARY PRODUCTS DIVISION

Contents for Section 2 2-2
Introduction 2-5
Standard Processing Flows 2-3
JAN Program 2-4
M38510 Slash Sheet Cross Reference to
Generic Part Number 2-4
DESC Drawing Program 2-5
DESC Drawing/Generic Part Type Cross Reference 2-5
Small PAL20 Devices
New DESC Drawing Number Insert 2-6
Medium PAL20 Devices 2-6
Quality Programs 2-7
Generic Data 2-8
Manufacturing and Screening Locations 2-8
Manufacturing Capabilities 2-6
A.C. Testing
VIL/VIH Parametric Information 2-9
Electro Static Discharge 2-9
Major Program Participation 2-9
Military PROM Performance Analysis
Package Information
rackage illicillation





Introduction

In August, 1982 Monolithic Memories Inc. formed a Military Products Division. Although Monolithic Memories has participated in the defense market for some time, we feel that by focusing on this very demanding customer base with a totally dedicated resource, we can provide aerospace and military systems manufacturers with a new industry standard of service and responsiveness.

Monolithic Memories offers devices to a full complement of military screening levels:

Monolithic Memories Inc. Level S JAN 38510 Class B DESC Drawing Program Mil-Std-883 Class B Monolithic Memories Inc Mil-Temp Product

In addition, we welcome the opportunity to review and quote to customer source control drawings. Our spec Review group is measured to a 2 week turn-around time on drawing reviews, so our customers will receive a timely response on our ability to meet custom requirements.

Monolithic Memories is Certified by the Defense Electronics Supply Center to assemble and test JAN 38510 Class B devices 38510 Class B devices at its Sunnyvale, California.

Offshore Assembly facilities for Mil-Std-883 Class B devices are located in Penang, Malaysia.

Standard Processing Flows

Monolithic Memories Processing and Screening flows are organized to provide a broad selection of processing options, structured around the most commonly requested customer flows.

Standard processing flows which the Military Products Division currently operates to include:

Monolithic Memories Inc. Modified Level S JAN 38510 Class B DESC Drawing Program Mil-Std-883 Class B Monolithic Memories Inc. Mil-Temp Product

In addition, these flows are expanded to provide for factory programming on PAL circuits and PROMS, when required by our customers.

Major benefits can be realized by ordering product to standard flows whenever possible:

- Minimize need for source control drawings.
- Cost savings on unit cost no price adders for custom processing.
- Improved lead time no spec review or negotiation time, plus the ability to pull product from various work-in-process stages or purchase product from finished goods inventory.

For your reference, we have included our Modified Level S flow, our Mil-Std-883 Class B flow and our Mil-Temp Product flow. For your planning purposes, we have included typical throughput times for each operation, as product proceeds through the processing flow.

It is the policy of Monolithic Memories, to always operate to the most current revision of Mil-Std-883.



JAN Program

Monolithic Memories is certified by the Defense Electronics Supply Center to fabricate wafers in our 4-inch fab lines and to assemble and test MIL-M-38510 Class B PROMs and PAL circuits in our Sunnyvale facilities. Monolithic Memories has, in addition, been awarded full laboratory suitability to conduct all qualification and quality conformance testing in accordance with MIL-STD-883. Method 5005.

Monolithic Memories has listed in the Qualified Parts List Part I*, a 5301-ID (M38510/20302BEA) and a PAL16R4AJ (M38510/50404BRA), and in Part II a PAL10H8J (M38510/50301BRA) PAL14H4J (M38510/50306BRA), PAL16R8AJ (M38510/50401BRA), PAL16L8AJ (M38510/50402BRA), PAL16R6AJ (M38510/50403BRA) and a 53S841J (M38510/20908BVA).

Near Future QPL I plans include the:

PAL10H8J PAL16R8AJ
PAL14H4J 53S441J (1K×4 PROM)
PAL10L8J 53S841J (2K×4 PROM)
PAL16R6AJ 53S1681J (2K×8 PROM)
PAL16L8AJ 53S3281J (4K×8 PROM)

Selected devices will be further qualified in leadless chip carriers.

Long term QPL I plans include FIFO's, Low-Power PAL circuits, New PAL Families as they are introduced, and Registered PROMs.

Our goal in the Military Products Division is to support the JAN38510 Program with a continual flow of new high-performance, Advanced Technology Products.

Monolithic Memories Products for which slash sheet specifications currently exist are listed in the "M38510 Slash Sheet Cross Reference to Generic Part Number."

M38510 Slash Sheet Cross Reference to Generic Part Number

M38510	01	02	03	04	05	06	07	08	09	10
203	5300-1	5301-1					14.14			a department
204	53S240	53S241					1 4 7	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	er i i i i i i i i i i i i i i i i i i i	SA F High
206	53S440	53S441						7.		
207	53\$080	53S081								
208	5340-2	5341-2		5348-2	5349-2				4 14	4 1 1
209	53\$840	53\$841	5380-2	5381-2						
210		53S1681			(Will b	e adding 535	31641)			
211		53S3281								
503	10H8	12H6	14H4	16H2	16C1	10L8	12L6	14L4	16L2	
504	16L8A	16R8A	16R6A	16R4A	16X4	16A4	16L8A-2	16R8A-2	16R6A-2	16R4A-2
505	20L8A	20R8A	20R6A	20R4A						

^{*} Listings are based on QPL-38510-61, dated 1 October 1984.



DESC Drawing Program

Monolithic Memories is an active participant in the DESC Drawing Program. For contracts invoking MIL-STD-454 we offer our full PAL product line to DESC Drawings 81035 and 81036. Monolithic Memories is also approved to supply the 32K PROM to DESC Drawing 82008. The idea behind the DESC Drawing Program is to standardize MIL-STD-883B microcircuits where fully qualified JAN product is not available. The advantage to the user is that DESC Drawings are a cost effective alternative to source control drawings and are offered as off-the-shelf stocking items by IC manufacturers participating in the program.

Since semiconductor demand is on the rise, and lead times will be a major concern, DESC Drawings should always be considered to improve availability over source control drawings. It is standard practice at Monolithic Memories to convert our 883B processing to DESC Drawings for all products which we are approved to supply. Monolithic Memories Inc. then dual marks devices with both the DESC Drawing Number and the Generic Part Number. DESC approved products can then be procured to either part number as standard product through both OEM and distributor channels.

The following cross reference will allow you to determine the appropriate DESC Drawing part numbers for each PAL product and the 32K PROM. Future DESC print activity will incide new PAL products and registered PROMs. Monolithic Memories will work with DESC to continually generate new drawings, which will provide a steady flow of advanced technology products to standardized specifications.

DESC Drawing/Generic Part Type Cross Reference

81035	01		
DESC DRAWING PART NO.:			

Small PAL 20 Devices:

DESC Drawing	Generic Part Number	Replacement JAN Specification Part Number
8103501RX	PAL10H8MJ883B	M38510/50301BRX
81035012X	PAL10H8ML883B	M38510/50301B2X
8103501YX	PAL10H8MF883B	M38510/50301BYX
8103502RX	PAL12H6MJ883B	M38510/50302BRX
81035022X	PAL12H6ML883B	M38510/50302B2X
8103502YX	PAL12H6MF883B	M38510/50302BYX
8103503RX	PAL14H4MJ883B	M38510/50303BRX
81035032X	PAL14H4ML883B	M38510/50303B2X
8103503YX	PAL14H4MF883B	M38510/50303BYX
8103504RX	PAL16H2MJ883B	M38510/50304BRX
81035042X	PAL16H2ML883B	M38510/50304B2X
8103504YX	PAL16H2MF883B	M38510/50304BYX
8103505RX	PAL16C1MJ883B	M38510/50305BRX
81035052X	PAL16C1ML883B	M38510/50305B2X
8103505YX	PAL16C1MF883B	M38510/50305BYX
8103506RX	PAL10L8MJ883B	M38510/50306BRX
81035062X	PAL10L8ML883B	M38510/50306B2X
8103506YX	PAL10L8MF883B	M38510/50306BYX
8103507RX	PAL12L6MJ883B	M38510/50307BRX
81035072X	PAL12L6ML883B	M38510/50307B2X
8103507YX	PAL12L6MF883B	M38510/50307BYX
8103508RX	PAL14L4MJ883B	M38510/50308BRX
81035082X	PAL14L4ML883B	M38510/50308B2X
8103508YX	PAL14L4MF883B	M38510/50308BYX
8103509RX	PAL16L2MJ883B	M38510/50309BRX
81035092X	PAL16L2ML883B	M38510/50309B2X
8103509YX	PAL16L2MF883B	M38510/50309BYX



New DESC Drawing Number Insert Medium PAL20 Devices

	DESC DRAWING	GENERIC PART NUMBER	REPLACEMENT JAN SPECIFICATION PART NUMBER
	8103601RX	PAL16L8MJ883B	M38510/50401BRX*†
	81036012X	PAL16L8ML883B	M38510/50401B2X*
	8103601YX	PAL16L8MF883B	M38510/50401BYX*
	8103602RX	PAL16R8MJ883B	M38510/50401B2X*†
	81036022X	PAL16R8ML883B	M38510/50402B2X*
	8103602YX	PAL16R8MF883B	M38510/50402BYX*
	8103603RX	PAL16R6MJ883B	M38510/50403BRX*
	81036032X	PAL16R6ML883B	M38510/50403B2X*
	8103603YX	PAL16R6MF883B	M38510/50403BYX*
	8103604RX	PAL16R4MJ883B	M38510/50404BRX*†
	81036042X	PAL16R4ML883B	M38510/50404B2X*
	8103604YX	PAL16R4MF883B	M38510/50404BYX*
	8103605RX	PAL16x4MJ883B	M38510/50405BRX
	81036052X	PAL16x4ML883B	M38510/50405B2X
	8103605YX	PAL16x4MF883B	M38510/50405BYX
	8103606RX	PAL16A4MJ883B	M38510/50406BRX
	81036062X	PAL16A4ML883B	M38510/50406B2X
	8103606YX	PAL16A4MF883B	M38510/50406BYX
	8103607RX	PAL16L8AMJ883B	M38510/50401BRX†
	81036072X	PAL16L8AML883B	M38510/50401B2X
	8103607YX	PAL16L8AMF883B**	M38510/50401BYX
	8103608RX	PAL16R8AMJ883B	M38510/50402BRX†
	81036082X	PAL16R8AML883B	M38510/50402B1X
	8103608YX	PAL16R8AMF883B**	M38510/50402BYX
	8103609RX	PAL16R6AMJ883B	M38510/50403BRX†
	81036092X	PAL16R6AML883B	M38510/50403B2X
	8103609YX	PAL16R6AMF883B**	M38510/50403B2X M38510/50403BYX
	8103610RX	PAL16R4AMJ883B	M38510/50404BRX†
	81036102X	PAL16R4AML883B	M38510/50404B2X
	8103610YX	PAL16R4AMF883B**	M38510/50404BYX
	8103611RX	PAL16L8A-2MJ883B	M38510/50407BRX
	81036112X	PAL16L8A-2ML883B	M38510/50407B2X
	8103611YX	PAL16L8A-2MF883B**	M38510/50407BYX
	8103612RX	PAL16R8A-2MJ883B	M38510/50408BRX
	81036122X	PAL16R8A-2ML883B	M38510/50408B2X
	8103612YX	PAL16R8A-2MF883B**	M38510/50408BYX
1 /	8103613RX	PAL16R6A-2MJ883B	M38510/50409BRX
	81036132X	PAL16R6A-2ML883B	M38510/50409B2X
	8103613YX	PAL16R6A-2MF883B**	M38510/50409B2X
	8103614RX	PAL16R4A-2MJ883B	M38510/50410BRX
	8103614AX	PAL16R4A-2ML883B	M38510/50410BAX
	8103614YX	PAL16R4A-2ME883B**	M38510/50410B2X M38510/50410BYX
	8412901JX	PAL20L8AMJ883B	M38510/50501BJX
	84129013X	PAL20L8AML883B	M38510/50501B3X
	8412902JX 84129023X	PAL20R8AMJ883B PAL20R8AML883B	M38510/50502BJX M38510/50502B3X
	8412903JX 8412903JX	PAL20R8AML883B PAL20R6AMJ883B	M38510/50502B3X M38510/50503BJX
	84129033X 84129033X		M38510/50503BJX M38510/50503B3X
	84129033X 8412904JX	PAL20R6AML883B	
		PAL20R4AMJ883B	M38510/50504BJX
	88412904JX 84129043X	PAL20R4AMJ883B PAL20R4AML883B	M38510/50504BJX M38510/50504B3X
PROM:	82008B1JX	53S3281MJ883B	M38510/21102BJX
	82008B13X	53S3281ML883B	M38510/21102B3X M38510/21102B2X

^{*} For New Medium 20-pin PAL Designs, only the "A" versions of these products are recommended. (See DESC Nos 8103607 through 8103610). Only the "A" versions of the medium PAL family are planned for JAN qualification by Monolithic Memories Inc., and will be more readily available for customer production needs over time.

^{**} The Military Products Division will be converting from the bottom-brazed flatpack to a "W" package cerpack during 1985.

[†] Inactive for new design for the R Case outline only. Use applicable QPL M38510 device.



Quality Programs

The Military Product Division quality system conforms to the following Mil-Standards:

Mil-M-38510, Appendix A, "Product Assurance Program" Mil-Q-9858, "Quality Program Requirements" Mil-I-45208, "Inspection System Requirements"

Monolithic Memories facilities in Sunnyvale are certified by the Defense Electronics Supply Center (DESC), to manufacture and qualify Schottky Bipolar PROMs and PAL circuits in accordance with Mil-M-38510 Class B. This certification was a result of a successful audit of our production and quality systems to the stringent requirements of Mil-M-38510. Monolithic Memories has also demonstrated compliance with the strict requirements of both controlled and captive lines connected with special Military programs.

Quality Assurance

Following 100% screening, the Military Products Division samples all products processed in conformance with MIL-STD-883 Class B to the following LTPD levels:

Test	LTPD
DC 25°C	2
DC +125°C	3
DC -55°C	5
Functional at 25°C	2.
Functional at Temperature Ex	xtremes 5
AC 25°C	2
AC +125°C	3
AC -55°C	5

The Military Products Division ensures outgoing product quality and integrity by performing inspection Lot Group A's and B's per Mil-Std-883 Method 5005, conducting self audits in all areas involved in screening tests per Method 5004 of Mil-Std-883, gating all shipments to our customers, and maintaining a calibration control system in accordance with Mil-Std-45662.

For products requiring programming prior to AC tests, testing is performed utilizing MIL-M-38510 Slash Sheet sample plans.

Product Qualification/ Quality Conformance Inspection (QCI)

The Military Products Division has a quality conformance testing program in accordance with Mil-Std-883, Method 5005.

Quality Conformance Testing provides necessary feedback and monitors several areas:

- Reliability of Product/Processes
- Vendor Qualification for Raw Materials
- Customer Quality Requirements
- Maintain Product Qualification
- Engineering Monitor on Products/Processes

Standard procedures for new product release specify that Monolithic Memories' Reliability Department, as a minimum, conduct full qualification testing per Method 5005 of Mil-Std-883. Once qualified, each package type (from each assembly line) and device (by technology group as delineated in Mil-M-38510) are incorporated into Monolithic Memories Quality Conformance Inspection program which utilizes the requirements of Mil-M-38510.

When Military Programs do not require that QCI data be run on the specific lot shipped, Monolithic Memories Quality Conformance program allows customers to obtain generic data on all product families manufactured by the Military Products Division. Generic Qualification Data enables customers to eliminate costly qualification and descruct unit charges, and also improves delivery time by a factor of eight to ten weeks. The following generic data is available:

Group B-Package related tests

- QCI is performed every 6 weeks of manufacture on each package type.
- Any device type in the same package type may be used regardless of the specific part number.
- · Purpose: To monitor assembly integrity.

Group C—Product/Process related tests

- QCI is performed every 13 weeks of manufacture, on representative devices from the same microcircuit group.
- Life test data may be used to qualify similar technologies.
- Purpose: To monitor the reliability of the process and parametric performance for each product technology.
- Monolithic Memories Group C Generic Families:
 - 1. Programmable Product
 - -PROMS-Schottky Nichrome
 - -PROMS-Titanium Tungsten
 - -PAL Circuits
 - 2. Logic, Multipler, Fifo
 - 3. Octal Interface

Group D - In-depth package related tests

- QCI is conducted every 26 weeks using devices which represent the same package construction and lead finish.
- Any device type in the same package type may be used regardless of the specific part number.
- Purpose: To monitor the reliability and integrity of various package materials and assembly processes.

Generic Data:

Monolithic Memories Generic Data Program is based on MIL-M-38510, which allows for shipments based on 26 weeks of coverage for Group C Testing and 36 weeks of coverage for Group D Testing

Should circumstances arise where generic coverage to MIL-M-38510 is not possible, Monolithic Memories reserves the right to ship product based on 52 weeks of generic Group C and/or D coverage per MIL-M-883 Revision C, Paragraph 1.2.1b (17) dated 15 August 1984.

Manufacturing and Screening Locations

JAN Products, Monolithic Memories Modified Level "S," and customer orders which call for U.S.A. assembly, are manufactured in our DESC certified assembly line in Sunnyvale, California.

Mil-Std-883 Class B products, and orders to source control drawings, where stateside build is not required, are assembled at our Penang, Malaysia facility. This facility is qualified by Monolithic Memories Quality Department, as well as by many of our customers, to manufacture Mil-Std-883 Class B product. Conformance to Mil-Std-883 requirements is routinely monitored through audits at the Penang facility, as well as incoming inspections in Sunnyvale prior to completion of Burn-In and Final Test. Manufacturing capabilities for each Monolithic Memories facility are highlighted on the chart below.


Manufacturing Capabilities

	Sunnyvale	Penang
Assembly	Х	Х
Precap Inspection	X	X
Environmental Testing	X	X
Electrical Pre-Test	X	X
Burn-In	X	X
Post Burn-In Electricals	X	X
Group A Testing	X	
Mark	X	X
Factory Programming (when applicable)	X	
Qualification and Quality Conformance Testing	X	

To identify the assembly location of each military device, the Country of origin is marked on all products prior to shipment. Products assembled in our stateside facility in Sunnyvale, California, will have "USA" marked on the topside of the device. The exception to this is JAN 38510 product, which is marked to the Mil-M-38510 requirements only.

Offshore built product, which is manufactured in Penang, Malaysia, will have "Malaysia" marked on the bottomside of the device.

Marking Example:



AC Testing

Although Monolithic Memories offers a large selection of programmable products, it must be pointed out that AC Testing cannot be performed on many of our product types without their being programmed. For those devices which must be programmed prior to AC Tests and are ordered unprogrammed, Monolithic Memories must "quarantee" their AC Performance.

Newer devices in the PROM and PAL families do allow preprogram AC testability.

Since the **guaranteeing** of parameters can be a serious concern for the Military user, we have outlined several approaches to address the AC screening issue.

- Monolithic Memories can pull a Sample from a lot using our own Standard patterns (designed to blow in excess of 50 percent of the fuses) and perform AC testing at 25°C, and temperature extremes.
 - a) PAL products processed to DESC prints include programmability samples and AC testing at room temperature as a standard.
 - b) AC at high- and low-temperature extremes is a cost adder to standard processing.
- Monolithic Memories can program parts using custom programs submitted by the customer. AC can then be done with the following options:
 - a) Sample AC at 25°C
 - b) Sample AC at 25° C, -55° C, 125° C
 - c) 100% AC at 25°C
 - d) 100% AC at 25° C, –55° C and 125° C (not available on PAL products)

Options b through d are cost adders to basic processing.

On PAL products where custom programming is performed and AC testing is required, additional vector generation and fault coverage analysis is required, as well as AC program checkout. Non-recurring engineering charges are applicable to this type of requirement.

To give you an idea of delivery differences for the options discussed above, general lead times are as follows:

 Unprogrammed: Cerdip, 4-6 weeks Flat pack, 8-12 weeks

Leadless, 6-12 weeks

- (consult monthly leadtime guide for individual part types).
- Unprogrammed product using our standard pattern to verify AC at room temperature on sample basis (option 1). Add 2 weeks to standard delivery.
- Programmed product using customer programs with sample AC (option 2a and b). Contact factory for delivery. Delivery quoted will be after receipt of customer design package.
- 100% AC testing at 25°C—Standard Monolithic Memories pattern or customer pattern, (option c). Contact factory.

Remember, for ProPALs, customer must provide design package including Boolean Equations, "Seed" function test sequence, package stipulation and AC test vectors, when required. Delivery quotes for this type of product begin **after** receipt of this data from the customer.

VIL/VIH Parametric Information

VIL and VIH as specified are input conditions at which the device is designed to meet all D.C. and functional performance characteristics.

Typical test conditions used for VIL and VIH are 0.0 and 3.0 volts. When utilizing these as input conditions for testing purposes, consideration must be given to test equipment noise levels and equipment limitations. VIL and VIH limits are absolute values with respect to the ground pin(s) on the device and includes all overshoots due to test equipment noise.

ElectroStatic Discharge

The Military Products Division of Monolithic Memories has fully implemented static control procedures throughout its facilities in Penang, Malaysia and Sunnyvale, California.

All manufacturing areas where product is processed or handled, including our Reliability Labs, Engineering Labs, etc., have full static control such as wrist straps, antistatic smocks, grounded stainless steel tables, conductive mats and ion generators wherever necessary.

All product is moved throughout our facilities and shipped to customers in static shielded containers.

An ESD identifier is marked on all products in front of the date code, and all shipping containers are labeled with an ESD Caution Message. These procedures have been implemented, and will continually be reviewed, to ensure that our customers receive only the highest quality product form the Military Products Division.

Major Program Participation

Monolithic Memories is a supplier of Military components to most major Department of Defense Programs. A partial listing of program participation is provided.

AMRAAM	F-15	LAMPS	SUBACS
ASPJ	F-16	LATIRN	TRIDENT
AWACS	F-18	MILSTAR	UYK-43
B-1	HARM	PATRIOT	UYK-44
B-52	HARPOON	PERSHING	VLS
BATSON	HAWK	PHALANX	
CRUISE	HELLFIRE	SIDEWINDER	
DIVADS	IUS	SPARROW	

Military PROM Performance Analysis

Military PROM Performance Analysis (Max. Military Limits – Three State Only)

	MMI		AME)	Rayt	heon	Hai	ris	Natio	nal	Signe	etics	Jag - 15	Π
Size	Part No.	TAA/ICC	Part No.	T _{AA} /I _{CC}	Part No.	T _{AA} /I _{CC}	Part No.	T _{AA} /I _{CC}	Part No.	TAA/ICC	Part No.	TAA/ICC	Part No.	TAA/ICC
¼K 32×8	5331-1 53S081	60/125 35/125	27S19 27S19A	50/115 35/115	_		7603-2 —	60/130 —	_ 54S288	_ 45/110	82S123 82S123A	65/85 35/110	18S030 —	50/110 —
1K	5301-1	75/130		-	- -	_	7611-2	75/130	54S287	60/130	82S129	70/125	24S10	75/100
256×4 2K	53S141 5309-1	55/130 80/155	27S21 —	60/130	_		7611A-2 —	65/130 —	- 54LS471	70/100	82S129A -	35/125	28L22	75/100
256×8 2K 518×4	5306-1 53S241	75/130 55/130	27S13 27S13A	60/130 40/130	29611A —	60/130	7621-2 7621A-2	85/130 70/130	54S571 54S571A	65/130 60/130	82S131 82S131A	70/140 35/140		_
	5341-1 5341-2	80/155 70/155	_ 27S31	_ 70/175		_	7641-2 7641A-2	85/170 70/170	54S474 —	75/170 —	82S141 —	90/185 —	28S46 —	70/135 —
4K 512×8	5349-1 5349-2	80/155 70/155	_ 27S29	- 70/160	29621 29621A	80/155 60/155	7649-2 —	80/170 —	54S472 54S472A	75/170 60/155	82S147 82S147A	75/165 60/165	28S42 —	70/135 —
	53RA481 53RA481A	*25/180 *20/180	27S25 27S25A	30/185 25/185					77SR474 —	<u> </u>			, <u> </u>	*
4K	53S441 53S441A	55/140 50/140	_ 27S33A	_ 45/145	<u>-</u>		-		54S573A —	60/140 —	82S137A -	70/150 —		
1K×4	53DA441 53DA442	*25/180 *25/180	27S65 27S65	30/190 30/190	-	_	·	_	<u> </u>	_				_
8K 1K×8	5381-1 5381-2	125/175 70/175	_ 27S181	- 80/185	29631 29631A	90/170 60/170	7681-2 —	90/170 —	77S181	_ 75/170	82S181 82S181A	90/185 80/185	28S86 28S86A	65/170 50/170
8K Reg 1K×8	53RS881 53RS881A	*25/180 *20/180	27S37 27S37A	30/185 25/185	_		_	_	_	_	_			
8K 2K×4	53S841 53S841A	55/150 50/150	27S185 27S185A	55/150 45/150	29651A —	70/170 —	7685-2 —	90/170 —	77S185 —	75/140 —	82S185A -	80/160 —	24S81 -	85/175 —
16K 2K×8	53S1681 53S1681A	60/185 45/185	27S191 27S191A	65/185 50/185	29681A —	70/180 —	76161-2 —	80/180 —	77S191 —	80/175 —	82S191A -	70/185 —	=	=
16K Reg.	53RA1681 53RA1681A	*25/185 *20/185	27S45/47 27S45/47A	30/185 25/185	_	_	_	_		_		=	=	
2K×8	53RS1681 53RS1681A	*25/185 *20/185	27S45/47 27S45/47A	30/185 25/185	_	_		_				=	=	
16K 4K×4	53S1641 53S1641A	65/175 50/175	27S41 27S41A	65/170 50/170	_	_	76165-2 —	80/170 —	-		-		_	
16K Diag. 4K×4	53D1641 53DA1643	*25/190 *25/190	27S85 27S85	30/190 30/190	_	= ,	_		·	= 1	3 = 3	_ ;	= =	
32K 4K×8	53S3281 53S321A	60/190 50/190	27S43 27S43A	65/185 55/185	29671A —	80/195 —	76321-2 —	75/190 —	77S321 —	65/190 —	82S321 —	80/185 —	=	

^{*} TCLK.



Package Information Leadless Chip Carrier/Pin Grid Array

Monolithic Memories' Military Products Division offers, with few exceptions, our entire product line in square, ceramic/gold leadless chip carriers. In addition, we also offer the MEGAPAL 64R32 and the 54S556 in a square, ceramic/gold 88-pin-grid-array package.

INTERFACE CIRCUITS

20 square LCC

PROM CIRCUITS (Programmable Read Only Memories)

- 20 square LCC
- 28 square LCC

PLE CIRCUITS (Programmable Logic Elements)

- 20 square LCC
- 28 square LCC

PAL/*HAL CIRCUITS (Programmable Array Logic)

- 20 square LCC
- 28 square LCC
- 44 square LCC
- 84 square LCC

HMSI CIRCUITS (High-Complexity Medium Scale Integration)

• 28 square LCC

FIFO CIRCUITS (First-In-First-Out Memories)

- 20 square LCC
- 28 square LCC

8 BIT/DOUBLE-DENSITY INTERFACE CIRCUITS

- 20 square LCC
- 28 square LCC

ARITHMETIC ELEMENT/LOGIC CIRCUITS

20 square LCC

MULTIPLIER CIRCUITS

- 44 square LCC
- 84 square LCC (cavity down)**

DRAM CONTROLLERS/DRIVER CIRCUITS

• 52 square LCC


PAL/*HAL CIRCUIT (Programmable Array Logic)

88 square PGA

MULTIPLIER CIRCUIT

- 88 square PGA
- * HALs are the mask-programmable versions of PALs.





PLETM.

Table of ContentsPROMs

Contents of Se	ction 3	. 9 . 9 9 . 9	3-2	53/63RA481	512x8 bit	Registered	
PROM Selection	n Guide		3-3	53/63RA481A	512x8 bit	Registered	
		e		53/63RS881	1024x8 bit	Registered	
TIW PROM Far	mily			53/63RS881A	1024x8 bit	Registered	
53/63S080	32x8 bit	Standard TiW	3-5	53/63RA1681		egistered w/Asyn. Enable	
53/63S081	32x8 bit	Standard TiW	3-5	53/63RA1681A		egistered w/Asyn. Enable	
63S081A	32x8 bit	Standard TiW	3-5	53/63RS1681		egistered w/Sync. Enable	
53/63S140	256x4 bit	Standard TiW	3-9	53/63RS1681A		egistered w/Sync. Enable	
53/63S141	256x4 bit	Standard TiW	3-9	53/63DA441		iagnostic Registered	
53/63S141A	256x4 bit	Standard TiW	3-9	53/63DA442	1024x4 bit D	iagnostic Registered	3-65
53/63S240	512x4 bit	Standard TiW 3	3-13	53/63DA841		iagnostic Registered	
53/63S241	512x4 bit	Standard TiW 3	3-13			chronous Enable	
53/63S241A	512x4 bit	Standard TiW 3	3-13			ıt Initialization	
53/63S280	256x8 bit	Standard TiW 3	3-17	53/63D1641		iagnostic Registered	3-84
53/63S281	256x8 bit	Standard TiW 3	3-17	53/63DA1643		iagnostic Registered	
53/63S281A	256x8 bit	Standard TiW 3	3-17			tialization	
53/63\$440	1024x4 bit	Standard TiW 3	3-21	TiW PROM Pro	grammer Ref	erence Chart	3-100
53/63S441	1024x4 bit	Standard TiW 3	3-21	Generic NCR F	•		
53/63S441A	1024x4 bit	Standard TiW 3	3-21	53/6308-1	256x8 bit	Standard PROM	
53/63\$480	512x8 bit	Standard TiW 3	3-25	53/6309-1	256x8 bit	Standard PROM	
53/63S481	512x8 bit	Standard TiW 3	3-25	53/6340-1	512x8 bit	Standard PROM	
53/63S481A	512x8 bit	Ctairida a tree treeting	3-25	53/6341-1	512x8 bit		3-102
53/63\$841	2048x4 bit	Standard TiW 3	3-29	53/6341-2	512x8 bit		3-102
53/63S841A	2048x4 bit	Standard TiW 3	3-29	53/6348-1	512x8 bit	Standard PROM	
53/63S1641	4096x4 bit	Standard TiW 3	3-33	53/6349-1	512x8 bit	Standard PROM	
53/63S1641A	4096x4 bit		3-33	53/6349-2	512x8 bit	Standard PROM	
53/63S1681	2048x8 bit	Ottainadia iiii iiiiiiiii	3-37	53/6380-1	1024x8 bit	Standard PROM	
53/63S1681A	2048x8 bit	Standard TiW 3	3-37	53/6380-2	1024x8 bit		3-102
53/63S3281	4096x8 bit	Standard TiW 3	3-41	53/6381-1	1024x8 bit	Standard PROM	
53/63S3281A	4096x8 bit	Standard TiW 3	3-41	53/6381-2	1024x8 bit	Standard PROM	3-102
				NiCr PROM Pr	ogrammer Re	ference Chart	3-109

*Preliminary information

PROM SELECTION GUIDE

PROMS

Device Number	Pins	Size	Output	T _{AA} (ns) Com'l/Mil	I _{CC} (mA) Com'I/Mil
53/63S080 53/63S081 63S081A	16 (20)	¼K 32×8	OC TS TS	25/35 25/35 /25	125
53/63S140 53/63S141 53/63S141A	16 (20)	1K 256×4	OC TS TS	45/55 45/55 30/40	130
53/63S240 53/63S241 53/63S241A	16 (20)	2K 512×4	OC TS TS	45/55 45/55 35/45	130
53/6308-1 53/6309-1	20	2K	OC TS	70/80	155
53/63\$280 53/63\$281 53/63\$281A	20 (20)	256×8	OC TS TS	45/50 45/50 28/40	140
53/63S440 53/63S441 53/63S441A	18 (20)	4K 1K×4	OC TS TS	45/55 45/55 35/50	140
53/6340-1 53/6341-1 53/6341-2	24 (28)		OC TS TS	70/80 70/80 55/70	155 155/175
53/6348-1 53/6349-1 53/6349-2	20	4K 512×8	OC TS TS	70/80 70/80 55/70	155 155/175
53/63S480 53/63S481 53/63S481A	20 (20)		OC TS TS	45/50 45/50 30/40	155
53/63S841 53/63S841A	18 (28)	8K 2K×4	TS	50/55 35/50	150
53/6380-1 53/6381-1	0.4		OC TS	90/125	175
53/6380-2 53/6381-2	24	8K 1K×8	OC TS	70/90 55/70	
63S880* 63S881* 63S881A*	24 (28)		OC TS TS	50/60 50/60 30/40	170/175
53/63S1641 53/63S1641A	20	16K 4K×4	TS	50/65 35/50	175
53/63S1681 53/63S1681A	24 (28)	16K 2K×8	TS	50/65 35/50	185
53/63S3281 53/63S3281A	24 (28)	32K 4K×8	TS	50/60 40/50	190

^{() =} Chip Carrier Package

REGISTERED PROMS

 Device Number	Pins	Size	Output	T _{CLK} (ns) Com'l/Mil	I _{CC} (mA) Com'I/Mil
53/63RA481 53/63RA481A	24 (28)	4K 512×8	TS	20/25 15/20	180
53/63RS881 53/63RS881A	24 (28)	8K 1K×8	TS	20/25 15/20	180
 53/63RA1681 53/63RA1681A	24	16K	TS	20/25 15/20	185
 53/63RS1681 53/63RS1681A	(28)	2K×8	TS	20/25 15/20	185

DIAGNOSTIC-REGISTERED PROMS

•	Device Number	Pins	Size	Output	T _{CLK} (ns) Com'l/Mil	I _{CC} (mA) Com'l/Mil
	53/63DA441 53/63DA442	24 (28)	4K 1K×4	TS	18/25 18/25	180
-	53/63DA841	24 (28)	8K 2K×4	TS	20/25	185
-	53/63D1641 53/63DA1643	24 (28)	16K 4K×4	TS 2S	20/25 20/25	190

PROM Part Number Cross-Reference

Memory	Descrip	tion			(2187		1	Γ '		
Organization	Pins	Output	MMI	AMD	Fairchild	Fujitsu	Harris	Motorola	National	Raytheon	Signetics	TI
¼K	10	ос	63S080	27S18			7602		74S188		82S23	18SA030
32×8	16	TS	63S081/A	27S19		_	7603	-	74S288		82S123	18S030
1K	1.0	OC	63S140	27S20	_		7610		74S387		82S126	24SA10
256×4	16	TS	63S141/A	27S21			7611	11 4 _ 21	74S287	_	82S129	24S10
	1	OC	6308-1			_	-	 _ 		<u> </u>		18SA22
2K	20	TS	6309-1	1 - 7 , - 1	_	1 - '		4 4 4	74LS471		82S135	18522
256×8		TS	63S281/A	1 1 2 2 2 2 1			'		74LS471	_	82S135	18S22
2K		OC	63S240	27S12	_		7620	7620	74S570		82S130	
512×4	16	TS	63S241/A	27S13	_	[· _ · · '	7621	7621	74S571	29611	82S131	-
		OC	6348-1	27S28	_	7123	-	-	74S473	-		
a da kan d	20	TS	6349-1,-2	27S29	/ <u>L</u>	7124	7649	_	748472	29621	82S147	28S42
4K		TS	63S481/A	275291	N 1	7124	7649		748472	29621	82S147	28\$42
512×8	100	OC	6340-1	27S30	_	-	7640	7640	74S475	-		28SA46
	24	TS	6341-1,-2	27S31			7641	7641	748474		82\$141	28\$46
4K Reg 512×8	24	TS	63RA481 63RA481A	27825	1 <u>2</u>		-	-	87SR474	_	-	_
4K	1.0	ОС	63S440	27S32	-		7642	7642	74S572	-	_	24SA41
1024×4	18	TS	63S441/A	27S33	93453		7643	7643	74S573	_	82S137	24\$41
4K Diag. 1024 × 4	24	TS	63DA441 63DA442	27S65	-	_	_		-	_		
8K 2048×4	18	TS	63S841 63S841A	27S185	_	7128	7685	7685	87S185	29651	82S185	24\$81
8K Diag. 2048 × 4	24	TS	63DA841	27875			-	_	-		, · · · · · · · · · · · · · · · · · · ·	_
8K	24	ОС	6380-1,-2	27S180	93Z450	7131	_	7680	87S180	_	82S180	28SA86
1024×8	24	TS	6381-1, -2	27S181	93Z451	7132	7681	7681	87S181	29631	82S181	28S86
1024×8	24	TO	6381-1 JS	27S281	_	7132E-SK	-		87S281	29631S	82S181N3	_
SKINNYDIP	24	TS	6381-2 JS	27S281	_	7132E-SK	6-7681	-	87S281	29631S	82S181N3	
8K Reg 1024×8	24	TS	63RS881 63RS881A	27\$35/37	4 <u>4</u> 4 4 <u>4</u>	<u>-</u>	_	<u> </u>	87SR181 —	_	***	
16K 2048×8	24	TS	63S1681 63S1681A	27S191	93Z511	7138	76161	76161	87S191	29681	82S191	28S166
2048×8 SKINNYDIP	24	TS	63S1681 NS 63S1681ANS	27S291 27S291A	_	7138E-SK 7138Y-SK	6-76161 —		87S291 —	29681S 29681AS	82S191BN3	=
16K Reg 2048×8	24	TS	63RA1681/A 63RS1681/A	27S45/47	7							
16K 4096×4	20	TS	63S1641 63S1641A	27S41	_	7152	76165				S. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	-
16K Diag. 4096 × 4	24	TS 2S	63D1641 63DA1643	27\$85	<u> </u>			_		· · <u>—</u> _		=
32K 4096×8	24	TS	63S3281 63S3281A	27S43	-	7142	76321		87S321	29671	82S321	

PROM Part Number Cross-Reference

NOTE: Only Commercial Specification part numbers are listed.

High Performance 32x8 PROM TiW PROM Family

53/63S080 53/63S081 63S081A

Features/Benefits

- 15 ns maximum access time
- Reliable titanium-tungsten fuses (TiW) guarantees greater than 98% programming yields
- Low-voltage generic programming
- Pin-compatible with standard Schottky PROMs
- . PNP inputs for low input current

Applications

- Programmable logic element (PLE™) 5 inputs, 8 outputs, 32 product terms per output
- Address decoder
- Priority encoder

Description

The 53/63S080, 53/63S081 and 63S081A feature low input current PNP inputs, full Schottky clamping and three-state and open collector outputs. The titanium-tungsten fuses store a logical low and are programmed to the high-state. Special onchip circuitry and extra fuses provide preprogramming testing which assures high programming yields and high reliability.

The 63 series is specified for operation over the commercial temperature and voltage range. The 53 series is specified for the military ranges.


Programming

The 53/63S080, 53/63S081 and 63S081A are programmed with the same programming algorithm as all other Monolithic Memories' generic TiW PROMs. For details contact the factory.


Selection Guide

	MEMORY	PAC	KAGE	OUTDUT	PART NUMBER		UMBER
SIZE	ORGANIZATION	PINS	TYPE	OUTPUT	PERFORMANCE	0°C to +75°C	-55°C to +125°C
				TS	Enhanced	63S081A	
1/4 K	32x8	Programme and the control of	N,J,F,W (NL),(L)	(15 635	63S081	53S081	
		(20)	(142),(2)	ОС	Standard	63S080	53S080

Pin Configurations



Block Diagram



Absolute Maximum Ratings

	Operating Programming -0.5 V to 7 V 12 V
Supply voltage V _{CC}	0.5 V to 7 V
	7 V
Input current	30 mA to +5 mA
Off-state output voltage	0.5 V to 5.5 V
Storage temperature	-65 °C to +150 °C

Operating Conditions

SYMBOL	YMBOL PARAMETER				RY MAX		MMER TYP†	CIAL MAX	UNIT
V _{CC}	Supply voltage		4.5	5	5.5	4.75	5	5.25	٧٠
TA	Operating free-air temperature	-	-55	11.4.4.0	125	0	110,48	75	°C

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	Т	EST CONDITION	MIN TYP† MAX	UNIT
V _{IL}	Low-level input voltage			0.8	· V
VIH	High-level input voltage	ria Ve		2	V
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18 mA	-1.5	٧
IIL	Low-level input current	V _{CC} = MAX	V _I = 0.4 V	-0.25	mA
I _{IH}	High-level input current	V _{CC} = MAX	V _I = V _{CC} MAX	40	μΑ
, program in the program of			MIL .	0.5	4
VOL	V _{OL} Low-level output voltage	V _{CC} = MIN	I _{OL} = 16 mA COM	0.45	V
jegu k			MIL IOH = -2 mA		18-7-1
VOH	High-level output voltage*	V _{CC} = MIN	COM I _{OH} = -3.2 mA	2.4	V
lozL			V _O = 0.4 V	-40	
lozh	Off-state output current*	V _{CC} = MAX	V _O = 2.4 V	40	μΑ
			V _O = 2.4 V	40	
ICEX	Open collector output current	V _{CC} = MAX	V _O = 5.5 V	100	μΑ
los	Output short-circuit current**	V _{CC} = 5 V	V _O = 0 V	-20 -90	mA
lcc	Supply current	V _{CC} = MAX All inputs grounded. All outputs open.		90 125	mA


OPERATING CONDITIONS			(ns) CCESS TIME	t _{EA} AND ENABLE ACC	CESS TIME	UNIT
	DEVICE TYPE	TYP†	MAX	TYP†	MAX	T ve
COMMEDIAL	63S081A	9	15	9	20	1
COMMERCIAL	63S080, 63S081	9	25	9	20	ns
MILITARY	53S080, 53S081	9	35	9	30	1

Three-state only.


^{**} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

[†] Typicals at 5.0 V V_{CC} and 25°C T_A.


Typical ICC vs Temperature




Typical TAA vs Temperature




Switching Test Load



Definition of Timing Diagram



Definition of Waveforms



NOTES: 1. Input pulse amplitude 0 V to 3.0 V.

- 2. Input rise and fall times 2-5 ns from 0.8 V to 2.0 V.
- 3. Input access measured at the 1.5 V level.
- 4. t_{AA} and t_{EA} are tested with switch S_1 closed, C_L = 30 pF and measured at 1.5 V output level.
- 5. For open collector devices, t_{EA} and t_{ER} are measured at the 1.5 V output level with S_1 closed and C_L = 30 pF.
- 6. For three-state devices, t_{EA} is measured at the 1.5 V output level with C_L = 30 pF. S₁ is open for high impedance to "1" test and closed for high impedance to "0" test.

 t_{ER} is tested with C_L = 5 pF. S_1 is open for "1" to high impedance test, measured at V_{OH} -0.5 V output level; S_1 is closed for "0" to high impedance test measured at V_{OL} +0.5 V output level.

Monolithic Memories PROMs are designed and tested to give a programming yield greater than 98%. If your programming yield is lower, check your programmer. It may not be properly calibrated.

Programming is final manufacturing — it must be quality-controlled. Equipment must be calibrated as a regular routine,

ideally under the actual conditions of use. Each time a new board or a new programming module is inserted, the whole system should be checked. Both timing and voltages must meet published specifications for the device.

Remember — The best PROMs available can be made unreliable by improper programming techniques.


PROM PROGRAMMING EQUIPMENT INFORMATION

SOURCE AND LOCATION

Data I/O Corp. 10525 Willows Rd. N.E. Redmond, WA 98073

Kontron Electronics, Inc. 630 Price Ave. Redwood City, CA 94063 Digelec Inc. 586 Weddell Dr. Suite 1 Sunnyvale, CA 94089 Stag Microsystems Inc.

528-5 Weddell Dr. Sunnyvale, CA 94089



High Performance 256x4 PROM TiW PROM Family

53/63\$140 53/63\$141 53/63\$141A

Features/Benefits

- 30 ns maximum access time
- Reliable titanium-tungsten fuses (TiW) guarantees greater than 98% programming yields
- Low voltage generic programming
- Pin-compatible with standard Schottky PROMs
- . PNP inputs for low input current
- · Open collector or three-state outputs

Applications

- . Microprogram control store
- Microprocessor program store
- Look-up table
- Character generator
- Code converter
- Programmable Logic Element (PLE™) with 8 inputs, 4 outputs, and 256 product terms per output

Description

The 53/63S140 and 53/63S141/A are 256x4 bipolar PROMs featuring low input current PNP inputs, full Schottky clamping, and open collector or three-state outputs. The titanium-tungsten fuses store a logical low and are programmed to the high state. Special on-chip circuitry and extra fuses provide preprogramming testing which assures high programming yields and high reliability.

The 63 series is specified for operation over the commercial temperature and voltage range. The 53 series is specified for the military ranges.


Programming

The 53/63S140 and 53/63S141/A PROMs are programmed with the same programming algorithm as all other Monolithic Memories' generic TiW PROMs. For details contact the factory.


Selection Guide

MEMORY		PACI	KAGE	AUTRUT	DEDECOMANCE	PART NUMBER	
SIZE	ORGANIZATION	PINS	TYPE	OUTPUT	PERFORMANCE	0°C to +75°C	-55°C to +125°C
			Ň,J,		Enhanced	63S141A	53S141A
1K	256x4	16 (20)	(NL),(L)	TS	0	63S141	53S141
	est in faeiti	(30)	W,F	ОС	Standard	63S140	53S140

Pin Configurations



Block Diagram



PLE™ is a trademark of Monolithic Memories

TWX: 910-338-2376

Monolithic Memories

Absolute Maximum Ratings

Absolute maximum natings	Operating	Programming
Supply voltage V _{CC}	0.5 V to 7 V	12 V
Input voltage		
Input current30	0 mA to +5 mA	
Off-state output voltage		
Storage temperature	-65° to +150°C	

Operating Conditions

SYMBOL	PARAMETER	MILITARY MIN NOM MAX	COMMERCIAL MIN NOM MAX	UNIT
Vcc	Supply voltage	4.5 5 5.5	4.75 5 5.25	V
TA	Operating free-air temperature	-55 125	0 75	°C

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER		TEST CONDITION		MIN TYP	MAX	UNIT
VIL	Low-level input voltage					0.8	V
VIH	High-level input voltage		* * * * * * * * * * * * * * * * * * * *		2		V
ViC	Input clamp voltage	V _{CC} = MIN	I _I = -18 mA			-1.5	V
I _{IL}	Low-level input current	V _{CC} = MAX	V _I = 0.4 V			-0.25	mA
ΊΗ	High-level input current	V _{CC} = MAX	V _I = V _{CC} MAX			40	μΑ
				сом		0.45	
VOL	V _{OL} Low-level output voltage	V _{CC} = MIN	I _{OL} = 16 mA	MIL		0.5	V
	·		COM I _{OH} = -3.2 i	mA	7.5		6/2/
VOH	High-level output voltage*	V _{CC} = MIN	CC = MIN MIL IOH = -2 mA		2.4		V
IOZL	*		V _O = 0.4 V	. T. H		-40	
lozh	Off-state output current*	V _{CC} = MAX	V _O = 2.4 V			40	μΑ
			V _O = 2.4 V			40	
CEX	Open collector output current	V _{CC} = MAX	V _O = 5.5 V			100	μΑ
los	Output short-circuit current**			-20	-90	mA	
^I CC	Supply current	V _{CC} = MAX. All	80	130	mA		


OPERATING CONDITIONS	DEVICE TYPE	ADDRESS ACCESS TIME ENABI		ADDRESS ACCESS TIME ENABLE A		ENABLE AC	t _{ER} (ns) CCESS TIME ERY TIME	UNIT
		TYP†	MAX	TYP†	MAX			
004450014	63S141A	20	30	10	20			
MILITARY	63S140, 63S141	20	45	10	25	ns		
	53S141A	20	40	10	25			
	53S140, 53S141	20	55	10	30			

^{*} Three-state only.


^{**} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

[†] Typicals at 5.0 V V_{CC} and 25°C T_A.


Typical I_{CC} vs Temperature




Typical TAA vs Temperature




Switching Test Load



Definition of Timing Diagram



Definition of Waveforms



- NOTES: 1. Input pulse amplitude 0 V to 3.0 V.
 - 2. Input rise and fall times 2-5 ns from 0.8 V to 2.0 V.
 - 3. Input access measured at the 1.5 V level.
 - 4. t_{AA} is tested with switch S₁ closed, C_L = 30 pF and measured at 1.5 V output level.
 - 5. For open collector devices, TEA and TER are measured at the 1.5 V output level with S_1 closed and C_L = 30 pF.
 - 6. For three-state devices, TEA is measured at the 1.5 V output level with C_L = 30 pF. S₁ is open for high-impedance to "1" test and closed for high-impedance to "0" test.

TER is tested with C_L = 50 pF. S_1 is open for "1" to high-impedance test, measured at V_{OH} -0.5 V output level; S_1 is closed for "0" to high-impedance test measured at V_{OL} +0.5 V output level.

Monolithic Memories PROMs are designed and tested to give a programming yield greater than 98%. If your programming yield is lower, check your programmer. It may not be properly calibrated.

Programming is final manufacturing — it must be quality-controlled. Equipment must be calibrated as a regular

PROM PROGRAMMING EQUIPMENT INFORMATION


SOURCE AND LOCATION

Data I/O Corp. 10525 Willows Rd. N.E. Redmond, WA 98073

Kontron Electronics, Inc. 630 Price Ave. Redwood City, CA 94063 routine, ideally under the actual conditions of use. Each time a new board or a new programming module is inserted, the whole system should be checked. Both timing and voltages must meet published specifications for the device.

Remember — The best PROMs available can be made unreliable by improper programming techniques.

Digelec Inc. 586 Weddell Dr. Suite 1 Sunnyvale, CA 94089



High Performance 512x4 PROM Ti-W PROM Family

53/63\$240 53/63\$241 53/63\$241A

Features/Benefits

- 35 ns maximum access time
- Reliable titanium-tungsten fuses (Ti-W) guarantees greater than 98% programming yields
- · Low-voltage generic programming
- Pin-compatible with standard Schottky PROMs
- . PNP inputs for low input current
- . Open collector and three-state outputs

Applications

- Microprogram control store
- Microrocessor program store
- Look-up table
- Character generator
- Code converter
- Programmable logic element (PLE™) with 9 inputs, 4 outputs,
 512 product terms per output

Description

The 53/63S240 and 53/63S241/A are 512x4 bipolar PROMs featuring low input current PNP inputs, full Schottky clamping, and open collector or three-state outputs. The titanium-tungsten fuses store a logical low and are programmed to the high-state. Special on-chip circuitry and extra fuses provide preprogramming testing which assures high programming yields and high reliability.

The 63 series is specified for operation over the commercial temperature and voltage range. The 53 series is specified for the military ranges.


Programming

The 53/63S240 and 53/63S241/A PROMs are programmed with the same programming algorithm as all other Monolithic Memories generic Ti-W PROMs. For details contact the factory.


Selection Guide

	MEMORY		KAGE		DEDECORMANCE	PART NUMBER		
SIZE	ORGANIZATION	PINS	TYPE	OUTPUT	PERFORMANCE	0°C to +75°C	-55°C to +125°C	
			N.I. TO	N,J,	-	Enhanced	63S241A	53S241A
2 K	512x4	(20)	(NL),	TS	Ctondord	63S241	53S241	
		(20)	(L),(W)	ОС	Standard	63S240	53S240	

Pin Configurations



Block Diagram



PLE™ is a trademark of Monolithic Memories.

TWX: 910-338-2376

Monolithic MM Memories

Absolute Maximum Ratings

	Operating	Programming
Supply voltage V _{CC}		12 V
Input voltage		
Input current	30 mA to +5 mA	
Off-state output voltage	0.5 V to 5.5 V	12 V
Storage temperature	65° to +150°C	

Operating Conditions

SYMBOL	PARAMETER	MILITARY MIN NOM MAX	COMMERCIAL MIN NOM MAX	UNIT
VCC	Supply voltage	4.5 5 5.5	4.75 5 5.25	٧
TA	Operating free-air temperature	-55 125	0 75	°C


Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	Т	EST CONDITION		MIN TYP†	MAX	UNIT
۷ _{IL}	Low-level input voltage					0.8	V
ν _{IH}	High-level input voltage				2		V
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18 mA			-1.5	٧
lı∟	Low-level input current	V _{CC} = MAX	V _I = 0.4 V			-0.25	mA
lН	High-level input current	V _{CC} = MAX	VI = VCC MAX			40	μΑ
.,		.,		СОМ		0.45	
V _{OL}	Low-level output voltage V _{CC} = MIN I _{OL} = 16 mA	MIL		0.5	V		
			COM I _{OH} = -3.2 mA				
VOH	High-level output voltage*	V _{CC} = MIN	MIL IOH = -2 mA		2.4		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
lozL	*		V _O = 0.4 V	· · · · · · · · · · · · · · · · · · ·		-40	
IOZH	Off-state output current*	V _{CC} = MAX	V _O = 2.4 V	,	A a	40	μΑ
			V _O = 2.4 V			40	
ICEX	Open collector output current	$V_{CC} = MAX$ $V_{O} = 5.5 V$			100	μΑ	
los	Output short-circuit current**	V _{CC} = 5 V	V _O = 0 V		-20	-90	mA
lcc	Supply current	V _{CC} = MAX, all in	nputs grounded, all out	outs open.	80	130	mA


OPERATING CONDITIONS	DEVICE TYPE	t _{AA} (ns) ADDRESS ACCESS TIME t _{EA} AND t _{ER} (ns) ENABLE ACCESS TIME RECOVERY TIM				ADDRESS ACCESS TIME ENABLE A		ESS TIME	UNIT
		TYP†	MAX	TYP†	MAX				
	63S241A	25	35	12	20				
COMMERCIAL	63S240, 63S241	25	45	12	25				
THE ITARY	53S241A	25	45	12	25	ns			
MILITARY	53S240, 53S241	25	55	12	30				

^{**} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
† Typicals at 5.0 V V_{CC} and 25°C T_A.


Typical I_{CC} vs Temperature



Typical TAA vs Temperature



Switching Test Load




Definition of Timing Diagram

WAVEFORM

INPUTS DON'T CARE; CHANGING; CHANGE PERMITTED STATE UNKNOWN APPLICABLE HIGH IMPEDANCE STATE MUST BE STEADY WILL BE STEADY APPLICABLE

OUTPUTS

Definition of Waveforms



- NOTES: 1. Input pulse amplitude 0 V to 3.0 V.
 - 2. Input rise and fall times 2-5 ns from 0.8 V to 2.0 V.
 - 3. Input access measured at the 1.5 V level.
 - 4. tAA is tested with switch S1 closed, CL = 30 pF and measured at 1.5 V output level.
 - 5. For open collector devices, TEA and TER are measured at the 1.5 output level with S₁ closed and C_L = 30 pF.
 - 6. For three-state devices, TEA is measured at the 1.5 V output level with C1 = 30 pF. S1 is open for high-impedance to "1" test and closed for high-impedance to "0" test.

TER is tested with C_L = 5 pF. S₁ is open for "1" to high-impedance test, measured at V_{OH} - 0.5 output level; S₁ is closed for "0" to high-impedance test measured at V_{OL} + 0.5 output level.

Monolithic Memories PROMs are designed and tested to give a programming yield greater than 98%. If your programming yield is lower, check your programmer. It may not be properly calibrated.

Programming is final manufacturing — it must be quality-controlled. Equipment must be calibrated as a regular routine,

ideally under the actual conditions of use. Each time a new board or a new programming module is inserted, the whole system should be checked. Both timing and voltages must meet published specifications for the device.

Remember — The best PROMs available can be made unreliable by improper programming techniques.


PROM PROGRAMMING EQUIPMENT INFORMATION

SOURCE AND LOCATION

Data I/O Corp. 10525 Willows Rd. N.E. Redmond, WA 98052

Kontron Electronics, Inc. 630 Price Ave. Redwood City, CA 94036 Digelec Inc. 7335 E. Acoma Dr. Suite 103 Scottsdale, AZ 85260

Stag Systems Inc. 1120 San Antonio Rd. Palo Alto, CA 94303



High Performance 256x8 PROM TiW PROM Family

53/63\$280 53/63\$281 53/63\$281A

Features/Benefits

- 28 ns maximum access time
- Reliable titanium-tungsten fuses (TiW) guarantees greater than 98% programming yields
- · Low-voltage generic programming
- Pin-compatible with standard Schottky PROMs
- · PNP inputs for low input current
- · Open collector or three-state outputs

Applications

- Microprogram control store
- Microprocessor program store
- Look-up table
- Character generator
- Code converter
- Programmable Logic Element (PLE™) with 8 inputs, 8 outputs, and 256 product terms per output

Description

The 53/63S280° and 53/63S281/A are 256x8 bipolar PROMs featuring low input current PNP inputs, full Schottky clamping, and open collector or three-state outputs. The titanium-tungsten fuses store a logical low and are programmed to the high state. Special on-chip circuitry and extra fuses provide preprogramming testing which assures high programming yields and high reliability.

The 63 series is specified for operation over the commercial temperature and voltage range. The 53 series is specified for the military ranges.

Programming


The 53/63S280 and 53/63S281/A PROMs are programmed with the same programming algorithm as all other Monolithic Memories' generic TiW PROMs. For details contact the factory.

Selection Guide


MEMORY		PACI	KAGE	OUTBUT	DEDECORMANOE	PART NUMBER	
SIZE	ORGANIZATION	PINS	TYPE	OUTPUT	PERFORMANCE	0°C to +75°C	-55°C to +125°C
			N,J		Enhanced	63S281A	53S281A
2K	256x8	20	NL,L*,	TS	6.1-1-1	63S281	53S281
			w*	OC	Standard	63S280	53S280

^{*}Contact factory for package dimensions.

Pin Configurations



Block Diagram



PLE™ is a trademark of Monolithic Memories.

TWX: 910-338-2376

Monolithic MM Memories

Absolute Maximum Ratings	
	Operating Programming
Supply voltage V _C C	12 V
Input voltage	7 V
Input current	
Off-state output voltage	0.5 V to 5.5 V12 V65° to +150°C
Storage temperature	65° to +150°C

Operating Conditions

SYMBOL	PARAMETER		NOM MAX	P. C. C. C. C.	MER NOM		UNIT
Vcc	Supply voltage	4.5	5 5.5	4.75	5	5.25	٧
TA	Operating free-air temperature	-55	125	0	479	75	°C

DC Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	1	EST CONDITION		MIN T	YP† MAX	UNIT
VIL	Low-level input voltage	Guaranteed input	t logical low voltage fo	r all inputs††	204211	0.8	V.
V _{IH}	High-level input voltage	Guaranteed input	input logical high voltage for all inputs				V
VIC	Input clamp voltage	V _{CC} = MIN	I _I = -18 mA			-1.5	V
li L	Low-level input current	V _{CC} = MAX	V _I = 0.4 V			-0.25	mA
ΊΗ	High-level input current	V _{CC} = MAX	V _I = V _{CC} MAX		eville v	40	μΑ
.,		., .,.,		Com		0.45	
VOL	Low-level output voltage	V _{CC} = MIN	I _{OL} = 16 mA	Mil		0.5	V
			Com I _{OH} = -3.2 mA			- VE - ¥	
VOH	High-level output voltage*	V _{CC} = MIN Mil I _{OH} = -2 mA			2.4		V
lozL			V _O = 0.4 V			-40	
lozh	Off-state output current*	V _{CC} = MAX	V _O = 2.4 V	1 1 1		40	μΑ
		V _{CC} = MAX	V _O = 2.4 V		5	40	
CEX	Open collector output current V		V _O = 5.5 V	10 00		100	μΑ
los	Output short-circuit current**	V _{CC} = 5 V	V _O = 0 V		-20	-90	mA
lcc	Supply current	V _{CC} = MAX. All i	C = MAX. All inputs grounded. All outputs open.			90 140	mA


OPERATING CONDITIONS	DEVICE TYPE	t _{AA} (ns) ADDRESS ACCESS TIME t _{EA} AND t _{ER} (ns) ENABLE ACCESS TIME RECOVERY TIME				UNIT
		TYP†	MAX	TYP†	MAX	
	63S281A	21	28	18	25	
COMMERCIAL	63S280, 63S281	21	45	18	25	
	53S281A	.21	40	18	30	ns
MILITARY	53S280, 53S281	21	50	18	30	

^{*} Three-state only. ** Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.


[†] Typicals at 5.0 V V_{CC} and 25° C T_A.

^{††} V_{IL} and V_{IH} limits are absolute values with respect to the device ground pin(s) and includes all overshoots due to test equipment noise.


Typical I_{CC} vs Temperature




Typical TAA vs Temperature




Switching Test Load



Definition of Timing Diagram



Definition of Waveforms



- NOTES: 1. Input pulse amplitude 0 V to 3.0 V.
 - 2. Input rise and fall times 2-5 ns from 0.8 V to 2.0 V.
 - 3. Input access measured at the 1.5 V level.
 - 4. t_{AA} is tested with switch S_1 closed, C_L = 30 pF and measured at 1.5 V output level.
 - 5. For open collector devices, TEA and TER are measured at the 1.5 V output level with S₁ closed and C_L = 30 pF.
 - 6. For three-state devices, TEA is measured at the 1.5 V output level with C_L = 30 pF. S₁ is open for high-impedance to "1" test and closed for high-impedance to "0" test.

TER is tested with C_L = 5 pF. S_1 is open for "1" to high-impedance test, measured at V_{OH} -0.5 V output level; S_1 is closed for "0" to high-impedance test measured at V_{OL} +0.5 V output level.

Monolithic Memories PROMs are designed and tested to give a programming yield greater than 98%. If your programming yield is lower, check your programmer. It may not be properly calibrated.

Programming is final manufacturing — it must be quality-controlled. Equipment must be calibrated as a regular

time a new board or a new programming module is inserted, the whole system should be checked. Both timing and voltages must meet published specifications for the device.

routine, ideally under the actual conditions of use. Each

Remember — The best PROMs available can be made unreliable by improper programming techniques.


PROM PROGRAMMING EQUIPMENT INFORMATION

SOURCE AND LOCATION

Data I/O Corp. 10525 Willows Rd. N.E. Redmond, WA 98073

Kontron Electronics, Inc. 630 Price Ave. Redwood City, CA 94063 586 Weddell Dr. Suite 1 Sunnyvale, CA 94089

Digelec Inc.



High Performance 1024x4 PROM TiW PROM Family

53/63\$440 53/63\$441 53/63\$441A

Features/Benefits

- 35 ns maximum access time
- Reliable titanium-tungsten fuses (TiW) guarantees greater then 98% programming yields
- Low-voltage generic programming
- Pin-compatible with standard Schottky PROMs
- . PNP inputs for low input current
- . Open collector and three-state outputs

Applications

- Microprogram control stores
- Microprocessor program store
- Look-up table
- Character generator
- Code converter
- Programmable logic element (PLE™) 10 inputs, 4 outputs, 1024 product terms

Description

The 53/63S440 and 53/63S441/A are 1024x4 bipolar PROMs featuring low input current PNP inputs, full Schottky clamping with open collector or three-state outputs. The titanium-tungsten fuses store a logical low and are programmed to the high-state. Special on-chip circuitry and extra fuses provide preprogramming testing which assures high programming yields and high reliability.

The 63 series is specified for operation over the commercial temperature and voltage range. The 53 series is specified for the military ranges.


Programming

The 53/63S440 and 53/63S441/A PROMs are programmed with the same programming algorithm as all other Monolithic Memories' generic TiW PROMs. For details contact the factory.


Selection Guide

MEMORY		PACKAGE			5-5-5-1115-	PART NUMBER		
SIZE	ORGANIZATION	PINS	TYPE	OUTPUT	PERFORMANCE	0°C to +75°C	-55°C to +125°C	
			g.	TS	Enhanced	63S441A	53S441A	
4 K	1024x4	(20)	N,J,F,W, (NL),(L)	- 1 A. 1 S.		63S441	53S441	
		(20)	((***),(**)	OC	Standard	63S440	53S440	

Pin Configuration



Block Diagram



PLE' is a trademark of Monolithic Memories.

TWX: 910-338-2376 2175 Mission College Blvd. Santa Clara, CA 95054-1592 Tel: (408) 970-9700 TWX: 910-338-2374 Monolithic MM Memories

Absolute Maximum Ratings

	Operating	Programming
Supply voltage V _{CC}	0.5 V to 7 V	
Input voltage		7 V
Input current		
Off-state output voltage	0.5 V to 5.5 V	12 V
Storage temperature	-65° to +150°C	

Operating Conditions

SYMBOL	PARAMETER	MILITARY MIN NOM N			COMMERCIAL MIN NOM MAX	
Vcс	Supply voltage	4.5 5	5.5	4.75 5	5.25	V
TA	Operating free-air temperature	-55	125	0	75	°C

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER		TEST CONDITION		MIN TYP†	MAX	UNIT	
V _{IL}	Low-level input voltage					0.8	V	
V _{IH}	High-level input voltage				2		٧	
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18 mA			-1.5	٧	
IL	Low-level input current	V _{CC} = MAX	V _I = 0.4 V			-0.25	mA	
lH.	High-level input current	V _{CC} = MAX	V _I = V _{CC} MAX			40	μА	
	Low lovel output voltage	Low level output veltage			MIL		0.5	v
VOL	Low-level output voltage	V _{CC} = MIN	I _{OL} = 16 mA	СОМ		0.45		
			MIL IOH = -2 mA	MIL I _{OH} = -2 mA			V	
VOH	High-level output voltage*	V _{CC} = MIN	COM I _{OH} = -3.2 mA		2.4			
OZL	*		V _O = 0.4 V			-40		
lozh	Off-state output current*	V _{CC} = MAX	V _O = 2.4 V			40	μΑ	
			V _O = 2.4 V			40		
CEX	Open collector output current	V _{CC} = MAX	V _O = 5.5 V			100	μΑ	
los	Output short-circuit current**	V _{CC} = 5 V	V _{CC} = 5 V V _O = 0 V		-20	-90	mA	
^I CC	Supply current	V _{CC} = MAX All inputs grounded. All outputs open.			95	140	mA	


OPERATING CONDITIONS	DEVICE TYPE		(ns) CCESS TIME	ENABLE A	D t _{ER} (ns) CCESS TIME ERY TIME	UNIT
		TYP†	MAX	TYP†	MAX	
	63S441A	24	35	16	25	
COMMERCIAL	63S440, 63S441	24	45	16	25	ns
MILITARY	53S441A	24	50	16	30	
	53S440, 53S441	24	55	16	30	

[·] Three-state only.


^{**} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

[†] Typicals at 5.0 V V_{CC} and 25°C T_A.


Typical I_{CC} vs Temperature




Typical TAA vs Temperature




Switching Test Load



Definition of Timing Diagram



Definition of Waveforms



NOTES: 1. Input pulse amplitude 0 V to 3.0 V.

- 2. Input rise and fall times 2-5 ns from 0.8 V to 2.0 V.
- 3. Input access measured at the 1.5 V level.
- 4. t_{AA} and t_{EA} are tested with switch S_1 closed, C_L = 30 pF and measured at 1.5 V output level.
- 5. t_{ER} is tested with C_L = 5 pF and S_1 closed. "1" to high-impedance test is measured at V_{OH} -0.5 V output level, "0" to high-impedance test is measured at V_{OL} + 0.5 V output level.

Monolithic Memories PROMs are designed and tested to give a programming yield greater than 98%. If your programming yield is lower, check your programmer. It may not be properly calibrated.

Programming is final manufacturing — it must be quality-controlled. Equipment must be calibrated as a regular routine,

ideally under the actual conditions of use. Each time a new board or a new programming module is inserted, the whole system should be checked. Both timing and voltages must meet published specifications for the device.

Remember — The best PROMs available can be made unreliable by improper programming techniques.

PROM PROGRAMMING EQUIPMENT INFORMATION

SOURCE AND LOCATION

Data I/O Corp. 10525 Willows Rd. N.E. Redmond, WA 98073

Kontron Electronics, Inc. 630 Price Ave.


Redwood City, CA 94063

Digelec Inc.

586 Weddell Dr. Suite 1 Sunnyvale, CA 94089

Stag Microsystems Inc. 528-5 Weddell Dr. Sunnyvale, CA 94089

Die Configuration



High Performance 512x8 PROM TiW PROM Family

53/63\$480 53/63\$481 53/63\$481A

Features/Benefits

- 30 ns maximum access time
- Reliable titanium-tungsten fuses (TiW) guarantees greater than 98% programming yields
- . Low voltage generic programming
- Pin-compatible with standard Schottky PROMs
- . PNP inputs for low input current
- . Open collector or three-state outputs

Applications

- Microprogram control store
- Microprocessor program store
- · Look-up table
- · Character generator
- Code converter
- Programmable Logic Element (PLE[™]) with 9 inputs, 8 outputs, and 512 product terms per output

Description

The 53/63S480 and 53/63S481/A are 512x8 bipolar PROMs featuring low input current PNP inputs, full Schottky clamping, and open collector or three-state outputs. The titanium-tungsten fuses store a logical low and are programmed to the high state. Special on-chip circuitry and extra fuses provide preprogramming testing which assures high programming yields and high reliability.

The 63 series is specified for operation over the commercial temperature and voltage range. The 53 series is specified for the military ranges.

Programming


The 53/63S480 and 53/63S481/A PROMs are programmed with the same programming algorithm as all other Monolithic Memories' generic TiW PROMs. For details contact the factory.


Selection Guide

	MEMORY	PACI	KAGE	OUTDUT	DEDECRIMANICE	PART NUMBER	
SIZE	ORGANIZATION	PINS	TYPE	OUTPUT PERFORMANCE	0°C to +75°C	-55°C to +125°C	
			N,J		Enhanced	63S481A	53S481A
4K	512x8	20	NL,L*,	TS TS	a	63S481	53S481
			F*	ОС	Standard	63S480	53\$480


^{*}Contact factory for package dimensions.

Pin Configurations





Block Diagram



PLE™ is a trademark of Monolithic Memories.

TWX: 910-338-2376
TWX: 910-338-2374
Memories

Absolute Maximum Ratings	Operating Programmi	ina
Supply voltage V _{CC}	0.5 V to 7 V	
	1.5 V to 7 V	
Input current	30 mA to +5 mA	
Off-state output voltage	0.5 V to 5.5 V	2 V
Storage temperature	-65° to +150°C	

Operating Conditions

SYMBOL	PARAMETER	MILITARY MIN NOM MAX	COMMERCIAL MIN NOM MAX	UNIT
VCC	Supply voltage	4.5 5 5.5	4.75 5 5.25	V
TA	Operating free-air temperature	-55 125	0 75	°C

DC Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	1	TEST CONDITION		MIN 1	ГҮР†	MAX	UNIT
V _{IL}	Low-level input voltage	Guaranteed input logical low voltage for all inputs††					8.0	٧
VIН	High-level input voltage	Guaranteed inpu	t logical high voltage fo	or all inputs††	2		A 1	V
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18 mA				-1.5	, V
Ι _Ι L	Low-level input current	V _{CC} = MAX	V ₁ = 0.4 V			1 - 21.	-0.25	mA
¹ IH	High-level input current	V _{CC} = MAX	V _I = V _{CC} MAX	a territoria	e, tes		40	μΑ
	1	\/ - NAINI	1 - 10 1	Com			0.45	
VOL	Low-level output voltage	V _{CC} = MIN	I _{OL} = 16 mA	Mil	3,50	- 27	0.5	V
	*		Com I _{OH} = -3.2 m	A.	0.4		1.	.,
Vон	High-level output voltage*	V _{CC} = MIN	Mil I _{OH} = -2 mA		2.4			V
lozL	O#*	V MAN	V _O = 0.4 V			-	-40	
lozh	Off-state output current*	V _{CC} = MAX	V _O = 2.4 V				40	μA
	0	V - MAY	V _O = 2.4 V				40	
ICEX	Open collector output current	V _{CC} = MAX	V _O = 5.5 V		- 18		100	μΑ
los	Output short-circuit current**	V _{CC} = 5 V	V _O = 0 V		-20		-90	mA
lcc	Supply current	V _{CC} = MAX. All inputs grounded. All outputs open.		Tarak Menjili Managaran	104	155	mA	


OPERATING CONDITIONS	DEVICE TYPE		(ns) CCESS TIME	ENABLE A	O t _{ER} (ns) CCESS TIME ERY TIME	UNIT
CONDITIONS		TYP†	MAX	TYP†	MAX	
COMMEDIAL	63S481A	22	30	18	25	
COMMERCIAL	63S480, 63S481	22	45	18	25	
MILITARY	53S481A	22	40	18	30	ns
	53S480, 53S481	22	50	18	35	

^{*} Three-state only. ** Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.


[†] Typicals at 5.0 V V_{CC} and 25°C T_A.

^{††} V_{IL} and V_{IH} limits are absolute values with respect to the device ground pin(s) and includes all overshoots due to test equipment noise.


Typical I_{CC} vs Temperature




Typical TAA vs Temperature




Switching Test Load



Definition of Timing Diagram



Definition of Waveforms



- NOTES: 1. Input pulse amplitude 0 V to 3.0 V.
 - 2. Input rise and fall times 2-5 ns from 0.8 V to 2.0 V.
 - 3. Input access measured at the 1.5 V level.
 - 4. t_{AA} is tested with switch S₁ closed, C_L = 30 pF and measured at 1.5 V output level.
 - 5. For open collector devices, TEA and TER are measured at the 1.5 V output level with S_1 closed and C_L = 30 pF.
 - 6. For three-state devices, TEA is measured at the 1.5 V output level with C_L = 30 pF. S₁ is open for high-impedance to "1" test and closed for high-impedance to "0" test.

TER is tested with C_L = 5 pF. S_1 is open for "1" to high-impedance test, measured at V_{OH} -0.5 V output level; S_1 is closed for "0" to high-impedance test measured at V_{OL} +0.5 V output level.

Monolithic Memories PROMs are designed and tested to give a programming yield greater than 98%. If your programming yield is lower, check your programmer. It may not be properly calibrated.

Programming is final manufacturing — it must be quality-controlled. Equipment must be calibrated as a regular

PROM PROGRAMMING EQUIPMENT INFORMATION


SOURCE AND LOCATION

Data I/O Corp. 10525 Willows Rd. N.E. Redmond, WA 98073

Kontron Electronics, Inc. 630 Price Ave. Redwood City, CA 94063 routine, ideally under the actual conditions of use. Each time a new board or a new programming module is inserted, the whole system should be checked. Both timing and voltages must meet published specifications for the device.

Remember — The best PROMs available can be made unreliable by improper programming techniques.

Digelec Inc. 586 Weddell Dr. Suite 1 Sunnyvale, CA 94089



High Performance 2048x4 PROM TiW PROM Family

53/63\$841 53/63\$841A

Features/Benefits

- 35-ns maximum access time
- Reliable titanium-tungsten fuses (TiW) guarantees greater than 98% programming yields
- Low voltage generic progamming
- . Pin-compatible with standard Schottky PROMs
- . PNP inputs for low input current

Applications

- · Microprogram control store
- Microprocessor program store
- Look-up table
- · Character generator
- Code converter
- Programmable Logic Element (PLE™) with eleven inputs, four outputs and 2048 product terms per output

Description

The 53/63S841 and 53/63S841A are 2048x4 bipolar PROMs featuring low input current PNP inputs, full Schottky clamping, and three-state outputs. The titanium-tungsten fuses store a logical low and are programmed to the high state. Special on-chip circuitry and extra fuses provide preprogramming testing which assures high programming yields and high reliability.

The 63 series is specified for operation over the commercial temperature and voltage range. The 53 series is specified for the military ranges.


Programming

The 53/63S841 and 53/63S841A PROMs are programmed with the same programming algorithm as all other Monolithic Memories generic TiW PROMs.


Selection Guide

MEMORY		PACKAGE		OUTDUT	DEDECRIVATION	PART NUMBER	
SIZE	ORGANIZATION	PINS	TYPE	OUTPUT	PERFORMANCE	0°C to +75°C	-55°C to +125°C
014	0040.4	18	N,J,		Enhanced	63S841A	53S841A
8K	2048x4	(20)	(NL),(L), W.F	TS	Standard	63S841	53S841

Pin Configurations



Block Diagram



Monolithic MM Memories

53/63S841 53/63S841A

Absolute Maximum Ratings	그 등 그 그 그는 그 그리고 그래 가장이다. 그는 말이 가겠었다.
	Operating Programming
Supply voltage V _{CC}	0.5 V to 7 V
Input voltage	
Input current	30 mA to +5 mA
Off-state output voltage	0.5 V to 5.5 V
Storage temperature	-65° to +150°C

Operating Conditions

SYMBOL	PARAMETER		MILITA NOM			MMER NOM		UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
TA	Operating free-air temperature	-55		125	0		75	°C

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER		TEST CONDITION		MIN TYP†	MAX	UNIT
V _{IL}	Low-level input voltage					0.8	٧
V _{IH}	High-level input voltage				2		٧
VIC	Input clamp voltage	V _{CC} = MIN	I _I = -18 mA			-1.5	٧
ΙL	Low-level input current	V _{CC} = MAX	V _I = 0.4 V			-0.25	mA
liH -	High-level input current	V _{CC} = MAX	V _I = V _{CC} MAX			40	μА
			104	СОМ	1 1 1 1	0.45	
VOL	Low-level output voltage	V _{CC} = MIN	= 16 mA	MIL		0.5	V
			COM I _{OH} = -3.2 m	nA			
VOH	High-level output voltage	V _{CC} = MIN	MIL I _{OH} = -2 mA		2.4		V
lozL			V _O = 0.4 V			-40	
lozh	Off-state output current	V _{CC} = MAX	V _O = 2.4 V			40	μΑ
los	Output short-circuit current*	V _{CC} = 5 V	V _O = 0 V		-20	-90	mA
lcc	Supply current	V _{CC} = MAX. AI	I inputs grounded. All out	puts open.		150	mA


OPERATING CONDITIONS	DEVICE TYPE	t _{AA} ADDRESS A	(ns) CCESS TIME	ENABLE A	t _{ER} (ns) CCESS TIME ERY TIME	UNIT
		TYP†	MAX	TYP†	MAX	
COMMEDIAL	63S841A		35		25	
COMMERCIAL	63S841		50		25	
MILITARY	53S841A		50		30	ns
	53S841		55		30	

^{*} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.


[†] Typicals at 5.0 V V_{CC} and 25°C T_A.

2


Typical I_{CC} vs Temperature




Typical TAA vs Temperature




Switching Test Load



Definition of Timing Diagram



Definition of Waveforms



- NOTES: 1. Input pulse amplitude 0 V to 3.0 V.
 - 2. Input rise and fall times 2-5 ns from 0.8 V. to 2.0 V.
 - 3. Input access measured at the 1.5 V level.
 - 4. t_{AA} is tested with switch S₁ closed, C_L = 30 pF and measured at 1.5 V output level.
 - 5. TEA is measured at the 1.5 V output level with C_L = 30 pF. S₁ is open for high-impedance to "1" test and closed for high-impedance to "0" test.

TER is tested with C_L = 5 pF. S_1 is open for "1" to high-impedance test, measured at V_{OH} -0.5 V output level: S_1 is closed for "0" to high-impedance test measured at V_{OL} + 0.5 V output level.

Monolithic Memories PROMs are designed and tested to give a programming yield greater than 98%. If your programming yield is lower, check your programmer. It may not be properly calibrated.

Programming is final manufacturing — it must be quality-controlled. Equipment must be calibrated as a regular routine,

PROM PROGRAMMING EQUIPMENT INFORMATION

SOURCE AND LOCATION

Data I/O Corp. 10525 Willows Rd. N.E. Redmond, WA 98073

Kontron Electronics, Inc. 630 Price Ave.


Redwood City, CA 94063

ideally under the actual conditions of use. Each time a new board or a new programming module is inserted, the whole system should be checked. Both timing and voltages must meet published specifications for the device.

Remember — The best PROMs available can be made unreliable by improper programming techniques.

Digelec Inc. 586 Weddell Dr. Suite 1 Sunnyvale, CA 94089

Stag Microsystems Inc. 528-5 Weddell Dr. Sunnyvale, CA 94089



High Performance 4096x4 PROM **TiW PROM Family**

53/63S1641 53/63S1641A

Features/Benefits

- 35 ns maximum access time
- Reliable titanium-tungsten fuses (TiW)
- Low-voltage generic programming
- Pin-compatible with standard Schottky PROMs
- . PNP inputs for low input current

Applications

- Microprogram control stores
- Microprocessor program store
- Look-up table
- Character generator
- Code converter
- Programmable Logic Element (PLE™) 12 inputs, 4 outputs, 4096 product terms per output

Description

The 53/63S1641 features low input current PNP inputs, full Schottky clamping and three-state outputs. The titaniumtungsten fuses store a logical low and are programmed to the high state. Special on-chip circuitry and extra fuses provide pre-programming testing which assures high programming yields and high reliability.

The 63 series is specified for operation over the commercial temperature and voltage range. The 53 series is specified for the military ranges.


Programming


The 53/63S1641 PROM is programmed with the same programming algorithm as all other Monolithic Memories' generic TiW PROMs. For details contact the factory.

Selection Guide


	MEMORY		DAOKAGE	PART NUMBER		NUMBER
SIZE	ORGANIZATION	OUTPUT	PACKAGE	PERFORMANCE	0°C to +75°C	-55°C to +125°C
4014			N,J,	Standard	63S1641	53S1641
16K	4Kx4	TS	NL	Enhanced	63S1641A	53S1641A

Pin Configuration





Block Diagram



PLE™ is a trademark of Monolithic Memories.

TWX: 910-338-2376

Monolithic TWX: 910-338-2376
2175 Mission College Blvd. Santa Clara, CA 95054-1592 Tel: (408) 970-9700 TWX: 910-338-2374

Absolute Maximum Ratings Operating Programming Supply voltage V_{CC} -0.5V to 7V 12V Input voltage -1.5V to 7V 7V Input current -30mA to +5mA Off-state output voltage -0.5V to 5.5V 12V Storage temperature -65°C to +150°C

Operating Conditions

SYMBOL	PARAMETER	MILITARY MIN NOM MAX	COMMERCIAL MIN NOM MAX	UNIT
VCC	Supply voltage	4.5 5 5.5	4.75 5 5.25	٧
TA	Operating free-air temperature	-55 125	0 75	°C

Electrical Characteristics Over Operating Conditions


SYMBOL	PARAMETER	1	TEST CONDITION	MIN TYP† MAX	UNIT	
V _{IL}	Low-level input voltage		*	0.8	V	
V _{IH}	High-level input voltage				2	V
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18 mA		-1.5	٧
Iμ	Low-level input current	V _{CC} = MAX	V _I = 0.4 V	.,	-0.25	mA
liH .	High-level input current	V _{CC} = MAX	V _I = V _{CC} MAX		40	μА
			10-40	MIL	0.5	
VOL	Low-level output voltage	V _{CC} = MIN	I _{OL} = 16 mA	СОМ	0.45	V
			MIL I _{OH} = -2 mA			1
VOH	High-level output voltage	V _{CC} = MIN	COM I _{OH} = -3.2 mA		2.4	V
lozL	O#		V _O = 0.4 V		-40	
lozh	Off-state output current	V _{CC} = MAX	V _O = 2.4 V		40	μA
los	Output short-circuit current*	V _{CC} = 5 V	V _O = 0 V		-20 -90	mA
1 _{CC}	Supply current	V _{CC} = MAX. All	inputs grounded. All ou	tputs open.	130 175	mA

OPERATING CONDITIONS	DEVICE TIME	tAA ADDRESS A		ENABLE	ND t _{ER} (ns) ACCESS TIME VERY TIME	UNIT
		TYP†	MAX	TYP†	MAX	
	63S1641A	28	35	12	25	
COMMERCIAL	63S1641	28	50	12	25	ns
	53S1641A	28	50	12	30	1.00 m 1.00 m
MILITARY	53S1641	28	65	12	30	


^{*} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

[†] Typicals at 5.0 V V_{CC} and 25°C T_A.


Typical I_{CC} vs Temperature




Typical $T_{\Delta \Delta}$ vs Temperature




Switching Test Load



Definition of Timing Diagram



Definition of Waveforms



NOTES: 1. Input pulse amplitude 0 V to 3.0 V.

- 2. Input rise and fall times 2-5 ns from 0.8 V to 2.0 V.
- 3. Input access measured at the 1.5 V level.
- 4. t_{AA} is tested with switch S₁ closed. C_L = 30 pF and measured at 1.5 V output level.
- 5. t_{EA} is measured at the 1.5 V output level with C_L = 30 pF. S₁ is open for high impedance to "1" test and closed for high impedance to "0" test.

 t_{ER} is tested with C_L = 5 pF. S_1 is open for "1" to high impedance test, measured at V_{OH} – 0.5 output level; S_1 is closed for "0" to high impedance test measured at V_{OL} + 0.5 V output level.

Monolithic Memories PROMs are designed and tested to give a programming yield greater than 98%. If your programming yield is lower, check your programmer. It may not be properly calibrated.

Programming is final manufacturing — it must be quality-controlled. Equipment must be calibrated as a regular routine,

PROM PROGRAMMING EQUIPMENT INFORMATION

SOURCE AND LOCATION

Data I/O Corp. 10525 Willows Rd. N.E. Redmond, WA 98073


Kontron Electronics, Inc. 630 Price Ave. Redwood City, CA 94063 ideally under the actual conditions of use. Each time a new board or a new programming module is inserted, the whole system should be checked. Both timing and voltages must meet published specifications for the device.

Remember — The best PROMs available can be made unreliable by improper programming techniques.

Digelec Inc.

586 Weddell Dr. Suite 1 Sunnyvale, CA 94089

Stag Microsystems Inc. 528-5 Weddell Dr. Sunnyvale, CA 94089



High Performance 2048x8 PROM TiW PROM Family

53/63**S**1681 53/63S1681A

Features/Benefits

- 35 ns maximum access time
- 16384-bit memory
- Reliable titanium-tungsten fuses (TiW)
- Pin-compatible with standard Schottky PROMs
- Available in space saving SKINNYDIP® package

Applications

- Microprogram control stores
- Microprocessor program store
- Look-up table
- Character generator
- Code converter
- Programmable Logic Element (PLE™) 11 inputs. 8 outputs, 2048 product terms per output

Description

The 53/63S1681 is a high-speed 2Kx8 PROM which uses industry standard package and pin out. In addition, the device is available in the 24-pin (0.3 in.) SKINNYDIP®.

The family features low current PNP inputs, full Schottky clamping and three-state outputs. The Titanium-Tungsten fuses store a logical low and are programmed to the high state. Special on-chip circuitry and extra fuses provide preprogramming tests which assure high programming yields and high reliability.

The 63 series is specified for operation over the commercial temperature and voltage range. The 53 series is specified for the military ranges.


Programming

The 53/63S1681 PROM is programmed with the same programming algorithm as all other Monolithic Memories' generic TiW PROMs. For details contact the factory.


Selection Guide

MEMORY		P.		KAGE	DEDECRIMANCE	PART NUMBER	
SIZE	ORGANIZATION	OUTPUT	PINS	TYPE	PERFORMANCE	0°C to +75°C	-55°C to +125°C
16K	2048x8	TS	24	N,NS, J,JS,W,	Standard	63S1681	53S1681
ION	204080	13	(28)	(NL),(L)	Enhanced	63S1681A	53S1681A

Pin Configurations



Block Diagram



53/63S1681 53/63S1681A

Absolute Maximum Ratings	Operating Progr	ramming
Supply voltage V _{CC}	0.5 V to 7 V	12 V
Input voltage		
Input current	30 mA to +5 mA	
Off-state output voltage	0.5 V to 5.5 V	12 V
Storage temperature		

Operating Conditions

SYMBOL	PARAMETER		MILITARY MIN TYP [†] MAX		COMMERCIAL MIN TYP [†] MAX	
Vcc	Supply voltage	4.5	5 5.5	4.75	5 5.25	٧
TA	Operating free air temperature	-55	125	0	75	°C

Electrical Characteristics Over Operating Conditions


SYMBOL	PARAMETER	Т	EST CONDITION		MIN TYP†	MAX	UNIT
V _{IL}	Low-level input voltage					0.8	V
V _{IH}	High-level input voltage				2		V
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18 mA			-1.5	٧
J _{IL}	Low-level input current	V _{CC} = MAX	V _I = 0.4 V			-0.25	mA
lіН	High-level input current	V _{CC} = MAX	V _I = V _{CC} MAX			40	μΑ
.,	1 1 1 1 1	., .,	10	MIL		0.5	.,
V _{OL}	Low-level output voltage	V _{CC} = MIN	I _{OL} = 16 mA	СОМ		0.45	V
	The state of the s		MIL I _{OH} = -2 mA		0.4	1.5.1	V
VOH	High-level output voltage	V _{CC} = MIN	COM I _{OH} = -3.2 r	nA ·	2.4		
lozL	0,4		V _O = 0.4 V		11	-40	
lozh	Off-state output current	$V_{CC} = MAX$ $V_{O} = 2.4 V$			40	μΑ	
los	Output short-circuit current*	V _{CC} = 5 V	V _O = 0 V		-20	-90	mA
lcc	Supply current	V _{CC} = MAX. All inputs TTL, all outputs open.			130	175	mA

OPERATING CONDITIONS	DEVICE TYPE		(ns) CCESS TIME	ENABLE AC	t _{ER} (ns) CCESS TIME RY TIME	UNIT
		TYP†	MAX	TYP†	MAX	
OOMMEDOIAL	63S1681A	27	35	18	25	
COMMERCIAL	63S1681	27	50	18	30	
Amerika a superior de la companya d	53S1681A	27	45	18	35	ns
MILITARY	53S1681	27	60	18	35	a.


^{*} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

[†] Typicals at 5.0 V VCC and 25°C TA.


Typical I_{CC} vs Temperature




Typical TAA vs Temperature




Switching Test Load



Definition of Timing Diagram



Definition of Waveforms



NOTES: 1. Input pulse amplitude 0 V to 3.0 V.

- 2. Input rise and fall times 2-5 ns from 0.8 V to 2.0 V.
- 3. Input access measured at the 1.5 V level.
- 4. t_{AA} is tested with switch S₁ closed. C_L = 30 pF and measured at 1.5 V output level.
- 5. t_{EA} is measured at the 1.5 V output level with C_L = 30 pF. S₁ is open for high impedance to "1" test, and closed for high impedance to "0" test. t_{ER} is tested with C_L = 5 pF. S₁ is open for "1" to high impedance test, measured at V_{OH} = 0.5 output level: S₁ is closed for "0" to high impedance test measured at V_{OL} + 0.5 V output level.

Monolithic Memories PROMs are designed and tested to give a programming yield greater than 98%. If your programming yield is lower, check your programmer. It may not be properly calibrated.

Programming is final manufacturing — it must be quality-controlled. Equipment must be calibrated as a regular routine,

PROM PROGRAMMING EQUIPMENT INFORMATION

SOURCE AND LOCATION


Data I/O Corp. 10525 Willows Rd. N.E. Redmond, WA 98073

Kontron Electronics, Inc. 630 Price Ave. Redwood City, CA 94063 ideally under the actual conditions of use. Each time a new board or a new programming module is inserted, the whole system should be checked. Both timing and voltages must meet published specifications for the device.

Remember — The best PROMs available can be made unreliable by improper programming techniques.

Digelec Inc. 586 Weddell Dr. Suite 1 Sunnyvale, CA 94089

Stag Microsystems Inc. 528-5 Weddell Dr. Sunnyvale, CA 94089



High Performance 4096x8 PROM TiW PROM Family

53/63S3281 53/63**S**3281**A**

Features/Benefits

- 40 ns maximum access time
- 32768-bit memory
- · Reliable titanium-tungsten fuses (TiW)
- Pin-compatible with standard Schottky PROMs
- . PNP inputs for low input current

Applications

- Microprogram control stores
- Microprocessor program store
- Look-up table
- Character generator
- Code converter
- Programmable Logic Element (PLE™) 12 inputs, 4096 product terms, 8 outputs

Description

The 53/63S3281 is a high-speed 4Kx8 PROM which uses industry standard pin out.

The family features low-current PNP inputs, full Schottky clamping and three-state outputs. The Titanium-Tungsten fuses store a logical low and are programmed to the high state. Special on-chip circuitry and extra fuses provide preprogramming testing which assure high programming yields and high reliability.

The 63 series is specified for operation over the commercial temperature and voltage range. The 53 series is specified for the military ranges.

Programming


The 53/63S3281 PROM is programmed with the same programming algorithm as all other Monolithic Memories' generic TiW PROMs. For details contact the factory.

Selection Guide

	MEMORY				DEDEGRAMOE	PART NUMBER		
SIZE	ORGANIZATION	OUTPUT	PINS	TYPE	PERFORMANCE	0°C to +75°C	-55°C to +125°C	
0014	4000.0		24	N,J,	Standard	63S3281	53S3281	
32K	4096x8	TS	(28)	(NL),(L), W	Enhanced	63S3281A	53S3281A	

Pin Configurations

Block Diagram



53/63S3281 53/63S3281A

Absolute Maximum Ratings	Operating Programming
Supply voltage V _{CC}	
Input voltage	
Input current	–30 mA to +5 mA
Off-state output voltage	
Storage temperature	65°C to +150°C

Operating Conditions

SYMBOL	PARAMETER		NOM			MMER NOM		UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
TA	Operating free-air temperature	-55		125	0		75	ွင

Electrical Characteristics Over Operating Conditions


SYMBOL	PARAMETER	•	TEST CONDITION		MIN	TYP†	MAX	UNIT
V _{IL}	Low-level input voltage						0.8	٧
V _{IH}	High-level input voltage				2		1.2	٧
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18 mA				-1.5	V
ΊL	Low-level input current	V _{CC} = MAX	V ₁ = 0.4 V				-0.25	mA
ΊΗ	High-level input current	V _{CC} = MAX	VI = VCC MAX				40	μΑ
			10	MIL			0.5	v
V _{OL}	Low-level output voltage	V _{CC} = MIN	I _{OL} = 16 mA	СОМ	%		0.45]
,,	I Park I and a second second		MIL I _{OH} = -2 mA		0.4			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
V _{OH}	High-level output voltage	V _{CC} = MIN	COM I _{OH} = -3.2 m	iΑ	2.4			V
lozL	0# -1-1		V _O = 0.4 V			71.5	-40	
lozh	Off-state output current	$V_{CC} = MAX$ $V_{O} = 2.4 V$			Fo. 1 - 14		40	μΑ
los	Output short-circuit current*	V _{CC} = 5 V	V _O = 0 V	-	-20		-90	mA
lcc	Supply current	V _{CC} = MAX.AII	inputs grounded.All ou	tputs open.		150	190	mA

Switching Characteristics Over Operating Conditions (See standard test load)


OPERATING CONDITIONS	DEVICE TYPE		(ns) CCESS TIME	ENABLE A	D t _{ER} (ns) CCESS TIME ERY TIME	UNIT
		TYP†	MAX	TYP†	MAX	
	63S3281A	31	40	18	20	
COMMERCIAL	63S3281	31	50	18	30	
	53S3281A	31	50	18	35	ns
MILITARY	53S3281	31	60	18	35	

^{*} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
† Typical at 5.0 V V_{CC} and 25°C T_A.


Typical I_{CC} vs Temperature




Typical TAA vs Temperature




Switching Test Load



Definition of Timing Diagram



Definition of Waveforms



NOTES: 1. Input pulse amplitude 0 V to 3.0 V.

- 2. Input rise and fall times 2-5 ns from 0.8 V to 2.0 V.
- 3. Input access measured at the 1.5 V level.
- 4. t_{AA} is tested with switch S₁ closed. C_L = 30 pF and measured at 1.5V output level.
- 5. t_{EA} is measured at the 1.5 V output level with C_L = 30 pF. S₁ is open for high impedance to "1" test, and closed for high impedance to "0" test. t_{ER} is tested with C_L = 5 pF. S₁ is open for "1" to high impedance test, measured at V_{OH} 0.5 output level: S₁ is closed for "0" to high impedance test measured at V_{OL} + 0.5V output level.

Commercial Programmers

Monolithic Memories PROMs are designed and tested to give a programming yield greater than 98%. If your programming yield is lower, check your programmer. It may not be properly calibrated.

Programming is final manufacturing — it must be quality-controlled. Equipment must be calibrated as a regular routine,

PROM PROGRAMMING EQUIPMENT INFORMATION

SOURCE AND LOCATION


Data I/O Corp. 10525 Willows Rd. N.E. Redmond, WA 98073

Kontron Electronics, Inc. 630 Price Ave. Redwood City, CA 94063 ideally under the actual conditions of use. Each time a new board or a new programming module is inserted, the whole system should be checked. Both timing and voltages must meet published specifications for the device.

Remember — The best PROMs available can be made unreliable by improper programming techniques.

Digelec Inc. 586 Weddell Dr. Suite 1 Sunnyvale, CA 94089 Stag Microsystems Inc. 528-5 Weddell Dr. Sunnyvale, CA 94089

Metal Mask Layout



High Performance 512x8 Registered PROM

53/63RA481 53/63RA481A

Features/Benefits

- · Versatile synchronous and asynchronous enables
- Asynchronous preset and clear
- Edge-triggered "D" registers
- 8-bit-wide in 24-pin SKINNYDIP® for high board density
- On-chip register simplifies system timing
- Faster cycle times
- 16 mA IOI output drive capability
- Reliable titanium-tungsten fuses (Ti-W), with programming yields typically greater than 98%


Applications

- Microprogram control store
- State sequencers/state machines
- Next address generation
- Mapping PROM

Description

The 53/63RA481 and 53/63RA481A are 512x8 Registered PROMs with on-chip "D" type registers, versatile output enable control through synchronous and asynchronous three-state enable inputs, and asynchronous preset and clear.

Pin Configurations



Ordering Information

	MEMORY	PACI	(AGE	DEVICE TYPE		
SIZE	PERFORMANCE	PINS	TYPE	MIL	СОМ	
412	Standard	24	NS,JS, (NL),	53RA481	63RA481	
4K	Enhanced	(28)	(INL), (L)	53RA481A	63RA481A	


Flatpak — Contact the factory.

Data is transferred into the output registers on the rising edge of the clock. The data will appear at the outputs provided that both the asynchronous (E) and synchronous (ES) enables are Low. Prior to the positive clock edge, register data are not affected by changes in addressing or synchronous enable inputs.

Memory expansion and data control is made more flexible with synchronous and asynchronous enable inputs. Outputs may be set to the high-impedance state at any time by setting \overline{E} to a High or if \overline{ES} is High when the rising clock edge occurs. When V_{CC} power is first applied, the synchronous enable flip-flop will be in the set condition causing the outputs to be in the high-impedance state.

The output registers will be set to all Highs when preset is Low independent of the state of clock. The output registers will be reset to all Lows when clear is Low independent of the state of clock. Note that preset and clear are exclusive operations and cannot occur simultaneously.

Block Diagram



SKINNYDIP® is a registered trademark of Monolithic Memories

TWX: 910-338-2376

Monolithic MM Memories

Absolute Maximum Ratings

	Operating	Programming
Supply voltage V _{CC}	0.5 V to 7 V	12 V
Input voltage	1.5 V to 7 V	7 V
Input current		
Off-state output voltage	0.5 V to 5.5 V	12 V
Storage temperature		

Operating Conditions

		TYP†	COMMERCIAL				100	MILI	TARY		
SYMBOL	PARAMETER		63RA481A		63RA481		53RA481A		53RA481		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	A)
Vcc	Supply voltage	5.0	4.75	5.25	4.75	5.25	4.5	5.5	4.5	5.5	V
TA	Operating free-air temperature	25	0	75	0	75	-55	125	-55	125	°C
t _w	Width of clock (High or Low)	10	20		20		20		20		ns
t _{prw}	Width of preset or clear (Low) to Output (High or Low)	10	20		20		20		20		ns
t _{prr}	Recovery from preset or clear (Low) to clock High	11	20		20	:	25		25		ns
t _s (A)	Setup time from address to clock	22	30		35		35		45		ns
t _s (ES)	Setup time from ES to clock	7	10		10		15		15		ns
t _h (A)	Hold time from address to clock	-5	0		0		0		0		ns
th (ES)	Hold time from ES to clock	-3	5		5		5		5		ns

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER		TEST CONDITIONS	MIN TYP†	MAX	UNIT
V _{IL}	Low-level input voltage				0.8	٧
V _{IH}	High-level input voltage			2.0		٧
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18 mA		-1.2	٧
IIL	Low-level input current	V _{CC} = MAX	V ₁ = 0.4 V		-0.25	mA
¹ ІН	High-level input current	V _{CC} = MAX	V _I = V _{CC}		40	μA
VOL	Low-level output voltage	V _{CC} = MIN	I _{OL} = 16 mA		0.5	٧
V _{ОН}	High-level output voltage	V _{CC} = MIN	MIL I _{OH} = -2 mA COM I _{OH} = -3.2 mA	2.4		v
IOZL			V _O = 0.4 V		-40	
lozh	Off-state output current	V _{CC} = MAX	V _O = 2.4 V		40	μΑ
los	Output short-circuit current*	V _{CC} = 5 V	V _O = 0 V	-20	-90	mA
Icc	Supply Current	V _{CC} = MAX	All inputs TTL; all outputs open.	130	180	mA

^{*} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second

 $[\]dagger$ Typical at 5.0 V V_{CC} and 25° C T_A.

Switching Characteristics Over Operating Conditions and using Standard Test Load


			СОММ	ERCIAL	MILI		
SYMBOL	PARAMETER	TYP†	63RA481A	63RA481	53RA481A	53RA481	UNIT
			MIN MAX	MIN MAX	MIN MAX	MIN MAX	
t _{CLK}	Clock to output Delay	- 11	15	20	20	25	ns
tESA	Clock to output access time (ES)	14	25	30	30	35	ns
t _{ESR}	Clock to output recovery time (ES)	14	25	30	30	35	ns
t _{EA}	Enable to output access time (E)	10	20	30	25	35	ns
t _{ER}	Disable to output recovery time (E)	10	20	30	25	35	ns
t _{PR}	Preset to output delay (PR)	15	25	25	25	30	ns
^t CLR	Clear to output delay (CLR)	18	25	30	35	40	ns

 $[\]dagger$ Typical at 5.0 V V_{CC} and 25 °C T_A.

Function Table

Ē	ĒS	CLK	PR	CLR	A8-A0	Q7-Q0	Operation
Н	Х	Х	Х	Х	Х	Z	High-Impedance
Х	Н	1	Χ	Х	Х	Z	High-Impedance
L	L	Х	L	Н	Х	Н	Preset
L	L	Х	Н	L	Х	L	Clear
L	L	Х	L	L	Х		Illegal Operation
L	L	1	Н	Н	Α	Data	Memory Access

Definition of Waveforms




NOTES: 1. Input pulse amplitude 0 V to 3.0 V.


- 2. Input rise and fall times 2-5 ns from 0.8 V to 2.0 V.
- 3. Input access measured at the 1.5 V level.
- 4. Switch S₁ is closed. C_L = 30 pF and outputs measured at 1.5 V output level for all tests except t_{ESA} and t_{ESR}.
- t_{EA} and t_{ESA} are measured at the 1.5 V output level with C_L = 30 pF. S₁ is open for high impedance to "1" test, and closed for high impedance to "0" test.

ter and tess is tested with C_L = 5 pF. S_1 is open for "1" to high impedance test, measured at V_{OH} =0.5 output level: S_1 is closed for "0" to high impedance test measured at V_{OL} + 0.5V output level.


Switching Test Load




Definition of Timing Diagram



Schematic of Inputs and Outputs





Commercial Programmers

Monolithic Memories PROMs are designed and tested to give a programming yield greater than 98%. If your programming yield is lower, check your programmer. It may not be properly calibrated.

Programming is final manufacturing — it must be quality-controlled. Equipment must be calibrated as a regular routine,

PROM PROGRAMMING EQUIPMENT INFORMATION

SOURCE AND LOCATION

Data I/O Corp. 10525 Willows Rd. N.E. Redmond, WA 98073

Kontron Electronics, Inc.

630 Price Ave.

Redwood City, CA 94063

ideally under the actual conditions of use. Each time a new board or a new programming module is inserted, the whole system should be checked. Both timing and voltages must meet published specifications for the device.


Remember — The best PROMs available can be made unreliable by improper programming techniques.

Digelec Inc.

586 Weddell Dr. Suite 1 Sunnyvale, CA 94089

Stag Microsystems Inc. 528-5 Weddell Dr. Sunnyvale, CA 94089

Metal Mask Layout



High Performance 1024x8 Registered PROM

53/63RS881 53/63RS881A

Features/Benefits

- Edge triggered "D" registers
- Synchronous and asynchronous enables
- Versatile 1:16 initialization words
- 8-bit-wide in 24-pin SKINNYDIP® for high board density
- Simplifies system timing
- Faster cycle times
- 16 mA IOL output drive capability
- · Reliable titanium-tungsten fuses (TiW), with programming yields typically greater than 98%

Applications

- Microprogram control store
- State sequencers
- · Next address generation
- Mapping PROM

Description

The 53/63RS881 and 53/63RS881A are 1Kx8 PROMs with onchip "D" type registers, versatile output enable control through synchronous and asynchronous enable inputs, and flexible start up sequencing through programmable initialization.

Data is transferred into the output registers on the rising edge of the clock. Provided that the asynchronous (E) and synchronous (ES) enables are low, the data will appear at the outputs. Prior to

Ordering Information


	MEMORY	PACE	(AGE	DEVICE TYPE		
SIZE	PERFORMANCE	PINS	TYPE	MIL	сом	
8K	Standard	24	NS,JS, (NL),	53RS881	63RS881	
on	Enhanced (28)			53RS881A	63RS881A	

the positive clock edge, register data are not affected by changes in addressing or synchronous enable inputs.


Memory expansion and data control is made flexible with synchronous and asynchronous enable inputs. Outputs may be set to the high impedance state at any time by setting E to a high or if ES is high when the rising clock edge occurs. When V_{CC} power is first applied the synchronous enable flip-flop will be in the set condition causing the outputs to be in the high impedance state.

The flexible initialization feature allows start up and time out sequencing with 1:16 programmable words to be loaded into the output registers. With the synchronous INITIALIZE (IS) pin low, one of the 16 column words (A3-A0) will be set in the output registers independent of the row addresses (A9-A4). The unprogrammed state of IS words are low, presenting a CLEAR with IS pin low. With all IS column words (A3-A0) programmed to the same pattern, the IS function will be independent of both row and column addressing and may be used as a single pin control. With all IS words programmed high a PRESET function is performed.

Pin Configurations



Block Diagram



SKINNYDIP* is a registered trademark of Monolithic Memories

TWX: 910-338-2376

ings		
	Operating	Programming
	0.5 V to 7 V	12 V
	1.5 V to 7 V	7 V
	30 mA to +5 mA	
	0.5 V to 5.5 V	12 V
	CEOC 1- 11E00C	

			MILI	ΓARY		C	ОММ	ERCI/	AL.		
METER	TYP†	53RS	881A	53R	S881	63RS881A		63R	S881	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
ı or low)	10	20		20		20		20		ns	
iress to clock	25	40		45		30		35		ns	
to clock	8	15		15		15		15		ns	
o clock	20	30		35		25		30		ns	
o clock	-5	0		0		0		0		ns	
	-3	5		5		5		5		ns	
	-5	0		0		0		0		ns	
	5	4.5	5.5	4.5	5.5	4.75	5.25	4.75	5.25	٧	
mperature	25	-55	125	-55	125	0	75	0	75	°C	

CS Over Operating Conditions


		TEST CONDITION	MIN TYP†	MAX	UNIT
e				0.8	V
je			2		٧
1 47	V _{CC} = MIN	I _I = -18 mA		-1.2	٧
ıt	V _{CC} = MAX	V _I = 0.4 V		-0.25	mA
nt	V _{CC} = MAX	V _I = V _{CC} MAX		40	μΑ
ge	V _{CC} = MIN	I _{OL} = 16 mA		0.5	٧
	.,	MIL I _{OH} = -2 mA		1.1.2.	
ige	V _{CC} = MIN	COM I _{OH} = -3.2 mA	2.4		V
	V - 111 V	V _O = 0.4 V		-40	
nt	V _{CC} = MAX	V _O = 2.4 V		40	μΑ
ırrent*	V _{CC} = 5 V	V _O = 0 V	-20	-90	mA
	V _{CC} = MAX. AI	l inputs TTL; all outputs open	130	180	mA

I at a time and duration of the short-circuit should not exceed one second.

Switching Characteristics Over Operating Conditions and using Standard Test L

				MILI	TARY			
SYMBOL	PARAMETER	TYP	53RS881A		53R	S881	1	
			MIN	MAX	MIN	MAX	ı	
^t CLK	Clock to output Delay	10		20		25		
t _{ESA}	Clock to output access time (ES)	18		30		35		
t _{ESR}	Clock to output recovery time (ES)	17		30		35		
^t EA	Enable to output access time (E)	18	1	30		35		
tER	Disable to output recovery time (\overline{E})	17		30		35	Γ	

Definition of Waveforms



NOTES: 1. Input pulse amplitude 0 V to 3.0 V.


- 2. Input rise and fall times 2-5 ns from 0.8 V to 2.0 V.
- 3. Input access measured at the 1.5 V level.
- 4. t_{AA} is tested with switch S₁ closed. C_L = 30 pF and measured at 1.5 V output level.
 5. t_{EA} and t_{ESA} are measured at the 1.5 V output level with C_L = 30 pF. S₁ is open for high impedance impedance to "0" test.


 t_{ER} and t_{EA} are measured. C_L = 5 pF. S_1 is open for "1" to high impedance test, measured at V_{OH} – high impedance test measured at V_{OL} + 0.5 V output level.

2


Switching Test Load


Definition of Timing Diagram





Schematic of Inputs and Outputs





Commercial Programmers

Monolithic Memories PROMs are designed and tested to give a programming yield greater than 98%. If your programming yield is lower, check your programmer. It may not be properly calibrated.

Programming is final manufacturing — it must be quality-controlled. Equipment must be calibrated as a regular routine,

ideally under the actual conditions of use. Each time a new board or a new programming module is inserted, the whole system should be checked. Both timing and voltages must meet published specifications for the device.

Remember — The best PROMs available can be made unreliable by improper programming techniques.

PROM PROGRAMMING EQUIPMENT INFORMATION


SOURCE AND LOCATION

Data I/O Corp. 10525 Willows Rd. N.E. Redmond, WA 98073

Kontron Electronics, Inc. 630 Price Ave. Redwood City, CA 94063 Digelec Inc. 586 Weddell Dr. Suite 1 Sunnyvale, CA 94089

Stag Microsystems Inc. 528-5 Weddell Dr. Sunnyvale, CA 94089

Metal Mask Layout



2048x8 Registered PROM with Asynchronous Enable

53/63RA1681 53/63RA1681A

Features/Benefits

- Synchronous output enable
- Edge-triggered "D" registers
- Versatile 1:16 user programmable initialization words
- 8-bit-wide in 24-pin SKINNYDIP® for high board density
- · Simplifies system timing
- Faster cycle times
- 16 mA IOL output drive capability
- Reliable titanium-tungsten fuses (TiW), with programming yields typically greater than 98%


Applications

- · Microprogram control store
- State sequencers
- Next address generation
- Mapping PROM

Description

The 53/63RA1681 and 53/63RA1681A are 2Kx8 PROMs with on-chip "D"-type registers. Output enable control through an asynchronous enable input and flexible start up sequencing through programmable initialization words.

Pin Configurations



Ordering Information

	MEMORY	PACI	KAGE	DEVICE TYPE				
SIZE	PERFORMANCE	PINS	TYPE	MIL	СОМ			
1014	Standard	24	NS, JS,W,	53RA1681	63RA1681			
16K	Enhanced	(28)	(NL), (L)	53RA1681A	63RA1681A			


Flat-pack — contact the factory

Data is transferred into the output registers on the rising edge of the clock. Provided that the asynchronous enable (\overline{E}) is low, the data will appear at the outputs. Prior to the positive clock edge, register data are not affected by changes in addressing.

Memory expansion and data control is made flexible with asynchronous enable inputs. Outputs may be set to the high impedance state at any time by setting $\overline{\bf E}$ to a HIGH.

The flexible initialization feature allows start up and time out sequencing with 1:16 programmable words to be loaded into the output registers. With the synchronous INITIALIZE ($\overline{\text{IS}}$) pin LOW, one of the 16 column words (A3-A0) will be set in the output registers independent of the row addresses (A9-A4). With all $\overline{\text{IS}}$ column words (A3-A0) programmed to the same pattern, the $\overline{\text{IS}}$ function will be independent of both row and column addressing and may be used as a single pin control. With all $\overline{\text{IS}}$ words programmed HIGH a PRESET function is performed. The unprogrammed state of $\overline{\text{IS}}$ words are LOW, presenting a CLEAR with $\overline{\text{IS}}$ pin LOW.

Block Diagram



SKINNYDIP® is a registered trademark of Monolithic Memories

Monolithic Memories

53/63RA1681 53/63RA1681A

Absolute Maximum Ratings Operating Operating Programming Supply voltage V_{CC} -0.5 V to 7 V 12 V Input voltage -1.5 V to 7 V 7 V Input current -30 mA to +5 mA Off-state output voltage -0.5 V to 5.5 V 12 V Storage temperature -65°C to +150°C

Operating Conditions

				MILIT	ΓARY		C	ОММ	ERCIAL	
SYMBOL	PARAMETER	TYP†	53RA	1681A	53R/	A1681	63RA	1681A	63RA16	1 UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN M	AX .
t _W	Width of clock (high or low)	10	20		20		20	4.14°	20	ns
ts(A)	Setup time from address to clock	28	40		45		35	1,-4,1	40	ns
ts(IS)	Setup time from IS to clock	20	30		35		25		30	ns
th(A)	Hold time address to clock	-5	0		0	-	0		0	ns
th(IS)	Hold time (IS)	-5	0		0		0		0	ns
VCC	Supply voltage	5	4.5	5.5	4.5	5.5	4.75	5.25	4.75 5.	25 V
TA	Operating free-air temperature	25	-55	125	-55	125	0	75	0	75 °C

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER		TEST CONDITION	MIN TYP† N	XAN	UNIT
VIL	Low-level input voltage	Ī			0.8	٧
V _{IH}	High-level input voltage			2.0		V
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18 mA	age State	-1.2	٧
I _{IL}	Low-level input current	V _{CC} = MAX	V _I = 0.4 V	-	0.25	mA
lн	High-level input current	V _{CC} = MAX	V _I = V _{CC} MAX		40	μΑ
VOL	Low-level output voltage	V _{CC} = MIN	I _{OL} = 16 mA		0.5	٧
	I limb lavel autout valtage		MIL I _{OH} = -2 mA	0.4		
VOH	High-level output voltage	V _{CC} = MIN	COM I _{OH} = -3.2 mA	2.4		\ V
lozL		V - 144V	V _O = 0.4 V		-40	
lozh	Off-state output current	V _{CC} = MAX	V _O = 2.4 V		40	μΑ
los	Output short-circuit current*	V _{CC} = 5 V	V _O = 0 V	-20	-90	mA
lcc	Supply current	V _{CC} = MAX. A	II inputs TTL; all outputs open	140	185	mA

^{*} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.


[†] Typical at 5.0 V V_{CC} and 25°C T_A.

Switching Characteristics Over Operating Conditions and using Standard Test Load

			MILITARY					СОММ	ERCIAL	-	
SYMBOL	PARAMETER	TYP [†]	53RA	1681A	53R/	1681	63RA	1681A	63RA	1681	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t CLK	Clock to output Delay	10		20		25		15		20	ns
t _{EA}	Enable to output access time (E)	15		30		35		25		30	ns
t _{ER}	Disable to output recovery time (E)	15		30		35		25		30	ns

 $[\]dagger$ Typical at 5.0 V V_{CC} and 25° C T_A.


Definition of Waveforms




- NOTES: 1. Input pulse amplitude 0 V to 3.0 V.
 - 2. Input rise and fall times 2-5 ns from 0.8 V to 2.0 V.
 - 3. Input access measured at the 1.5 V level.
 - 4. Switch S₁ is closed. C_L = 30 pF and outputs measured at 1.5 V output level for all tests except t_{EA} and t_{ER}.
 - 5. t_{EA} is measured at the 1.5 V output level with C_L = 30 pF. S₁ is open for high impedance to "1" test and closed for high impedance to "0" test.

 t_{ER} is tested with C_L = 5 pF. S_1 is open for "1" to high impedance test, measured at V_{OH} =0.5 V output level; S_1 is closed for "0" to high impedance test measured at V_{OL} + 0.5 V output level.

Switching Test Load







WILL BE STEADY

MUST BE STEADY

Definition of Timing Diagram

Schematic of Inputs and Outputs





Commercial Programmers

Monolithic Memories PROMs are designed and tested to give a programming yield greater than 98%. If your programming yield is lower, check your programmer. It may not be properly calibrated.

Programming is final manufacturing — it must be quality-controlled. Equipment must be calibrated as a regular routine,

PROM PROGRAMMING EQUIPMENT INFORMATION

SOURCE AND LOCATION

Data I/O Corp. 10525 Willows Rd. N.E. Redmond, WA 98073

Kontron Electronics, Inc. 630 Price Ave.

Redwood City, CA 94063

ideally under the actual conditions of use. Each time a new board or a new programming module is inserted, the whole system should be checked. Both timing and voltages must meet published specifications for the device.

Remember — The best PROMs available can be made unreliable by improper programming techniques.

Digelec Inc.


586 Weddell Dr. Suite 1

Sunnyvale, CA 94089

Stag Microsystems Inc. 528-5 Weddell Dr.

Sunnyvale, CA 94089

Metal Mask Layout



2048x8 **Registered PROM** with Synchronous Enable

53/63RS1681 53/63RS1681A

Features/Benefits

- Synchronous output enable
- Edge-triggered "D" registers
- · Versatile 1:16 user programmable initialization words
- 8-bit-wide in 24-pin SKINNYDIP® for high board density
- · Simplifies system timing
- Faster cycle times
- 16 mA IOL output drive capability
- · Reliable titanium-tungsten fuses (TiW), with programming yields typically greater than 98%

Applications


- · Microprogram control store
- State sequencers
- Next address generation
- Mapping PROM

Description

The 53/63RS1681 and 53/63RS1681A are 2Kx8 PROMs with on-chip "D" type registers, versatile output enable control through synchronous enable inputs and flexible start up sequencing through programmable initialization words.

Data is transferred into the output registers on the rising edge of the clock. Provided that the synchronous (ES) enable is LOW,

Pin Configurations



Ordering Information

	MEMORY	PACI	KAGE	DEVICE TYPE				
SIZE	PERFORMANCE	PINS	TYPE	MIL	СОМ			
4014	Standard	24	NS, JS,W,	53RS1681	63RS1681			
16K	Enhanced	(28)	(NL), (L)	53RS1681A	63RS1681A			


Flat-pack — contact the factory

the data will appear at the outputs. Prior to the positive clock edge, register data are not affected by changes in addressing or synchronous enable inputs.

Memory expansion and data control is made flexible with synchronous enable inputs. Outputs may be set to the high impedance state by setting ES HIGH before the rising clock edge occurs. When V_{CC} power is first applied the synchronous enable flip-flop will be in the set condition causing the outputs to be in the high impedance state.

The flexible initialization feature allows start up and time out sequencing with 1:16 programmable words to be loaded into the output registers. With the synchronous INITIALIZE (IS) pin LOW, one of the 16 column words (A3-A0) will be set in the output registers independent of the row addresses (A10-A4). With all IS column words (A3-A0) programmed to the same pattern, the IS function will be independent of both row and column addressing and may be used as a single pin control. With all IS words programmed HIGH a PRESET function is performed. The unprogrammed state of IS words are LOW. presenting a CLEAR with IS pin LOW.

Block Diagram



SKINNYDIP® is a registered trademark of Monolithic Memories

Absolute Maximum Ratings	Operating	Programming
Supply voltage V _{CC}	-0.5 V to 7 V	12 V
Input voltage	-1.5 V to 7 V	
Input current		
Off-state output voltage		12 V
Storage temperature		

Operating Conditions

			MILI	TARY	СОММ	ERCIAL	UNIT
SYMBOL	PARAMETER	TYP†	53RS1681A	53RS1681	63RS1681A	63RS1681	
		l an	MIN MAX	MIN MAX	MIN MAX	MIN MAX	
t _W	Width of clock (high or low)	10	20	20	20	20	ns
t _{s(A)}	Setup time from address to clock	28	40	45	35	40	ns
ts(ES)	Setup time from ES to clock	7	15	15	15	15	ns
ts(IS)	Setup time from IS to clock	20	30	35	25	30	ns
t _{h(A)}	Hold time address to clock	-5	0	0	0	0	ns
th(ES)	Hold time (ES)	-3	5	5	5	5	ns
th(IS)	Hold time (IS)	-5	0	0	0	0	ns
VCC	Supply voltage	5	4.5 5.5	4.5 5.5	4.75 5.25	4.75 5.25	٧
TA	Operating free-air temperature	25	-55 125	-55 125	0 75	0 75	°C

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER		TEST CONDITION	MIN TYP† MAX	UNIT
VIL	Low-level input voltage			0.8	V
V _{IH}	High-level input voltage			2.0	V
VIC	Input clamp voltage	V _{CC} = MIN	I _I = -18 mA	-1.2	V
l _I L	Low-level input current	V _{CC} = MAX	V ₁ = 0.4 V	-0.25	mA
ΉΗ	High-level input current	V _{CC} = MAX	V _I = V _{CC} MAX	40	μА
V _{OL}	Low-level output voltage	V _{CC} = MIN	I _{OL} = 16 mA	0.5	٧
		_ \	MIL I _{OH} = -2 mA	6.4	
VOH	High-level output voltage	V _{CC} = MIN	COM I _{OH} = -3.2 mA	2.4	\ \ \
lozL	Off state suitant averant	14AV	V _O = 0.4 V	-40	
lozh	Off-state output current	V _{CC} = MAX	V _O = 2.4 V	40	- μΑ
los	Output short-circuit current*	V _{CC} = 5 V	V _O = 0 V	-20 -90	mA
lcc	Supply current	V _{CC} = MAX. Al	l inputs TTL; all outputs open	140 185	mA

^{*} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.


[†] Typical at 5.0 V V_{CC} and 25° C T_A.

Switching Characteristics Over Operating Conditions and using Standard Test Load

			MILITARY					L	1.5		
SYMBOL	PARAMETER	TYP†	53RS	1681A	53R	31681	63RS	1681A	63R	S1681	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tCLK	Clock to output Delay	10		20		25		15		20	ns
t _{ESA}	Clock to output access time (ES)	15	. '	30		35	1	25		30	ns
t _{ESR}	Clock to output recovery time (ES)	15		30		35		25		30	ns

[†] Typical at 5.0 V V_{CC} and 25°C T_A.

Definition of Waveforms




NOTES: 1. Input pulse amplitude 0 V to 3.0 V.

- 2. Input rise and fall times 2-5 ns from 0.8 V to 2.0 V.
- 3. Input access measured at the 1.5 V level.
- 4. Switch S₁ is closed, C_L = 30 pF and outputs measured at 1.5 V output level for all tests except t_{ESA} and t_{ESR}.
- 5. t_{ESA} is measured at the 1.5 V output level with C_L = 30 pF. S₁ is open for high impedance to "1" test and closed for high impedance to "0" test.


 $t_{\rm ESR}$ is tested with $C_{\rm L}$ = 5 pF. $S_{\rm 1}$ is open for "1" to high impedance test, measured at $V_{\rm OH}$ -0.5 V output level; $S_{\rm 1}$ is closed for "0" to high impedance test measured at $V_{\rm OL}$ + 0.5 V output level.

2


Switching Test Load




Definition of Timing Diagram



Schematic of Inputs and Outputs





Commercial Programmers

Monolithic Memories PROMs are designed and tested to give a programming yield greater than 98%. If your programming yield is lower, check your programmer. It may not be properly calibrated.

Programming is final manufacturing — it must be quality-controlled. Equipment must be calibrated as a regular routine,

ideally under the actual conditions of use. Each time a new board or a new programming module is inserted, the whole system should be checked. Both timing and voltages must meet published specifications for the device.

Remember — The best PROMs available can be made unreliable by improper programming techniques.

PROM PROGRAMMING EQUIPMENT INFORMATION


SOURCE AND LOCATION

Data I/O Corp. 10525 Willows Rd. N.E. Redmond, WA 98073

Kontron Electronics, Inc. 630 Price Ave. Redwood City, CA 94063 Digelec Inc. 586 Weddell Dr. Suite 1 Sunnyvale, CA 94089 Stag Microsystems Inc. 528-5 Weddell Dr.

Sunnyvale, CA 94089

Metal Mask Layout



1024x4 Diagnostic **Registered PROM Enables and Output Initialization**

53/63DA441 53/63DA442

Features/Benefits

- Programmable asynchronous output initialization
- . Three-state outputs with 2 enables
- Provides system diagnostic testing with system controllability and observability
- Shadow register eliminates shifting hazards
- Edge-triggered "D" registers simplifies system timing
- Cascadable for wide control words used in microprogramming
- 24-pin SKINNYDIP® saves space
- 24-mA output drive capability
- · Replaces embedded diagnostic code
- Guaranteed programming yields of greater than 98%

Applications

- . Microprogram control store with built-in system diagnostic testing
- Serial character generator
- Serial code converter
- Parallel in/serial out memory
- Cost-effective board testing

Description

The 53/63DA441 and 53/63DA442 are 1Kx4 PROMs with registered outputs, programmable asynchronous initialization, 3state outputs with 2 enables and a shadow register for diagnostic capabilities.

Shadow register diagnostics allow observation and control of the system without introducing intermediate illegal states. The output register, which can receive parallel data from either the PROM array or the shadow register is loaded on the rising edge of CLK. The shadow register, which can receive parallel data from the output register or serial data from SDI, is loaded on the rising edge of DCLK. When the output drivers are disabled, the shadow register receives its parallel data from the output bus.

During diagnostics, data loaded into the output register from the PROM array can be parallel-loaded into the shadow register and serially shifted out through SDO, allowing observation of the system, Similarly, diagnostic data can be serially shifted into the shadow register through SDI, and parallel-loaded into the output register, allowing control and test scanning to be imposed on the system. Since the output register and the shadow register are loaded by different input signals, they can be operated independently of one another. In addition, diagnostic PROMs can be cascaded to construct wide control words used in microprogramming.


When exercised, the initialization input loads the output register with a user-programmable initialization word, independent of the state of CLK. This features is a superset of preset and clear functions, and can be used to generate an arbitrary microinstruction for system reset or interrupt.

The distinguishing feature between the 53/63DA441 and 53/ 63DA442 is on the output enable structure. The 53/63DA441 has two asynchronous output enables, E1 and E2. Outputs will be enabled when both E1 and E2 are LOW. The 53/63DA442 has one asynchronous output enable E and one synchronous output enable ES. Outputs will be enabled if ES is LOW during the last rising edge of CLK and E is LOW.

Selection Guide


	MEN	IORY	PACI	KAGE	PART NUMBER		
SIZE	ORGANIZATION	OPTIONS	PINS	TYPE	MILITARY	COMMERCIAL	
		Two asynchronous enables			53DA441	63DA441	
4 K	1024 x 4	One synchronous enable, one asynchronous enable	24 (28)	NS,JS,W, (NL),(L)	53DA442	63DA442	


Block Diagrams




53/63DA441









Function Table

INPUTS				OUTPUTS			OPERATION
MODE	SDI	CLK	DCLK	Q3-Q0	S3-S0	SDO	OPERATION
L	х	1	*	Qn ← PROM	HOLD	S3	Load output register from PROM array
L	х	*	t	HOLD	Sn ← Sn-1 S0 ← SDI	S3	Shift shadow register data
L	х	t	1	Qn ← PROM	Sn ← Sn-1 S0 ← SDI	S3	Load output register from PROM array while shifting shadow register data
Н	Х	1	*	Qn ← Sn	HOLD	SDI	Load output register from shadow register
Н	L	*	1	HOLD	Sn ← Qn	SDI	Load shadow register from output bus
Н	Н	*	1 1	HOLD	HOLD	SDI	No operation†

^{*} Clock must be steady or falling.

shadow register on the rising edge of DCLK.


Definition of Signals

MODE	The MODE pin controls the output register multi- plexer and the shadow register. When MODE is LOW, the output register receives data from the PROM array and the shadow register is config- ured as a shift register with SDI as its input. When MODE is HIGH, the output register receives data from the shadow register. The shadow register is	Q3-Q0 S3-S0	On represents the data outputs of the output register. During a shadow register load with outputs enabled, these pins are the internal data inputs to the shadow register. With the outputs three-stated, these pins are external data inputs to the shadow register.
	controlled by SDI as well as MODE With MODE	33-30	Sn represents the internal shadow register outputs.
	HIGH and SDI LOW, the shadow register re- ceives parallel data from the output bus. With MODE and SDI both HIGH, the shadow register	A9-A0	An represents the address inputs to the PROM array.
	holds its present data.	Ē1,Ē2, Ē	These Output Enable pin(s) operate independ-
SDI	The Serial Data In pin is the input to the least- significant bit of the shadow register when oper- ating in the shift mode. SDI is also a control input to the shadow register when it is not in the shift		ent of CLK. For 'D441, outputs are enabled if, and only if, both E1 and E2 are LOW. For 'D442, outputs are enabled only when ES is LOW at the last rising edge of CLK and E is LOW.
	mode.	ĒŠ	Synchronous Output Enable for 'DA442 only.
SDO	The Serial Data Out pin is the output from the most significant bit of the shadow register when		Outputs are enabled only when \overline{ES} is LOW at the last rising edge of CLK and \overline{E} is LOW.
	operating in the shift mode. When the shadow register is not in the shift mode, SDO displays the logic level present at SDI, decreasing serial shift time for cascaded diagnostic PROMs.		The asynchronous output register initialization input pin operates independent of CLK. When I is LOW, the output register is loaded with a user-programmable initialization word. Programmable
CLK	The clock pin loads the output register on the rising edge of CLK.		initialization is a super set of preset and clear functions, and can be used to generate any microinstruction system reset or interrupt.
DCLK	The diagnostic clock pin loads or shifts the		micromstruction system reset of interrupt.

[†] Reserved operation for SN54/74S818 8-Bit Diagnostic Register.


Logic Diagram

53/63DA441 1024x4 Diagnostic PROM with Asynchronous Initialization and Asynchronous Enables



Logic Diagram

53/63DA442
1024x4 Diagnostic PROM
with Asynchronous Initialization
and Both Asynchronous and Synchronous Enables



53/63DA441 53/63DA442

Absolute Maximum Ratings Operating Programming Supply voltage V_{CC}. -0.5 V to 7 V 12 V Input voltage -1.5 V to 7 V 7 V Input current -30 mA to +5 mA Off-state output voltage -0.5 V to 5.5 V .12 V Storage temperature -65° to +150° C

Operating Conditions

SYMBOL	PARAMETER	MIN	ILITA TYP		CO!	MMER TYP		UNIT
v _{CC}	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
TA	Operating free-air temperature	-55	25	125	0	25	75	°C
t _w	Width of CLK (HIGH or LOW)	25	10		20	10		ns
t _{su}	Setup time from address to CLK	45	25		35	25		ns
t _h	Hold time for CLK	0	-15		0	-15		ns
^t wd	Width of DCLK (HIGH or LOW)	35	15		25	15		ns
^t sud	Setup time from control inputs (SDI, MODE) to CLK, DCLK	50	20		40	20		ns
^t hd	Hold time for DCLK	0	-5		0	-5		ns
t _S (ES)	Setup time from ES to CLK ('DA442 only)	20	10		15	10		ns
t _h (ES)	Hold time (ES) ('DA442 only)	5	0		5	0		ns
tiw	Initialization pulse width (LOW)	25	10	4	20	10		ns
t _{ir}	Initialization recovery time	45	30		40	30		ns

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER		MIN TYP	† MAX	UNIT	
VIL	Low-level input voltage				0.8	V
V _{IH}	High-level input voltage			2.0		٧
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18 mA		-1.2	V
l _{IL}	Low-level input current	V _{CC} = MAX	V _I = 0.4 V		-0.25	mA
liH .	High-level input current	V _{CC} = MAX	V _I = V _{CC} MAX		40	μΑ
			MIL IOL = 16 mA		0.5	v
VOL	Low-level output voltage	V _{CC} = MIN	COM I _{OL} = 24 mA		0.5	\ \ \
			MIL I _{OH} = -2 mA			T ,,
VOH	High-level output voltage	V _{CC} = MIN	COM I _{OH} = -3.2 mA	2.4		V
lozL			V _O = 0.4 V		-100	
^I OZH	Off-state output current	V _{CC} = MAX	V _O = 2.4 V		40	μΑ
los	Output short-circuit current*	V _{CC} = MAX	V _O = 0 V	-20	-90	mA
lcc	Supply current	V _{CC} = MAX. All outputs open. All inputs TTL.		130	180	mA

 $[\]dagger$ Typical at 5.0 V V_{CC} and 25° C T_A.


^{*} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Switching Characteristics Over Operating Conditions and Using Standard Test Load


SYMBOL	PARAMETER		IILITAI TYP†	* 5		MMER TYP†	CIAL MAX	UNIT
^t CLK	CLK to output		11	25		11	18	ns
t _{ER}	Disable time		14	30		14	25	ns
^t EA	Enable time		16	30		16	25	ns
^t MAXD	Maximum diagnostic clock frequency	7	20		10	20		MHz
t _{DS}	DCLK to SDO delay (MODE = LOW)		17	35	8178	17	30	ns
tss	SDI to SDO delay (MODE = HIGH)		16	30		16	25	ns
t _{MS}	MODE to SDO delay		14	30		14	25	ns
t _{IQ}	Initialization to output delay		22	35		22	30	ns
t _{ESR}	CLK to output disable time ('DA442 only)		22	35		22	30	ns
t _{ESA}	CLK to output enable time ('DA442 only)		15	35		15	30	ns

[†] Typical at 5.0 V V_{CC} and 25° C T_A


Definition of Waveforms




Normal PROM Operation (Mode = LOW) (for both 53/63DA441 and 53/63DA442 with outputs enabled)




Normal PROM Operation (Mode = LOW) (for 53/63DA441 only with T = HIGH)



Normal PROM Operation (Mode = LOW) (for 53/63DA442 only with $\overline{1}$ = HIGH)




SYSTEM CONTROL




SYSTEM OBSERVATION

Switching Test Load

Definition of Timing Diagram







NOTES: 1. For commercial operating range R_1 = 200 Ω , R_2 = 390 Ω . For military operating range R_1 = 300 Ω , R_2 = 600 Ω .

- 2. Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2-5 ns from 0.8 V to 2.0 V.
- 4. Input access measured at the 1.5 V level.
- 5. Data delay is tested with switch S₁ closed. C₁ = 30 pF and measured at 1.5 V output level.
- 6. t_{EA} and t_{ESA} are measured at the 1.5 V output level with C_L = 30 pF. S₁ is open for high-impedance to "1" to test and closed for high-impedance to "0" test.


 t_{ER} and t_{ESB} are measured C_L = 5 pF. S₁ is open for "1" to high-impedance test, measured at V_{OH} -0.5 V output level; S₁ is closed for "0" to high-impedance test measured at V_{OL} +0.5 V output level.


Schematic of Inputs and Outputs





Die Configurations





Commercial Programmers

Monolithic Memories' PROMs are designed and tested to give a programming yield greater than 98%. If your programming vield is lower, check your programmer. It may not be properly calibrated.

Programming is final manufacturing - it must be qualitycontrolled. Equipment must be calibrated as a regular routine,

ideally under the actual conditions of use. Each time a new board or a new programming module is inserted, the whole system should be checked. Both timing and voltages must meet published specifications for the device.

Remember — The best PROMs available can be made unreliable by improper programming techniques.

PROM PROGRAMMING EQUIPMENT INFORMATION

SOURCE AND LOCATION

Data I/O Corp. 10525 Willows Rd. N.E.

C-46

Redmond, WA 98052

Kontron Electronics, Inc.

630 Price Ave.

Redwood City, CA 94036

Digelec Inc.

7335 E. Acoma Dr.

Suite 103

Scottsdale, AZ 85260

Stag Systems Inc.

1120 San Antonio Rd.

Palo Alto, CA 94303

2048x4 Diagnostic **Registered PROM**

53DA841 63DA841

with Asynchronous Enable and Output Initialization

Patent Pend.

Features/Benefits

- Asynchronous output enable
- Programmable asynchronous output initialization
- Provides system diagnostic testing with system controllability and observability
- · Shadow register eliminates shifting hazards
- Edge-triggered "D" registers simplifies system timing
- Cascadable for wide control words used in microprogramming
- 24-pin SKINNYDIP® saves space
- Ti-W fusible link technology guarantees greater than 98% programming yield
- 24-mA output drive capability
- Replaces embedded diagnostic code

Applications

- Microprogram control store with built-in system diagnostic testing
- Serial character generator
- Serial code converter
- Parallel in/serial out memory
- Cost-effective board testing

Description


The 53/63DA841 is a 2Kx4 PROM with registered three-state outputs, programmable asynchronous initialization and a shadow register for diagnostic capabilities. Shadow register diagnostics allow observation and control of the system without introduc-


Ordering Information


	МЕ	MORY	TEMP	PAC	CKAGE	PART NO.	
	SIZE	ORG.	TEMP.	PINS	TYPE	PART NO.	
	8K	00404	Com	24	NS,JS,W,	63DA841	
		2048x4	Mil	(28)	(NL),(L)	53DA841	

ing intermediate illegal states. The output register, which can receive parallel data from either the PROM array or the shadow register is loaded on the rising edge of CLK. The shadow register, which can receive parallel data from the output register or serial data from SDI, is loaded on the rising edge of DCLK. When the output drivers are disabled, the shadow register receives its parallel data from the output bus. During diagnostics, data loaded into the output register from the PROM array can be parallel-loaded into the shadow register and serially shifted out through SDO, allowing observation of the system. Similarly, diagnostic data can be serially shifted into the shadow register through SDI, and parallel-loaded into the output register, allowing control and test scanning to be imposed on the system. Since the output register and the shadow register are loaded by different input signals, they can be operated independently of one another. In addition, diagnostic PROMs can be cascaded to construct wide control words used in microprogramming. When exercised, the Initialization input loads the register with a userprogrammable initialization word, independent of the state of CLK. This feature is a superset of preset and clear functions, and can be used to generate an arbitrary microinstruction for system reset or interrupt.

Pin Configurations







SKINNYDIP® is a registered trademark of Monolithic Memories

TWX: 910-338-2376



Function Table

	INP	UTS		OUTPUTS			
MODE	SDI	CLK	DCLK	Q3-Q0	S3-S0	SDO	OPERATION
L	Х	t	*	Qn ← PROM	HOLD	S3	Load output register from PROM array
L	х	*	1	HOLD	Sn ← Sn-1 S0 ← SDI	S3	Shift shadow register data
L	х	ı	•	Qn ← PROM	Sn ← Sn-1 S0 ← SDI	S3	Load output register from PROM array while shifting shadow register data
Н	X	1	* *	Qn - Sn	HOLD	SDI	Load output register from shadow register
н	L	*	r	HOLD	Sn ← Qn	SDI	Load shadow register from output bus
Н	Н	*	1	HOLD	HOLD	SDI	No operation †

^{*} Clock must be steady or falling.


Definition of Signals

MODE	The MODE pin controls the output register mul- tiplexer and the shadow register. When MODE is LOW, the output register receives data from	DCLK	The diagnostic clock pin loads or shifts the shadow register on the rising edge of DCLK.
	the PROM array and the shadow register is con- figured as a shift register with SDI as its input. When MODE is HIGH, the output register receives data from the shadow register. The shadow reg- ister is controlled by SDI as well as MODE. With	Q3-Q0	On represents the data outputs of the output register. During a shadow register load these pins are the internal data inputs to the shadow register.
	MODE HIGH and SDI LOW, the shadow register receives parallel data from the output register. With MODE and SDI both HIGH, the shadow	S3-S0	Sn represents the internal shadow register outputs.
	register holds its present data.	A10-A0	An represents the address inputs to the PROM array.
SDI	The Serial Data In pin is the input to the least		
	significant bit of the shadow register when operating in the shift mode. SDI is also a control input to the shadow register when it is not in the shift mode.	Ē	The Output Enable pin operates independent of CLK. When \overline{E} is LOW the outputs are enabled. When \overline{E} is HIGH, the outputs are in the high-impedance state.
SDO	The Serial Data Out pin is the output from the most significant bit of the shadow register when		전 경우 등 사용하는 것이 되었다. 전 12일 - 12일 전
	operating in the shift mode. When the shadow register is not in the shift mode, SDO displays the logic level present at SDI, decreasing serial shift time for cascaded diagnostic PROMs.	Ť	The asynchronous output register initialization input pin operates independent of CLK. When I is LOW, the output register is loaded with a user-programmable initialization word. Programmable initialization is a super-set of preset and clear
CLK	The clock pin loads the output register on the rising edge of CLK.		functions, and can be used to generate any microinstruction for system reset or interrupt.

[†] Reserved operation for SN54/74S818 8-Bit Diagnostic Register.

Logic Diagram

2048 x 4 Diagnostic PROM with Asynchronous Enable and Output Initialization



Programming

Absolute Maximum Ratings

Supply voltage V _{CC}		0.5 V to 7 V	
Input voltage		1.5 V to 7 V	
		30 mA to +5 mA	
Off-state output voltage	***************************************	0.5 V to 5.5 V	12 V
Charage townships		050 4- 14500 0	

Operating

Operating Conditions

SYMBOL	PARAMETER		ILITAF TYP [†]		COI	MMER TYP	CIAL MAX	UNIT
v _{CC}	Supply voltage	4.5	5	5.5	4.75	5	5.25	٧
TA	Operating free-air temperature	-55	25	125	0	25	75	°C
t _w	Width of CLK (HIGH or LOW)	25	10		20	10		ns
t _{su}	Set up time from address to CLK	45	27		40	27		ns
t _h	Hold time for CLK	0	-15		0	-15		ns
t _{wd}	Width of DCLK (HIGH or LOW)	45	15		40	15		ns
^t sud	Set up time from control inputs (SDI, MODE) to CLK, DCLK	50	20		45	20		ns
^t hd	Hold time for DCLK	0	-5		0	-5		ns
t _{iw}	Initialization pulse width (LOW)	25	10		20	10		ns
t _{ir}	Initialization recovery time	45	30		40	30		ns

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	Tı	EST CONDITIONS	MIN TYP†	MAX	UNIT
VIL	Low-level input voltage				0.8	V
VIH	High-level input voltage			2		٧
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18 mA		-1.2	٧
IIL .	Low-level input current	V _{CC} = MAX	V _I = 0.4 V		-0.25	mA
¹ıн	High-level input current	V _{CC} = MAX	V _I = V _{CC}		40	μА
V _{OL}	Low-level output voltage	V _{CC} = MIN	Mil I _{OL} = 16 mA Com I _{OL} = 24 mA		0.5	v
Vон	High-level output voltage	V _{CC} = MIN	Mil I _{OH} = -2 mA Com I _{OH} = -3.2 mA	2.4		v
IOZL			V _O = 0.4 V		-100	
lozh	Off-state output current	V _{CC} = MAX	V _O = 2.4 V		40	μΑ
los	Output short-circuit current*	V _{CC} = MAX	V _O = 0 V	-20	-90	mA
^I CC	Supply Current	V _{CC} = MAX. All i	140	185	mA	

^{*} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.


[†] Typical at 5.0 V V_{CC} and 25°C T_A.

Switching Characteristics Over Operating Conditions and Using Standard Test Load


SYMBOL	PARAMETER	MILITARY MIN TYP† MAX	COMMERCIAL MIN TYP† MAX	UNIT
^t CLK	CLK to output	13 25	13 20	ns
t _{ER}	Enable time	16 30	16 25	ns
t _{EA}	Disable time	16 30	16 25	ns
^t IQ	Initialization to output delay	23 40	23 35	ns
fMAXD	Maximum diagnostic clock frequency	7 18	10 18	MHz
t _{DS}	DCLK to SDO delay (MODE = LOW)	19 35	19 30	ns
t _{SS}	SDI to SDO delay (MODE = HIGH)	16 30	16 25	ns
^t MS	MODE to SDO delay	14 30	14 25	ns

[†] Typical at 5.0 V V_{CC} and 25°C T_A.


Definition of Waveforms



NORMAL PROM OPERATION (MODE = LOW)




SYSTEM CONTROL




SYSTEM OBSERVATION

Switching Test Load

Definition of Timing Diagram







NOTES:

- 1. For commercial operating range R $_1$ = 2000 R $_2$ = 3900. For military operating range R $_1$ = 3000 R $_2$ = 6000.
- 2. Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2-5 ns from 0.8 V to 2.0 V.
- 4. Input access measured at the 1.5 V level.
- 5. Data delay is tested with switch $\rm S_1$ closed. $\rm C_L$ = 30 pF and measured at 1.5 V output level.
- 6. t_{EA} is measured at the 1.5 V output level with C_L = 30 pF. S₁ is open for high-impedance to "1" test and closed for high-impedance to "0" test.


 t_{ER} is measured C_L = 5pF. S_1 is open for "1" to high-impedance test, measured at V_{OH} -0.5 V output level; S_1 is closed for "0" to high-impedance test measured at V_{OL} +0.5 V output level.

Schematic of Inputs and Outputs





Metal Mask Layout



Commercial Programmers

Monolithic Memories PROMs are designed and tested to give a programming yield greater than 98%. If your programming yield is lower, check your programmer. It may not be properly calibrated.

Programming is final manufacturing — it must be quality-controlled. Equipment must be calibrated as a regular routine, ideally under the actual conditions of use. Each time a

new board or a new programming module is inserted, the whole system should be checked. Both timing and voltage must meet published specifications for the device.

Remember — The best PROMs available can be made unreliable by improper programming techniques.

MANUFACTURER	PROGRA		PROGRAMMING MODULE	SOCKET CONFIGURATION
Data I/O*	Unipack Unipack 2	Rev V07 Rev V05	Family Code AA	Pinout Code AD

^{*} Use socket adapter 351A-073 Rev. A.

4096x4 Diagnostic Registered PROM Asynchronous Enable

53D1641 63D1641

Patent Pend

Features/Benefits

- Asynchronous output enable
- Provides system diagnostic testing for system controllability and observability
- Shadow register eliminates shifting hazards
- Edge-triggered "D" registers simplifies system timing
- Casadable for wide control words used in microprogramming
- 24-pin SKINNYDIP® saves space
- 24-mA output drive capability
- Replaces embedded diagnostic code

Applications

- Microprogram control store with built-in system diagnostic testing
- Serial character generator
- Serial code converter
- · Parallel in/serial out memory
- · Cost-effective board testing

Description

The 53/63D1641 is a 4Kx4 PROM with registered three-state outputs and a shadow register for diagnostic capabilities.


Ordering Information


ME	MORY	TEMP	PAC	CKAGE	DART NO
SIZE	ORG.	TEMP.	PINS	TYPE	PART NO.
100	4000.4	Mil	24	NS,JS,W,	53D1641
16K	4096x4	Com	(28)	(NL),(L)	63D1641

Flat-pack - contact the factory

Shadow register diagnostics allow observation and control of the system without introducing intermediate illegal states. The output register, which can receive parallel data from either the PROM array or the shadow register, is loaded on the rising edge of CLK. The shadow register, which can receive parallel data from the output register or serial data from SDI, is loaded on the rising edge of DCLK. When the output drivers are disabled, the shadow register receives its parallel data from the output bus. During diagnostics, data loaded into the output register from the PROM array can be parallel-loaded into the shadow register and serially shifted out through SDO, allowing observation of the system. Similarly, diagnostic data can be serially shifted into the shadow register through SDI, and parallel-loaded into the output register, allowing control and test scanning to be imposed on the system. Since the output register and the shadow register are loaded by different input signals, they can be operated independent of one another. In addition, diagnostic PROMs can be cascaded to construct wide control words used in microprogramming.

Block Diagram A11-A0 Pin Configurations





SKINNYDIP® is a registered trademark of Monolithic Memories.

Monolithic MMI Memories

Function Table

INPUTS					OUTPUTS		OPERATION
MODE	SDI	CLK	DCLK	Q3-Q0	S3-S0	SDO	OPERATION
L	Х	1	*	Qn ← PROM	HOLD	S3	Load output register from PROM array
L	Х	*.	1	HOLD	Sn ← Sn-1 S0 ← SDI	S3	Shift shadow register data
L	X	1	1	Qn ← PROM	Sn ← Sn-1 S0 ← SDI	S3	Load output register from PROM array while shifting shadow register data
Н	Х	- 1	*	Qn ← Sn	HOLD	SDI	Load output register from shadow register
Н	L	*	1	HOLD	Sn ← Qn	SDI	Load shadow register from output bus
Н	Н	*	1	HOLD	HOLD	SDI	No operation†

^{*} Clock must be steady or falling.


Definition of Signals

MODE	The MODE pin controls the output register mul- tiplexer and the shadow register. When MODE is LOW, the output register receives data from	CLK	The CLOCK pin loads the output register on the rising edge of CLK.
	the PROM array and the shadow register is configured as a shift register with SDI as its input. When MODE is HIGH, the output register receives	DCLK	The diagnostic clock pin loads or shifts the shadow register on the rising edge of DCLK.
	data from the shadow register. The shadow register is controlled by SDI as well as MODE. With MODE HIGH and SDI LOW, the shadow register receives parallel data from the output bus. With MODE and SDI both HIGH, the shadow register holds its present data.	Q3-Q0	On represents the data outputs of the output register. During a shadow register load with outputs enabled these pins are the internal data inputs to the shadow register. With the outputs three-stated these pins are external data inputs to the shadow register.
SDI	The Serial Data In pin is the input to the least significant bit of the shadow register when operating in the shift mode. SDI is also a control input to the shadow register when it is not in the shift mode.	S3-S0 A11-A0	Sn represents the internal shadow register outputs. An represents the address inputs to the PROM
SDO	The Serial Data Out pin is the output from the most significant bit of the shadow register when		array.
	operating in the shift mode. When the shadow register is not in the shift mode, SDO displays the logic level present at SDI, decreasing serial shift time for cascaded diagnostic PROMs.		The Output Enable pin operates independent of CLK. When E is LOW the outputs are enabled. When E is HIGH, the outputs are in the high impedance state.

[†] Reserved operation for SN54/74S818 8-Bit Diagnostic Register.

Logic Diagram

4096x4 Diagnostic PROM with Asynchronous Enable



Absolute Maximum Ratings Operating Programming Supply voltage V_{CC} -0.5 V to 7 V 12 V Input voltage -1.5 V to 7 V 7 V Input Current -30 mA to +5 mA Off-state output voltage -0.5 V to 5.5 V 12 V Storage temperature -65° to +150°C

Operating Conditions

SYMBOL	PARAMETER		IILITA TYP [†]	RY MAX		MER TYP [†]	CIAL MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
TA	Operating free air temperature	-55	25	125	0	25	75	°C
t _w	Width of CLK (HIGH or LOW)	25	10		20	10		ns
t _{su}	Set up time from address to CLK	45	25		40	25		ns
th	Hold time for CLK	0	-15		0	-15		ns
^t wd	Width of DCLK (HIGH or LOW)	45	15		40	15		ns
t _{sud}	Set up time from control inputs (SDI, MODE) to CLK, DCLK	50	20		45	20		ns
t _{hd}	Hold time for DCLK	0	-5		0	-5	4.5	ns

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER		MIN TYP†	MAX	UNIT	
V _{IL} Low-level input voltage			0.8		V	
V _{IH}	High-level input voltage			2.0		٧
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18 mA		-1.2	V
J _{IL}	Low-level input current	V _{CC} = MAX	V _I = 0.4 V		-0.25	mA
I _{IH}	High-level input current	V _{CC} = MAX	V _I = V _{CC} MAX		40	μΑ
			MIL IOL = 16 mA		0.5	
V _{OL}	Low-level output voltage	V _{CC} = MIN	COM I _{OL} = 24 mA		0.5	V
			MIL I _{OH} = -2 mA			1
VOH	High-level output voltage	V _{CC} = MIN	COM I _{OH} = -3.2 mA	2.4		V
lozL			V _O = 0.4 V		-100	
lozh	Off-state output current	V _{CC} = MAX	V _O = 2.4 V		40	μΑ
los	Output short-circuit current*	V _{CC} = MAX	V _O = 0 V	-20	-90	mA
lcc	Supply current	V _{CC} = MAX. Al	140	190	mA	

[†] Typical at 5.0 V V_{CC} and 25° C T_A.


^{*} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Switching Characteristics Over Operating Conditions and Using Standard Test Load


SYMBOL	PARAMETER	MILITA MIN TYP			MER	CIAL	UNIT
t _{CLK}	CLK to output	11	25		11	20	ns
t _{ER}	Disable time	16	30		16	25	ns
t _{EA}	Enable time	16	30		16	25	ns
fMAXD	Maximum diagnostic clock frequency	7 18		10	18		MHz
t _{DS}	DCLK to SDO delay (MODE = LOW)	17	35		17	30	ns
tss	SDI to SDO delay (MODE = HIGH)	16	30		16	25	ns
tMS	MODE to SDO delay	14	30		14	25	ns

[†] Typical at 5.0 V V_{CC} and 25° C T_A.


Definition of Waveforms



NORMAL PROM OPERATION (MODE = LOW)




SYSTEM CONTROL



SYSTEM OBSERVATION

Switching Test Load

Definition of Timing Diagram



WAVEFORM INPUTS OUTPUTS

DON'T CARE; CHANGING; STATE UNKNOWN

NOT APPLICABLE

MUST BE STEADY

OUTPUTS

CHANGING; STATE UNKNOWN


CENTER LINE IS HIGH IMPEDANCE STATE


NOTES: 1. For commercial operating range $R_1 = 200\Omega$, $R_2 = 390\Omega$. For military operating range $R_1 = 300\Omega$, $R_2 = 600\Omega$.

- 2. Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2-5 ns from 0.8 V to 2.0 V.
- 4. Input access measured at the 1.5 V level.
- 5. Data delay is tested with switch $\rm S_1$ closed. $\rm C_L$ = 30 pF and measured at 1.5 V output level.
- t_{EA} is measured at the 1.5 V output level with C_L = 30 pF. S₁ is open for high impedance to "1" test and closed for high impedance to "0" test.


 t_R is measured with C_L = 5 pF. S_1 is open for "1" to high impedance test, measured at V_{OH} -0.5 V output level; S_1 is closed for "0" to high impedance test measured at V_{OL} + 0.5 V output level.

Schematic of Inputs and Outputs





Die Configuration



Commercial Programmers

Monolithic Memories PROMs are designed and tested to give a programming yield greater than 98%. If your programming yield is lower, check your programmer. It may not be properly calibrated.

Programming is final manufacturing — it must be quality-controlled. Equipment must be calibrated as a regular routine, ideally under the actual conditions of use. Each time a

new board or a new programming module is inserted, the whole system should be checked. Both timing and voltage must meet published specifications for the device.

Remember — The best PROMs available can be made unreliable by improper programming techniques.

MANUFACTURER	MANUFACTURER PROGRAMMER TYPE		PROGRAMMING MODULE	SOCKET CONFIGURATION		
Data I/O	Unipack Unipack2	Rev-V07 Rev-V05	Family Code B2	Pinout Code 80		

4096x4 Diagnostic Registered PROM Output Initialization

53DA1643 63DA1643

atent Pend

Features/Benefits

- Programmable asynchronous output initialization
- Provides system diagnostic testing with system controllability and observability
- Shadow register eliminates shifting hazards
- Edge-triggered "D" registers simplifies system timing
- Cascadable for wide control words used in microprogramming
- 24-pin SKINNYDIP® saves space
- 24-mA output drive capability
- Replaces embedded diagnostic code


Applications

- Microprogram control store with built-in system diagnostic testing
- Serial character generator
- Serial code converter
- Parallel in/serial out memory
- · Cost-effective board testing

Description

The 53/63DA1643 is a 4Kx4 PROM with registered outputs, programmable asynchronous initialization, and a shadow register for diagnostic capabilities. Shadow register diagnostics allow observation and control of the system without introduc-

Block Diagram




Ordering Information

MEMORY		ТЕМР.	PAC	KAGE	DADT NO		
SIZE	ORG.	IEMP.	PINS TYPE				PART NO.
16K	40064	Mil	24	NS,JS,W, (NL),(L)	53DA1643		
ION	4096x4	Com	(28)		63DA1643		

ing intermediate illegal states. The output register, which can receive parallel data from either the PROM array or the shadow register is loaded on the rising edge of CLK. The shadow register, which can receive parallel data from the output register or serial data from SDI, is loaded on the rising edge of DCLK. During diagnostics, data loaded into the output register from the PROM array can be parallel-loaded into the shadow register and serially shifted out through SDO, allowing observation of the system. Similarly, diagnostic data can be serially shifted into the shadow register through SDI, and parallel-loaded into the output register, allowing control and test scanning to be imposed on the system. Since the output register and the shadow register are loaded by different input signals, they can be operated independently of one another. In addition, diagnostic PROMs can be cascaded to construct wide control words used in microprogramming. When exercised, the Initialization input loads the output register with a user-programmable initialization word, independent of the state of CLK. This feature is a superset of preset and clear functions, and can be used to generate an arbitrary microinstruction for system reset or interrupt

Pin Configurations



SKINNYDIP® is a registered trademark of Monolithic Memories

Monolithic MM Memories

Function Table

INPUTS				OUTPUTS			OPERATION		
MODE	SDI	CLK	DCLK	Q3-Q0	S3-S0	SDO	OPERATION		
L	Х	T T	*	Qn ← PROM	HOLD	S3	Load output register from PROM array		
L	X	*	t	HOLD	Sn ← Sn-1 S0 ← SDI	S3	Shift shadow register data		
L	Х	†·	t	Qn ←PROM	Sn ← Sn-1 S0 ← SDI	S3	Load output register from PROM array while shifting shadow register data		
н	Х	t	*	Qn ← Sn	HOLD	SDI	Load output register from shadow register		
Н	L	*	1	HOLD	Sn ← Qn	SDI	Load shadow register from output bus		
Н	Н	*	1	HOLD	HOLD	SDI	No operation†		

^{*} Clock must be steady or falling.


Definition of Signals

MODE	The MODE pin controls the output register multiplexer and the shadow register. When MODE is LOW, the output register receives data from	CLK	The clock pin loads the output register on the rising edge of CLK.
	the PROM array and the shadow register is con- figured as a shift register with SDI as its input. When MODE is HIGH, the output register receives	DCLK	The diagnostic clock pin loads or shifts the shadow register on the rising edge of DCLK.
	data from the shadow register. The shadow register is controlled by SDI as well as MODE. With MODE HIGH and SDI LOW, the shadow register receives parallel data from the output register. With MODE and SDI both HIGH, the shadow	Q3-Q0	On represents the data outputs of the output register. During a shadow register load these pins are the internal data inputs to the shadow register.
SDI	register holds its present data. The Serial Data In pin is the input to the least significant bit of the shadow register when operating in the shift mode. SDI is also a control	S3-S0 A11-A0	Sn represents the internal shadow register outputs. An represents the address inputs to the PROM array.
	input to the shadow register when it is not in the shift mode.	aria, in parago Notae di A	The asynchronous output register initialization
SDO	The Serial Data Out pin is the output from the most significant bit of the shadow register when operating in the shift mode. When the shadow register is not in the shift mode, SDO displays the logic level present at SDI, decreasing serial shift time for cascaded diagnostic PROMs.		input pin operates independent of CLK. When I is LOW, the output register is loaded with a user programmable initialization word. Programmable initialization is a super set of preset and clear functions, and can be used to generate any microinstruction for system reset or interrupt.

[†] Reserved operation for SN54/74S818 8-Bit Diagnostic Register.

Logic Diagram

4096x4 Diagnostic PROM with Asynchronous Initialization



Absolute Maximum Ratings Operating Programming Supply voltage V_{CC} -0.5 V to 7 V 12 V Input voltage -1.5 V to 7 V 7 V Input current -30 mA to +5 mA Off-state output voltage -0.5 V to 5.5 V .12 V Storage temperature -65° to +150° C

Operating Conditions

SYMBOL	PARAMETER	MILITARY MIN TYP [†] MAX	COMMERCIAL MIN TYP† MAX	UNIT
V _{CC}	Supply voltage	4.5 5 5.5	4.75 5 5.25	٧
T_A	Operating free-air temperature	-55 25 125	0 25 75	°C
t _w	Width of CLK (HIGH or LOW)	25 10	20 10	ns
t _{su}	Set up time from address to CLK	45 25	40 25	ns
th	Hold time for CLK	0 -15	0 -15	ns
^t wd	Width of DCLK (HIGH or LOW)	45 15	40 15	ns
^t sud	Set up time from control inputs (SDI, MODE) to CLK, DCLK	50 20	45 20	ns
^t hd	Hold time for DCLK	0 -5	0 -5	ns
tiw	Initialization pulse width (LOW)	25 10	20 10	ns
t _{ir}	Initialization recovery time	45 25	40 25	ns

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	Table 1	EST CONDITION	MIN TYP† MAX	UNIT
V _{IL}	Low-level input voltage			0.8	V
V _{IH}	High-level input voltage			2	٧
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18 mA	-1.2	٧
I _{IL}	Low-level input current	V _{CC} = MAX	V _I = 0.4 V	-0.25	mA
¹ıн П	High-level input current	V _{CC} = MAX	V _I = V _{CC} MAX	40	μА
	Low-level output voltage	., .,	MIL IOL = 16 mA		.,
VOL		V _{CC} = MIN	COM I _{OL} = 24 mA	0.5	V
			MIL IOH = -2 mA		v
VOH	High-level output voltage	V _{CC} = MIN	COM I _{OH} = -3.2 mA	2.4	
los	Output short-circuit current*	V _{CC} = MAX	V _O = 0 V	-20 -90	mA
Icc	Supply current	V _{CC} = MAX. All inputs TTL; all outputs open		140 190	mA

^{*} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.


[†] Typical at 5.0 V V_{CC} and 25° C T_A.

Switching Characteristics Over Operating Conditions and Using Standard Test Load

SYMBOL	PARAMETER	MILIT MIN TY			MMER TYP [†]		UNIT
^t CLK	CLK to output	1	1 25		11	20	ns
t IQ	Initialization to output delay	2	3 40		23	35	ns
fMAXD	Maximum diagnostic clock frequency	7 1	8	10	18		MHz
t _{DS}	DCLK to SDO delay (MODE = LOW)	1	7 35		17	30	ns
tss	SDI to SDO delay (MODE = HIGH)	1	6 30		16	25	ns
t _{MS}	MODE to SDO delay	* 1	4 30		14	25	ns


[†] Typical at 5.0 V V_{CC} and 25°C T_A.

Definition of Waveforms




NORMAL PROM OPERATION (MODE = LOW)

Definition of Waveforms




SYSTEM CONTROL




SYSTEM OBSERVATION

Switching Test Load

Definition of Timing Diagram







NOTES: 1. For commercial operating range R₁ = 200 Ω , R₂ = 390 Ω . For military operating range R₁ = 300 Ω , R₂ = 600 Ω .


- 2. Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2-5 ns from 0.8 V to 2.0 V.
- 4. Input access measured at the 1.5 V level.
- 5. Data delay is tested with switch S₁ closed. C₁ = 30 pF and measured at 1.5 V output level.

Schematic of Inputs and Outputs





Die Configuration



Commercial Programmers

Monolithic Memories PROMs are designed and tested to give a programming yield greater than 98%. If your programming yield is lower, check your programmer. It may not be properly calibrated.

Programming is final manufacturing — it must be quality-controlled. Equipment must be calibrated as a regular routine,

ideally under the actual conditions of use. Each time a new board or a new programming module is inserted, the whole system should be checked. Both timing and voltages must meet published specifications for the device.

Remember — The best PROMs available can be made unreliable by improper programming techniques.

MANUFACTURER	PROGRA		PROGRAMMING MODULE	SOCKET CONFIGURATION	
Data I/O	Unipack Unipack2	Rev-V07 Rev-V05	Family Code AA	Pinout Code 87	

MONOLITHIC MEMORIES PROM PROGRAMMER REFERENCE CHART

Source and Location	Data I/O 10525 Willows Rd. N.E. Redmond, WA 98073	Kontron Electronics 630 Price Ave. Redwood City, CA 94063	Stag Microsystems 528-5 Weddell Dr. Sunnyvale, CA 94089	Digelec 586-1 Weddell Dr. Sunnyvale, CA 94089	Varix 1210 E. Campbell Rd. Richardson, TX 75081
Programmer Model(s)	Model 19/29 Model 22	Model MPP-805	Model PPX Model PP17	UP803	OMNI
MMI Generic Bipolar PROM Personality Module	UniPak Rev 07 UniPak II Rev 05 (Not all PROMs are supported by earlier UniPak revisions	MOD16		FAM Mod. No. 12	
Socket Adapter(s) and Device Code					
63080/81	F18 P02 Model 22A - Adapter 351A-064	SA3	AM110-2 Code 21	DA No. 2 Pinout 1A Switch Pos. 0-7 (63S080) Switch Pos. 0-6 (63S081)	63S080 63S081
63\$140/41	FD1 P01 Model 22A - Adapter 351A-064	SA4-2	AM130-2 Code 21	DA No. 7 Pinout 1B Switch Pos. 0-7 (63S140) Switch Pos. 0-6 (63S141)	63S140 63S141
63S240/41	F18 P03 Model 22A - Adapter 351A-064	SA4-1	AM130-3 Code 21	DA No. 4 Pinout 1D Switch Pos. 2-15 (63S240) Switch Pos. 2-14 (63S241)	63S240 63S241
63\$280/81	F18 P08 Model 22A - Adapter 351A-064	†	†	†	63S280 63S281
63S440/41	F18 P05 Model 22A - Adapter 351A-064	SA4	AM140-2 Code 21	DA No. 3 Pinout 1E Switch Pos. 0-7 (63S440) Switch Pos. 0-6 (63S441)	63S440 63S441
63S480/81	F18 P09 Model 22A - Adapter 351A-064	†	†	†	63S480 63S481
63RA481	F18 P65† Model 22A - Adapter 351A-074	SA31-2	†	Pinout 1H† Switch Pos. 5-14	†
63DA441/42	FAA PAC Adapter 351A-073	†	†	Ť	†
63\$841	F18 P06 Model 22A - Adapter 351A-064	SA4-4	AM 140-3 Code 21	DA No. Pinout 1L Switch Pos. 5-15 (63S840) Switch Pos. 5-14 (63S841)	63S840 63S841
63RS881	F18 P86 Model 22A - Adapter 351A-074 (300 mil pkg)	†	†	DA No. 64† Switch Pos. 0-12	†

[†] Contact manufacturer for availability and programming information.

MONOLITHIC MEMORIES PROM PROGRAMMER REFERENCE CHART

Source and Location Data I/O Kontron Electronics 10525 Willows Rd. N.E. Redmond, WA 98073 Redwood City, CA 940		Note that the property of the second of the	Stag Microsystems 528-5 Weddell Dr. Sunnyvale, CA 94089	Digelec 586-1 Weddell Dr. Sunnyvale, CA 94089	Varix 1210 E. Campbell Rd Richardson, TX 7508	
Programmer Model(s)	Model 19/29 Model 22	Model MPP-805	Model PPX Model PP17	UP803	OMNI	
MMI Generic Bipolar PROM Personality Module	UniPak Rev 07 UniPak II Rev 05 (Not all PROMs are supported by earlier UniPak revisions)			FAM Mod. No. 12		
Socket Adapter(s) and Device Code						
63DA841	FAA PAD Adapter 351A-073		†	†	†	
63\$1641 F18 P53 Model 22A - Adapter 351A-064		SA20	AM 120-6 Code 21	DA No. 70† Switch Pos. 4-12	63S1641	
63\$1681	F18 P21	SA5-4	AM 100-5 Code 21	†	63S1681	
63RA1681 63RS1681	F18 PA3		†	†	†	
63D1641	FB2 P80 Adapter 351A-073		†	†	Ť	
63D1643	FAA P87 Adapter 351A-073	†	†	†	†	
63PL1681 63PS1681	F18 P21	SA5-4	AM 100-5 Code 21	†	†	
63\$3281	F18 P63	 	†	DA No. 64 Pinout 47 Switch Pos. 0-4	†	

[†] Contact manufacturer for availability and programming information.

Generic **NiCR PROM Family** 53/63XX-1 53/63XX-2

Features/Benefits

- From 2048-bit to 8192-bit memory
- 8-bit wide for byte-oriented applications
- -1 series for standard performance
- 2 series for enhanced performance
- Reliability-proven nichrome fusible links (qualified for MIL-M-38510)
- PNP inputs for low input current
- Compatible pin configurations for upward expansion

Application

- Microprogram store
- Microprocessor program store
- · Look up table
- Character generator
- Random logic
- Code converter

Description

The 53/63XX series generic PROM family offers a wide selection of size and organizations. The 8-bit wide PROMs range from 256x8 to 1024x8 in a wide selection of package sizes including the space-saving SKINNYDIP® 24-pin .300-inch wide package. All PROMs have the same programming specifications allowing a single generic programmer.

The family features low input current PNP inputs, full Schottky clamping, three-state and open-collector outputs. The nichrome fuses store a logical high and are programmed to the low state. Special on-chip circuitry and extra fuses provide preprogramming tests which assure high programming yields and high reliability.


The 63 series is specified for operation over the commercial temperature and voltage range. The 53 series is specified for the military ranges.


Generic PROM Selection Guide


MEMORY			PACKAGE		DEVICE TYPE	
SIZE	ORGANIZATIO	ON	PINS	TYPE	COMMERCIAL	MILITARY
2K	256x8	OC TS	20	N,J	6308-1 6309-1	5308-1 5309-1
4K	512x8	OC TS	24 (28)	N, J, JS*, F, (L)	6340-1 6341-1, -2	5340-1 5341-1, -2
41		OC TS	20	N, J	6348-1 6349-1, -2	5348-1 5349-1, -2
8K	1024x8	OC TS	24	N,J,JS*,F	6380-1, -2 6381-1, -2	5380-1, -2 5381-1, -2


^{*} JS is the .300 inch wide SKINNYDIP package.

Pin Configurations









Absolute Maximum Ratings

Supply voltage V _{CC}	0.5 V to 7 V
Input voltage	
Off-state output voltage	0.5 V to 5.5 V
Storage temperature	65°C to +150°C

Operating Conditions

SYMBOL	PARAMETER	MILITARY MIN NOM MAX	COMMERCIAL MIN NOM MAX	UNIT
vcc	Supply voltage	4.5 5 5.5	4.75 5 5.25	٧
TA	Operating free-air temperature	-55 125	0 75	१६

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS			-1 SERIES MIN MAX	-2 SERIES MIN MAX	UNIT
V _{IL}	Low-level input voltage				0.8	0.8	٧
VIH	High-level input voltage				2	2	٧
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18 mA		-1.5	-1.5	٧
IIL	Low-level input current	V _{CC} = MAX	V _{CC} = MAX V _I = 0.45 V		-0.25	-0.25	mA
^I IH	High-level input current	V _{CC} = MAX	V _I = 4.5 V (Prog V _I = V _{CC} MAX	V _I = 4.5 V (Program pin) V _I = V _{CC} MAX (Other pins)		40	μА
V _{OL}	Low-level output voltage	V _{CC} = MIN V _{IL} = 0.8 V	VCC = MIN MIL Iou = 12 mA		0.5	0.5	v
·OL	AOF COM-level onthat solidade		COM I _{OL} = 16 mA		200	0.0	
· .	.	V _{CC} = MIN MIL I _{OH} = -2 mA		2.4	0.4	V	
Vон	High-level output voltage*	V _{IL} = 0.8 V V _{IH} = 2 V	COM I _{OH} = -3.2 mA		2.4	2.4	V
lozL	Off-state output current*	V - MAN	V _O = 0.5 V	1,5,4	-100	-40	μА
^I OZH	On-state output current	V _{CC} = MAX	V _O = 2.4 V		100	40	μΑ
1	Open collector output current	V - 54AV	V _O = 2.4 V		100	40	
ICEX	Open collector output current	V _{CC} = MAX	V _O = 5.5 V		To the state of	100	μΑ
los	Output short-circuit current*†	V _{CC} = 5 V	V _O = 0 V		-20 -90	-20 -90	mA
			'08, '09		155	155	
		V _{CC} = MAX All inputs grounded. All		MIL	155	175	
lcc	ICC Supply current			СОМ	155	155	mA
		Outputs open		MIL	175	175	
			60, 81 COM		175	170	

^{*} Three-state only

[†] Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Switching Characteristics Over Commercial Operating Conditions


DEVICE TYPE	t _{AA} (ns) ADDRESS ACCESS TIME	t _{EA} AND t _{ER} (ns) ENABLE ACCESS TIME RECOVERY TIME	CONDITIONS (See standard test load)		
	MAX	MAX	R1 (Ω) R2 (Ω)		
6308-1, 6309-1	70	30			
6340-1, 6341-1	70	30			
6341-2	55	30			
6348-1, 6349-1	70	30	1		
6349-2	55	30	300 600		
6380-1, 6381-1	90	40			
6380-2	7,0	30			
6381-2	55	30			

Switching Characteristics Over Military Operating Conditions


DEVICE TYPE	t _{AA} (ns) ADDRESS ACCESS TIME	tea and ter (ns) ENABLE ACCESS TIME RECOVERY TIME	CONDITIONS (See standard test load)	
	MAX	MAX	R1 (Ω)	R2 (Ω)
5308-1, 5309-1	80	40		
5340-1, 5341-1	80	40		
5341-2	70	40		
5348-1, 5349-1	80	40	075	750
5349-2	70	40	375	750
5380-1, 5381-1	125	40		
5380-2	90	40		
5381-2	70	40		

Typical Characteristics

53/6309




Typical T_{AA} vs Temperature




53/6341 53/6349


Typical TAA vs Temperature



Typical Characteristics







NOTE: Typical characteristic curves are for three-state devices. Equivalent open collector devices decrease in I_{CC} approximately 10 mA and increase in T_{AA} approximately 6 ns.

Switching Test Load

OUTPUT O

Definition of Timing Diagram

MUST BE STEADY


WAVEFORM INPUTS OUTPUTS

DON'T CARE; CHANGING; STATE UNKNOWN

NOT CENTER LINE IS HIGH IMPEDANCE STATE

WILL BE STEADY

Definition of Waveforms



- NOTES: 1. Input pulse amplitude 0 V to 3.0 V
 - 2. Input rise and fall times 2-5 ns from 1.0 V to 2.0 V.
 - 3. Input access measured at the 1.5 V level
 - 4. tAA is tested with switch S1 closed, C1 = 30 pF and measured at 1.5 V output level.
 - 5. For open collector devices, TEA and TER are measured at the 1.5 V output level with S_1 closed and C_L = 30 pF.
 - 6. For three-state devices, TEA is measured at the 1.5 V output level with C_L = 30 pF. S₁ is open for high-impedance to "1" test and closed for high-impedance to "0" test.

TER is tested with C_L = 5 pF, S_1 is open for "1" to high-impedance test, measured at V_{OH} =0.5 output level; S_1 is closed for "0" to high-impedance test measured at V_{OL} +0.5 V output level.

Commercial Programmers

Monolithic Memories PROMs are designed and tested to give a programming yield greater than 98%. If your programming yield is lower, check your programmer. It may not be properly calibrated.

Programming is final manufacturing — it must be quality-controlled. Equipment must be calibrated as a regular routine,

PROM PROGRAMMING FOUIPMENT INFORMATION

SOURCE AND LOCATION

Data I/O Corp. 10525 Willows Rd. N.E. Redmond, WA 98073

Kontron Electronics, Inc. 630 Price Ave.

Redwood City, CA 94063

ideally under the actual conditions of use. Each time a new board or a new programming module is inserted, the whole system should be checked. Both timing and voltages must meet published specifications for the device.

Remember — The best PROMs available can be made unreliable by improper programming techniques.

Diaelec Inc.

586 Weddell Dr. Suite 1 Sunnyvale, CA 94089

Stag Microsystems Inc. 528-5 Weddell Dr.

Sunnyvale, CA 94089




3-109

MONOLITHIC MEMORIES PROM PROGRAMMER REFERENCE CHART

Source and Location	Data I/O 10525 Willows Rd. N.E. Redmond, WA 98073	Kontron Electronics 630 Price Ave. Redwood City, CA 94063	Stag Microsystems 528-5 Weddell Dr. Sunnyvale, CA 94089	Digelec 586-1 Weddell Dr. Sunnyvale, CA 94089	Varix 1210 E. Campbell Rd. Richardson, TX 75081
Programmer Model(s)	Model 19/29 Model 22	Model MPP-805	Model PPX Model PP17	UP803	OMNI
MMI Generic Bipolar PROM Personality Module	UniPak Rev 07 UniPak II Rev 05 (All NiCr PROMs should be programmed on these or later revisions)	MOD4		FAM Mod. No. 12	
Socket Adapter(s) and Device Code					
6308/09	FD1 P08 Model 22A - Adapter 351A-064	SA6-1	AM120-2 Code 20	DA No. 27 Pinout 2B Switch Pos. 5-15 (6308) Switch Pos. 5-14 (6309)	6308 6309
6340/41	FD1 P15 Model 22A - Adapter 351A-074 (300 mil pkg)	SA5-1	AM100-3 Code 20	DA No. 7 Pinout 1J Switch Pos. 4-13 (6340) Switch Pos. 4-12 (6341)	6340 6341
6348/49	FD1 P09 Model 22A - Adapter 531A-064	SA6	AM120-3 Code 20	DA No. 4 Pinout 1Q Switch Pos. 4-15 (6348) Switch Pos. 4-14 (6349)	6348 6349
6380/81	FD1 P16 Model 22A - Adapter 351A-074 (300 mil pkg)	SA5	AM100-4 Code 20	DA No. 7 Pinout 1K Switch Pos. 4-11 (6380) Switch Pos. 4-10 (6381)	6380 6381





PLE™ 4 PAL®/HAL® Circuits System Building Blocks/HMSI™ FIFO	1	Introduction
PLE™ Zana PLE™ Zana PAL®/HAL® Circuits System Building Blocks/HMSI™ Canada PIFO	2	Military Products Division
PAL®/HAL® Circuits System Building Blocks/HMSI™ FIFO	$\mathbf{\epsilon}$	PROM
System Building Blocks/HMSI™ FIFO		PLE™
FIFO	E	PAL®/HAL® Circuits
	(3)	System Building Blocks/HMSI™
Memory Support	Z	FIFO
	ε	Memory Support
Arithmetic Elements and Logic	9	Arithmetic Elements and Logic
Multipliers/Dividers 1	0	Multipliers/Dividers
8-Bit Interface	I	8-Bit Interface
Double-Density PLUS™Interface	2	Double-Density PLUS™ Interface
ECL10KH	3	ECL10KH
General Information 4	4	General Information
Advanced Information 1-5	5	Advanced Information
Package Drawings 1 C	6	Package Drawings
Representatives/Distributors	Z	Representatives/Distributors

Table of Contents

PLE

Contents for Section 4	4-2	Logic Diagrams	4-6/7
PLE to PROM Cross Reference Guide	4-2	Specifications	. 4-8
Selection Guide	4-3	PLE Family Programming Instructions	4-14
PLE means Programmable Logic Element	4-4	PLE Family Programming Equipment Suppliers	4-15
Registered PLE	4-4	PLE Family Block Diagram	4-16
PLEASM™			

PLE to PROM Cross Reference

TEMP. RANGE	PLE NUMBER	INPUTS	OUTPUTS	OUTPUT TYPE	MEMORY SIZE	PROM NUMBER	PACKAGE
	PLE5P8C	5	8	Three-State	32 x 8	63S081	16N,J,(20),(NL)
	PLE5P8AC	5	8	Three-State	32 x 8	63S081A	16N,J,(20),(NL)
	PLE8P4C	8	4	Three-State	256 x 4	63S141A	16N,J,(20),(NL)
	PLE8P8C	8	8	Three-State	256 x 8	63S281A	20N,J,NL
	PLE9P4C	9	4	Three-State	512 x 8	63S241A	16N,J,(20),(NL)
	PLE9P8C	9	8	Three-State	512 x 8	63S481A	20N,J,NL
	PLE10P4C	10	4	Three-State	1024 x 4	63S841A	18N,J,(20),(NL)
0-	PLE10P8C	10	8	Three-State	1024 x 8	63S1881A	24NS,JS,(28),(NL)
Com.	PLE11P4C	11	4	Three-State	2048 x 4	63S841A	18N,J,(28),(NL)
	PLE11P8C	11	8	Three-State	2048 x 8	63S1681A	24N,J,NS,JS,(28),(NL)
	PLE12P4C	12	4	Three-State	4096 x 4	63S1641A	20N,J,(28),(NL)
	PLE12P8C	12	8	Three-State	4096 x 8	63S3281A	24N,J,(28),(NL)
	PLE9R8C	9	8	Register	512 x 8	63RA481A	24NS,JS,(28),(NL)
	PLE10R8C	10	8	Register	1024 x 8	63RS881A	24NS,JS,(28),(NL)
	PLE11RA8C	11	8	Register	2048 x 8	63RA1681A	24NS,JS,(28),(NL)
	PLE11RS8C	11	8	Register	2048 x 8	63RS1681A	24NS,JS,(28),(NL)
	PLE5P8M	5	8	Three-State	32 x 8	53S081	16J,F,W,(20),(L)
	PLE8P4M	8	4	Three-State	256 x 4	53S141A	16J,F,W,(20),(L)
	PLE8P8M	8	8	Three-State	256 x 8	53S281A	20J,W,L
	PLE9P4M	9	4	Three-State	512 x 4	53S241A	16J,F,W,(20),(L)
	PLE9P8M	9	8	Three-State	512 x 8	53S481A	20J,L*
	PLE10P4M	10	4	Three-State	1024 x 4	53S441A	18J,F,W,(20),(L)
Mil.	PLE11P4M	11	4	Three-State	2048 x 4	53S841A	18J,F,W,(28),(L)
IVIII.	PLE11P8M	11	8	Three-State	2048 x 8	53S1681A	24JS,J,W,(28),(L)
	PLE12P4M	12	4	Three-State	4096 x 4	53S1641A	20J
	PLE12P8M	12	8	Three-State	4096 x 8	53S3281A	24J,W,(28),(L)
	PLE9R8M	9	8	Register	512 x 8	53RA481A	24JS,(28),(L)*
	PLE10R8M	10	8	Register	1024 x 8	53RS881A	24JS,W,(28),(L)
	PLE11RA8M	11	8	Register	2048 x 8	53RA1681A	24JS,W,(28),(L)
	PLE11RS8M	11	8	Register	2048 x 8	53RS1681A	24JS,W,(28),(L)


^{*} Contact Factory for Flat Pack.

Programmable Logic Element PLE™ Family

Features/Benefits

- Programmable replacement for conventional TTL logic
- Reduces IC inventories and simplifies their control
- Expedites and simplifies prototyping and board layout
- Saves space with .3 inch SKINNYDIP® packages
- Programmed on standard PROM programmers
- Test and simulation made simple with PLEASM software
- Low-current PNP inputs
- Three-state outputs
- Reliable Ti-W fuses guarantee >98% programming yield

Ordering Information



PLE Selection Guide

PART NUMBER	INPUTS	OUTPUTS	PRODUCT TERMS	OUTPUT REGISTERS	t _{PD} (ns) MAX *
PLE5P8	5	8	32		25
PLE5P8A	5	8	32		15
PLE8P4	8	4	256		30
PLE8P8	8	8	256		28
PLE9P4	9	4	512		35
PLE9P8	9	8	512		30
PLE10P4	10	4	1024		35
PLE11P4	11	4	2048		35
PLE11P8	11	8	2048		35
PLE12P4	12	4	4096		35
PLE12P8	12	8	4096		40
PLE9R8	9	8	512	8	15
PLE10R8	10	8	1024	8	15
PLE11RA8	11	8	2048	8	15
PLE11RS8	11	8	2048	8	15

^{*} Clock to output time for registered outputs.

NOTE: Commercial limits specified.

PLE means Programmable Logic Element

Joining the world of IdeaLogic™ is a new generation of highspeed PROMs which the designer can use as *Programmable Logic Elements*. The combination of PLEs as logic elements with PALs can greatly enhance system speed while providing almost unlimited design freedom.

Basically, PLEs are ideal when a large number of product terms is required. On the other hand, a PAL is best suited for situations when many inputs are needed.

The PLE transfer function is the familiar OR of products. Like the PAL, the PLE has a single array of fusible links. Unlike the PAL, the PLE circuits have a programmable OR array driven by a fixed AND array (the PAL is a programmed AND array driving a fixed OR array).

PRODUCT TERM AND INPUT LINES

	PLE	PAL
Product Terms	32 to 4096	2 to 16
Input Lines	5 to 12	10 to 20

The PLE family features common electrical parameters and programming algorithm, low-current PNP inputs, full Schottky clamping and three-state outputs.

The entire PLE family is programmed on conventional PROM programmers with the appropriate personality cards and socket adapters.

Registered PLEs

The registered PLEs have on-chip "D" type registers, versatile output enable control through synchronous and asynchronous enable inputs, and flexible start-up sequencing through programmable initialization.

Data is transferred into the output registers on the rising edge of the clock. Provided that the asynchronous (\overline{E}) and synchronous (\overline{E}) enables are Low, the data will appear at the outputs. Prior to the positive clock edge, register data are not affected by changes in addressing or synchronous enable inputs.

Data control is made flexible with synchronous and asynchronous enable inputs. Outputs may be set to the high-impedance state at any time by setting \overline{E} to a High or if \overline{ES} is High when the rising clock edge occurs. When V_{CC} power is first applied the synchronous enable flip-flop will be in the set condition causing the outputs to be in the high-impedance state.

A flexible initialization feature allows start-up and time-out sequencing with 1:16 programmable words to be loaded into the output registers. With the synchronous INITIALIZE ($\overline{\rm IS}$) pin Low, one of the 16 initialize words, addressed through pins 5,6,7 and 8 will be set in the output registers independent of all other input pins. The unprogrammed state of $\overline{\rm IS}$ words are Low, presenting a CLEAR with $\overline{\rm IS}$ pin Low. With all $\overline{\rm IS}$ column words (A3-AO) programmed to the same pattern, the $\overline{\rm IS}$ function will be used as a single pin control. With all $\overline{\rm IS}$ words programmed High a PRESET function is performed.

The PLE9R8 has asynchronous PRESET and CLEAR functions. With the chip enabled, a Low on the \overline{PR} input will cause all outputs to be set to the High state. When the \overline{CLR} input is set Low the output registers are reset and all outputs will be set to the Low state. The \overline{PR} and \overline{CLR} functions are common to all output registers and independent of all other data input states.

	AND	OR	OUTPUT OPTIONS
PLE	Fixed	Prog	TS, Registered Outputs, Fusible Polarity
FPLA	Prog	Prog	TS, OC, Fusible Polarity
FPGA	Prog	Prog	TS, OC, Fusible Polarity
FPLS	Prog	Prog	TS, Registered Feedback I/O
PAL	Prog	Fixed	TS, Registered Feedback I/O Fusible Polarity

PLEASM™


Software that makes programmable logic easy.

Monolithic Memories has developed a software tool to assist in designing and programming PROMs as PLEs. This package called "PLEASM" (PLE Assembler) is available for several computers including the VAX/VMS and IBM PC/DOS. PLEASM


converts design equation (Boolean and arith-metic) into truth tables and formats compatible with PROM programmers. A simulator is also provided to test a design using a Function Table before actually programming the PLE.

PLEASM may be requested through the Monolithic Memories IdeaLogic Exchange.

PLE (PROM)




PAL





Note: • = Hardwired connection


X = Programmable fuse with a diode


Logic Symbols
























$\boldsymbol{\Lambda}$


Logic Symbols

















PLE Family

Absolute Maximum Ratings			
		Operating	Programming
Supply voltage V _{CC}	· • • • • • • • • • • • • • • • • • • •	 -0.5 V to 7 V	 12 V
Input voltage			
Off-state output voltage			
Storage temperature			

Operating Conditions

SYMBOL	PARAMETER			MMER(ILITAI NOM	dia di la compa	UNIT
v _{CC}	Supply voltage		4.75	5	5.25	4.5	5	5.5	V
T _A	Operating free-air temperature	· .	0	25	75	-55	25	125	°C

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITION			MIN	TYP*	MAX	UNIT
V _{IL}	Low-level input voltage						0.8	٧
V _{IH}	High-level input voltage				2.0			٧
v _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18 mA			-0.8	-1.5	٧
115 2 2 4	Low-level input current	V _{CC} = MAX	V _I = 0.4 V			-0.02	-0.25	mA
I _{IH}	High-level input current	V _{CC} = MAX	V _I = V _{CC}				40	μА
VOL	Low-level output voltage	V _{CC} = MIN	I _{OL} = 16 mA	Com		0.3	.45	V
			Com I _{OH} = -3.2 m	Mil A		0.3	0.5	
VOH	High-level output voltage	V _{CC} = MIN	Mil I _{OH} = -2 mA		2.4	2.9		V
lozL		V _O = 0.4 V			-40			
lozh	Off-state output current	V _{CC} = MAX	V _O = 2.4 V	44.			40	μΑ
los	Output short-circuit current*	V _{CC} = 5 V	V _O = 0 V		-20	-50	-90	m/
			5P8			90	125	
			5P8A			90	125	
		8P4	4. 4		80	130		
			8P8			90	140	
			9P4 9P8 10P4 11P4			90	130	1
						104	155	
		V _{CC} = MAX				95	140	
Icc	Supply current	All inputs TTL;				110	150	m/
		all outputs open	11P8			135	185	
			12P4			130	175	
			12P8			150	190	
			9R8			130	180	
			10R8			130	180	
			11RA8			140	185	
			11RS8			140	185	

^{*} Typical at 5.0 V V_{CC} and 25° C T_A.

Switching Characteristics Over Military Operating Conditions

DEVICE TYPE	tpD (ns) DEVICE TYPE PROPAGATION DELAY MAX		
5P8AC	15	20	
5P8C	25	20	
8P4C	30	20	
8P8C	28	25	
9P4C	35	20	
9P8C	30	25	
10P4C	35	25	
11P4C	35	25	
11P8C	35	25	
12P4C	35	25	
12P8C	40	30	

Switching Characteristics Over Commercial Operating Conditions

DEVICE TYPE	tpD (ns) PROPAGATION DELAY MAX	tpzx AND tpxz (ns) INPUT TO OUTPUT ENABLE/DISABLE TIME MAX
5P8M	35	30
8P4M	40	30
8P8M	40	30
9P4M	45	30
9P8M	40	30
10P4M	50	30
11P4M	50	30
11P8M	50	30
12P4M	50	30
12P8M	50	35

Operating Conditions


SYMBOL	PARAMETER	COMMERCIAL MIN TYP* MAX	MILITARY MIN TYP* MAX	UNIT
t _w	Width of clock (High or Low)	20 10	20 10	ns
t _{prw}	Width of preset or clear (Low) to Output (High or Low)	20 10	20 10	ns
^t clrw ^t prr	Recovery from preset or clear	20 11	25 11	ns
t _{clrr}	(Low) to clock High Setup time from input to clock	30 22	35 22	ns
t _s (ES)	Setup time from ES to clock	10 7	15 7	ns
t _h	Hold time from input to clock	0 -5	0 -5	ns
t _h (ES)	Hold time from ES to clock	5 -3	5 -3	ns

Switching Characteristics Over Operating Conditions and using Standard Test Load

SYMBOL	PARAMETER	COMMERC MIN TYP*	CIAL MAX	MILITAR MIN TYP*		UNIT
^t CLK	Clock to output delay	11	15	11	20	ns
t _{PR}	Preset to output delay	15	25	15	25	ns
t _{CLR}	Clear to output delay	18	25	18	35	ns
t _{PZX} (CLK)	Clock to output enable time	14	25	14	30	ns
t _{PXZ} (CLK)	Clock to output disable time	14	25	14	30	ns
t _{PZX}	Input to output enable time	10	20	10	25	ns
t _{PXZ}	Input to output disable time	10	20	10	25	ns

^{*} Typical at 5.0 V V_{CC} and 25°C T_A.

Definition of Waveforms



NOTES: 1. Input pulse amplitude 0 V to 3.0 V.

- 2. Input rise and fall times 2-5 ns from 0.8 V to 2.0 V.
- 3. Input access measured at the 1.5 V level.
- 4. Switch S₁ is closed. C_L = 30 pF and outputs measured at 1.5 V level for all tests except t_{PXZ} and t_{PZX}.
- 5. tpzx and tpzx(CLK) are measured at the 1.5 V output level with C_L = 30 pF. S₁ is open for high impedance to "1" test and closed for high impedance to "0" test.

 t_{PXZ} and $t_{PXZ(CLK)}$ are tested with C_L = 5 pF. S_1 is open for "1" to high impedance test, measured at V_{OH} -0.5 V output level; S_1 is closed for "0" to high impedance test measured at V_{OL} +0.5 V output level.

Operating Conditions


SYMBOL	PARAMETER	COMMERCIAL MIN TYP* MAX	MILITARY MIN TYP* MAX	UNIT
t _w	Width of clock (High or Low)	20 10	20 10	ns
t _{su}	Setup time from input to clock (10R8)	30 25	40 25	ns
t _{su}	Setup time from input to clock (11RA8, 11RS8)	35 28	40 28	ns
t _s (ES)	Setup time from ES to clock	15 7	15 7	ns
t _s (IS)	Setup time from IS to clock	25 20	30 20	ns
t _h	Hold time input to clock	0 -5	0 -5	ns
th (ES)	Hold time (ES)	5 -3	5 -3	ns
t _h (IS)	Hold time (IS)	0 -5	0 -5	ns

Switching Characteristics Over Operating Conditions and using Standard Test Load

SYMBOL	PARAMETER	COMMER MIN TYP*	-	MILITAI MIN TYP*		UNIT
t _{CLK}	Clock to output delay	10	15	10	20	ns
t _{PZX} (CLK)	Clock to output enable time	17	25	17	30	ns
t _{PXZ} (CLK)	Clock to output disable time	17	25	17	30	ns
t _{PZX}	Input to output enable time	17	25	17	30	ns
t _{PXZ}	Input to output disable time	17	25	17	30	ns

^{*} Typical at 5.0 V V_{CC} and 25°C T_A.

Definition of Waveforms



NOTES: 1. Input pulse amplitude 0 V to 3.0 V.


- 2. Input rise and fall times 2-5 ns from 0.8 V to 2.0 V.
- 3. Input access measured at the 1.5 V level.
- 4. Switch S_1 is closed, C_L = 30 pF and outputs measured at 1.5 V level for all tests except t_{PZX} and t_{PXZ} .
- 5. tpzx and tpzx(CLK) are measured at the 1.5 V output level with C_L = 30 pF. S₁ is open for high impedance to "1" test and closed for high impedance to "0" test.


 t_{PXZ} and $t_{PXZ}(CLK)$ are tested with C_L = 5 pF. S_1 is open for "1" to high impedance test, measured at V_{OH} =0.5 V output level; S_1 is closed for "0" to high impedance test measured at V_{OL} +0.5 V output level.

4


Switching Test Load

Definition of Timing Diagram





Definition of Waveforms



NOTES: Apply to electrical and switching characteristics

Typical at 5.0 V VCC and 25° C TA.

Measurements are absolute voltages with respect to the ground pin on the device and includes all overshoots due to system and/or tester noise. In all PLE devices unused inputs must be tied to either ground or V_{CC}. The series resistor required for unused inputs on standard TTL is NOT required for PLE devices, thus using less parts.

- *Not more than on output should be shorted at a time and duration of the short-circuit should not exceed one second.
- 1. For commercial operating range R_1 = 200 Ω , R_2 = 390 Ω . For military operating range R_1 = 300 Ω , R_2 = 600 Ω .
- 2. Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2-5 ns from 0.8 to 2.0 V.
- 4. Input access measured at the 1.5 V level
- 5. Data delay is tested with switch S₁ closed. C_L = 30 pF and measured at 1.5 V output level.
- 6. tpzx is measured at the 1.5 V output level with C_L = 30 pF. S₁ is open for high-impedance to "1" test and closed for high-impedance to "0" test. tpxz is measured C_L = 5 pF. S₁ is open for "1" to high-impedance test, measured at V_{OH}-0.5 V output level; S₁ is closed for "0" to high-impedance test measured at V_{OL} + 0.5 V output level.

PLE™ Family Programming Instructions

Device Description

All of the members of the PLE family are manufactured with all outputs LOW in all storage locations. To produce a HIGH at a particular word, a Titanium-Tungsten Fusible-Link must be changed from a low resistance to a high resistance. This procedure is called programming.

Programming Description

To program a particular bit normal TTL levels are applied to all inputs. Programming occurs when:

- 1. V_{CC} is raised to an elevated level.
- 2. The output to be programmed is raised to an elevated level.
- 3. The device is enabled.

In order to avoid misprogramming the PLE only one output at a time is to be programmed. Outputs not being programmed should be connected to $V_{\rm CC}$ via 5 K Ω resistors.

Unless specified, Inputs should be at VIL.

Programming Sequence

The sequence of programming conditions is critical and must occur in the following order:

- 1. Select the appropriate address with chip disabled
- 2. Increase V_{CC} to programming voltage
- 3. Increase appropriate output voltage to programming voltage
- 4. Enable chip for programming pulse width
- 5. Decrease VOLIT and VCC to normal levels

Programming Timing

In order to insure the proper sequence, a delay of 100 ns or greater must be allowed between steps. The enabling pulse must not occur less than 100 ns after the output voltage reaches programming level. The rise time of the voltage on V_{CC} and the output must be between 1 and 10 $V/\mu s$.

Verification

After each programming pulse verification of the programmed bit should be made with both low and high V_{CC} . The loading of the output is not critical and any loading within the DC specifications of the part is satisfactory.

Additional Pulses

Up to 10 programming pulses should be applied until verification indicates that the bit has programmed. Following verification, apply five additional programming pulses to the bit being programmed.

Programming Parameters Do not test these parameters or you may program the device

SYMBOL	PARAMETER	MIN	RECOMMENDED VALUE	MAX	UNIT
V _{CCP}	Required V _{CC} for programming	11.5	11.75	12.0	V
VOP	Required output voltage for programming	10.5	11.0	11.5	V
t _R	Rise time of V _{CC} or V _{OUT}	1.0	5.0	10.0	V/μS
ICCP	Current limit of V _{CCP} supply	800	1200		mA
lOP	Current limit of V _{OP} supply	15	20	2007	mA
tpW	Programming pulse width (enabled)	9	10	11	μS
Vcc	Low V _{CC} for verification	4.2	4.3	4.4	٧
Vcc	High V _{CC} for verification	5.8	6.0	6.2	V
MDC	Maximum duty cycle of V _{CCP}		25	25	%
t _D	Delay time between programming steps	100	120		ns
V _{IL}	Input low level	0	0	0.5	٧
v _{IH}	Input high level	2.4	3.0	5.5	٧

Programming Equipment Suppliers

Monolithic Memories PLEs are designed and tested to give a programming yield greater than 98%. If your programming yield is lower, check your programmer. It may not be properly calibrated

Programming is final manufacturing — it must be quality-controlled. Equipment must be calibrated as a regular routine.

SOURCE AND LOCATION

Data I/O Corp.

10525 Willows Rd. N.E. Redmond, WA 98073

Kontron Electronics, Inc. 630 Price Ave.

Redwood City, CA 94063

ideally under the actual conditions of use. Each time a new board or a new programming module is inserted, the whole system should be checked. Both timing and voltages must meet published specifications for the device.

Remember — The best PLEs available can be made unreliable by improper programming techniques.

Digelec Inc.

586 Weddell Dr. Suite 1 Sunnyvale, CA 94089

Varix Corp.


1210 E. Campbell Rd. Suite 100


Richardson, TX 75081

Block Diagrams

PLE5P8/A


PLE8P4






PLE8P8

PLE9P4







Λ

Block Diagrams







PLE10P4



PLE10P8




PLE11P4




Block Diagrams






PLE11P8

PLE12P4



PLE12P8



Block Diagrams

PLE9R8 PLE10R8 22 A8 _23 A9 23 A7 _1 A8 -1 OF 32 32 X 128 1 64 X 128 2 Α7 1 OF 64 ROW **PROGRAMMABLE** Α6 PROGRAMMABLE 2 ROW A5 -3 DECODER ARRAY A6 ARRAY DECODER 3 Α5 4 16 PROGRAMMABLE INITIALIZE WORDS A3 5 6 1 OF 16 A2 -7 COLUMN OF 16 MULTIPLEXER A1 -DECODER 1 OF 16 A0 -COLUMN 1:16 MULTIPLEXER A1 DECODER 8 BIT EDGE-TRIGGERED REGISTER 8-BIT EDGE-TRIGGERED REGISTER "D' CLR ES 19 Ē-21 10 11 13 14 15 16 9 10 11 13 14 15 16 17 Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8 Q3 Q4 Q5 Q6 Q7 Q8 PLE11RS8 PLE11RA8 21 21 A10 -A10 22 22 A9 -Δ9 23 23 A8 -1 OF 128 128x128 A8 1 OF 128 128 X 128 1 A7 ROW **PROGRAMMABLE** Α7 ROW **PROGRAMMABLE** 2 DECODER ARRAY DECODER ARRAY A6 -A6 3 3 A5 Α5 4 A4 A4 16 PROGRAMMABLE INITIALIZE WORDS 16 PROGRAMMABLE INITIALIZE WORDS 20 20 A3 -1 OF 16 1 OF 16 COLUMN 1:16 MULTIPLEXER COLUMN 1:16 MULTIPLEXER **DECODER** DECODER **8 BIT EDGE-TRIGGERED 8 BIT EDGE-TRIGGERED** REGISTER REGISTER "D" 19 15 16 9 10 11 13 14 9 10 13 14

Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8

Q2 Q3 Q4 Q5 Q6 Q7 Q8

Q1

^{*}IS selects 1:16 programmable initialization words.

	REFERENCE CHART

Source and Location	Data I/O 10525 Willows Rd. N.E. Redmond, WA 98073	Kontron Electronics 630 Price Ave. Redwood City, CA 94063	Stag Microsystems 528-5 Weddell Dr. Sunnyvale, CA 94089	Digelec 586-1 Weddell Dr. Sunnyvale, CA 94089	Varix 1210 E. Campbell Rd. Richardson, TX 75081
Programmer Model(s)	Model 19/29 Model 22	Model MPP-805	Model PPX Model PP17	UP803	OMNI
MMI Generic Bipolar PLE Personality Module	UniPak Rev 07 UniPak II Rev 05 (Not all PLEs are supported by earlier UniPak revisions	MOD4		FAM Mod. No. 12	
Socket Adapter(s) and Device Code					
PLE5P8/ PLE5P8A	F18 P02 Model 22A- Adapter 351A-064	SA3	AM110-2 Code 21	DA No. 2 Pinout 1A Switch Pos. 0-6	63S081
PLE8P4	F18 P01 Model 22A- Adapter 351A-064	SA4-2	AM130-2 Code 21	DA No. 2 Pinout 1B Switch Pos. 0-6	63S141
PLE9P4	F18 P03 Model 22A- Adapter 351A-064	SA4-1	AM130-3 Code 21	DA No. 1 Pinout 1D Switch Pos. 2-14	63S241
PLE8P8	F18 P08 Model 22A- Adapter 351A-064		†		63S280 63S281
PLE10P4	F18 P05 Model 22A- Adapter 351A-064	SA4	AM140-2 Code 21	DA No. 3 Pinout 1E Switch Pos. 0-6	63S441
PLE9P8	F18 P08 Model 22A- Adapter 351A-064	t.	†		63S480 63S481
PLE9R8	F18 P65† Model 22A- Adapter 351A-074	SA31-2	†	Pinout 1H † Switch Pos. 5-14	† ************************************
PLE11P4	F18 P06 Model 22A- Adapter 351A-064	SA4-4	AM140-3 Code 21	DA No. Pinout 1L Switch 5-14	63S841
PLE10R8	F18 P86† Model 22A- Adapter 351A-074 (300 mil pkg)		†	DA No. 64 † Switch Pos. 0-12	
PLE12P4	F18 P53 Model 22A- Adapter 351A-064	SA20	AM120-6 Code 21	DA No. † Switch Pos. 4-12	63S1641
PLE11RA8 PLE11RS8	F18 PA3	†	t	†	* -
PLE11P8	F18P21	SA5-4	AM100-5 Code 21	†	63S1681
PLE12P8	F18P63	, †	†	DA No. 64 Pinout 47 Switch Pos. 0-4	†

Monolithic Memories PLE Programmer Reference Chart

[†] Contact manufacturer for availability and programming information.





Table of Contents

PAL®/HAL® CIRCUITS

Contents	s for Section 5 5-2	16R6A	-4 Hex 16 Input Registered	
The PAL	Introduction/The PAL Concept 5-3		And-Or-Gate Array	5-34
	_ Description 5-16		-4 Quad 16 Input Registered	
PAL/HAI	_ Logic Symbols 5-21		And-Or-Gate Array	5-34
10H8	Octal 10 Input And-Or-Gate Array 5-26	PAL20	RA10 Deca 20 Input Registered	
12H6	Hex 12 Input And-Or-Gate Array 5-26	i e e e	Asynchronous And-Or	5-35
14H4	Quad 14 Input And-Or-Gate Array 5-26	24RS S	Series	5-36
16H2	Dual 16 Input And-Or-Gate Array 5-26	20S10	Deca 20 Input And-Or-Array	
16C1	16 Input And-Or-/And-Or-Invert Gate Array 5-26		with product term sharing	5-36
10L8	Octal 10 Input And-Or-Invert Gate Array 5-26	20RS1	Deca 20 Input Register And-Or Gate Array	
12L6	Hex 12 Input And-Or-Invert Gate Array 5-26		with product term sharing	5-36
14L4	Quad 14 Input And-Or-Invert Gate Array 5-26	20RS8		
16L2	Dual 16 Input And-Or-Invert Gate Array 5-26		with product term sharing	5-36
12L10	Deca 12 Input And-Or-Invert Gate Array 5-27			
14L8	Octal 14 Input And-Or-Invert Gate Array 5-27		with product term sharing	5-36
16L6	Hex 16 Input And-Or-Invert Gate Array 5-27		1500 Gates, 32 Inputs, 16 Outputs	5-37
18L4	Quad 18 Input And-Or-Invert Gate Array 5-27		5000 Gates, 64 Inputs, 32 Outputs	
20L2	Dual 20 Input And-Or-Invert Gate Array 5-27		AL Waveforms	
20C1	20 Input And-Or-/And-Or Invert Gate Array 5-27			
16L8	Octal 16 Input And-Or-Invert Gate Array 5-28		Diagrams	
16R8	Octal 16 Input Registered And-Or-Gate Array 5-28			E 11
16R6	Hex 16 Input Registered And-Or-Gate Array 5-28			
16R4	Quad 16 Input Registered And-Or-Gate Array 5-28			
16X4	Quad 16 Input Registered			
10/4				
1004	And-Or-Xor Gate Array 5-28		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
16A4	Quad 16 Input Registered	10L8		
001440	And-Carry-Or-Xor Gate Array 5-28			
20X10	Deca 20 Input Registered			
12 25 12 a 1 s	And-Or-Xor Gate Array 5-29			
20X8	Octal 20 Input Registered			
	And-Or-Xor Gate Array 5-29			
20X4	Quad 20 Input Registered			5-52
	And-Or-Xor Gate Array 5-29			5-53
20L10	Deca 20 Input And-Or-Invert Gate Array 5-29	16X4	· · · · · · · · · · · · · · · · · · ·	5-54
16L8A	Octal 16 Input And-Or-Invert Gate Array 5-30			5-55
16R8A	Octal 16 Input Registered And-Or Gate Array 5-30	16P8		5-56
16R6A	Hex 16 Input Registered And-Or Gate Array 5-30			
16R4A	Quad 16 Input Registered And-Or Gate Array 5-30			
16P8A	Octal 16 Input Registered			
	And-Or Invert Gate Array 5-30			
16RP8A	Octal 16 Input Registered And-Or Gate Array 5-30			
	Hex 16 Input Registered And-Or Gate Array 5-30			
	Quad 16 Input Registered And-Or Gate Array 5-30			
20L8A	Octal 20 Input And-Or-Invert Gate Array 5-3			
20R8A	Octal 20 Input Registered And-Or 5-3			
20R6A	Hex 20 Input Registered And-Or			
20R4A	Quad 20 Input Registered And-Or 5-3			
	Octal 10 Input And-Or Gate Array 5-32			
	Hex 12 Input And-Or Gate Array			
	Quad 14 Input And-Or Gate Array 5-32			
	Dual 16 Input And-Or Gate Array 5-32			
	16 Input and-Or Invert Gate Array 5-32			
10L8-2	Octal 10 Input And-Or-Invert Gate Array 5-32		***************************************	
12L6-2	Hex 12 Input And-Or-Invert Gate Array 5-32		0	
14L4-2	Quad 14 Input And-Or-Invert Gate Array 5-32			
	Dual 16 Input And-Or-Invert Gate Array 5-32			5-76
	Octal 16 Input And-Or-Invert Gate Array 5-30		·	
16R8A-2	Octal 16 Input Registered	20RS1	0	5-78
	And-Or-Gate Array 5-30	32R16		5-79
16R6A-2	Hex 16 Input Registered	64R32		
	And-Or-Gate Array 5-30	B Progra	ammer/Development System	
16R4A-2	Quad 16 Input Pagistared			
	And-Or-Gate Array 5-33	B Die Co	onfiguration	
16L8A-4	Octal 16 Input And-Or-Invert Gate Array 5-34	PAL20	RA10	5-81
	Octal 16 Input Registered	PAL32	R16	5-82
	And-Or-Gate Array 5-34		R32	



The PAL® Concept

Monolithic Memories' family of PAL devices gives designers a powerful tool with unique capabilities for use in new and existing logic designs. The PAL saves time and money by solving many of the system partitioning and interface problems brought about by increases in semiconductor device technology.

Rapid advances in large scale integration technology have led to larger and larger standard logic functions; single I.C.s now perform functions that formerly required complete circuit cards. While LSI offers many advantages, advances have been made at the expense of device flexibility. Most LSI devices still require large numbers of SSI/MSI devices for interfacing with user systems. Designers are still forced to turn to random logic for many applications.

The designer is confronted with another problem when a product is designed. Often the function is well defined and could derive significant benefits from fabrication as an integrated circuit. However, the design cycle for a custom circuit is long and the costs can be very high. This makes the risk significant enough to deter most users. The technology to support maximum flexibility combined with fast turnaround on custom logic has simply not been available. Monolithic Memories offers the programmable solution.

The PAL family offers a fresh approach to using fuse programmable logic. PAL circuits are a conceptually unified group of devices which combine programmable flexibility with high speed and an extensive selection of interface options. PAL devices can lower inventory, cut design cycles and provide high complexity with maximum flexibility. These features, combined with lower package count and high reliability, truly make the PAL a circuit designer's best friend.

The PAL—Teaching Old PROMs New Tricks



MMI developed the modern PROM and introduced many of the architectures and techniques now regarded as industry standards. As the world's largest PROM manufacturer, MMI has the proven technology and high volume production capability required to manufacture and support the PAL.

The PAL is an extension of the fusible link technology pioneered by Monolithic Memories for use in bi-polar PROMs. The fusible link PROM first gave the digital systems designer the power to "write on silicon." In a few seconds he was able to transform a blank PROM from a general purpose device into one containing a custom algorithm, microprogram, or Boolean transfer function. This opened up new horizons for the use of PROMs in computer control stores, character generators, data storage tables and many other applications. The wide acceptance of this technology is clearly demonstrated by today's multi-million dollar PROM market.

The key to the PROM's success is that it allows the designer to quickly and easily customize the chip to fit his unique requirements. The PAL extends this programmable flexibility by utilizing proven fusible link technology to implement logic functions. Using PAL circuits the designer can quickly and effectively implement custom logic varying in complexity from random gates to complex arithmetic functions.

ANDs and ORs

The PAL implements the familiar sum of products logic by using a programmable AND array whose output terms feed a fixed OR

array. Since the sum of products form can express any Boolean transfer function, the PAL circuit uses are only limited by the number of terms available in the AND - OR arrays. PAL devices come in different sizes to allow for effective logic optimization.

Figure 1 shows the basic PAL structure for a two input, one output logic segment. The general logic equation for this segment is

Output =
$$(I_1 + \overline{f_1})(\overline{I_1} + \overline{f_2})(I_2 + \overline{f_3})(\overline{I_2} + \overline{f_4}) + (I_1 + \overline{f_5})(\overline{I_1} + \overline{f_6})(I_2 + \overline{f_7}) (\overline{I_2} + \overline{f_8})$$

where the "f" terms represent the state of the fusible links in the PAL AND array. An unblown link represents a logic 1. Thus,

fuse blown,
$$f = 0$$

fuse intact. $f = 1$

An unprogrammed PAL has all fuses intact.




Figure 1

PAL Notation

Logic equations, while convenient for small functions, rapidly become cumbersome in large systems. To reduce possible confusion, complex logic networks are generally defined by logic diagrams and truth tables. Figure 2 shows the logic convention adopted to keep PAL logic easy to understand and use. In the figure, an "x" represents an intact fuse used to perform the logic AND function. (Note: the input terms on the common line with the x's are not connected together.) The logic symbology shown in Figure 2 has been informally adopted by integrated circuit manufacturers because it clearly establishes a one-to-one correspondence between the chip layout and the logic diagram. It also allows the logic diagram and truth table to be combined into a compact and easy to read form, thereby serving as a convenient shorthand for PAL circuits. The two input - one output example from Figure 1 redrawn using the new logic convention is shown in Figure 3.




Figure 2




Figure 3

As a simple PAL example, consider the implementation of the transfer function:

Output =
$$|1|_{1}$$
 + $|1|_{1}$

The normal combinatorial logic diagram for this function is shown in figure 4, with the PAL logic equivalent shown in figure 5.




Figure 4




Figure 5

Using this logic convention it is now possible to compare the PAL structure to the structure of the more familiar PROM and PLA. The basic logic structure of a PROM consists of a fixed AND array whose outputs feed a programmable OR array (figure 6). PROMs are low-cost, easy to program, and available in a variety of sizes and organizations. They are most commonly

used to store computer programs and data. In these applications the fixed input is a computer memory address; the output is the contents of that memory location.




Figure 6

The basic logic structure of the PLA consists of a programmable AND array whose outputs feed a programmable OR array (Figure 7). Since the designer has complete control over all inputs and outputs, the PLA provides the ultimate flexibility for implementing logic functions. They are used in a wide variety of applications. However, this generality makes PLAs expensive, quite formidable to understand, and costly to program (they require special programmers).

The basic logic structure of the PAL, as mentioned earlier, consists of a programmable AND array whose outputs feed a fixed OR array (Figure 8). The PAL combines much of the flexibility of the PLA with the low cost and easy programmability of the PROM. Table 1 summarizes the characteristics of the PROM, PLA, and PAL logic families.




Figure 7

Figure 8

	AND	OR	OUTPUT OPTIONS
PROM	Fixed	Prog	TS, OC
FPLA	Prog	Prog	TS, OC, Fusible Polarity
FPGA	Prog	None	TS, OC, Fusible Polarity
FPLS	Prog	Prog	TS, Registered Feedback, I/O
PAL	Prog	Fixed	TS, Registered Feedback, I/O

Table 1

PAL Input/Output/Function/Performance Chart

PART		OUTDUT	PROG.	FEEDBACK	OUTPUT	FUNCTIONS	PE	RF	OR	MAN	CE
NO.	NO. INPUT OUTPUT I/O'S	I/O'S	REGISTER	POLARITY	FUNCTIONS	STD	A	-2	A-2	A-4	
10H8	10	8			AND-OR	AND-OR Gate Array	Х		х		
12H6	12	6			AND-OR	AND-OR Gate Array	X		Х		
14H4	14	4	100		AND-OR	AND-OR Gate Array	X		Х		
16H2	16	2	100		AND-OR	AND-OR Gate Array	X		Х		
16C1	16	2	100	1	BOTH ¹	AND-OR/NOR Gate Array	X -		X		
10L8	10	8	**		AND-NOR	AND-OR Invert Gate Array	X		X		1
12L6	12	6			AND-NOR	AND-OR Invert Gate Array	X		Х		
14L4	14	4	30 Sec. 3 Sec. 95		AND-NOR	AND-OR Invert Gate Array	X		X		
16L2	16	2		lan in the	AND-NOR	AND-OR Invert Gate Array	X		X		
12L10	12	10		La real and	AND-NOR	AND-OR Invert Gate Array	X	١.,			
14L8	14	8			AND-NOR	AND-OR Invert Gate Array	X				
16L6	16	6	A spread of		AND-NOR	AND-OR Invert Gate Array	X	10			
18L4	18	4			AND-NOR	AND-OR Invert Gate Array	X				
20L2	20	2			AND-NOR	AND-OR Invert Gate Array	X				-
20C1	20	2			BOTH ¹	AND-OR/NOR Gate Array	X				
16L8	10	2	6		AND-NOR	AND-OR Invert Gate Array		X		X	X
20L8	14	2	6		AND-NOR	AND-OR Invert Gate Array		X			
20L10	12	2	8		AND-NOR	AND-OR Invert Gate Array	X				
						AND-OR Invert Gate Array		x	20	X	X
16R8	8	8		8	AND-NOR	w/Regs		^		X	. ^
1000					AND NOD	AND-OR Invert Gate Array		x		X	
16R6	8	6	2	6	AND-NOR	w/Regs		^		^	X
4004					AND NOD	AND-OR Invert Gate Array	1.00	V			x
16R4	8	4	4	4	AND-NOR	w/Regs		X		X	^
20R8	12	8		8	AND-NOR	AND-OR Invert w/Regs		X	1		
20R6	12	6	2	6	AND-NOR	AND-OR Invert w/Regs		Х			
20R4	12	4	4	4	AND-NOR	AND-OR Invert w/Regs		X			
20X10	10	10		10	AND-NOR	AND-OR-XOR Invert w/Regs	X				
20X8	10	8	2	8	AND-NOR	AND-OR-XOR Invert w/Regs	X				
20X4	10	4	6	4	AND-NOR	AND-OR-XOR Invert w/Regs	X				
16X4	8	4	4	4	AND-NOR	AND-OR-XOR Invert w/Regs	X				
16A4	8	4	4	4	AND-NOR	AND-CARRY-OR-XOR	X				
10A4	٥	4	4	4		Invert w/Regs	^				
16P8	10	2	6		PROG ²	AND-OR Gate Array		Х			
16RP8	8	8		8	PROG ²	AND-OR Gate Array w/Regs		X			
16RP6	8	6	2	6	PROG ²	AND-OR Gate Array w/Regs		X			
16RP4	8	4	4	4	PROG ²	AND-OR Gate Array w/Regs		Х			
0RA10	10		10 ³	10 ³	PROG ²	Asynchronous Gate Array		X			
0RS10	10			10	PROG ²	AND-OR Gate Array w/Regs		Х			1
20RS8	10		2	8	PROG ²	AND-OR Gate Array w/Regs		Х	1		
20RS4	10		6	4	PROG ²	AND-OR Gate Array w/Regs		Х			
20S10	10		10	1 1 1 1	PROG ²	AND-OR Gate Array		X			
32R16	16	16 ³		16 ³	PROG ²	AND-OR Gate Array w/Regs		X			100
64R32	32	323		32 ³	PROG ²	AND-OR Gate Array w/Regs		х			2.5

Table 2

PAL Circuits For Every Task

The members of the PAL family and their characteristics are summarized in Table 2. They are designed to cover the spectrum of logic functions at reduced cost and lower package count. This allows the designer to select the PAL that best fits his application. PAL units come in the following basic configurations:


Gate Arrays

PAL gate arrays are available in sizes from 12x 10 (12 input terms, 10 output terms) to 20x2, with both active high and active low output configurations available (figure 9). This wide variety of input/output formats allows the PAL to replace many different sized blocks of combinatorial logic with single packages.

¹Simultaneous AND-OR and AND-NOR outputs

 $^{^2\}mbox{Programmable}$ active high or active low. i.e. AND-OR or AND-NOR


³Output can be registered or non-registered



Programmable I/O

A feature of the high-end members of the PAL family is programmable input/output. This allows the product terms to directly control the outputs of the PAL (Figure 10). One product term is used to enable the three-state buffer, which in turn gates the summation term to the output pin. The output is also fed

back into the PAL array as an input. Thus the PAL drives the I/O pin when the three-state gate is enabled; the I/O pin is an input to the PAL array when the three-state gate is disabled. This feature can be used to allocate available pins for I/O functions or to provide bi-directional output pins for operations such as shifting and rotating serial data.



Registered Outputs with Feedback

Another feature of the high end members of the PAL family is registered data outputs with registered feedback. Each product term is stored into a D-type output flip-flop on the rising edge of the system clock (Figure 11). The Q output of the flip-flop can then be gated to the output pin by enabling the active low three-state buffer.

In addition to being available for transmission, the Q output is fed back into the PAL array as an input term. This feedback allows the PAL to "remember" the previous state, and it can alter its function based upon that state. This allows the designer to configure the PAL as a state sequencer which can be programmed to execute such elementary functions as count up, count down, skip, shift, and branch. These functions can be executed by the registered PAL at rates of up to 25 MHz.





Figure 11

XOR PALs

These PAL devices feature an exclusive OR function. The sum of products is segmented into two sums which are then exclusive ORed (XOR) at the input of the D-type flip-flop (Figure 12). All

of the features of the Registered PALs are included in the XOR PAL unit. The XOR function provides an easy implementation of the HOLD operation used in counters and other state sequencers.



Monolithic III Memories

Arithmetic Gated Feedback

The arithmetic functions (add, subtract, greater than, and less than) are implemented by addition of gated feedback to the features of the XOR PAL device. The XOR at the input of the D-type flip-flop allows carrys from previous operations to be XORed with two variable sums generated by the PAL array. The flip-flop Q output is fed back to be gated with input terms A

I (Figure 13). This gated feedback provides any one of the 16 possible Boolean combinations which are mapped in the Karnaugh map (Figure 15). Figure 14 shows how the PAL array can be programmed to perform these 16 operations. These features provide for versatile operations on two variables and facilitate the parallel generation of carrys necessary for fast arithmetic operations.




Figure 13




Figure 14




Figure 15

Advanced PAL Features

For 1985, a number of new features have been incorporated into the PAL family, including:

- Programmable output polarity for active high or active low operation
- Register preload which allows complete functional testing
- Product term sharing*, a feature making the number of product terms per output user-determinable
- · Register bypass facilitating registered or combinatorial outputs
- · Asynchronous clocks, sets, resets and output enables

A full description of each function is given on page 5-17.

PAL Programming

PAL devices can be programmed in most standard PROM programmers with the addition of a PAL personality card. The PAL appears to the programmer as a PROM. During programming half of the PAL outputs are selected for programming while the other outputs and the inputs are used for addressing. The outputs are then switched to program the other locations. Verification uses the same procedure with the programming lines held in a low state.

PALASM (PAL Assembler)

PALASM is the software used to define, simulate, build, and test PAL units. PALASM accepts the PAL Design Specification as an input file. It verifies the design against an optional function table and generates the fuse plot which is used to program the PAL

devices. PALASM is available upon request for many computers and is documented in the PAL Design Concepts section.

HAL (Hard Array Logic)

The HAL family is the mask programmed version of a PAL. The HAL is to a PAL just as a ROM is to a PROM. A standard wafer is fabricated to the 6th mask. Then a custom metal mask is used to fabricate Aluminum links for a HAL instead of the programmable Ti-W fuse array used in a PAL.

The HAL is a cost-effective solution for large quantities and is unique in that it is a gate array with a programmable prototype.

PAL Technology

PAL circuits are manufactured using the proven TTL Schottky bipolar Ti-W fuse process to make fusible-link PROMs. An NPN emitter follower array forms the programmable AND array. PNP inputs provide high impedance inputs (0.25 mA max) to the array. All outputs are standard TTL drivers with internal active pull-up transistors. Typical PAL propagation delay time is less than 25 ns.

PAL Data Security

The circuitry used for programming and logic verification can be used at any time to determine the logic pattern stored in the PAL array. For security, the PAL has a "last fuse" which can be blown to disable the verification logic. This provides a significant deterrent to potential copiers, and it can be used to effectively protect proprietary designs.

^{*} Patent pending





Figure 16


PAL Part Numbers

The PAL part number is unique in that the part number code also defines the part's logic operation. The PAL parts code system is shown in Figure 17. For example, a PAL14L4CN would be a 14 input term. 4 output term, active-low PAL with a commercial temperature range packaged in a 20-pin plastic dip.



PAL Logic Symbols

The logic symbols for each of the individual PAL devices gives a concise functional description of the PAL logic function. This symbol makes a convenient reference when selecting the PAL that best fits a specific application. Figure 18 shows the logic symbol for a PAL10H8 gate array.



A PAL Example

As an example of how the PAL enables the designer to reduce costs and simplify logic design, consider the design of a simple, high-volume consumer product: an electronic dice game. This

type of product will be produced in extremely high volume, so it is essential that every possible production cost be minimized.


The electronic dice game is simply constructed using a free running oscillator whose output is used to drive two asynchronous modulo six counters. When the user "rolls" the dice (presses a button), the current state of the counters is decoded and latched into a display resembling the pattern seen on an ordinary pair of dice.

A conventional logic diagram for the dice game is shown in Figure 16. (A detailed logic derivation is shown in the PAL applications section of this handbook). It is implemented using standard TTL, SSI and MSI parts, with a total I.C. count of eight: six quad gate packages and two quad D-latches. Looks like a nice, clean logic design, right? Wrong!!

PAL Goes to the Casino

A brief examination of Figure 16 reveals two basic facts; first, the circuit contains mostly simple, combinatorial logic, and second. it uses a clocked state transition sequence. Remembering that the PAL family contains ample provision for these features, the PAL catalog is consulted. The PAL16R8 has all the required functions, and the entire logic content of the circuit can be programmed into a single PAL shown in Figure 19.

In this example, the PAL effected an eight to one package count reduction and a significant cost savings. This is typical of the power and cost effective performance that the PAL family brings to logic design.



Advantages of Using PALs



The PAL has a unique place in the world of logic design. Not only does it offer many advantages over conventional logic, it also provides many features not found anywhere else. The PAL family:

- Programmable replacement for conventional TTL logic.
- Reduces IC inventories substantially and simplifies their control.
- · Reduces chip count by at least 4 to 1.
- · Expedites and simplifies prototyping and board layout.
- · Saves space with 20-pin and 24-pin Skinny DIP packages.
- · High speed: 15ns typical propagation delay.
- · Programmed on standard PROM programmers.
- · Programmable three-state outputs.
- Special feature eliminates possibility of copying by competitors.

All of these features combine together to lower product development costs and increase product cost effectiveness. The bottom line is that PAL units save money.

Direct Logic Replacement



In both new and existing designs the PAL can be used to replace various logic functions. This allows the designer to optimize a circuit in many ways never before possible. The PAL is particularly effective when used to provide interfaces required by many LSI functions. PAL flexibility combined with LSI function density makes a powerful team.

Design Flexibility

The PAL offers the systems logic designer a whole new world of options. Until now, the decision on logic system implementation was usually between SSI/MSI logic functions on one hand and microprocessors on the other. In many cases the function required is too awkward to implement the first way and too simple to justify the second. Now the PAL offers the designer high functional density, high speed, and low cost. Even better, PAL devices come in a variety of sizes and functions, thereby further increasing the designer's options.

Space Efficiency



By allowing designers to replace many simple logic functions with single packages, the PAL allows more compact P.C. board layouts. The PAL space saving 20-pin and 24-pin "SKINNYDIP" helps to further reduce board area while simplifying board layout and fabrication. This means that many multi-card systems can now be reduced to one or two cards, and that can make the difference between a profitable success or an expensive disaster.

Smaller Inventory

The PAL family can be used to replace up to 90% of the conventional TTL family. This considerably lowers both shelving and inventory cataloging requirements. Even better, small custom modifications to the standard functions are easy for PAL users, not so easy for standard TTL users.



High Speed




The PAL family runs faster or equal to the best of bipolar logic circuits. This makes the PAL the ideal choice for most logical operations or control sequence which requires a medium complexity and high speed. Also, in many microcomputer systems, the PAL can be used to handle high speed data interfaces that are not feasible for the microprocessor alone. This can be used to significantly extend the capabilities of the low-cost, low-speed NMOS microprocessors into areas formerly requiring high-cost bipolar microprocessors.

Easy Programming

The members of the PAL family can be quickly and easily programmed using standard PROM programmers. This allows designers to use PALs with a minimum investment in special equipment. Many types of programmable logic, such as the FPLA, require an expensive, dedicated programmer.

Secure Data





The PAL verification logic can be completely disabled by blowing out a special "last link." This prevents the unauthorized copying of valuable data, and makes the PAL perfect for use in any application where data integrity must be carefully guarded.


Summary

The PAL family of logic devices offers logic designers new options in the implementation of sequential and combinatorial logic designs. The family is fast, compact, flexible, and easy to use in both new and existing designs. It promises to reduce costs in most areas of design and production with a corresponding increase in product profitability.

A Great Performer!







PAL®-Programmable Array Logic HAL® Hard Array Logic

Features/Benefits

- Reduces SSI/MSI chip count greater than 5 to 1
- Saves space with SKINNYDIP® packages
- Reduces IC inventories substantially
- · Expedites and simplifies prototyping and board layout
- PALASM™ silicon compiler provides auto routing and test vectors
- . Security fuse reduces possibility of copying by competitors

Description

The PAL family utilizes an advanced Schottky TTL process and the Bipolar PROM fusible link technology to provide user programmable logic for replacing conventional SSI/MSI gates and flip-flops at reduced chip count.

The HAL family utilizes standard Low-Power Schottky TTL process and automated mask pattern generation directly from logic equations to provide a semi-custom gate array for replacing conventional SSI/MSI gates and flip-flops at reduced chip count.

There are four different speed/power families offered. Choose from either the standard, high speed, half power, or quarter power family to maximize design performance.

The PAL/HAL lets the systems engineer "design his own chip" by blowing fusible links to configure AND and OR gates to perform his desired logic function. Complex interconnections which previously required time-consuming layout are thus "lifted" from PC board etch and placed on silicon where they can be easily modified during prototype check-out or production.

The PAL transfer function is the familiar sum of products. Like the PROM, the PAL has a single array of fusible links. Unlike the PROM, the PAL is a programmable AND array driving a fixed OR array (the PROM is a fixed AND array driving a programmable OR array).

The HAL transfer function is the familiar sum of products. Like the ROM, the HAL has a single array of selectable gates. Unlike the ROM, the HAL is a selectable AND array driving a fixed OR array (the ROM is a fixed AND array driving a selectable OR arrav).

PAL®, (Programmable Array Logic), PALASM®, HAL®, and SKINNYDIP® are registered trademarks and PMSI, and HMSI are trademarks of Monolithic Memories Inc.

In addition the PAL/HAL provides these options:

- Variable input/output pin ratio
- Programmable three-state outputs
- · Registers with feedback
- Arithmetic capability
- Exclusive-OR gates
- Other options identified on page 5-17

Unused inputs are tied directly to V_{CC} or GND. Product terms with all fuses blown assume the logical high state, and product terms connected to both true and complement of any single input assume the logical low state. Registers consist of D type flip-flops which are loaded on the low-to-high transition of the clock. PAL/HAL Logic Diagrams are shown with all fuses blown, enabling the designer to use the diagrams as coding sheets.

The entire PAL family is programmed using inexpensive conventional PROM programmers with appropriate personality and socket adapter cards. Once the PAL is programmed and verified, two additional fuses may be blown to defeat verification. This feature gives the user a proprietary circuit which is very difficult to copy.

To design a HAL, the user first programs and debugs a PAL using PALASM and the "PAL DESIGN SPECIFICATION" standard format. This specification is submitted to Monolithic Memories where it is computer processed and assigned a bit pattern number, e.g., P01234.

Monolithic Memories will provide a PAL sample for customer qualification. The user then submits a purchase order for a HAL of the specified bit pattern number, e.g., HAL18L4 P01234. See Ordering Information below.

Ordering Information

PAL16L8 -2 M J SHRP P01234 L RIT PATTERN NUMBER PAL = Program Family Hard Array OPTIONAL PROCESSING SHRP = Commercial Reliability Enhanced Family XXXX = Hi-Rel NUMBER OF ARRAY INPUTS PACKAGE N = Plastic Dip J = Ceramic Dip F = Flat Pack **OUTPUT TYPE** = Active High = Active Low = Complementary Chip Carrier
Plastic SKINNYDIP = Programmable = Ceramic SKINNYDIP Chip Carrier Pin Grid Array = Exclusive OR Registere = Arithmetic Regis TEMPERATURE CODE NUMBER OF OUTPUTS SPEED/POWER A = High Speed -2 = 1/2 Power -4 = 1/4 Power A-2 = High Speed and 1/2 Power A-4 = High Speed and 1/4 Power

Monolithic | Memories TWX: 910-338-2376

Register Bypass

Outputs within a bank must either be all registered or all combinatorial. Whether or not a bank of registers is bypassed depends on how the outputs are defined in the equations. A colon followed by an equal sign [;=] specifies a registered output with feedback which is updated after the low-to-high transition of the clock. An equal sign [=] defines a combinatorial output which bypasses the register. Registers are bypassed in banks of eight. Bypassing a bank of registers eliminates the feedback lines for those outputs.

Output Polarity

Output polarity is defined by comparison of the pin list and the equations. If the logic sense of a specific output in the pin list is different from the logic sense of that output as defined by its equation, the output is inverted or active low polarity. If the logic sense of a specific output in the pin list is the same as the logic sense of that output as defined by its equation, the output is active high polarity.

Product Term Sharing

The basic configuration is sixteen product terms shared between two output cells. For a typical output pair, each product term can be used by either output; but, since product term sharing is exclusive, a product term can be used by only one output, not both. If equations call for an output pair to use the same product term, two product terms are generated, one for each output. This should be taken into account when writing equations. PAL assemblers configure product terms automatically.

This example uses the 84-pin package. Four output equations are shown to demonstrate functionality. Pin names are arbitrary.

Product Term Editing

A unique feature of product term sharing is the ability to edit the design after the device has been programmed. Without this feature, a new PAL device had to be programmed if the user needed to change his design. Product term editing allows the user to delete an unwanted product term and reprogram a previously unused product term to the desired fuse pattern. This feature is made possible by the product term sharing architecture. Since each product term can be routed to either output in a given pair by selecting one of two steering fuses, it is possible to blow both of the steering fuses thereby completely disabling that product term. Once disabled, that product term is powered down, saving typically 0.25 mA. The desired change may now be programmed into one of the previously unused product terms corresponding to that output pair. Additional edits can be made as long as there are unused product terms for the output in question.


PRESET Feature (PAL64R32 only)

Register banks of eight may be PRESET to all highs on the outputs by setting the PRESET pin (PS) to a Low level. Note from the Logic Diagram that when the state of an output is High, the state of the register is Low due to the inverting tri-state buffer.

PAL Testability Features

Preload pins have been added to enable the testability of each state in state-machine design. Typically, for a modulo-n counter or a state machine there are many unreachable states for the registers. These states, and the logic which controls them are untestable without a way to "set-in" the desired starting state of the registers. In addition, long test sequences are sometimes needed to test a state machine simply to reach those starting states which are legal. Since complete logic verification is needed to ensure the proper exit from "illegal" or unused states, a way to enter these states must be provided. The ability to preload a given bank of registers is provided in this device.

To use the preload feature, several steps must be followed. First, a high level on an assertive-low output enable pin disables the outputs for that bank of registers. Next, the data to be loaded is presented at the output pins. This data is then loaded into the register by placing a low level on the PRELOAD pin. PRELOAD is asynchronous with respect to the clock.



Programmable Set and Reset (PAL20RA10 only)

In each SMAC, two product lines are dedicated to asynchronous set and reset. If the set product line is high, the register output becomes a logic 1. If the reset product line is high, the register output becomes a logic 0. The operation of the programmable set and reset overrides the clock.

Individually Programmable Register Bypass (PAL20RA10 only)

If both the set and reset product lines are high, the sum-ofproducts bypasses the register and appears immediately at the output, thus making the output combinatorial. This allows each output to be configured in the registered or combinatorial mode.

Programmable Clock (PAL20RA10 only)

One of the product lines in each group is connected to the clock. This provides the user with the additional flexibility of a programmable clock, so each output can be clocked independently of all the others.

PAL Input/Output/Function/Performance Chart

GENERIC LOGIC	PINS	DACKAGE	DESCRIPTION	PART NUMBER				
	PINS	PACKAGE	DESCRIPTION	STANDARD	HIGH SPEED	1/2 POWER	1/4 POWER	
10H8	20	N,J,F,L,NL	Octal 10 Input And-Or	PAL10H8		PAL10H8-2		
1000	20	IN,J,F,L,INL	Gate Array	HAL10H8		HAL10H8-2	14 1.1	
12H6	20	N,J,F,L,NL	Hex 12 Input And-Or	PAL12H6		PAL12H6-2	N 44 1 1 1 1	
12110		14,0,1 ,2,142	Gate Array	HAL12H6		HAL12H6-2		
14H4	20	N,J,F,L,NL	Quad 14 Input And-Or	PAL14H4		PAL14H4-2		
			Gate Array	HAL14H4		HAL14H4-2		
16H2	20	N,J,F,L,NL	Dual 16 Input And-Or	PAL16H2	1, 4	PAL16H2-2		
			Gate Array 16 Input And-Or/Nor	PAL16H2		HAL16H2-2 PAL16C1-2		
16C1	20	N,J,F,L,NL	Gate Array	HAL16C1		HAL16C1-2	eta libertakorra	
			Octal 10 Input And-Or	PAL10L8	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	PAL10L8-2		
10L8	20	N,J,F,L,NL	Invert Gate Array	HAL10L8		HAL10L8-2		
			Hex 12 Input And-Or-Invert	PAL12L6		PAL12L6-2		
12L6	20	N,J,F,L,NL	Gate Array	HAL12L6		HAL12L6-2		
441.4			Quad 14 Input And-Or-Invert			PAL14L4-2		
14L4	20	N,J,F,L,NL	Gate Array	HAL14L4		HAL14L4-2		
401.0		N. 1.E.1.N.I.	Dual 16 Input And-Or-Invert	PAL16L2		PAL16L2-2		
16L2	- 20	N,J,F,L,NL	Gate Array	HAL16L2		HAL16L2-2		
1010	00	NI LET NII	Octal 16 Input And-Or-Invert	PAL16L8	PAL16L8A	PAL16L8A-2	PAL16L8A-	
16L8	20	N,J,F,L,NL	Gate Array	HAL16L8	HAL16L8A	HAL16L8A-2	HAL16L8A-	
1600	00	NI LET NII	Octal 16 Input Registered	PAL16R8	PAL16R8A	PAL16R8A-2	PAL16R8A-	
16R8	20	N,J,F,L,NL	And-Or Invert Gate Array	HAL16R8	HAL16R8A	HAL16R8A-2	HAL16R8A-	
1606	20	ALLET NU	Hex 16 Input Registered	PAL16R6	PAL16R6A	PAL16R6A-2	PAL16R6A-	
16R6	20	N,J,F,L,NL	And-Or Invert Gate Array	HAL16R6	HAL16R6A	HAL16R6A-2	HAL16R6A-	
16R4	20	NI LE L NII	Quad 16 Input Registered	PAL16R4	PAL16R4A	PAL16R4A-2	PAL16R4A-	
1004	20	N,J,F,L,NL	And-Or Invert Gate Array	HAL16R4	HAL16R4A	HAL16R4A-2	HAL16R4A-	
16X4	20	NIELNI	Quad 16 Input Registered	PAL16X4				
10.4	20	N,J,F,L,NL	And-Or-Xor Invert Gate Array	HAL16X4				
			Quad 16 Input Registered	PAL16A4				
16A4	20	N,J,F,L,NL	And-Carry-Or-Xor Invert	HAL16A4				
			Gate Array					
12L10	24 (28)	NS,JS,F,(L),(NL)	Deca 12 Input And-Or-Invert	PAL12L10		N 4 207	4	
	_ (20)	140,00,1,(141)	Gate Array	HAL12L10	·			
14L8	24 (28)	NS,JS,F,(L),(NL)	Octal 14 Input And-Or-Invert	PAL14L8				
		,,	Gate Array	HAL14L8			<u></u>	
16L6	24 (28)	NS,JS,F,(L),(NL)	Hex 16 Input And-Or-Invert	PAL16L6				
	(,	,,	Gate Array	HAL16L6				
18L4	24 (28)	NS,JS,F,(L),(NL)	Quad 18 Input And-Or-Invert			ar a st		
			Gate Array	HAL18L4			<u> </u>	
20L2	24 (28)	NS,JS,F,(L),(NL)	Dual 20 Input And-Or-Invert	PAL20L2	1.0			
		· · · · · · · · · · · · · · · · · · ·	Gate Array	HAL20L2				
20C1	24 (28)	NS,JS,F,(L),(NL)	20 Input And-Or/Nor Gate Array	PAL20C1 HAL20C1			a singan	
			Deca 20 Input And-Or-Invert	PAL20L10				
20L10	24 (28)	NS,JS,F,(L),(NL)	Gate Array	HAL20L10			4.4 M. 1. 1	
			Deca 20 Input Registered	PAL20X10			- 1	
20X10	24 (28)	NS,JS,F,(L),(NL)	And-Or-Xor Invert Gate Array				4.5	
			Octal 20 Input Registered	PAL20X8	77 (827) 0 3			
20X8	24 (28)	NS,JS,F,(L),(NL)	And-Or-Xor Invert Gate Array		Carrier y Tar	August (August)	PACE HERE	
			Quad 20 Input Registered	PAL20X4			 	
20X4	24 (28)	NS,JS,F,(L),(NL)	And-Or-Xor Invert Gate Array		Bire Grant 1971	14 jag 18 17 (2)	etustje for	
			Octal 20 Input And-Or-Invert		PAL20L8A	1. J. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	- 12 0 T (12 1 2 2 2	
20L8	24 (28)	NS,JS,F,(L),(NL)	Gate Array		HAL20L8A		119019	
			Octal 20 Input Registered		PAL20R8A			
20R8	24 (28)	NS,JS,F,(L),(NL)	And-Or Invert Gate Array		HAL20R8A			
2252	04/55	NO 10 F	Hex 20 Input Registered		PAL20R6A		(N. 1. 147) A.	
20R6	24 (28)	NS,JS,F,(L),(NL)	And-Or Invert Gate Array		HAL20R6A			
			Quad 20 Input Registered		PAL20R4A		1000	
20R4	A / 1	NS,JS,F,(L),(NL)						


^{() =} Military Product Standard.

PAL Input/Output/Function/Performance Chart

GENERIC	PINS	PACKAGE	DESCRIPTION	PART NUMBER				
LOGIC	PINS			STANDARD	HIGH SPEED	1/2 POWER	1/4 POWER	
*16P8	20	N,J,L,NL	Octal 16 Input And-Or Array w/Programmable Polarity		PAL16P8A HAL16P8A			
*16RP8	20	N,J,L,NL	Octal 16 Input Registered And-Or Array w/Programmable Polarity		PAL16RP8A HAL16RP8A			
*16RP6	20	N,J,L,NL	Hex 16 Input Registered And-Or Array w/Programmable Polarity		PAL16RP6A HAL16RP6A			
*16RP4	20	N,J,L,NL	Quad 16 Input Registered And-Or Array w/Programmable Polarity		PAL16RP4A HAL16RP4A			
20S10	24 (28)	N,J,W,(L),(NL)	Deca 20 Input And-Or Array w/Product Term Sharing		PAL20S10 HAL20S10			
20RS10	24 (28)	N,J,W,(L),(NL)	Deca 20 Input Registered And-Or Array w/Product Term Sharing		PAL20RS10 HAL20RS10			
20RS8	24 (28)	N,J,W,(L),(NL)	Octal 20 Input Registered And-Or Array w/Product Term Sharing		PAL20RS8 HAL20RS8			
20RS4	24 (28)	N,J,W,(L),(NL)	Quad 20 Input Registered And-Or Array w/Product Term Sharing		PAL20RS4 HAL20RS4			
20RA10	24 (28)	N,J,W,(L),(NL)	Deca 20 Input Registered Asynchronous And-Or Array		PAL20RA10 HAL20RA10			
32R16	40 (44)	N,J,(L),(NL)	16 Output, 32 Input Registered And-Or Gate Array		PAL32R16 HAL32R16			
64R32	84 (88)	L,(P)	32 Output, 64 Input Registered And-Or Gate Array		PAL64R32 HAL64R32			


^{*} Contact Factory for Flat Pack

Die Configuration: PAL16L8




Absolute Maximum Ratings	Operating Programming
Supply Voltage, V _{CC}	0.5V to 7.0V0.5V to 12.0V
Input Voltage	1.5V to 5.5V1.0 to 22\
Off-state output Voltage	5.5V
Storage temperature	

Schematic of Inputs and Outputs



Test Load





Other loads may be used.


Typical notes for all the following specifications (pages 5-21-5-39)


Notes: Apply to electrical and switching characteristics


- \dagger I/O pin leakage is the worst case of IOZX or IIX e.g., IIL and IOZH.
- * These are absolute voltages with respect to the ground pin on the device and includes all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- * * Only one output shorted at a time.






































OVALDOL	DADAMETED	M	ILITAF	RY .	CO	MANT			
SYMBOL	PARAMETER	:	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V _{CC}	Supply voltage		4.5	5	5.5	4.75	5	5.25	٧
TA	Operating free-air temperature		-55			0		75	°C
TC	Operating case temperature		1		125			1 1	°C

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{IL} *	Low-level input voltage						0.8	V
v _{IH} *	High-level input voltage		7		2		5	V
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18mA			-0.8	-1.5	V
ΊL	Low-level input current	V _{CC} = MAX	V _I = 0.4V	1 -		-0.02	-0.25	mA
ΊΗ	High-level input current	V _{CC} = MAX	V _I = 2.4V				25	μΑ
l _l	Maximum input current	V _{CC} = MAX	V _I = 5.5V			1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1	. 1	mA
v _{OL}	Low-level output voltage	V _{CC} = MIN	MIL	I _{OL} = 8mA		0.3	0.5	V
			COM	I _{OL} = 8mA				
V	High-level output voltage	V _{CC} = MIN	MIL	I _{OH} = -2mA	2.4	2.8		
VOH	Trigit-level output voltage	AGG - MILLA	СОМ	I _{OH} = -3.2mA	2.4	2.0		V
los	Output short-circuit current **	V _{CC} = 5V		v _O = 0V	-30	-70	-130	mA
¹ CC	Supply current	V _{CC} = MAX				55	90	mA

Switching Characteristics

SYMBOL	PARAMETER		TEST CONDITIONS	MIN	ILITAF TYP	NAX	COI	MERO TYP	CIAL MAX	UNIT
	Input or feed-	Except 16C1	R1 = 560Ω		25	45		25	35	
^t PD	back to output	16C1	$R2 = 1.1k\Omega$		25	45		25	40	ns

SYMBOL	PARAMETER		M	ILITAF	RY	CO	MMERC	CIAL	UNIT
STMBUL	FANAMEIEN	N	IIN	TYP	MAX	MIN	TYP	MAX	ONII
v _{CC}	Supply voltage	4	.5	5	5.5	4.75	5	5.25	٧
TA	Operating free-air temperature	-	55	Sec. 1		0		75	°C
TC	Operating case temperature				125				°C

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	i i i i i i i i i i i i i i i i i i i	EST CONDITIONS		MIN	TYP	MAX	UNIT
v _{IL} *	Low-level input voltage						0.8	V
v _{IH} *	High-level input voltage				2			V
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18mA			-0.8	-1.5	V
1 ₁ L	Low-level input current	V _{CC} = MAX	V _I = 0.4V			-0.02	-0.25	mA
ήн	High-level input current	V _{CC} = MAX	V ₁ = 2.4V				25	μΑ
l ₁	Maximum input current	V _{CC} = MAX	V _I = 5.5V			1,4	1	mA
V _{OL}	Low-level output voltage	V _{CC} = MIN	MIL	I _{OL} = 8mA		0.3	0.5	V
	1일 : 소급하기 보이 하고 11일 보고 12일 12일 12일 1일 - 12일	vcc - will	сом	I _{OL} = 8mA				
		V AUN	MIL	I _{OH} = -2mA	0.4	0.0		
VOH	High-level output voltage	V _{CC} = MIN	СОМ	I _{OH} = -3.2mA	2.4	2.8		V
los	Output short-circuit current **	V _{CC} = 5V		V _O = 0V	-30	-70	-130	mA
^I CC	Supply current	V _{CC} = MAX				60	100	mA

SYMBOL	PARAMETER	TEST CONDITIONS	MILITARY MIN TYP MAX	COMMERCIAL MIN TYP MAX	UNIT
t _{PD}	Input or feedback to output	R1 = 560 Ω R2 = 1.1kΩ	25 45	25 40	ns

Standard PAL/HAL Series 20 16L8, 16R8, 16R6, 16R4, 16X4, 16A4

Operating Conditions

SYMBOL	PAR	AMETER	MILIT		RY MAX	COMMERCIAL MIN TYP MA			UNIT
v _{cc}	Supply voltage	4.5	5	5.5	4.75	5	5.25	v	
	AAP JAB of Store	Low	25	10		25	10	10. 10. 1	
t _w	Width of clock	High	25	10		25	10		ns
	Set up time from	16R8 16R6 16R4	45	25		35	25		
t _{su}	input or feedback to clock	16X4 16A4	55	30		45	30		ns
th	Hold time		0	-15		0	-15		ns
TA	Operating free-air temperature		-55			0		75	°C
TC	Operating case temperature				125		V- 1 - 1	N. A.	°C

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER		TEST CONDITIONS	3	MIN	TYP	MAX	UNIT
V _{IL} *	Low-level input voltage						0.8	٧
v _{IH} *	High-level input voltage				2			٧
VIC	Input clamp voltage	V _{CC} = MIN	l ₁ = -18mA			-0.8	-1.5	٧
I _I L	Low-level input current †	V _{CC} = MAX	V ₁ = 0.4V			-0.02	-0.25	mA
¹ IH	High-level input current †	V _{CC} = MAX	V ₁ = 2.4V			5 mm - 1	25	μΑ
11	Maximum input current	V _{CC} = MAX	V _I = 5.5V				1	mΑ
VOL	Low-level output voltage	V _{CC} = MIN	MIL	I _{OL} = 12mA		0.3	0.5	v
		ACC - MILLA	СОМ	I _{OL} = 24mA				
		V - 1411	MIL	I _{OH} = -2mA	0.4	2.8	· .	
VOH	High-level output voltage	V _{CC} = MIN	СОМ	I _{OH} = -3.2mA	2.4	2.0		V
lozL	Off-state output current †	V AAAY		V _O = 0.4V			-100	μΑ
lozh	On-state output current (V _{CC} = MAX		V _O = 2.4V			100	μΑ
los	Output short-circuit current **	V _{CC} = 5V		V _O = 0V	-30	-70	-130	mA
		The same Record	16R4 16R6 1	6R8 16L8		120	180	
Icc	Supply current	V _{CC} = MAX	16X4			160	225	mA
	ga Alice (1994), see all leasted to see a		16A4			170	240	

		DAMETER			TEST	N	ILITAF	RY	CO	MER	CIAL	118415
SYMBOL	P	ARAMETER		5000	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
+	Input or feed-	16R6 16	6R4 1	16L8			25	45		25	35	ns
^t PD	back to output	16X4 10	6A4				30	45		30	40	ns
tCLK	Clock to output of	or feedback					15	25		15	25	ns
tPZX	Pin 11 to output e	nable except	16L8				15	25		15	25	ns
tPXZ	Pin 11 to output d	lisable except	16L8		$R_1 = 200\Omega$		15	25		15	25	ns
	Input to	16R6 10	6R4 1	16L8	$R_2 = 390\Omega$		25	45		25	35	ns
^t PZX	output enable	16X4 10	6A4		112 00012		30	45		30	40	ns
	Input to	16R6 16	6R4 1	16L8			25	45		25	35	ns
^t PXZ	output disable	16X4 10	6A4				30	45		30	40	ns
	Maximum	16R8 10	6R6 1	16R4		14	25		16	25		MHz
fMAX	frequency	16X4 10	6A4			12	22		14	22		IVIITIZ

SYMBOL	PARA	METER	MIN	MILITAF TYP	RY MAX	COI MIN	MMER(CIAL MAX	UNIT
v _{CC}	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
	Width of clock	Low	40	20		35	20		
tw	Width of Clock	High	30	10		25	10		ns
t _{su}	Set up time from input or feedback to clock		60	38		50	38		ns
th	Hold time		0	-15		0	-15		ns
TA	Operating free-air temperature		-55	111111		0		75	°C
тс	Operating case temperature				125				°C

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER		TEST CONDITIO	NS		MIN	TYP	MAX	UNIT
V _{IL} *	Low-level input voltage				Todayaya			0.8	v
V _{IH} *	High-level input voltage					2			V
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18m	ıΑ			-0.8	-1.5	V
ال	Low-level input current †	V _{CC} = MAX	V ₁ = 0.4V				-0.02	-0.25	mA
liH .	High-level input current †	V _{CC} = MAX	V ₁ = 2.4V			ilanja:		25	μΑ
4	Maximum input current	V _{CC} = MAX	V _I = 5.5V					1	mA
V _{OL}	Low-level output voltage		MIL	loL	= 12mA		0.3	0.5	V
		V _{CC} = MIN	СОМ	loL	= 24mA	0.0			
,			MIL	Іон	= -2mA	2.4	2.8		
VOH	High-level output voltage	V _{CC} = MIN	СОМ	Іон	= -3.2mA	2.4	2.0		V
lozL				v _O	= 0.4V			-100	μΑ
lozh	Off-state output current †	V _{CC} = MAX		ν _o	= 2.4V			100	μΑ
los	Output short-circuit current **	V _{CC} = 5V		v _O	= OV	-30	-70	-130	mA
lcc	Supply current	V _{CC} = MAX	20X10	20X8	20X4	E AAA	120	180	mA
¹ cc	Supply current	V _{CC} = MAX	20L10		As a second		90	165	mA

		TEST	N	IILITA	RY	CO	MMER	CIAL	UNIT
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
t _{PD}	Input or feedback to output			35	60		35	50	ns
^t CLK	Clock to output or feedback	R ₁ = 200Ω R ₀ = 390Ω		20	35		20	30	ns
t _{PXZ/ZX}	Pin 13 to output disable/enable except 20L10			20	45		20	35	ns
t _{PZX}	Input to output enable except 20X10	R ₂ = 390Ω		35	55		35	45	ns
t _{PXZ}	Input to output disable except 20X10			35	55		35	45	ns
fMAX	Maximum frequency		10.5	16		12.5	16		MHz

SYMBOL	PARAMETER	u de la compania de l Compania de la compania de la compa	M MIN	ILITAF TYP	RY MAX	COI MIN	MERO TYP	CIAL Max	UNIT
vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	٧
	Width of clock		20	10		15	10		
tw	High		20	10	- 1	15	10		ns
t _{su}	Set up time from 16R8A 1 input or feedback to clock 16RP8A	6R6A 16R4A 16RP6A 16RP4A	30	15	. 1421 (4006) - 1421 (4006)	25	15		ns
th	Hold time	in a second	0	-10		0	-10		ns
TA	Operating free-air temperature	The state of the s	-55			0		75	°C
TC	Operating case temperature	A SAME OF THE SAME OF THE SAME	1,2,1		125			A de la comi	°C

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	Later State Co	TEST CONDITIONS	y Mate	MIN	TYP	MAX	UNIT
V _{IL} *	Low-level input voltage						0.8	V
v _{IH} *	High-level input voltage			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2	44 E		V
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18mA		1.5	-0.8	-1.5	٧
I _{IL}	Low-level input current †	V _{CC} = MAX	V _I = 0.4V	* 1 to 1 to 1	. 18	-0.02	-0.25	mA
ΊΗ	High-level input current †	V _{CC} = MAX	V ₁ = 2.4V			da 10	25	μΑ
ել	Maximum input current	V _{CC} = MAX	V ₁ = 5.5V			4,4	1	mA
VOL	Low-level output voltage	V _{CC} = MIN -	MIL	I _{OL} = 12mA	, n	0.3	0.5	V
:		VCCV	СОМ	I_{OL} = 24mA				
Vон	High-level output voltage	V = MIN	MIL	I _{OH} = -2mA	2.4	2.8		v
VОН	Thigh level output voltage	V _{CC} = MIN	сом	I _{OH} = -3.2mA		2.0		
lozL	Off-state output current †	V MAY		V _O = 0.4V			-100	μΑ
^l ozh	On-state output current	V _{CC} = MAX		V _O = 2.4V			100	μΑ
los	Output short-circuit current **	V _{CC} = 5V		V _O = 0V	-30	-70	-130	mA
lcc	Supply current	V _{CC} = MAX			V	120	180	mA

SYMBOL		ARAMETER	TEST CONDITIONS	MIN	ILITAF TYP	RY MAX	MIN	MMER TYP	CIAL MAX	UNIT
t _{PD}	Input or feed- back to output	16R6A 16R4A 16L8A 16RP6A 16RP4A 16P8A			15	30		15	25	ns
^t CLK	Clock to output	or feedback			10	20		10	15	ns
tPZX	Pin 11 to output	enable except 16L8A 16P8A			10	25		10	20	ns
tPXZ	Pin 11 to output o	disable except 16L8A 16P8A	R ₁ = 200Ω	id W	. 11	25		11	20	ns
t _{PZX}	Input to output enable	16R6A 16R4A 16L8A 16RP6A 16RP4A 16P8A	$R_2 = 390\Omega$		10	30	No.	10	25	ns
^t PXZ	Input to output disable	16R6A 16R4A 16L8A 16RP6A 16RP4A 16P8A		(JA64)	13	30		13.	25	ns
fMAX	Maximum frequency	16R8A 16R6A 16R4A 16RP8A 16RP6A 16RP4A		20	40	100 to	28.5	40		MHz

Fast Series 24A 20L8A, 20R8A, 20R6A, 20R4A

Operating Conditions

SYMBOL	PARAMETER			MILITARY MIN TYP MAX		COMMERCIAL MIN TYP MAX			
v _{CC}	Supply voltage		4.5	5 5.	+		5.25	v	
	Width of clock	Low	20	7	15	7			
tw	Width of clock	High	20	7	15	7		ns	
t _{su}	Set up time from input or feedback to clock	20R8A 20R6A 20R4A	30	15	25	15		ns	
th	Hold time		0	-10	0	-10	1,316	ns	
TA	Operating free-air temperature		-55		0		75	°C	
T _C	Operating case temperature			125	1			°C	

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IL} *	Low-level input voltage					0.8	V
V _{IH} *	High-level input voltage			2			٧
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18mA		-0.8	-1.5	٧
ήL	Low-level input current †	V _{CC} = MAX	V ₁ = 0.4V		-0.02	0.25	mA
ΊΗ	High-level input current †	V _{CC} = MAX	V _I = 2.4V			25	μΑ
l _l	Maximum input current	V _{CC} = MAX	V _I = 5.5V			1	mA
V _{OL}	Low-level output voltage	V _{CC} = MIN	MIL I _{OL} = 12mA		0.3	0.5	V
			COM I _{OL} = 24mA				
V.	High-level output voltage	V _{CC} = MIN	MIL I _{OH} = -2mA	2.4	2.8		V
VOH	r light-level output voltage	VCC - WIII	COM I _{OH} = -3.2mA		2.0		V
^l OZL	0#		V _O = 0.4V			-100	μΑ
^l ozh	Off-state output current †	V _{CC} = MAX	V _O = 2.4V			100	μΑ
los	Output short-circuit current **	V _{CC} = 5V	V _O = 0V	-30	-90	-130	mA
lcc	Supply current	V _{CC} = MAX			160	210	mA

SYMBOL	PARAMETER		TEST CONDITIONS	MILITARY MIN TYP MAX			CON MIN	UNIT		
t _{PD}	Input or feed- back to output	20R6A 20R4A 20L8A			15	30		15	25	ns
^t CLK	Clock to output of	or feedback			10	20		10	15	ns
t _{PZX}	Pin 13 to output e	nable except 20L8A			10	25		10	20	ns
tPXZ	Pin 13 to output d	isable except 20L8A	R ₁ = 200Ω		11	25		11	20	ns
t _{PZX}	Input to output enable	20R6A 20R4A 20L8A	$R_2 = 390\Omega$		10	30		10	25	ns
^t PXZ	Input to output disable	20R6A 20R4A 20L8A			13	30		13	25	ns
fMAX	Maximum frequency	20R8A 20R6A 20R4A		20	40		28.5	40		MHz

Half Power Series 20-2 10H8-2, 12H6-2, 14H4-2, 16H2-2, 16C1-2, 10L8-2, 12L6-2, 14L4-2, 16L2-2

Operating Conditions

SYMBOL	PARAMETER	MIN	IILITAI TYP	RY MAX	COI	MMER(CIAL MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	٧
TA	Operating free-air temperature	-55		125	0		75	°C

Electrical Characteristics Over Operating Conditions

YMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{IL} *	Low-level input voltage					. 24.	0.8	V
v _{IH} *	High-level input voltage				2			V
V _{IC}	Input clamp voltage	V _{CC} = MIN	I ₁ = -18mA	Taylor San Carlo		-0.8	-1.5	٧
I _{IL}	Low-level input current	V _{CC} = MAX	V ₁ = 0.4V			-0.02	-0.25	mA
Чн	High-level input current	V _{CC} = MAX	V _I = 2.4V				25	μΑ
11	Maximum input current	V _{CC} = MAX	V _I = 5.5V				1	mA
VOL	Low-level output voltage	V _{CC} = MIN	MiL	I _{OL} = 4mA		0.3	0.5	v
		ACC - MILA	COM	I _{OL} = 4mA				
			MIL	I _{OH} = -1mA				
VOH	High-level output voltage	V _{CC} = MIN	СОМ	I _{OH} = -1mA	2.4	2.8		V
los	Output short-circuit current **	V _{CC} = 5V		V _O = 0V	-30	-70	-130	mA
icc	Supply current	V _{CC} = MAX				30	45	mA

SYMBOL	PARAMETER	TEST	MIN	IILITAI TYP	RY MAX	CO	MMER(CIAL Max	UNIT
t _{PD}	Input or feedback to output	R1 = $1.12k\Omega$ R2 = $2.2k\Omega$		45	80	4	45	60	ns

Half Power Series 20A-2 16L8A-2, 16R8A-2, 16R6A-2, 16R4A-2

Operating Conditions

SYMBOL	PARA	METER	MIN	MILITARY MIN TYP MAX		COI	MMER TYP	CIAL MAX	UNIT
v _{CC}	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
	Width of clock	Low	25	10		25	10		
tw	Width of clock	High	25	10		25	10		ns
t _{su}	Set up time from input or feedback to clock	16R6A-2 16R4A-2 16R8A-2	50	25		35	25		ns
t _h	Hold time		0	-15		0	-15		ns
TA	Operating free-air temperature		-55		125	0		75	°C

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{IL} *	Low-level input voltage						0.8	v
۷ _H *	High-level input voltage				2	i de		V
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18mA			-0.8	-1.5	V
'IL'	Low-level input current †	V _{CC} = MAX	V _I = 0.4V	Tanah Nyakhida k		-0.02	-0.25	mA
liH.	High-level input current †	V _{CC} = MAX	V _I = 2.4V				25	μΑ
l ₁	Maximum input current	V _{CC} = MAX	V ₁ = 5.5V				1	mA
v _{OL}	Low-level output voltage	V _{CC} = MIN	MIL	I _{OL} = 12mA		0.3	0.5	V
			сом	I _{OL} = 24mA				
	High lovel output voltage	V 2 4 4 1 1	MIL	I _{OH} = -2mA	0.4	2.8		
V _{ОН}	High-level output voltage	V _{CC} = MIN	СОМ	I _{OH} = -3.2mA	2.4	2.6		V
^l OZL	0#	V - MAY		V _O = 0.4V	100 6		-100	μА
^l ozh	Off-state output current †	V _{CC} = MAX		V _O = 2.4V			100	μΑ
los	Output short-circuit current **	V _{CC} = 5V		v _O = ov	-30	-70	-130	:mA
lcc	Supply current	V _{CC} = MAX				60	90	mA

SYMBOL		PARAMETER	TEST CONDITIONS	MIN	IILITAF TYP	RY MAX	MIN	MMER TYP	CIAL MAX	UNIT
t _{PD}	Input or feed- back to output	16L8A-2 16R6A-2 16R4A-2			25	50		25	35	ns
tCLK	Clock to output	or feedback			15	25		15	25	ns
tPXZ/ZX	Pin 11 to output o	Pin 11 to output disable/enable except 16L8A-2			15	25		15	25	ns
t _{PZX}	Input to output enable	16L8A-2 16R6A-2 16R4A-2	R ₂ = 390Ω		25	45		25	35	ns
t _{PXZ}	Input to output disable	16R8A-2 16R6A-2 16R4A-2			25	45	in die Van Nam 8	25	35	ns
fMAX	Maximum frequency	16R8A-2 16R6A-2 16R4A-2		14	25		16	25		МН

Quarter Power Series 20A-4 16L8A-4, 16R8A-4, 16R6A-4, 16R4A-4

Operating Conditions

SYMBOL	PARA	METER			MIN	ILITAF TYP	RY MAX	COI	MMER(CIAL MAX	UNIT
v _{CC}	Supply voltage				4.5	5	5.5	4.75	5	5.25	V
	Width of clock	10004 4 40004 4	40044	Low	40	20		30	20		
t _w	Width of clock	16R8A-4 16R6A-4	16H4A-4	High	40	20		30	20		ns
t _{su}	Set up time from input or feedback to clock	16R8A-4 16R6A-4	16R4A-4		90	45		60	45		ns
t _h	Hold time				0	-15		0	-15		ns
TA	Operating free-air temperature				-55	- 5.	125	0		75	°C

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{IL} *	Low-level input voltage						0.8	V
V _{IH} *	High-level input voltage				2			٧
V _{IC}	Input clamp voltage	V _{CC} = MIN	I ₁ = -18mA			-0.8	-1.5	٧
IIL	Low-level input current †	V _{CC} = MAX	V _I = 0.4V	:		-0.02	-0.25	mA
ΊΗ	High-level input current †	V _{CC} = MAX	V _I = 2.4V				25	μΑ
l _l	Maximum input current	V _{CC} = MAX	V _I = 5.5V				1	mΑ
VOL	Low-level output voltage		MIL	I _{OL} = 4mA		0.3	0.5	V
		V _{CC} = MIN	СОМ	I _{OL} = 8mA	-	0.0	0.0	
	High level output voltage	V AAINI	MIL	I _{OH} = -1 _{mA}	2.4	2.8		
VOH	High-level output voltage	V _{CC} = MIN	СОМ	I _{OH} = -1 mA	2.4	2.0		V
^l OZL	0,4			V _O = 0.4V			-100	μΑ
^l ozh	Off-state output current†	VCC = MAX		V _O = 2.4V			100	μΑ
los	Output short-circuit current**	V _{CC} = 5V		v _O = 0v	-30	-70	-130	mA
lcc	Supply current	V _{CC} = MAX	16R4A-4 16R6A-4 1	6R8A-4 16L8A-4		30	50	mA

SYMBOL	,	PARAMETER		М	ILITAF	RY .	CO	CIAL	UNIT	
STMBUL		PARAMEIER	TEST	MIN	TYP	MAX	MIN	TYP	MAX	UNII
t _{PD}	Input or feed- back to output	16R6A-4 16R4A-4 16L8A-4			35	75		35	55	ns
tCLK	Clock to outpu	t or feedback			20	45		20	35	ns
tPXZ/ZX	Pin 11 to output o	lisable/enable — except 16L8A-4	$R_1 = 800\Omega$		15	40		15	30	ns
t _{PZX}	Input to output enable	16R6A-4 16R4A-4 16L8A-4	$R_2 = 1.56k\Omega$		30	65		30	50	ns
t _{PXZ}	Input to output disable	16R6A-4 16R4A-4 16L8A-4		in in in	30	65		30	50	ns
f _{MAX}	Maximum frequency	16R8A-4 16R6A-4 16R4A-4		8	18		1'1	18		MHz

SYMBOL	PARAN	IETER	MIN	IILITA TYP		COI	MMER TYP	CIAL MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
t _w	Width of clock		25	13		20	13		ns
twp	Preload pulse width		45	15		35	15		ns
t _{su}	Setup time for input or feedbac	k to clock	25	10		20	10		ns
tsup	Preload setup time		30	5		25	5		ns
		Polarity fuse intact	10	-2		10	-2		
^t h	Hold time	Polarity fuse blown	0	-6		0	-6		ns
thp	Preload hold time		30	5		25	5		ns
TA	Operating free-air temperature		-55			0		75	°C
тС	Operating case temperature				125				°C

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	Τ	EST CONDITION	MIN	TYP	MAX	UNIT
V _{IL} *	Low-level input voltage					0.8	V
V _{IH} *	High-level input voltage			2			V
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18 mA		-0.8	-1.5	٧
I _{IL}	Low-level input current	V _{CC} = MAX	V _I = 0.4 V		-0.02	-0.25	mA
ΊΗ	High-level input current	V _{CC} = MAX	V _I = 2.4 V			25	μΑ
4	Maximum input current	V _{CC} = MAX	V _I = 5.5 V			1	mA
VOL	Low-level output voltage	V _{CC} = MIN	I _{OL} = 8 mA		0.3	0.5	V
V _{OH}	High-level output voltage	V _{CC} = MIN	I _{OH} : Mil-2 mA Com-3.2 mA	2.4	2.8		٧
loz	Off-state output current	V _{CC} = MAX	V _O = 2.4 V/V _O = 0.4 V	-100		100	μΑ
los	Output short-circuit current**	V _{CC} = 5 V	V _O = 0 V	-30	-70	-130	mA
^I cc	Supply current	V _{CC} = MAX			155	200	mA

SYMBOL	PARAMETE	R	TEST CONDITIONS		IILITA TYP	RY MAX			CIAL MAX	UNIT
		Polarity fuse intact			20	35		20	30	
t _{PD}	Input or feedback to output	Polarity fuse blown			25	40		25	35	ns
^t CLK	Clock to output or feedback			10	17	35	10	17	30	ns
t _S	Input to asynchronous set				22	40		22	35	ns
^t R	Input to asynchronous reset	ut to asynchronous reset			27	45		27	40	ns
t _{PZX}	Pin 13 to output enable				10	25		10	20	ns
t _{PXZ}	Pin 13 to output disable		$R_2 = 1.1 \text{ K}\Omega$		10	25		10	20	ns
t _{PZX}	Input to output enable				18	35		18	30	ns
t _{PXZ}	Input to output disable	nput to output disable			15	35		15	30	ns
f _{MAX}	Maximum frequency	Maximum frequency		16	35		20	35		MHz

SYMBOL		ARAMETER	MIN	IILITAR TYP	Y MAX	COM	MER TYP	CIAL MAX	UNIT
Vcc	Supply voltage	Local Control	4.5	5	5.5	4.75	5	5.25	٧
	Width of clock	Low	20	10		15	10		
t _w	Width of Clock	High	20	10	4.4	15	10		ns
t _{su}	Setup time from input or feedback to clock	20RS10 20RS8 20RS4	40	25		35	25		ns
t _h	Hold time		0	-10		0	-10		ns
TA	Operating free-air tempe	rature	-55			0		75	°C
TC	Operating case temperat	ure			125				°C

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER		TEST CONDITION	1	MIN	TYP	MAX	UNIT
V _{IL} *	Low-level input voltage					*******	0.8	٧
V _{IH} *	High-level input voltage				2			٧
V _{IC}	Input clamp voltage	V _{CC} = MIN	I ₁ = -18 mA			-0.8	-1.5	٧
I _{IL}	Low-level input current †	V _{CC} = MAX	V _I = 0.4 V			-0.02	-0.25	mA
liн —	High-level input current †	V _{CC} = MAX	V _I = 2.4 V			. 3	25	μΑ
Ιį	Maximum input current	V _{CC} = MAX	V _I = 5.5 V				1	mA
V _{OL}	Low-level output voltage	V _{CC} = MIN	MIL	I _{OL} = 12 mA		0.3	0.5	V
-OL		100	СОМ	I _{OL} = 24 mA		0.0	0.0	
.,			MIL	I _{OH} = -2 mA			1 - 1	
Vон	High-level output voltage	V _{CC} = MIN	СОМ	I _{OH} = -3.2 mA	2.4	2.8		V
lozL	Off-state output current†	V		V _O = 0.4 V			-100	μΑ
IOZH	On-state output current	V _{CC} = MAX		V _{OL} = 2.4 mA			100	μ., .
los	Output short-circuit current**	V _{CC} = 5V		V _O = 0 V	-30	-70	-130	mA
ICC	Supply current	V _{CC} = MAX	en es com en la presenta. Como es			175	240	mA

SYMBOL	PARAM	ETER	TEST CONDITIONS	MIN	ILITAI TYP	RY MAX	COM	MER TYP	CIAL MAX	UNIT
1.1	20S10, 20RS8, 20RS4	Polarity fuse intact			25	40		25	35	
^t PD	Input or feedback to output	Polarity fuse blown			30	45		30	40	ns
^t CLK	Clock to output or feedb	ack			12	20	Tarve 19.	12	17	ns
t _{PZX}	Pin 13 to output enable	in 13 to output enable except 20S10			10	25	3 4 6	10	20	ns
^t PXZ	Pin 13 to output disable	except 20S10	$R_1 = 200 \Omega$	1.025	11	25		11	20	ns
t _{PZX}	Input to output enable	20S10, 20RS8, 20RS4	R ₂ = 390 KΩ		25	35		25	35	ns
t _{PXZ}	Input to output disable	20S10, 20RS8 20RP4			13	25		13	25	ns
f _{MAX}	20RS10, 20RS8, 20RS4 Maximum frequency			18	28		20	28		MHz

HAL PARAMETERS MAY DIFFER. CONTACT FACTORY FOR DETAILS.

Operating Conditions

SYMBOL	PARAM	IETER	MIN	ILITA TYP	RY MAX	COM	IMER TYP	CIAL MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
	Width of clock	Low	25		4	20			
t _w	Width of clock	High	25			20			ns
twp	Preload pulse width		45			35			ns
	Out and the standards	Polarity fuse intact	50			40			
t _{su}	Setup time for input to clock	Polarity fuse blown	50			40			ns
t _{sup}	Preload setup time		30			25			ns
th	Hold time		0	-10		0	-10		ns
t _{hp}	Preload hold time		10			5			ns
TA	Operating free-air temperature		-55			0		75	°C
тс	Operating case temperature				125				°C

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER		TEST CONDITION	MIN TYP MAX	UNIT
V _{IL} *	Low-level input voltage			0.8	V
۷ _{IH} *	High-level input voltage			2	٧
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18 mA	-0.8 -1.5	٧
I _I L	Low-level input current	V _{CC} = MAX	V _I = 0.4 V	-0.02 -0.25	mA
ΊΗ	High-level input current	V _{CC} = MAX	V _I = 2.4 V	25	μΑ
4	Maximum input current	V _{CC} = MAX	V _I = 5.5 V	1	mA
			MIL I _{OL} = 8 mA	00 05	
VOL	Low-level output voltage	V _{CC} = MIN	COM I _{OL} = 8 mA	0.3 0.5	V
			MIL I _{OH} = -2 mA	0.4	
V _{OH}	High-level output voltage	V _{CC} = MIN	COM I _{OH} = -3.2 mA	2.4 2.8	V
lozL	<u> </u>		V _O = 0.4 V	-100	μΑ
^I OZH	Off-state output current	V _{CC} = MAX	V _O = 2.4 V	100	μΑ
los	Output short-circuit current**	V _{CC} = MAX	V _O = 0 V	-30 -70 -130	mA
¹ CC	Supply current	V _{CC} = MAX		200 280	mA

SYMBOL	OL PARAMETER		TEST CONDITIONS	MILITARY MIN TYP MAX	COMMERCIAL MIN TYP MAX	UNIT
	Input to output Polarity fuse intact Polarity fuse blown		R ₁ = 560 Ω R ₂ = 1.1 KΩ	50	40	ns
t _{PD}				55	45	
^t CLK	Clock to output or feedback Output enable Output disable			30	25	ns
t _{PZX}				25	20	ns
t _{PXZ}				25	20	ns
fMAX	Maximum frequency			14	16	MHz

HAL PARAMETERS MAY DIFFER, CONTACT FACTORY FOR DETAILS.

Operating Conditions

operating conditions									
SYMBOL	PARAMETER		MILITARY MIN TYP MAX		COMMERCIAL MIN TYP MAX			UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V	
	Low	T			00				
LW.	t _w Width of clock	High	25			20			ns
	t _{su} Setup time for input to clock	Polarity fuse intact	50			40			Ι
^t su		Polarity fuse blown			40			ns	
t _h	Hold time		0	-10		0	-10		ns
TA	Operating free-air temperature		-55			0		75	°C
TC	Operating case temperature				125				°C

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITION			MIN TYP MAX		
V _{IL} *	Low-level input voltage				2.7	0.8	V
V _{IH} *	High-level input voltage			2		- :	·V
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18 mA		-0.8	-1.5	٧
I _{IL}	Low-level input current	V _{CC} = MAX	V _I = 0.4 V		-0.02	-0.25	mA
lн	High-level input current	V _{CC} = MAX	V _I = 2.4 V			25	μΑ
I _I .	Maximum input current	V _{CC} = MAX	V _I = 5.5 V			1	mA
V _{OL}	Low-level output voltage	V _{CC} = MIN	MIL I _{OL} = 8 mA		0.3	0.5	, v
			COM I _{OL} = 8 mA	1			
	High-level output voltage	V _{CC} = MIN	MIL I _{OH} = -0.4 mA				v
VOH			COM I _{OH} = -0.4 mA	2.4	2.8		
lozL			V _O = 0.4 V			-100	μА
lozh	Off-state output current	V _{CC} = MAX	V _O = 2.4 V			100	μА
los	Output short-circuit current **	V _{CC} = MAX	V _O = 0 V	-10	-40	-60	mA
lcc	Supply current	V _{CC} = MAX			400	640	mA


SYMBOL	MBOL PARAMETER		TEST CONDITIONS	MILITARY MIN TYP MAX		COMMEI MIN TYP	UNIT	
t _{PD}	yajah (j. 1946). Pada diya	Polarity fuse intact			55		50	
	Input to output Polarity fuse blown		$R_1 = 560\Omega$	grant in	60		55	ns
^t CLK	Clock to output or feedback Output enable				30		22	ns
tPZX					35		30	ns
tPXZ	Output disable		$R_2 = 1.1 \text{ K}\Omega$		35		30	ns
^t PRH	Preset to output				40		35	ns
fMAX	Maximum frequency			12.5		16 20		MHz

HAL PARAMETERS MAY DIFFER. CONTACT FACTORY FOR DETAILS.

Testing Conditions

SYMBOL	PARAMETER		MILITARY MIN TYP MAX	COMMERCIAL MIN TYP MAX	UNIT
twp	Preload pulse width	14.5	45	35	ns
t _{sup}	Preload setup time	1 1 2 2 2	60	50	ns
t _{hp}	Preload hold time		10	5	ns
tPRW	Preset pulse width		30	25	ns
t _{PRR}	Preset recovery time		40	35	ns


Switching Waveforms



Output Register PRELOAD Series 20AP

The PRELOAD function allows the register to be loaded from data placed on the output pins. This feature aids functional testing which would otherwise require a state sequencer for test coverage. The procedure for PRELOAD is as follows:


- 1 Raise V_{CC} to 4.5 V.
- 2 Disable output registers by setting pin 11 to VIH.
- 3 Apply V_{II} /V_{IH} to all output registers.
- 4 Pulse pin 8 to $V_{\rm p}$. Then back to 0 V.
- 5 Remove V_{IL}/V_{IH} from all output registers.
- 6 Lower pin 11 to V_{IL} to enable the output registers.
- 7 Verify for VOI /VOH at all output registers.





Output Register PRELOAD Series 24RS


The PRELOAD function allows the register to be loaded from data placed on the output pins. This feature aids functional testing which would otherwise require a state sequencer for test coverage. The procedure for PRELOAD is as follows:


- 1 Raise V_{CC} to 4.5 V.
- 2 Disable output registers by setting pin 13 to $V_{\mbox{\scriptsize IH}}$.
- 3 Apply VII /VIH to all output registers.
- 4 Pulse pin 10 to V_p . Then back to 0 V.
- 5 Remove V_{IL}/V_{IH} from all output registers.
- 6 Lower pin 13 to V_{IL} to enable the output registers.
- 7 Verify for VOI /VOH at all output registers.














16C1




10L8




12L6




14L4




16L2




16L8




16R8




16R6




16R4












16P8



16RP8




16RP6




5


16RP4




12L10




14L8









18L4









20C1




20L10




20X10




20X8





20X4




20L8












20RA10




20S10




20RS4





20RS8



20RS10







Programmer/Development System


VENDOR	MegaPAL	PAL20RA10	PAL24RS	PAL20	PAL24	PAL24A
Data I/O	-Logic PAK (32R16 only)	-Logic PAK	-Logic PAK	-Logic PAK	-Logic PAK	-Logic PAK
Kontron	_	_		-EEP 80* PAL Adapter	-EEP 80 PAL Adapter	-EEP 80 PAL Adapter
Structured Design				-SD 1000	-SD 1000	-SD 1000
Stag	<u></u>	-		-ZL30	-ZL30	-ZL30
Varix	Omni Programmer			-Omni* Programmer	-Omni Programmer	-Omni Programmer
Valley Data Sciences				-Model 160	-Model 160	-Model 160
Storey Systems	- 1 0.			-P240*	-P240	-P240
Digelec				-UP803*	-UP803	-UP803

^{*} Except 16P8A, 16RP8A, 16RP6A, 16RP4A

The above chart represents those units which, at the time of printing, have been submitted to Monolithic Memories for evaluation and have demonstrated the capability to satisfactorily program the indicated devices.


Die Configuration

PAL20RA10




Die Configurations

PAL32R16



PAL64R32






Table of ContentsSYSTEM BUILDING BLOCKS/HMSI™

Contents for Sec	ction 6	6-3
System Building	Blocks/HMSI Selection Guide	6-3
SN54/74LS461	8-Bit Counter	6-4
SN54/74LS469	8-Bit Up/Down Counter	6-8
SN54/74LS498	8-Bit Shift Register	6-12
SN54/74LS380	Multifunction 8-Bit Register	6-16
SN54/74LS491	10-Bit Counter	6-20
SN54/74LS450	16:1 Mux	6-24
SN54/74LS451	Dual 8:1 Mux	6-28
SN54/74LS453	Quad 4:1 Mux	6-32
SN54/74LS460	10-Bit Comparator	6-36

System Building Blocks/HMSI Selection Guide

PART NUMBER
SN54/74LS461
SN54/74LS469
SN54/74LS498
SN54/74LS380
SN54/74LS491
SN54/74LS450
SN54/74LS451
SN54/74LS453
SN54/74LS460

8-Bit Counter SN54/74LS461

Features/Benefits

- 8-bit counter for microprogram-counter, DMA-controller and general-purpose counting applications
- 8 bits match byte boundaries
- Bus-structured pinout
- 24-pin SKINNYDIP® saves space
- . Three-state outputs drive bus lines
- Low-current PNP inputs reduce loading
- Expandable in 8-bit increments

Description

The 'LS461 is an 8-bit synchronous counter with parallel load, clear, and hold capability. Two function select inputs (I0, I1) provide one of four operations which occur synchronously on the rising edge of the clock (CK).

The LOAD operation loads the inputs (D7-D0) into the output register (Q7-Q0). The CLEAR operation resets the output register to all LOWs. The HOLD operation holds the previous value regardless of clock transitions. The INCREMENT operation adds one to the output register when the carry-in input is TRUE $(\overline{CI} = LOW)$, otherwise the operation is a HOLD. The carry-out (\overline{CO}) is TRUE $(\overline{CO} = LOW)$ when the output register (Q_7-Q_0) is all HIGHs, otherwise FALSE $(\overline{CO} = HIGH)$.

The data output pins are enabled when \overline{OE} is LOW, and disabled (HI-Z) when \overline{OE} is HIGH. The output drivers will sink the 24 mA required for many bus interface standards.

Two or more 'LS461 8-bit counters may be cascaded to provide larger counters. The operation codes were chosen such that when I1 is HIGH, I0 may be used to select between LOAD and INCREMENT as in a program counter (JUMP/INCREMENT).

Function Table


	ŌĒ	СК	11	10	CI	D7-D0	Q7-Q0	OPERATION
Ī	Н	*	*	*	*	*	Z	HI-Z*
1	L	1	L	L	X	X	L	CLEAR
	L	o f	L	н	Х	X	Q	HOLD
1	L	1	Н	L	X	D	D	LOAD
١	L	. 1	H	Н	н	X	Q	HOLD
	L, L	. 1	Н	Н	L	X	Q plus 1	INCREMENT

^{*} When OE is HIGH, the three-state outputs are disabled to the high-impedance states; however, sequential operation of the counter is not affected.

Ordering Information

Γ	PART NUMBER	PACKAG	ŝΕ	TEMPERATURE
Ī	SN54LS461	JS, F	T_001	MIL
Γ	SN74LS461	NS, JS	28L	СОМ

Logic Symbol



Die Configuration

Die Size: 140x172 mil²

CO OE GND I1 D7 D6

OF GND II D7 D6

OF GND I1 D7 D6

OF GND II D


SKINNYDIP® is a registered trademark of Monolithic Memories.

TWX: 910-338-2376 2175 Mission College Blvd. Santa Clara, CA 95054-1592 Tel: (408) 970-9700 TWX: 910-338-2374

Monolithic MM Memories

Logic Diagram

8-Bit Counter



Absolute Maximum Ratings

Supply voltage V _{CC}		7 V
Input voltage		
Off-state output voltage	· · · · · · · · · · · · · · · · · · ·	5.5 V
Storage temperature		-65° to +150°C

Operating Conditions

SYMBOL		PARAMETER						CO	MMER(CIAL MAX	UNIT
v _{CC}	Supply voltage				4.5	5	5.5	4.75	5	5.25	V
TA	Operating free-a	Operating free-air temperature					125*	0	-	75	°C
	Width of clock		Low		40	117 11		35			
t _w	Width of clock		High		30	*		25			ns
t _{su}	Setup time				60			50			
t _h	Hold time				0	-15	5.	0	-15		ns

^{*} Case temperature

Electrical Characteristics Over Operating Conditions


SYMBOL	PARAMETER	TEST CONDITIONS MIN TY	P†MAX	UNIT
V _{IL}	Low-level input voltage		0.8	٧
VIH	High-level input voltage	2		٧
V _{IC}	Input clamp voltage	V _{CC} = MIN I _I = -18mA	-1.5	٧
IIL	Low-level input current	$V_{CC} = MAX$ $V_I = 0.4V$	0.25	mA
ΊΗ	High-level input current	$V_{CC} = MAX$ $V_{l} = 2.4V$	25	μΑ
l _l	Maximum input current	V _{CC} = MAX V _I = 5.5V	1	mA
V	Low-level output voltage	V _{CC} = MIN V _{II} = 0.8V MIL I _{OL} = 12mA	0.5	v
VOL	Low-level output voltage	$V_{IH} = 2V$ COM $I_{OL} = 24mA$	0.5	
V	High-level output voltage	$V_{CC} = MIN$ $V_{II} = 0.8V$ MIL $I_{OH} = -2mA$ 2.4		v
VOH	High-level output voltage	$V_{IH} = 2V$ COM $I_{OH} = -3.2\text{mA}$		"
OZL	Off-state output current	$V_{CC} = MAX$ $V_{II} = 0.8V$ $V_{O} = 0.4V$	-100	μА
lozh	On-state output current	$V_{IL} = 0.8V$ $V_{O} = 2.4V$	100	μΑ
los	Output short-circuit current*	$V_{CC} = 5.0V$ $V_{O} = 0V$ -30	-130	mA
^I CC	Supply current	$V_{CC} = MAX$ 12	20 180	mA

^{*} No more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Switching Characteristics Over Operating Conditions

	DADAMETED	TEST CONDITIONS	MILITARY	COMMER	COMMERCIAL		
SYMBOL	PARAMETER	(See Test Load)	MIN TYP MA	X MIN TYP	MAX	UNIT	
fMAX	Maximum clock frequency		10.5	12.5		MHz	
t _{PD}	CI to CO delay	C _I = 50 pF	35 €	0 35	50	ns	
tCLK	Clock to Q	$R_1 = 200\Omega$	20 3	5 20	30	ns	
tPD	Clock to CO	$R_2 = 390\Omega$	55 9	5 55	80	ns	
tPZX	Output enable delay	112 - 39012	35 5	5 35	45	ns	
tPXZ	Output disable delay		35 5	55 35	45	ns	

Test Load




^{*} The "Test Point" is driven by the outputs under test, and observed by instrumentation.

[†] All typical values are at V_{CC} = 5V, T_A = 25°C

Application

16-Bit Counter



8-Bit Up/Down Counter SN54/74LS469

Features/Benefits

- 8-bit up/down counter for microprogram-counter, DMAcontroller and general-purpose counting applications
- 8 bits match byte boundaries
- Bus-structured pinout
- 24-pin SKINNYDIP® saves space
- Three-state outputs drive bus lines
- Low-current PNP inputs reduce loading
- · Expandable in 8-bit increments

Description

The 'LS469 is an 8-bit synchronous up/down counter with parallel load and hold capability. Three function-select inputs (LD, UD, CBI) provide one of four operations which occur synchronously on the rising edge of the clock (CK).

The LOAD operation loads the inputs (D7-D0) into the output register (Q7-Q0). The HOLD operation holds the previous value regardless of clock transitions. The INCREMENT operation adds one to the output register when the carry-in input is TRUE (\overline{CBI} = LOW), and the up/down control line (\overline{UD}) is LOW, otherwise the operation is a HOLD. The carry-out (\overline{CBO}) is TRUE (\overline{CBO} = LOW) when the output register (Q7-Q0) is all HIGHs, otherwise FALSE (\overline{CBO} = HIGH). The DECREMENT operation subtracts one from the output register when the borrow-in input is TRUE (\overline{CBI} = LOW), and the up/down control line (\overline{UD}) is HIGH, otherwise the operation is a HOLD. The borrow-out (\overline{CBO}) is TRUE (\overline{CBO} = LOW) when the output register (Q7-Q0) is all LOWs, otherwise FALSE (\overline{CBO} = HIGH).

The data output pins are enabled when \overline{OE} is LOW, and disabled (HI-Z) when \overline{OE} is HIGH. The output drivers will sink the 24 mA required for many bus-interface standards. Two or more 'LS469 8-bit up/down counters may be cascaded to provide larger counters.

Function Table


ŌE	СК	ΙD	ŪD	CBI	D7-D0	Q7-Q0	OPERATION
Н	*.	*	*	*	*	Z	HI-Z*
L	1	L	Х	Х	D	D	LOAD
L	1	н	L	Н	Х	Q	HOLD
L	1	H	L	L	X	Q plus 1	INCREMENT
L	ıt	Н	н	Н	Х		HOLD
L	1	Н	н	L	X	Q minus 1	DECREMENT

^{*} When OE is HIGH, the three-state outputs are disabled to the high-impedance state; however, sequential operation of the counter is not affected.

Ordering Information


PART NUMBER	PACKAG	E	TEMPERATURE
SN54LS469	JS, F	28L	MIL
SN74LS469	NS, JS	ZOL	СОМ

Logic Symbol



Die Configuration

Die Size: 140x172 mil²




SKINNYDIP® is a registered trademark of Monolithic Memories.

TWX: 910-338-2376

Monolithic Memories



Logic Diagram



Supply voltage Voc		
	5.5 V	
	5.5 V	
Storage temperature	-65° to +150° C	

Operating Conditions

SYMBOL	PARAI	METER	MILITARY MIN TYP MAX	COMMERCIAL MIN TYP MAX	UNIT
V _{CC}	Supply voltage		4.5 5 5.5	4.75 5 5.25	V
TA	Operating free-air temperature		-55 125*	0 75	°C
	Width of clock	Low	40	35 10	
l 'w	Width of clock	High	30	25	ns
t _{su}	Setup time		60	50	
^t h	Hold time		0 –15	0 –15	ns

^{*} Case temperature


Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V _{IL}	Low-level input voltage				0.8	V
VIH	High-level input voltage		2			V
V _{IC}	Input clamp voltage	V _{CC} = MIN I _I = -18mA			-1.5	V
IIL	Low-level input current	V _{CC} = MAX V _I = 0.4V			0.25	mA
Iн	High-level input current	V _{CC} = MAX V _I = 2.4V		-	25	μΑ
11	Maximum input current	V _{CC} = MAX V _I = 5.5V			1	mA
V _{OL}	Low-level output voltage	V _{CC} = MIN V _{IL} = 0.8V MIL I _{OL} = 12mA			0.5	v
·OL	2011 love, carpar veriage	V _{IH} = 2V COM I _{OL} = 24mA				
Vari	High-level output voltage	$V_{CC} = MIN$ $V_{II} = 0.8V$ MIL $I_{OH} = -2mA$	2.4			v
Vон	riigiriever output voitage	$V_{IH} = 2V$ COM $I_{OH} = -3.2$ mA				
lozL	Off state output ourrent	$V_{CC} = MAX$ $V_{II} = 0.8V$ $V_{O} = 0.4V$			-100	μА
lozh	Off-state output current	$\begin{vmatrix} V_{\text{IL}} &= 0.8V \\ V_{\text{IH}} &= 2V \end{vmatrix} = 2.4V$			100	μΑ
los	Output short-circuit current*	$V_{CC} = 5.0V$ $V_{O} = 0V$	-30		-130	mA
¹cc	Supply current	V _{CC} = MAX		120	180	mA

^{*} No more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

Switching Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS	MILITARY	COMMERCIAL	UNIT
STMBUL	PANAMEIEN	(See Test Load/Waveforms)	MIN TYP MAX	MIN TYP MAX	UNII
fMAX	Maximum clock frequency		10.5	12.5	MHz
t _{PD}	CBI to CBO delay	C _I = 50 pF	35 60	35 50	ns
tCLK	Clock to Q	$R_1 = 200\Omega$	20 35	20 30	ns
t _{PD}	Clock to CBO	$R_2 = 390\Omega$	55 95	55 80	ns
tPZX	Output enable delay	n2 - 39011	20 45	20 35	ns
tPXZ	Output disable delay		20 45	20 35	ns




^{*} The "Test Point" is driven by the outputs under test, and observed by instrumentation.

[†] All typical values are V_{CC} = 5V, T_A = 25°C.

Application

16-Bit Register



8-Bit Shift Register SN54/74LS498

Features/Benefits

- 8-bit shift register for serial-to-parallel and parallel-toserial applications
- 8 bits match byte boundaries
- Bus-structured pinout
- 24-pin SKINNYDIP® saves space
- . Three-state outputs drive bus lines
- . Low-current PNP inputs reduce loading
- Expandable in 8-bit increments

Description

The 'LS498 is an 8-bit synchronous shift register with parallel load and hold capability. Two function select inputs (I0, I1) provide one of four operations which occur synchronously on the rising edge of the clock (CK).

The LOAD operation loads the input (D7-D0) into the output register (Q7-Q0), the HOLD operation holds the previous value regardless of clock transitions. The SHIFT LEFT operation shifts the output register, Q, one bit to the left; Q0 is replaced by LIRO. RILO outputs Q7.

The SHIFT right operation shifts the output register, Q, one bit to the right; Q7 is replaced by RILO. LIRO outputs Q0.

The data output pins are are enabled when \overline{OE} is LOW, and disabled (HI-Z) when \overline{OE} is HIGH. The output drivers will sink the 24 mA required for many bus interface standards.

Two or more 'LS498 8-bit shift registers may be cascaded to provide larger shift registers as shown in the application section.

Function Table


OE	СК	11	10	D7-D0	Q7-Q0	OPERATION
Н	*	*	*	*	Z	HI-Z*
L	1 .	L	L	X	L	HOLD
L	1	L	Н	X	SR(Q)	SHIFT RIGHT
L	1	H	L	X	SL(Q)	SHIFT LEFT
L	1.	H	Н	D	D	LOAD

^{*} When OE is HIGH, the three-state outputs are disabled to the high-impedance state; however, sequential operation of the register is not affected.

Ordering Information


PART NUMBER	PACKAGE		TEMPERATURE
SN54LS498	JS, F		MIL
SN74LS498	NS, JS	28L	СОМ

Logic Symbol



Die Configuration

Die Size: 140x172 mil²




SKINNYDIP® is a registered trademark of Monolithic Memories.

TWX: 910-338-2376 2175 Mission College Blvd. Santa Clara, CA 95054-1592 Tel: (408) 970-9700 TWX: 910-338-2374

Monolithic Mil Memories

8-Bit Shift Register



Supply voltage V _{CC}		7.0 V
Input voltage		5.5 V
Off-state output voltage	• • • • • • • • • • • • • • • • • • • •	5.5 V
Storage temperature		-65° to +150°C

Operating Conditions

SYMBOL	PARA	METER	MIN	ILITAF TYP	NY MAX	COI MIN	MMER(CIAL MAX	UNIT
v _{cc}	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
TA	Operating free-air temperature		-55		125*	0		75	°C
	NATI data and a landa	Low	40			35			ns
tw	Width of clock	High	30			25			113
t _{su}	Setup time		60			50			ns
th	Hold time		0	-15		0	-15		

^{*} Case temperature


Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER		TEST CONDITIONS	S	MIN	түр † мах	UNIT
V _{IL}	Low-level input voltage					0.8	V
VIH	High-level input voltage				2		V
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18mA			-1.5	V
l _{IL}	Low-level input current	V _{CC} = MAX	V _I = 0.4V			0.25	mA
lн	High-level input current	V _{CC} = MAX	V _I = 2.4V			25	μΑ
11	Maximum input current	V _{CC} = MAX	V _I = 5.5V			1	mA
V _{OL}	Low-level output voltage	V _{CC} = MIN V _{II} = 0.8V	MIL	I _{OL} = 12mA		0.5	v
-0L		V _{IH} = 2V	СОМ	I _{OL} = 24mA			
Vон	High-level output voltage	V _{CC} = MIN V _{IL} = 0.8V	MIL	I _{OH} = -2mA	2.4		v
•ОН	, , , , , , , , , , , , , , , , , , , ,	V _{IH} = 2V	СОМ	$I_{OH} = -3.2 \text{mA}$			
lozL	Off-state output current	$V_{CC} = MAX$ $V_{IL} = 0.8V$		V _O = 0.4V		-100	μА
lozh	on out out out out out	V _{IH} = 2V		V _O = 2.4V		100	μΑ
los	Output short-circuit current*	V _{CC} = 5.0V		V _O = 0V	-30	-130	mA
¹ CC	Supply current	V _{CC} = MAX				120 180	mA

^{*} No more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

Switching Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS	M	ILITAF	RY	COMMERCIAL			UNIT
STMBUL	PANAMETER	(See Test Load)	MIN	TYP	MAX	MIN	TYP	MAX	UNII
fMAX	Maximum clock frequency		10.5			12.5			MHz
t _{PD}	I0, I1 to LIRO, RILO	C _I = 50 pF		35	60		35	50	ns
tCLK	Clock to Q	$R_1 = 200\Omega$		20	35		20	30	ns
t _{PD}	Clock to LIRO, RILO	$R_2 = 390\Omega$		55	95		55	80	ns
t _{PZX}	Output enable delay	112 - 09011		35	55		35	45	ns
tPXZ	Output disable delay			35	55		35	45	ns




 $[\]dagger$ All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$

^{*} The "Test Point" is driven by the outputs under test, and observed by instrumentation.

Application

16-Bit Shift Register



^{*} Assuming bit 15 is the MSB in the input stage

Multifunction 8-Bit Register SN54/74LS380

Features/Benefits

- 8-bit register for general-purpose interfacing applications
- 8 bits match byte boundaries
- Bus-structured pinout
- 24-pin SKINNYDIP® saves space
- Three-state outputs drive bus lines
- Low-current PNP inputs reduce loading

Description

The 'LS380 is an 8-bit synchronous register with parallel load. load complement, preset, clear, and hold capacity. Four control inputs (LD, POL, CLR, PR) provide one of four operations which occur synchronously on the rising edge of the clock (CK). The 'LS380 combines the features of the 'LS374, 'LS377, 'LS273 and 'LS534 into a single 300-mil wide package.


The LOAD operation loads the inputs (D7-D0) into the output register (Q7-Q0), when POL is HIGH, or loads the complement of the inputs when POL is LOW. The CLEAR operation resets the output register to all LOWs. The PRESET operation presets the output register to all HIGHs. The HOLD operation holds the previous value regardless of clock transitions. CLEAR overrides PRESET, PRESET overrides LOAD, and LOAD overrides HOLD.

The data output pins are enabled when \overline{OE} is LOW, and disabled (HI-Z) when \overline{OE} is HIGH. The output drivers will sink the 24 mA required for many bus interface standards.

Ordering Information


Ĺ	PART NUMBER	PACKA	GE	TEMPERATURE
	SN54LS380	JS, F	001	MIL
T	SN74LS380	NS, JS	28L	СОМ

Logic Symbol



Die Configuration

Die Size: 140x172 mil²




Function Table

ŌĒ	CLK	CLR	PR	ĹĎ	POL	D7-D0	Q7-Q0	OPERATION
Н	*	*	*	*	*	*	Z	HI-Z*
L	1	L	х	Х	Х	×	L	CLEAR
L	1	Н	L	Х	Х	х	н	PRESET
L	1	Н	Н	Н	Х	X	Q	HOLD
L	1	Н	Н	L	Н	D	D	LOAD true
L	1	Н	Н	L	L	D	ō	LOAD comp

When $\overline{\text{OE}}$ is HIGH, the three-state outputs are disabled to the high-impedance state; however, sequential operation of the register is not affected

SKINNYDIP® is a registered trademark of Monolithic Memories.

8-Bit Register



Supply voltage V _{CC}	7.0 V
Input voltage	5.5 V
Off-state output voltage	5.5 V
Storage temperature	65° to +150°C

Operating Conditions

SYMBOL	PAR	AMETER	MILITARY MIN TYP MAX	COMMER MIN TYP	1 1 1 1 1 1 1
vcc	Supply voltage		4.5 5 5.5	4.75 5	5.25 V
TA	Operating free-air temperatur	9	- 55 125*	0	75 °C
	Width of clock	High	40	40	
tw	Width Of Clock	Low	35	35	ns
t _{su}	Setup time		60	50	
th	Hold time		0 -15	0 -15	ns

^{*} Case temperature


Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER		TEST CONDITIONS	MIN	түр† мах	UNIT
VIL	Low-level input voltage				0.8	V
V _{IH}	High-level input voltage			2		V
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18mA		-1.5	V
l _{IL}	Low-level input current	V _{CC} = MAX	V _I = 0.4V		0.25	mA
¹ IH	High-level input current	V _{CC} = MAX	V _I = 2.4V		25	μΑ
1,	Maximum input current	V _{CC} = MAX	V _I = 5.5V		1	mA
Va	Low-level output voltage	$V_{CC} = MIN$ $V_{II} = 0.8V$	MIL I _{OL} = 12mA		0.5	V
V _{OL}	Low-level output voltage	V _{IH} = 2V	COM I _{OL} = 24mA		0.5	,
V	High-level output voltage	$V_{CC} = MIN$ $V_{IL} = 0.8V$	MIL I _{OH} = -2mA	2.4		V
Voн	riigii-lever output voitage	V _{IH} = 2V	COM $I_{OH} = -3.2 \text{mA}$	2.7		ľ
lozL	V 1 mm	V _{CC} = MAX	V _O = 0.4V		-100	μА
lozh	Off-state output current	$V_{IL} = 0.8V$ $V_{IH} = 2V$	V _O = 2.4V		100	μΑ
los	Output short-circuit current*	V _{CC} = 5.0V	V _O = 0V	-30	-130	mA
¹ CC	Supply current	V _{CC} = MAX			120 180	mA

^{*} No more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Switching Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load)	MILITAF MIN TYP	MAX	COMI		MAX	UNIT
fMAX	Maximum clock frequency	0 - 50-5	10.5		12.5			MHz
tCLK	Clock to Q	C _L = 50pF R ₁ = 200Ω	20	35		20	30	ns
t _{PZX}	Output enable delay	•	35	55		35	45	ns
t _{PXZ}	Output disable delay	$R_2 = 390\Omega$	35	55		35	45	ns




[†] All typical values are at V_{CC} = 5V, T_A = 25°C

^{*} The "Test Point" is driven by the outputs under test, and observed by instrumentation.

Application

16-Bit Register



10-Bit Counter SN54/74LS491

Features/Benefits

- CRT vertical and horizontal timing generation
- Bus-structured pinout
- 24-pin SKINNYDIP® saves space
- Three-state outputs drive bus lines
- Low-current PNP inputs reduce loading

Description

The 'LS491 is a 10-bit up/down counter with set, load and hold capabilities for two LSB, two MSB and six middle bits that are HIGH or LOW as a group. Five control inputs (SET, LD, CNT, CIN and UP) provide one of five operations which occur synchronously on the rising edge of the clock (CK).

The SET operation sets the output register (Q9-Q0) to all HIGHs. The LOAD operation loads the inputs (D9-D0) into the register. When COUNT or CARRY IN are not asserted (CNT = HIGH or CIN = HIGH), the HOLD operation holds the previous value regardless of clock transitions. The COUNT UP operation adds one to the output of the register when the count up input is asserted (UP = LOW). The COUNT DOWN operation subtracts one from the output register when the count up input is not asserted (UP = HIGH), SET overrides both LOAD and COUNT. LOAD overrides COUNT, and COUNT is conditional on CARRY

The data output pins are enabled when OE is LOW, and disabled (HI-Z) when \overline{OE} is HIGH. The 24 mA I_{OL} outputs are suitable for driving RAM/PROM address lines in video graphics systems.

Function Table


ŌĒ	СК	SET	ĽĎ	CNT	CIN	ŪP	D9-D0	Q9-Q0	OPERATION
Н	*	*	*	*	*	*	*	Z	HI-Z*
L	1	н	х	X	X	Х	X	Н	SET all HIGH
L	1	, L	L	X	Х	X	D	D	LOAD D
L	t	L	Н	Н	X	X	X	Q	HOLD
L	-1, -	L	н	L	Н	X	Х	Q	HOLD
L	t	L	н	L	L	L	X	Q plus 1	COUNT UP
L	t	L	Η	L	L	Н	,X	Q minus 1	COUNT DN

^{*} When OE is HIGH, the three-state outputs are disabled to the high-impedance states; however, sequential operation of the counter is not affected.

Ordering Information

PART NUMBER	PACKAGE		TEMPERATURE
SN54LS491	JS, F	28L	MIL
SN74LS491	NS, JS	ZOL	СОМ

Logic Symbol



Die Configuration


Die Size: 140x172 mil² 03

vàc čĸ

SKINNYDIP® is a registered trademark of Monolithic Memories.

TWX: 910-338-2376

10-Bit Up/Down Counter



Supply voltage V _{CC}	 	7.0 V
Off-state output voltage	 	5.5 V
Storage temperature	-65° to +	150°C

Operating Conditions

SYMBOL	PARAMETER		M	ILITAF	RY	COMMERCIAL			
SIMBUL	FANA	MEIEN	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
v _{CC}	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
TA	Operating free-air temperature		-55		125*	0		75	°C
	Width of clock	High	40			40			
t _w	Width of clock	Low	35			35			ns
t _{su}	Setup time		60			50			ne
th	Hold time		0	-15		0	-15		ns

^{*} Case temperature


Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER		TEST CONDITIONS	· .	MIN	түр† мах	UNIT
VIL	Low-level input voltage					0.8	V
VIH	High-level input voltage			3	2		V
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18mA			-1.5	٧
1 _{IL}	Low-level input current	V _{CC} = MAX	V _I = 0.4V			0.25	mA
ΊΗ	High-level input current	V _{CC} = MAX	V _I = 2.4V			25	μΑ
I _I	Maximum input current	V _{CC} = MAX	V _I = 5.5V			1	mA
Voi	Low-level output voltage	V _{CC} = MIN	MIL	I _{OL} = 12mA		0.5	V
V _{OL}	Low-level output voltage	$V_{IL} = 0.8V$ $V_{IH} = 2V$	СОМ	I _{OL} = 24mA		0.5	ľ
v _{OH}	High-level output voltage	$V_{CC} = MIN$ $V_{IL} = 0.8V$	MIL	I _{OH} = -2mA	2.4		V
VOH	Thigh level output vehage	V _{IH} = 2V	СОМ	I _{OH} = -3.2mA			
lozL	Off-state output current	$V_{CC} = MAX$ $V_{II} = 0.8V$		V _O = 0.4V		-100	μА
^I OZH	On-state output current	V _{IH} = 2V		$V_O = 2.4V$		100	μΑ
los	Output short-circuit current*	V _{CC} = 5.0V		V _O = 0V	-30	-130	mA
¹ CC	Supply current	V _{CC} = MAX				120 180	mA

^{*} No more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

Switching Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load)	M MIN	ILITAF TYP	NAX	COI	MMER(CIAL MAX	UNIT
fMAX	Maximum clock frequency	C 50pE	10.5			12.5			MHz
tCLK	Clock to Q	C _L = 50pF		20	35		20	30	ns
t _{PZX}	Output enable delay	$R_1 = 200\Omega$		35	55		35	45	ns
t _{PXZ}	Output disable delay	$R_2 = 390\Omega$		35	55		35	45	ns




^{*} The "Test Point" is driven by the outputs under test, and observed by instrumentation.

[†] All typical values are at V_{CC} = 5V, T_A = 25°C

Application

Video Horizontal Timing and Blanking



Timing Analysis:

Path 1 — Outputs of 74LS491 setting up at PAL16R4A inputs

= 30 ns + 25 ns

= 55 ns

Path 2 — Outputs of PAL16R4A setting up at 74LS491 inputs

= 25 ns + 50 ns

= 75 ns

Accordingly, the worst-case timing of the two paths is 75 ns, which results in a maximum video dot clock frequency of 13.33 MHz. Strict interpretation of the 60 Hz field rate NTSC Standard suggests that up to 52.1 µsec of time is available for active-raster-line duration. In practice however, most CRT monitors overscan the screen to correct horizontal sweep nonlinearities. As a consequence, the horizontal blanking time is increased, and the active video time decreased, typically to about 40 µsec. For the application circuit shown above, over 512 dots (pixels) for one line can be displayed:

Normally, at least a 10-bit counter is required to provide a video timing chain for such resolutions. The 74LS491, combined with a high-speed PAL (PAL16R4A) is capable of generating a complete set of video timing signals. Note that in the application circuit, the maximum horizontal count [H MAX (n-1)] is decoded one clock early, due to the 1-level pipelining used to obtain circuit speed.

⁷⁵ ns per pixel per line

16:1 Mux SN54/74LS450

Features/Benefits

- 24-pin SKINNYDIP® saves space
- Similar to 74150 (Fat DIP)
- Low-current PNP inputs reduce loading

Description

The 16:1 Mux selects one of sixteen inputs, E0 through E15. specified by four binary select inputs, A, B, C and D. The true data is output on Y and the inverted data on W. Propagation delays are the same for both inputs and addresses and are specified for 50 pF loading. Outputs conform to the standard 8 mA LS totem-pole drive standard.


Function Table

	INF SEL	OUT W	PUT Y		
D	С	В	Α	•	•
L	Ĺ	L	L	E0	E0
L	L	L	Н	E1	E1
L	L	Н	L	E2	E2 .
L	L	Н	Н	E3	E3
L	Н	L	L	E4	E4
L	Н	L	Н	E5	E5
L	Н	Н	L	E6	E6
L	H	Н	Н	E7	E7
Н	L	L	L	E8	E8
Н	L	L	Н	E9	E9
Н	, F	Н	L	E10	E10
Н	L	Н	н	E11	E11
Н	н	L	L	E12	E12
Н	Н	L	Н	E13	E13
Н	Н	Н	L	E14	E14
Н	Н	Н	Н	E15	E15


Ordering Information

PART NUMBER	PACKA	ЭE	TEMPERATURE
SN54LS450	JS, F	28L	MIL
SN74LS450	NS, JS	28L	СОМ


Logic Symbol



Die Configuration



16:1 Mux



Supply voltage V _{CC}	 7.0 V
Input voltage	 5.5 V
Off-state output voltage	
Storage temperature	

Operating Conditions

SYMBOL	PARAMETER	MILITARY	COMMERCIAL	UNIT
V _{CC}	Supply voltage	MIN NOM MAX 4.5 5 5.5	MIN NOM MAX 4.75 5 5.25	V
TA	Operating free-air temperature	-55 125*	0 75	°C

^{*} Case temperature


Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP† MAX	UNIT
V _{IL}	Low-level input voltage			0.8	٧
V _{IH}	High-level input voltage		2		V
V _{IC}	Input clamp voltage	V _{CC} = MIN I _I = -18mA		-1.5	V
I _{IL}	Low-level input current	$V_{CC} = MAX$ $V_{I} = 0.4V$		0.25	mA
Iн	High-level input current	$V_{CC} = MAX$ $V_{I} = 2.4V$		25	μΑ
11:	Maximum input current	V _{CC} = MAX V _I = 5.5V		1	mA
v _{OL}	Low-level output voltage	V _{CC} = MIN V _{IL} = 0.8V V _{IH} = 2V		0.5	v
V _{ОН}	High-level output voltage	V_{CC} = MIN V_{IL} = 0.8V V_{IH} = 2V V_{IH} = 2V I_{OH} = -2mA I_{OH} = -3.2mA	2.4		٧
los	Output short-circuit current*	$V_{CC} = 5.0V$ $V_{O} = 0V$	-30	-130	mA.
¹cc .	Supply current	V _{CC} = MAX		60 100	mA

^{*} No more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

Switching Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load)	MILITARY MIN TYP MAX	COMMERCIAL MIN TYP MAX	UNIT
t _{PD}	Any input to Y or W	C _L = 50 pF R ₁ = 560Ω	25 45	25 40	ns
		$R_2 = 1.1k\Omega$		No. 1 San Ville	




^{*} The "Test Point" is driven by the outputs under test, and observed by instrumentation.

 $[\]dagger$ All typical values are at V_{CC} = 5V, T_A = 25°C

Application

Test Condition Mux



Dual 8:1 Mux SN54/74LS451

Features/Benefits

- 24-pin SKINNYDIP® saves space
- Twice the density of 74LS151
- Low-current PNP inputs reduce loading

Description

The Dual 8:1 Mux selects one of eight inputs, D0 through D7, specified by three binary select inputs, A, B and C. The true data is output on Y when strobed by S. Propagation delays are the same for inputs, addresses and strobes and are specified for 50 pF loading. Outputs conform to the standard 8 mA LS totempole drive standard.


Function Table

		OUTPUTS		
S	SELECT STROBE			v
С	В	Α	S	
X	Х	Х	Н	Н
L	L	L	L	D0
L	L	H	L	D1
L	Н	L	L	D2
L	Н	Н	L	D3
Н	L	L	L	D4
Н	L	Н	L	D5
Н	Н	L	L	D6
Н	Н	Н	L	D7


Ordering Information

PART NUMBER	PACKAG	E	TEMPERATURE
SN54LS451	JS, F	001	MIL
SN74LS451	NS, JS	28L	СОМ

Logic Symbol



Die Configuration




SKINNYDIP® is a registered trademark of Monolithic Memories.

TWX: 910-338-2376



Dual 8:1 Mux



Supply voltage V _{CC}	7.0 V
Input voltage	5.5 V
Off-state output voltage	5.5 V
Storage temperature	150° C

Operating Conditions

SYMBOL	SYMBOL PARAMETER		СО	COMMERCIAL			
OTHIDOL .	FARAMETER	MIN NOM MA	X MIN	NOM	MAX	UNIT	
VCC	Supply voltage	4.5 5 5	.5 4.75	5	5.25	٧	
TA	Operating free-air temperature	-55 12	5* 0		75	°C	

^{*} Case temperature


Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP† MAX	UNIT
V _{IL}	Low-level input voltage			0.8	V
V _{IH}	High-level input voltage		2		V
V _{IC}	Input clamp voltage	V _{CC} = MIN I _I = -18mA		-1.5	V
IIL	Low-level input current	$V_{CC} = MAX$ $V_{I} = 0.4V$		0.25	mA
ЧН	High-level input current	$V_{CC} = MAX$ $V_1 = 2.4V$		25	μΑ
1	Maximum input current	$V_{CC} = MAX$ $V_{I} = 5.5V$		1	mA
V _{OL}	Low-level output voltage	V _{CC} = MIN V _{IL} = 0.8V V _{IH} = 2V		0.5	V
VOH	High-level output voltage	V_{CC} = MIN V_{IL} = 0.8V V_{IH} = 2V I_{OH} = -2mA I_{OH} = -3.2mA	2.4		٧
los	Output short-circuit current*	$V_{CC} = 5.0V$ $V_{O} = 0V$	-30	-130	mA
¹ cc	Supply current	V _{CC} = MAX		60 100	mA

^{*}No more than one output should be shorted at a time and duration of the short circuit should not exceed one second.


Switching Characteristics Over Operating Conditions

SYMBOL PARAMETER			TEST CONDITIONS	N	ILITARY	СО	MMER	CIAL	UNIT
OTHIDOL	AIAWETEN	1 1 1	(See Test Load)	MIN	TYP MAX	MIN	TYP	MAX	ONT
t _{PD}	Any input to Y		$C_L = 50 \text{ pF}$ $R_1 = 560\Omega$ $R_2 = 1.1k\Omega$		25 45		25	40	ns



 $[\]dagger$ All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C

^{*} The "Test Point" is driven by the outputs under test, and observed by instrumentation.



Quad 4:1 Mux SN54/74LS453

Features/Benefits

- 24-pin SKINNYDIP® saves space
- Twice the density of 74LS153
- Low-current PNP inputs reduce loading

Description

The Quad 4:1 Mux selects one of four inputs. C0 through C3. specified by two binary select inputs, A and B. The true data is output on Y. Propagation delays are the same for inputs and addresses and are specified for 50 pF loading. Outputs conform to the standard 8 mA LS totem-pole drive standard.


Function Table

INPUT SELECT		OUTPUTS Y
В	Α	
L	L	C0
L	Н	C1
Н	L	C2
Н	Н	C3

Ordering Information

PART NUMBER	PACKAGE		TEMPERATURE
SN54LS453	JS, F	28L	MIL
SN74LS453	NS, JS	200	COM

Logic Symbol




Die Configuration

Die Size: 140x131 mil² 2C3 2C2 2C1 2C0 GND < 4C1

SKINNYDIP® is a registered trademark of Monolithic Memories.

TWX: 910-338-2376

Quad 4:1 Mux



Supply voltage V _{CC}	7.0 V
Input voltage	
Off-state output voltage	5.5 V
Storage temperature -65° to +1	150° C

Operating Conditions

SYMBOL	PARAMETER	N	ILITAR	Υ	CO	UNIT		
STWIDOL		MIN	NOM	MAX	MIN	NOM	MAX	UNII
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	٧
TA	Operating free-air temperature	-55		125*	0		75	°C

^{*} Case temperature


Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TE	ST CONDITION	IS	MIN	TYP [†] MAX	UNIT
VIL	Low-level input voltage					0.8	٧
VIH	High-level input voltage				2		V
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18mA			-1.5	V
IIL	Low-level input current	V _{CC} = MAX	V _I = 0.4V			0.25	mA
I _{IH}	High-level input current	V _{CC} = MAX	V _I = 2.4V			25	μΑ
III	Maximum input current	V _{CC} = MAX	V _I = 5.5V			1	mA
V _{OL}	Low-level output voltage	$V_{CC} = MIN$ $V_{IL} = 0.8V$ $V_{IH} = 2V$		I _{OL} = 8mA		0.5	٧
VOH	High-level output voltage	V _{CC} = MIN V _{II} = 0.8V	MIL	I _{OH} = -2mA	2.4		v
		V _{IH} = 2V	СОМ	I _{OH} = -3.2mA			
los	Output short-circuit current*	V _{CC} = 5.0V		V _O = 0V	-30	-130	mA
Icc	Supply current	V _{CC} = MAX				60 100	mA

^{*} No more than one output should be shorted at a time and duration of the short circuit should not exceed one second.


Switching Characteristics Over Operating Conditions

SYMBOL PARAMETER TEST CO		TEST CONDITIONS	M	ILITAF	RY	COI	MER	CIAL	UNIT
STMBOL FARAMETER	(See Test Load)	MIN	TYP	MAX	MIN	TYP	MAX	GIAIT	
^t PD	Any input to Y	C _L = 50 pF R ₁ = 560Ω		25	45		25	40	ns
10	,	$R_2 = 1.1k\Omega$		-					



 $[\]dagger$ AII typical values are at V_{CC} = 5V, T_A = 25°C

^{*} The "Test Point" is driven by the outputs under test, and observed by instrumentation.



10-Bit Comparator SN54/74LS460

Features/Benefits

- True and complement comparison status outputs
- 24-pin SKINNYDIP® saves space
- Low-current PNP inputs reduce loading
- Expandable in 10-bit increments
- . Useful for address decoding

Description

The 'LS460 is a 10-bit comparator with true and complement comparison status outputs. The device compares two 10-bit data strings (A9-A0 and B9-B0) to establish if this data is Equivalent (EQ = HIGH and NE = LOW) or Not Equivalent (EQ = LOW and NE = HIGH).

Outputs conform to the usual 8-mA LS totem-pole drive standard.

Function Table


INPUTS	OUTPUTS		
(A9-A0)*,(B9-B0)*	EQ	NE	OPERATION
(A9-A0) = (B9-B0)	1	0	Bit strings equivalent
(A9-A0) ≠ (B9-B0)	0	1	Bit strings not equivalent

The parentheses (...) denote a 10-bit string from either Input A or B, as given by the symbols within the parentheses.


Ordering Information


PART NUMBER	PACKAGE		TEMP
SN54LS460	JS, F	28L	MIL
SN74LS460	NS, JS	ZOL	СОМ

Logic Symbol



Die Configuration





Supply voltage V _{CC}		′.0 V
Off-state output voltage		5.5 V
Storage temperature	65° to +15	0°C

Operating Conditions

SYMBOL	PARAMETER	1	MILI	TAR	ΙΥ	СО	MMER	CIAL	UNIT
STMBUL	FARAMETER		N	ОМ	MAX	MIN	NOM	MAX	UNII
V _{CC}	Supply voltage	4.5		5	5.5	4.75	5	5.25	V
TA	Operating free-air temperature	-55			125*	0		75	°C

^{*} Case temperature


Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP† MAX	UNIT
VIL	Low-level input voltage					0.8	V
V _{IH}	High-level input voltage				2		V
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18mA			-1.5	V
1 _{IL}	Low-level input current	V _{CC} = MAX	V _I = 0.4V	West of the second		0.25	mA
ЧН	High-level input current	V _{CC} = MAX	V _I = 2.4V			25	μΑ
li li	Maximum input current	V _{CC} = MAX	V _I = 5.5V			1	mA
V _{OL}	Low-level output voltage	$V_{CC} = MIN$ $V_{IL} = 0.8V$ $V_{IH} = 2V$		I _{OL} = 8mA		0.5	V
v _{OH}	High-level output voltage	$V_{CC} = MIN$ $V_{IL} = 0.8V$ $V_{IH} = 2V$	MIL	I _{OH} = -2mA	2.4		v
los	Output short-circuit current*	V _{CC} = 5.0V		V _O = 0V	-30	-130	mA
¹ CC	Supply current	V _{CC} = MAX				60 100	mA

^{*} No more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

Switching Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load)	MILITARY MIN TYP MAX	COMMERCIAL MIN TYP MAX	UNIT
t _{PD}	Any input to EQ or NE	C _L = 50 pF R ₁ = 560Ω	25 45	25 40	ns
		$R_2 = 1.1k\Omega$			




[†] All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$

^{*} The "Test Point" is driven by the outputs under test, and observed by instrumentation.

Application

10-Bit Up Counter/Down Counter Comparator





Introduction
Military Products Division
PROM
PLE™.
PAL®/HAL® Circuits
System Building Blocks/HMSI™
FIFO
Memory Support
Arithmetic Elements and Logic
Multipliers/Dividers
8-Bit Interface
Double-Density PLUS™ Interface
ECL10KH
General Information
Advanced Information
Package Drawings
Representatives/Distributors

Table of Contents

FIFO

Contents for Sec	otion 7 7-2	57/67401A	Standalone 7-28
FIFO Selection C	Guide 7-2	57/67402A	Standalone 7-28
FIFOs: Rubber-E	Band Memories to Hold Your	57/67401B	Standalone 7-28
System Togeth	ner 7-3	57/67402B	Standalone 7-28
74S225/A Async	hronous First-In First-Out Memory 7-8	67L401	Low Power Cascadable Memory 7-39
C57/67401	Cascadable 7-16	67L402	Low Power Cascadable Memory 7-48
C57/67402	Cascadable 7-16	57413A	35 MHz (Standalone) 64x5 Memory 7-57
C57/67401A	Cascadable 7-16	67413A	35 MHz (Standalone) 64x5 Memory 7-57
C57/67402A	Cascadable 7-16	67413	35 MHz (Standalone) 64x5 Memory 7-57
C57/67401B	Cascadable 7-16	67417	Serializing First-In-First-Out
C57/67402B	Cascadable 7-16		64x8/9 Memory 7-69
57/67401	Standalone 7-28		•
57/67402	Standalone 7-28		

First-In First-Out (FIFO) Selection Guide

ORGANIZATION/FEATURES	FREQUENCY	CASCADABLE	STANDALONE
Com 64x5 with flags	35 MHz		67413A
Com 64x5 with flags	25 MHz		67413
Mil 64x5 with flags	25 MHz		57413A
Com 16x5	20 MHz	74S225A	74S225A
Com 16x5	10 MHz	74S225	74S225
Com 64x8/9	28 MHz serial port	67417	67417
Serializing	10 MHz parallel port	on parallel port only	
Com 64x4	16.7 MHz	C67401B	67401B
Com 64x5	16.7 MHz	C67402B	67402B
Com 64x4	15 MHz	C67401A	67401A
Com 64x5	15 MHz	C67402A	67402A
Com 64x4	10 MHz	C67401	67401
Com 64x5	10 MHz	C67402	67402
Mil 64x4	10 MHz	C57401A	57401A
Mil 64x5	10 MHz	C57402A	57402A
Mil 64×4	7 MHz	C57401	57401
Mil 64×5	7 MHz	C57402	57402
Com 64x4	5 MHz	67L401	67L401
Com 64x5	5 MHz	67L402	67L402

FIFOs: Rubber-Band Memories to Hold Your System Together

Chuck Hastings

Introduction

Data-rate matching problems are a very basic part of the life of a builder of digital systems. Some important electromechanical devices such as disk drives produce or absorb data at totally inflexible rates governed by media recording densities and by the speeds at which small electric motors are naturally willing to rotate. Other devices such as letter-quality printers have maximum data rates beyond which they cannot be hurried up, and which are relatively slow compared to the rates of other devices in the system.

Microprocessors and their associated main memories are generally faster and more flexible than other system components, but often operate with severly degraded efficiency if they must be diverted from their main tasks every few milliseconds to handle data-ready interrupts for individual dribs and drabs of data. While "one day at a time" may be a sound principle by which to live your life, "one bit at a time" or even "one byte at a time" is not a philosophy by which to make your microprocessor live if you want the best possible service from it.

Today there are components called "FIFOs" which let you keep your hardware design simple, and let each portion of your system see the data rate which it wants to see, and yet let you avoid hobbling the performance of your software by constantly interrupting your microprocessor, or even by intermittently halting it in order to let DMA (Direct Memory Access) circuits take over control of the main memory for a short time. FIFOs may be thought of as "elastic storage" devices — "logical rubber bands" between the different parts of your system, which stretch and go slack so that data rates between different subsystems do not need to match up on a short-term microsecond-by-microsecond basis, but only need to average out to be the same over a much longer period of time.

This tutorial paper both describes what FIFOs are in general, and introduces the 64x4 and 64x5 Monolithic Memories FIFOs in particular.

What is a FIFO?

FIFO is one of those made-up words, or acronyms, formed from the initials of a phrase — in this case, "First-In, First-Out." Originally, the phrase "First-In, First-Out" came from the field of operations research, where it describes a queue discipline which may be applied to the processing of the elements of any queue or waiting line. There is also a LIFO, or "Last-In, First-Out" queue discipline. The terms FIFO and LIFO have also been used for many years by accountants to describe formal procedures for allocating the costs of items withdrawn from an inventory, where these items have been bought over a period of time at varying prices.

You can probably think of some simple, everyday objects which in some manner behave according to the FIFO queue discipline. For instance, little two-seater cable-drawn boats are drawn through an amusement park tunnel of love one by one, and must emerge from the other end in the same order in which they entered the tunnel — "First-In, First-Out." The old-time coin dispensers used by the attendants at such amusement park features, or by city bus drivers, are "buffer storage" devices for coins which handle the coins in this same manner. (See Figure 1.)




Figure 1. Primitive Mechanical FIFO Device

Notice also that the input of a coin into one of the tubes of such a coin dispenser through the slot at the top, and the output of a coin at the bottom of that tube when the lever for that tube is pushed, are completely independent events which do not have to be synchronized in any way, as long as the tube is neither totally empty nor totally full. However, if the tube fills up completely, a coin inserted into the slot will not go into the tube. Likewise, if the tube empties out completely, no coin is released from the tube at the bottom when the lever is pressed. The coin tube thus behaves as an asynchronous FIFO. Keep this homely example in mind.

In computer technology, both the FIFO queue discipline and the LIFO queue discipline are frequently used to control the insertion and withdrawal of information from a buffer memory, or from a dedicated buffer region of some larger memory. In input/output programming practice, a FIFO memory region is sometimes referred to as a circular buffer, and in programming for computer-controlled telephone systems it is called a hopper. A LIFO memory region is usually referred to as a stack.

Both FIFO and LIFO memories have frequently been implemented as special-purpose digital systems or subsystems, but as of the present time only FIFO memories are commonly implemented as individual, self-contained semiconductor devices.

Representative FIFOs

To give you the flavor of what these semiconductor devices are like, I'll describe the type 67401 64x4 FIFO and type 67402 64x5 FIFO which have been available for several years from Monolithic Memories. ("64x4" here means containing 64 words of bits each.) These parts have a basic, easy-to-understand architecture and control philosophy. They also happen to be the fastest FIFOs available through normal commercial channels as of this writing, and they are in widespread use for applications ranging from microcomputers up to IBM-lookalike mainframes and large special-purpose military radar processors. A 67401 is internally organized as follows:




Figure 2. Architecture of the 67401 FIFO

The list of signals/pins for the 67401 is:

TYPE	HOW MANY	(CUM.)	I/O/V
Data In	4	4	ı
Output	4	8	0
Control:	n de naviga	en i	
Shift In	1	9 19 19	* * 10 °
Shift Out	1	10	1
Master Reset	1	11	
Status:	100	ur i kasa kara	
Input Ready	1 - 1	12	0
Output Ready	. 46 4 Sale 1 1	13	0
Not Connected	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	14	are v <u>al</u> tere
Voltage:			
V _{CC} (+5V)	. 1	15	V
Ground	1.0	16	rgo V · · ·

The corresponding list for the 67402 differs only in that there are five Data in lines rather than four, and five Output lines rather than four. The reason that there is an unused pin is that the

67401 was originally designed as a faster bipolar upgrade of a MOS part, the Fairchild 3341, which needs a second power-supply voltage (–12 V) as well as V_{CC}. Much of the description to be given here of the 67401 also applies to the 3341, except for data rate — the 67401 can operate at 5-35 MHz depending on the exact version, compared with approximately 1 MHz for the 3341. Pinouts are indicated in the data sheet.

The reason for having a 5-bit model as well as a 4-bit model of basically the same part is that if two 4-bit FIFOs are placed side-by-side they make only an 8-bit FIFO, and many people have FIFO applications which entail using a parity bit with each byte, and/or a frame-marker bit with the last byte of a frame or block, which means that they want 9-bit or 10-bit FIFOs. A 67402 next to a 67401 makes a 9-bit FIFO, and two 67402s make a 10-bit FIFO. But I'm getting ahead of myself.

A logic HIGH signal on the Input Ready line indicates that there is at least one vacant memory location within the FIFO into which a new data word may be inserted. Likewise, a logic HIGH on the Output Ready line indicates that there is at least one data word currently stored within the FIFO and available for reading at the outputs. The operation of the FIFO is such that, once a data word has been inserted at the Data In lines (the top of the FIFO, as it were), this word automatically sinks all the way to the bottom (assuming that the FIFO was previously empty) and forthwith appears at the Output lines. (Remember the synonym hopper?) in keeping with the FIFO queue discipline, the first word which was inserted is the first one available at the outputs, and additional words may be withdrawn only in the order in which they were originally inserted.

There is no provision for *random access* in these FIFOs, since their internal implementation uses one particular variation of shift-register technology. Each FIFO word consists of 4 (for the 67401) or 5 (for the 67402) data bits, plus a control or "presence" bit which indicates whether or not the word contains significant information. There are thus 4 or 5 data "tracks" and one presence "track" if you look at a FIFO *from a magnetic-tape* perspective. What the Master Reset input does is to clear all of the bits in the presence track, and in addition to clear the very last data word (at the "bottom") which controls the Output lines. The other 63 data words are not cleared, but it doesn't really matter; their status is like unto that of operating-system files whose Directory entries have been deleted, in that they can no longer be read out and will get written over as soon as new information comes in.



""FIRST-IN, FIRST-OUT" ... DESCRIBES A QUEUE DISCIPLINE WHICH MAY BE APPLIED TO THE PROCESSING OF THE ELEMENTS OF ANY QUEUE ..."

FIFOs: Rubber-Band Memories to Hold Your System Together

We now return to what happens when a new data word gets inserted at the "top" of the FIFO. A mark (call it a "one") is made in the presence bit for word 00, the first word. Assume now that word 01 is vacant, so that there is a "zero" in its presence bit. The internal logic of the FIFO then operates so that the data from word 00 is automatically written into word 01, the presence bit for word 01 is automatically set to "one," and the presence bit for word 00 is automatically reset to "zero." If word 02 is likewise vacant, the process gets repeated, and so forth until the same piece of data has settled into the lowest vacant word in the FIFO — the next lower word, and all the rest, have "ones" in their presence bits, blocking further changes.

Conversely, now assume that at the moment no data word is being input, but that one has just been output. Then the bottom word in the FIFO — word 63 — has a "zero" in its presence bit, but there are a number of other words above it which have "ones" in their presence bits. The data in word 62 then moves into word 63 in the same manner described above, and the data in word 61 moves into word 62, and so forth, until there is no longer any word in the FIFO having a "one" in its presence bit which is above a word having a "zero" in its presence bit. The effect is that of empty locations bubbling up to the top of the FIFO. Or, in case you are one of those elite individuals who has been exposed to the concepts and jargon of modern semiconductor theory, you may prefer to think of the FIFO operation as one in which data ("electrons") flow from the top of the FIFO to the bottom, and vacancies ("holes") flow from the bottom of the FIFO to the top. In the general case, of course, new data words are being input at the top and old ones are being output at the bottom at random times, and there is a dynamic and continually changing situation within the FIFO as the new data words drop towards the bottom and the vacancies bubble up towards the top, and they intermix along the way.

An obvious consequences of this manner of operation in shiftregister-technology FIFOs is that it takes quite a bit longer for a data word to pass all the way through the FIFO than the minimum time between successive input or output operations. There are various versions of the 67401 and 67402, rated at 5, 7, 10, 15, 16.7 or 35 MHz over commercial (0°C to +75°C) or military (-55°C to +125°C) temperature ranges. Thus, for instance, a 16.7-MHz FIFO can input data words at the top and/or output data words at the bottom at a sustained rate of a word every 60 nanoseconds. However, the "fall-through" time, tpT for these same FIFOs is stated in the data sheet as 1.3 microseconds, which is a long enough time for 24 words to be input or 24 words to be output! There is in principle also a "bubble-through" time for a single vacancy to travel from word 63 all the way back to word 00, which should be identical to tpT, and probably is although as measured on a semiconductor tester it may differ by as much as 50 nanoseconds, which is probably due to artifacts of measurement. By the way, the stated operating frequencies and the tpT value are "worst-case" (guaranteed) numbers; the "typical" values observed in actual parts are necessarily somewhat better, since semiconductor manufacturers are obliged to take any parts back which customers can prove do not meet the worst-case numbers, and some margin of safety is always nice.

Besides Monolithic Memories, other manufacturers of highspeed FIFOs include Fairchild Semiconductor, Mostek, National Semiconductor, RCA, Texas Instruments, and TRW LSI Products. MOS (slow) FIFOs are available from Advanced Micro Devices, Fairchild Semiconductor, Texas Instruments, Western Digital, Zilog, and probably other firms. FIFOs in development or available at just about all of these vendors also offer new bells and whistles which I haven't discussed, such as three-state outputs, serial (one-bit-at-a-time) as well as parallel data ports, and additional status flags. For instance, Monolithic Memories now has the 67413 FIFO which has a "half-full" flag which tells when half of the FIFO's words contain data, and also a second flag which indicates that the FIFO is either "almost full" (within 8 words of full) or "almost empty" (within 8 words of empty), reminiscent of the "yellow warning interrupt" in Digital Equipment Corporation PDP-11 computers. This "almost-full/empty flag" can be used as an interrupt to a microprocessor to indicate that some action must be taken, and the microprocessor can then examine the "half-full flag" to see what it actually has to do.

There are also other design approaches to the insides of a FIFO besides the one based on shift-register technology which has been described here. For instance, a FIFO may be organized as a random-access memory ("RAM") with two counters capable of addressing the RAM right within the chip, an "in-pointer" and an "out-pointer." The counting sequences, of course, "wrap around" from the highest RAM address back to zero. The outpointer chases the in-pointer, the region just traversed by the inpointer but not yet by the out-pointer contains significant data. and the complementary region is logically "empty." This approach involves good news and bad news: the good news is that the long fall-through time goes away, but the bad news is that now reading and writing typically interfere with each other unless the RAM is "two-port," they cannot be done simultaneously at all. Also, since this approach is more costly in "silicon area" than the shift-register approach, it would not result in as large FIFO capacities for the same size die or the same power consumption. In practice, this approach has only been used for MOS FIFOs which have turned out to be quite slow.

Another design approach is somewhat intermediate between the pure RAM approach as just described and the shift-register approach. It uses "ring counters" on the chip instead of full-blown binary counters. What this means in practice is that there are now two extra "tracks" along with the data tracks within the FIFO, plus also an input data bus and an output data bus. Single "one" bits move along the in-pointer track and the out-pointer track, and the out-pointer chases the in-pointer as before. The RAM is effectively two-port, and the two parallel buses both go to each and every word. Texas Instruments has announced some small (16x4) bipolar FIFOs based on this technical approach. Like the pure RAM approach, it gets rid of the fall-through time but needs proportionally more silicon area to store a given number of bits.

Designing with FIFOs

Returning now to the Monolithic Memories 67401 and 67402, if what you *really* need is a "deeper" FIFO, say 128x4 instead of just 64x4, these parts are designed to *cascade* using a simple "handshaking" procedure, without any external logic at all! If FIFO B follows FIFO A in the cascading sequence, the Shift In control input of FIFO B is connected to the Output Ready status output of FIFO A, and likewise the Shift Out control input of FIFO A is connected to the Input Ready status output of FIFO B, and the Master Reset control inputs are all tied together. (See Figure 3.) That's all there is to it. Any number of FIFOs may be cascaded in this manner.



"...THE MONOLITHIC MEMORIES C67401 AND C67402...ARE
DESIGNED TO CASCADE USING A SIMPLE 'HANDSHAKING'
PROCEDURE..."




Figure 3. Cascading FIFOs to Form 128x4 FIFO

If what you really need is a "wider" FIFO, then you simply arrange 64x4 or 64x5 FIFOs side-by-side up to the required width. Then, you use an external AND gate such as a 74S08 or 74S11 to AND the Input Ready signals of the first rank of FIFOs if there is more than one rank, or of the only rank of FIFOs if there isn't. (See Figure 12 in the FIFO data sheet.) Likewise, a similar AND gate is also needed to AND the Output Ready signals of the last rank of FIFOs. If you didn't provide these AND gates and just took the Input Ready signal of one FIFO as representative of when the whole array was ready, you would be taking the rather large gamble that you had correctly chosen the slowest row in this array — and if you chose wrongly, 4-bit or 5-bit chunks of your input word might not get read correctly into the FIFO where they were supposed to go. Ditto on the output side. So like use the AND gates.

Although a humungus number of 67401s and 67402s are in use world-wide giving hassle-free service, it should be kept in mind that these devices are asynchronous sequential circuits. (One definition of "asynchronous sequential circuit" is "a fortuitous collection of race conditions," but that definition is unduly sardonic for very carefully designed parts such as these.) If your board is subject to noise, or if certain data sheet setuptime and hold-time conditions are occasionally not met, errors may occur. It is prudent system-design practice to every so often allow an array of FIFOs to empty out completely, and then issue a Master Reset. (I'm assuming, of course, to start with that you're not the kind of turkey who has to be told to issue a Master Reset as part of your power-up sequence.) In the event that you still get what appear to be occasional errors. very small (say from 22 to 68 picofarads) capacitors from both the Shift In control input and the Shift Out input of a FIFO to

ground will often eliminate these. But by all means start with a good circuit board — these are high-speed-Schottky-technology circuits, and like to see a lot of ground-plane metal on the board, along with other reputable interconnection practices such as 0.1-microfarad disk capacitors between V_{CC} and ground for each chip to bypass switching noise.

The sequence of events which occurs during the operation of shifting a new data word into the "top" of a FIFO is shown in Figure 3 in the FIFO data sheet, and the corresponding sequence of events for shifting out the bottom word is shown in Figure 7 in the FIFO data sheet. In both of these figures, it has been assumed that the external logic — whether it be the rest of your system, or just another FIFO — refrains from raising the respective Shift line to HIGH until the respective Ready line has gone HIGH. If the Shift line is raised any earlier, it simply gets ignored.

When two FIFOs are cascaded as shown in Figure 3, the sequences of events shown in data-sheet Figures 3 and 7 are subject to the additional ground rule that the Output Ready line of the FIFO on the left in Figure 3 (call it "FIFO A") is identically the Shift In line of the FIFO on the right (call it "FIFO B"). And likewise, the Input Ready line of FIFO B is identically the Shift Out line of FIFO A. In the terminology we have been using. FIFO A is the "upper" FIFO and FIFO B is the "lower" FIFO. Although you do not normally need to be concerned about what happens when two FIFOs are hooked together for cascaded operation in this manner, since the "handshake" occurs quite automatically without the rest of your logic having to do anything to make it happen, it is an illuminating exercise to consider data-sheet Figures 3 and 7 together in this light and see why the cascading works.

In the general case, both FIFO A and FIFO B are neither completely full nor completely empty. Thus, from the description already given of FIFO internal operation, after some period of time there will be a significant piece of data in word 63 or FIFO A and a "one" in the presence bit for that word. Since the word-63 presence bit is what controls the Output Ready signal, the latter will at some point in time go HIGH and at that same point in time the data word in FIFO A word 63 is present at the output lines. Likewise, after some period of time there will be a vacancy in word 00 of FIFO B, and a "zero" in the presence bit for that word which in turn results in the Input Ready signal going HIGH. Remembering now that each of these Ready signals is in fact the respectively-opposite Shift signal for the other FIFO, it may be seen from data-sheet Figure 3 that the conditions for inputting a word into FIFO B have now been met, and from data-sheet Figure 7 that the conditions for outputting a word from FIFO A and allowing the next available piece of data from somewhere further "up" in FIFO A to enter FIFO A word 63 have also been met. The time delays shown in both data-sheet Figure 3 and data-sheet Figure 7 from the event at 2 to the event at 3, and from the event at 4 to the event at 5A, are asynchronous internallogic-determined times of the order of four or five gate delays, where the gates in question are high-speed-Schottky LSI internal gates and have significantly less propagation delay than the SSI gates you can read about in data sheets.

Returning now to applying the timing analysis shown in datasheet Figures 3 and 7 to the case of FIFO A and FIFO B operating in cascaded mode, notice that each movement (rising or falling) of the Ready signal for one FIFO is activated by the movement in

the opposite sense (falling or rising, that is) for the Ready signal from the other part. The two signals, ORA/SIB (meaning "Output Ready A" which is the same signal as "Shift In B") and IRB/SOA, cannot both remain HIGH at the same time for more than a few nanoseconds, since if they are both HIGH a data word will pass between the two FIFOs as already described. So, at the point when both the sequence of events shown in data-sheet Figure 3 and the sequence of events shown in data-sheet Figure 7 have been completed, and consequently ORA/SIB and IRB/-SOA have both gone HIGH again, another similar sequence of events occurs for both FIFOs and another word is passed, and so forth. This process continues apace until either ORA/SIB sticks LOW, which can happen if FIFO A gets completely emptied out of data words and has "zeroes" everywhere in its presence track; or until IRB/SOA sticks LOW, which can likewise happen if FIFO B gets completely filled and has "ones" everywhere in its presence track. When such a deadlock situation occurs, it lasts until a new data word has been input into FIFO A and has had time to "fall all the way through" and settle into FIFO A word 63, or until the data word in word 63 of FIFO B has been read out and the resulting vacancy has had time to "bubble all the way back up" into FIFO B word 00, as the case may be.

Various Uses for FIFOs

The classical FIFO application, as already mentioned at the beginning of this paper, is that of matching the instantaneous data rates of two digital systems in a simple, economical way. One of the two systems may, for reasons of design economics or even of utter necessity, want to emit or absorb data words in ultra-high-speed bursts, whereas the other one may prefer to operate at a slow-but-steady data rate or even at an erratic rate which varies between ultra-slow and slow or even between slow and fast. No matter — it's all the same to an asynchronous FIFO such as the 67401 or 67402, as long as the input rate and the output rate do match up over a long period of time so that it neither fills up nor empties out.

There are, however, some additional uses for FIFOs which arise from other, rather different circumstances. For instance, your digital system may simply need some extra buffer storage scattered around locally at different points on your block diagram, and you and your system may really just not care whether this storage is accessed on a random or on a queue basis. Under these circumstances, it is ordinarily less hassle to use a FIFO than to use a small RAM and come up with some extra logic to generate addresses and timing signals for it. Often the FIFO modus operandi is in fact the natural one for the application; as for instance when your system must accumulate a block of 64 characters and then run them by all at once in order to examine them for the presence of some control character, using some scanning logic - or perhaps even a microprocessor — which is otherwise occupied most of the time.

A less obvious but interesting application of FIFOs is as automatic "bus-watchers" for jump-history recording for hardware or even software diagnostic purposes. A FIFO whose inputs are connected to a minicomputer's program counter or microprogram counter, or to a microcomputer's main address bus, may be operated so as to record every new jump address generated by the program. This way, if at some point the hardware freaks out or the operating system crashes, a record exists of the last 64 jumps which were taken before the system was halted, assuming of course that you have provided some

way for the system to sense that all is not well and halt itself. Such a record of jumps can be very valuable in tracing out what happened just before everything went haywire. FIFOs may be used in this way either as part of built-in self-monitoring features in digital systems, or as part of various kinds of external test equipment.

FIFOs may also be used as controllable delay elements for digital information which cannot be used immediately upon receipt — perhaps it must be matched against other information which is not yet available, or perhaps it must be synchronized with other streams of information which are out of phase by a varying amount. An example of the latter situation is deskewing several bit-streams off a parallel-format magnetic tape, which commonly has to be done when high recording densities are used. One FIFO per bit-stream is required - but the net resulting logic may still be the most reliable and economical way to get the job done, when compared with other possible digital designs. Another example is that of using FIFOs as data memories in digital correlators; the lag in an autocorrelation operation can be set simply by controlling how many words are in the FIFO at one time, and so forth. There are even some applications in which it is advantageous to operate a FIFO with all of its input and output cycles synchronized, so that absolutely all it does is to delay the data by some certain number of clock intervals.

References (1), (2), and (3) are formal applications notes available from Monolithic Memories, which discuss FIFOs from different viewpoints than this paper has taken. Each of them presents a more detailed explanation of one or more applications than there has been room for here. Reference (1) is mainly an overall applications survey, reference (2) emphasizes digital communications, and reference (3) emphasizes digital spectrum analyzers and also includes an overview of digital signal processing in general.



"A LESS OBVIOUS BUT INTERESTING APPLICATION OF FIFOS IS AS AUTOMATIC 'BUS-WATCHERS' . . . "

References

- "First In First Out Memories...Operations and Applications," applications note published March 1978 by Monolithic Memories Inc. and being reissued.
- (2) "Understanding FIFO's," applications note published by Monolithic Memories Inc. The author, Alan Weissberger, has also gotten a modified version of this note published as a magazine article, "FIFOs Eliminate the Delay when Data Rates Differ," in Electronic Design, November 27, 1981, Despite the general title, the emphasis is on digital communications applications.
- (3) "PROMs, PALs, FIFOs and Multipliers Team Up to Implement Single-Board High-Performance Audio Spectrum Analyzer," applications note published by Monolithic Memories Inc. The author, Richard Wm. Blasco, also got this note published in Electronic Design in two installments, in the issues of August 20 and September 3, 1981 under the titles "PAL Shrinks Audio Spectrum Analyzer" and "PAL Improves Spectrum Analyzer Performance" respectively.

Asynchronous First-In First-Out Memory (FIFO) 16x5 74S225/A

Features/Benefits

- DC to 20-MHz shift-in/shift-out rates
- . Fully expandable by word width and depth
- Three-state outputs
- . TTL-compatible inputs and outputs
- Functionally compatible with T.I. SN74S225
- Designed for extended testability

Description

The 74S225/A is a Schottky-clamped transistor-transistor logic (STTL) 16x5 First-In-First-Out memory (FIFO) which operates from DC to 10/20 MHz. The data is loaded and emptied on a

Pin Names

PIN#	PIN NAME	DESCRIPTION
1 1	CLK A	Load clock A
2	IR	Input ready
3	UNCK OUT	Unload clock output
4-8	D0-D4	Data inputs
9	ŌĒ	Output enable
10	GND	Ground pin
11-15	Q4-Q0	Data outputs
16	UNCLK IN	Unload clock input
17	OR	Output ready
18	CLR	Clear
19	CLK B	Load clock B
20	v _{cc}	Supply voltage

Ordering Information


PART NUMBER	PACKAGE	TEMPERATURE
74S225	J, N	10 MHz Com
74S225A	J, N	20 MHz Com

first-in-first-out basis through asynchronous input and output ports. These devices are used in digital systems performing data transfers when source and receiver are not operating at the same data rate. FIFOs are also used as data buffers where the source and receiver are not operating at the same time. Both word length and FIFO depth are expandable. Unload clock output (Pin 3) is designed for testability of $V_{\rm OL}$.

Pin Configuration


ŌE

GND 10



12 Q3

11 Q4



Supply voltage V _{CC}	–0.5 V to	7 V
Input voltage		7 V
Off-state output voltage	-0.5 V to 5	.5 V
Storage temperature	65 to +15	0°C

Operating Conditions

SYMBOL	PARAMETER	FIGURE	74S225 MIN TYP MAX	74S225A MIN TYP MAX	UNIT
v _{CC}	Supply voltage		4.75 5.25	4.75 5.25	V
t _A	Operating free-air temperature		0 75	0 75	°C
tLCKH	LOAD CLOCK pulse width, A or B, t _W (HIGH)	2	25	22 36	ns
t _{IDS}	Setup time, data to load clock	2	-20t *	-201 *	ns
tIDH	Hold time, data from load clock	2	701	501	ns
^t UCKL	UNLOAD CLOCK INPUT pulse width, tw (LOW)	4	7	7 36	ns
tCLW	CLEAR pulse width, t _W (low)	2	40	20	ns
^t CLCK	Setup time, clear release to load clock, t _{su}	2	251	10	ns

^{*} Data must be setup within 20 ns after valid Load Clock (A or B) pulse (positive transition).

Switching Characteristics Over Operating Conditions

SYMBOL	YMBOL PARAMETER		FIGURE	MIN	74S22 TYP	5 MAX	7 MIN	4\$225 TYP	A MAX	UNIT
		Cascade Mode**					20	22		
fin	Load clock A or clock B	Standalone Mode	2	10	20					MHz
tLCIRL	CLK A or CLK B to IRI **		2		55	75		43	55	ns
t _{LCCOL}	CLK A or CLK B to UNCK C	DUTI	2		25	50		31	40	ns
		Cascade Mode***		1.0	0 20		00	22		MHz
fout	Unload clock input Standald	Standalone Mode	4	10			20			
^t UCKORL	UNCK IN 1 to OR LOW		4		30	45		26	35	ns
^t UCKORH	UNCK IN 1 to OR HIGH		4		40	60		32	45	ns
^t ODH	Output data hold, UNCK IN to output data		4		50	75	30	39		ns
tods	Output data setup, UNCK IN	N to output data	4		50	75		41	55	ns
tRIP	CLK A or CLK B to OR f		7		190	300		167	220	ns
t _{CLOL}	CLR to OR I		6		35	60		31	40	ns
^t CLIH	CLR to IR f		6		16	35		15	20	ns
tuckow	Pulse width, UNCK OUT, tw		2	7	14		7	11		ns
tORD	OR 1 to output data		4		10	20		9	15	ns
t _{BUBI}	UNCK IN to IR 1 (bubble-back time)		8		255	400		214	290	ns
t _{BUBC}	UNCK IN to UNCK OUT I (bubble-back time)	8	, v	270	400		226	290	ns

Arrow indicates that it is referenced to the high-to-low transition. 16th word only

^{1 =} Arrow indicates that it is referenced to the o-high transition.


Devices connected to provide FIFO of greater than 16 word depth.

Switching Characteristics Over Operating Conditions

SYMBOL	PARAMETER	FIGURE	74S225 MIN TYP	MAX	7 MIN	4S225 TYP	A MAX	UNIT
t _{PHZ}	Output disable delay, $\overline{\sf OE}$ to Q _i , C _I = 5 pF		10	25		8	25	ns
^t PLZ	Output disable delay, OE to Q _i , OL = 5 pr		10	25		18	25	,,,3
^t PZL	Output anable delay OF to O C = 5 pF	4	25	40		19	40	ns
tPZH	Output enable delay, OE to Q _i , C _L = 5 pF		25	40	. 140.4	23	40	1,13

Test Load for Bi-State Output

Test Load for Three-State Output



^{*} The "TEST POINT" is driven by the output under test, and observed by instrumentation.

Input Pulse Amplitude = 3.0 V Input Rise and Fall Time (15%–90%) = 2.5 ns Measurements made at 1.5 V




Figure 1. Enable and Disable

Waveform 1 is for an output with internal conditions such that the output is low except when disabled.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled.

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAME	TER		TEST CONDITION	S	MIN T	YP MAX	UNIT
V _{IL}	Low-level input v	oltage					0.8	V
V _{IH}	High-level input	voltage				2.0		V
V _{IC}	Input clamp volta	age	V _{CC} = MIN	I _I = -18 mA			-1.5	V
l _{IL1}	Low-level	D ₀ -D ₄	V _{CC} = MAX	V ₁ = 0.5 V			-1	mA
l _{IL2}	input current	All others	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				25	mA
	High lavelings		\/ = NAA\/	V = 0.7.V	Data inputs		40	
l IH	High-level input	current	V _{CC} = MAX V _I = 2.7 V Others		Others		25	μΑ
l ₁	Maximum input	current	V _{CC} = MAX	V _I = 5.5 V			. 1	mA
.,	*		\/ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	I _{OL} = 16 mA (Da	ita outputs)		0.5	V
VOL	Low-level output	voitage	V _{CC} = MIN	I _{OL} = 8 mA (All o	others)		0.5	\
.,			N/ MAIN!	I _{OH} = -6.5 mA (Data outputs)		0.4		V
VOH	High-level outpu	rel output voltage $V_{CC} = MIN$		I _{OH} = -3.2 mA (All others)		2.4		\ \ \
los	Output short-circ	cuit current**	V _{CC} = MAX	V _O = 0 V		-30	-100	mA
lHZ			V _{CC} = MAX	V _O = 2.4 V			50	μΑ
ILZ	Off-state output	current	V _{CC} = MAX	V _O = 0.5 V			-50	μΑ
	0 1			Inputs low, All	74S225		80 120	
lcc l	Supply current		V _{CC} = MAX	outputs open	74S225A		80 125	mA

^{*} To measure VOL on Pin 3, force 10 V on Pin 9 (Extended Testability).

Functional Description

Data Input

After power up the CLEAR is pulsed low (Figure 5) to prepare the FIFO to accept data in the first location. Clear must be applied prior to use to ensure proper operation. When Input Ready (IR) is HIGH, the first location is ready to accept data from the Dx inputs. Data then present at the data inputs is entered into the first location when both Load Clocks (CLK A and CLK B) are brought HIGH. The CLK A HIGH and CLK B HIGH signal causes the IR and UNCK OUT to pulse LOW. Once data is entered into the first cell, the transfer of data from any full cell to the adjacent (downstream) empty cell is automatic, activated by an on-chip control. Thus data will stack up at the end of the device while empty locations will "bubble" to the front. trup defines the time required for the first data to travel from input to the output of a previously empty device. When the sixteenth word is clocked into the device, the memory is full (sixteen words) and IR remains low. The Unload Clock Output is provided chiefly for use in cascading devices to extend FIFO depth (Figure 9). When Input Ready is Low, do not attempt to shift-in new data.

Data Output

Data is read from the Q_X outputs. When data is shifted to the output stage, Output Ready (OR) goes HIGH, indicating the presence of valid data. When the OR is HIGH, data may be shifted out by bringing the Unload Clock Input (UNCK IN) LOW. A LOW signal at UNCK IN causes the OR to go LOW. Valid data is brought HIGH the upstream data, provided that stage has valid data, is shifted to the output stage.


When new valid data is shifted to the output stage, OR goes HIGH. If the FIFO is emptied, OR stays LOW and Data remains valid for the last word.

Input Ready and Output Ready may also be used as status signals indicating that the FIFO is completely full (Input Ready stays LOW for at least to completely empty (Output Ready stays LOW for at least to p).

AC Test and High-Speed App. Notes

Since the FIFO is a high-speed device, care must be exercised in the design of the hardware and the timing utilized within the PC board design. Device grounding and decoupling is crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. We recommend a monolithic ceramic capacitor of 0.1 µF directly between V_{CC} and GND with very short lead length. In addition, care must be exercised in how the timing is set up and how the parameters are measured. For example, since an AND gate function is associated with both the Load Clocks (A, B) — Unload Clock Output-Input Ready combination, as well as the Unload Clock Input-Output Ready combination, timing measurements may be misleading, i.e., rising edge of the Load Clock pulse is not recognized until Input Ready is HIGH. If Input Ready is not high due to (a) too high a frequency, or (b) FIFO being full or affected by (CLR), the LOAD-CK activity will be ignored. This will affect the device from a functional standpoint, and will also cause the "effective" timing of Input Data Hold time (tIDH) and the next activity of Input Ready (ti CIRI) to be extended relative to Load Clock (A or B) going HIGH.


^{**} Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.



NOTES: 1. Permissible negative setup time for input data

2. Measure t_{LCIRL} for 16th input word only

Figure 2. Input Timing



- NOTES: 1. Input Ready HIGH indicates space is available and a Load Clock (A and B) pulse may be applied:
 - 2. Input Data is loaded into the first word.
 - Unload Clock Output pulses indicating the first word is full and the Data from the first word is released for "fall-through" to second word.
 - 4. If the second word is already full, then the data remains at the first word. Since the FIFO is now full, Input Ready remains LOW.

Figure 3. The Mechanism of Clocking Data into the FIFO





Figure 4. Output Timing




NOTES: 1. Output Ready HIGH indicates that data is available and an Unload Clock Input pulse may be applied.

- 2. Unload Clock Input goes LOW creating an empty position at word 16 for word 15 to "fall-through" to.
- 3. Output Ready goes LOW.
- 4. Unload Clock Input goes HIGH, causing Output Ready to go HIGH, indicating that new data (B) is now available at the FIFO outputs.
- 5. If the FIFO has only one word loaded (A-DATA), then Output Ready stays LOW and the A-DATA remains on the outputs.


NOTE: Assume FIFO initially contains at least two words.

Figure 5. The Mechanism of Shifting Data Out of the FIFO



NOTE: Assume FIFO is full before CLEAR goes active.


Figure 6. Clear Timing



NOTES: 1. FIFO is initially empty.

2. Unload Clock Input and one Load Clock held HIGH throughout.

Figure 7. t_{RIP} Specifications



NOTES: 1. FIFO is initially full.

2. Load Clock (A and B) held HIGH throughout.

Figure 8. $t_{\mbox{\footnotesize BUBI}}$, $t_{\mbox{\footnotesize BUBC}}$ Specifications





Figure 9. 48x10 FIFO with 54/74S225/A

Metal Mask Layout of the 74S225/A



Die Size: 78x93 mil²

First-In First-Out (FIFO) 64x4 64x5 Cascadable Memory

C5/67401 C5/67401A C67401B C5/67402 C5/67402A C67402B

Features/Benefits

- Choice of 16.7, 15 and 10 MHz shift-out/shift-in rates
- . Choice of 4-bit or 5-bit data width
- . TTL inputs and outputs
- Readily expandable in the word and bit dimensions
- Structured pinouts. Output pins directly opposite corresponding input pins
- Asynchronous operation
- Pin-compatible with Fairchild's F3341 MOS FIFO and many times faster


Description

The C5/C67401B/2B/1A/2A/1/2 are "fall-through" high speed First-In First-Out (FIFO) memory organized 64 words by 4 bits and 64 words by 5 bits respectively. A 16.7 MHz data rate allows usage in digital video systems; a 15 MHz data rate allows usage in high speed tape or disc controllers and communications buffer applications. Both word length and FIFO depth are expandable.


Ordering Information

PART NUMBER	PKG	ТЕМР	DESCRIPTION
C57401	J,W(20)(L)	Mil	7 MHz 64x4 FIFO
C67401	J,N	Com	10 MHz 64x4 FIFO
C57402	J,W(20)(L)	Mil	7 MHz 64x5 FIFO
C67402	J,N	Com	10 MHz 64x5 FIFO
C57401A	J,W(20)(L)	Mil	10 MHz 64x4 FIFO
C67401A	J,N	Com	15 MHz 64x4 FIFO
C57402A	J,W(20)(L)	Mil	10 MHz 64x5 FIFO
C67402A	J,N	Com	15 MHz 64x5 FIFO
C67401B	J	Com	16.7 MHz 64x4 FIFO
C67402B	J	Com	16.7 MHz 64x5 FIFO


Block Diagrams



C57402/A 64x5 C67402A/B 64x5



Pin Configurations



NC 1 18 VCC 17 SHIFT OUT INPUT READY 2 16 OUTPUT READY 15 O₀ C57402/A 64x5 C67402A/B 64x5 14 01 D₁ 5 DATA IN D₂ 6 13 02 OUTPUTS 12 03 D₃ 7 11 04 D4 8 MASTER RESET

Monolithic MMI Memories

Supply voltage V _{CC}	0.5 V to 7 V
Input voltage	1.5 V to 7 V
Off-state output voltage	0.5 V to 5.5 V
Storage temperature	65° to +150° C

Operating Conditions C67401B/2B

SYMBOL	PARAMETER	FIGURE	COMMERCIAL MIN TYP MAX	UNIT
v _{CC}	Supply voltage		4.75 5 5.25	V
TA	Operating free-air temperature		0	°C
t _{SIH} †	Shift in HIGH time	1	18	ns
tSIL	Shift in LOW time	1	18	ns
t _{IDS}	Input data setup	1	0	ns
^t IDH	Input data hold time	1	40	ns
tson†	Shift Out HIGH time	5	18	ns
t _{SOL}	Shift Out LOW time	5	18	ns
^t MRW	Master Reset pulse	10	35	ns
^t MRS	Master Reset to SI	10	35	ns

^{*} Case temperature.

Switching Characteristics C67401B/2B

Over Operating Conditions

SYMBOL	PARAMETER	FIGURE	COMMERCIAL MIN TYP MAX	UNIT
f _{IN}	Shift in rate	1.00	16.7	MHz
^t IRL	Shift In to Input Ready LOW	1	35	ns
t _{IRH} †	Shift In to Input Ready HIGH	1	37	ns
fout	Shift Out rate	5	16.7	MHz
tORL†	Shift Out to Output Ready LOW	5	38	ns
t _{ORH} †	Shift Out to Output Ready HIGH	5	46	ns
t _{ODH}	Output Data Hold (previous word)	5	5	ns
tods	Output Data Shift (next word)	5	44	ns
t _{PT}	Data throughput or "fall through"	4, 8		μs
^t MRORL	Master Reset to OR LOW	10	55	ns
^t MRIRH	Master Reset to IR HIGH	10	55	ns
tIPH*	Input Ready pulse HIGH	4	20	ns
tOPH*	Output Ready pulse HIGH	8	20	ns

[†]See AC test and High Speed application note.

^{*}This parameter applies to FIFOs communicating with each other in a cascaded mode.

Supply voltage V _{CC}	0.5 V to 7 V
Input voltage	1.5 V to 7 V
Off-state output voltage	0.5 V to 5.5 V
Storage temperature	

Operating Conditions C5/C67401A/2A

SYMBOL	PARAMETER	FIGURE	MILITARY MIN TYP MAX	COMMERCIAL MIN TYP MAX	UNIT
V _{CC}	Supply voltage	***	4.5 5 5.5	4.75 5 5.25	V
TA	Operating free-air temperature	. :	-55 * 125	0 75	°C
t _{SIH} †	Shift in HIGH time	1	35	23	ns
tSIL	Shift in LOW time	1	35	25	ns
t _{IDS}	Input data setup	1	0	0	ns
t _{IDH}	Input data hold time	1	45	40	ns
t _{SOH} †	Shift Out HIGH time	5	35	23	ns
t _{SOL}	Shift Out LOW time	5	35	25	ns
^t MRW	Master Reset pulse	10	40	35	ns
^t MRS	Master Reset to SI	10	45	35	ns

^{*}Case temperature.

Switching Characteristics C5/C67401A/2A

Over Operating Conditions

SYMBOL	PARAMETER	FIGURE	MIN	MILITARY	MAX	CO	MMERCI TYP	AL MAX	UNIT
fIN	Shift in rate	1	10		WAA	15		WAA	MHz
t _{IRL} †	Shift In to Input Ready LOW	1			50	a 100, 1		40	ns
t _{IRH} †	Shift In to Input Ready HIGH	1			50		N	40	ns
fout	Shift Out rate	5	10			15			MHz
tORL†	Shift Out to Output Ready LOW	5			65			45	ns
tORH [†]	Shift Out to Output Ready HIGH	5			65			50	ns
^t ODH	Output Data Hold (previous word)	5	10			10			ns
tods	Output Data Shift (next word)	5			60	4. ""		45	ns
t _{PT}	Data throughput or "fall through"	4, 8			2.2			1.6	μS
^t MRORL	Master Reset to OR LOW	10			65		i i ve	60	ns
^t MRIRH	Master Reset to IR HIGH	10			65	1 1		60	ns
t _{IPH} *	Input Ready pulse HIGH	4	30		11 E	30	A Section		ns
tOPH*	Output Ready pulse HIGH	8	30			30			ns

[†] See AC test and High Speed application note.

^{*} This parameter applies to FIFOs communicating with each other in a cascaded mode.

Supply voltage V _{CC}	0.5 V to 7 V
Off-state output voltage	 0.5 V to 5.5 V
Storage temperature	-65° to +150°C

Operating Conditions C5/C67401/2

SYMBOL	PARAMETER	FIGURE	MIN	ILITAR TYP	Y MAX	MIN	OMMERC TYP	IAL MAX	UNIT
v _{cc}	Supply voltage		4.5	5	5.5	4.75	5	5.25	7. V
T_A	Operating free-air temperature		-55		* 125	0		75	°C.
t _{SIH} †	Shift in HIGH time	1 1	45	7.53	-	35			ns
t _{SIL}	Shift in LOW time	1	45			35	Yang dan		ns
t _{IDS}	Input data setup	1	0			0		- 3	ns
^t IDH	Input data hold time	1	55			45			ns
^t SOH [†]	Shift Out HIGH time	5	45			35			ns
t _{SOL}	Shift Out LOW time	5	45			35			ns
^t MRW	Master Reset pulse	10	30	o kanari		35		No.	ns
^t MRS	Master Reset to SI	10	45		***************************************	35			ns

^{*}Case temperature.

Switching Characteristics C5/C67401/2


Over Operating Conditions

SYMBOL	PARAMETER	FIGURE	MILITARY MIN TYP MA	COMMERCIAL X MIN TYP MAX	UNIT
fIN	Shift in rate	1	7	10	MHz
t _{IRL} †	Shift In to Input Ready LOW	1	(1.70 / Charles - 60	45	ns
t _{IRH} †	Shift In to Input Ready HIGH	1	60) 45	ns
fout	Shift Out rate	5	7.24	10	MHz
tORL†	Shift Out to Output Ready LOW	5	68	5 55	ns
tORH [†]	Shift Out to Output Ready HIGH	5	ners a 150 or ners a 1 c.70	60	ns
^t ODH	Output Data Hold (previous word)	5	10	10	ns
tods	Output Data Shift (next word)	5	6	5 55	ns
t _{PT}	Data throughput or "fall through"	4, 8	2	3	μS
^t MRORL	Master Reset to OR LOW	10	68	5 60	ns
^t MRIRH	Master Reset to IR HIGH	10	65	5 60	ns
t _{IPH} *	Input Ready pulse HIGH	4	30	30	ns
tOPH*	Output Ready pulse HIGH	8	30	30	ns

[†] See AC test and High Speed application note.

Test Load

* The "TEST POINT" is driven by the output under test, and observed by instrumentation.



Input Pulse 0 to 3V Input Rise and Fall Time (10% – 90%) 2 – 5 ns.

Measurements made at 1.5 V

^{*}This parameter applies to FIFOs communicating with each other in a cascaded mode.

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER		TEST CONDITIONS	a to the same	MIN TYP	MAX	UNIT
V _{IL}	Low-level input voltage					0.8†	V
VIH	High-level input voltage				2†		y
V _{IC}	Input clamp voltage	V _{CC} = MIN	I ₁ = -18mA	The state of the s	1 1 12	-1.5	V
1L1	Low-level D ₀ -D ₄ , MR		V - 0.45V			-0.8	mA
I _{IL2}	input current SI, SO	$V_{CC} = MAX$	V ₁ = 0.45V			-1.6	mA :
l _{IH}	High-level input current	V _{CC} = MAX	V _I = 2.4V			50	μА
41	Maximum input current	VCC = MAX	V ₁ = 5.5V			1	mA
VOL	Low-level output voltage	V _{CC} = MIN	I _{OL} = 8mA		14	0.5	V
V _{OH}	High-level output voltage	V _{CC} = MIN	I _{OH} = -0.9mA		2.4		V
los	Output short-circuit current *	V _{CC} = MAX	V ₀ = 0V	4. 17	-20	- 90	mA
			C5/67401			160	
		Vaa - MAY	C5/67402	-1.		180	1
Icc	ICC Supply current V _{CC} = MAX Inputs low, outputs open		C5/67401A		Victoria de la Companya de la Compan	170	1
			C5/67402A			190	mA
and analysis	المتعادي لمديد المناف والمتعاوب	Carpara Open	C67401B		A	180	
			C67402B			200	

^{*}Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Functional Description

Data Input

After power up the Master Reset is pulsed low (Fig. 10) to prepare the FIFO to accept data in the first location. When Input Ready (IR) is HIGH the location is ready to accept data from the $D_{\rm X}$ inputs. Data then present at the data inputs is entered into the first location when the Shift In (SI) is brought HIGH. A SI HIGH signal causes the IR to go LOW. Data remains at the first location until SI is brought LOW. When SI is brought LOW and the FIFO is not full, IR will go HIGH, indicating that more room is available. Simultaneously, data will propagate to the second location and continue shifting until it reaches the output stage or a full location. The first word is present at the outputs before a shift out is applied. If the memory is full, IR will remain LOW.

Data Transfer

Once data is entered into the second cell, the transfer of any full cell to the adjacent (downstream) empty cell is automatic, activated by an on-chip control. Thus data will stack up at the end of the device while empty locations will "bubble" to the front. tpT defines the time required for the first data to travel from input to the output of a previously empty device.

Data Output


Data is read from the O_X outputs. When data is shifted to the output stage, Output Ready (OR) goes HIGH, indicating the presence of valid data. When the OR is HIGH, data may be shifted out by bringing the Shift Out (SO) HIGH. A HIGH signal at SO causes the OR to go LOW. Valid data is maintained while the SO is HIGH. When SO is brought LOW the upstream data, provided that stage has valid data, is shifted to the output stage. When new valid data is shifted to the output stage, OR goes

HIGH. If the FIFO is emptied, OR stays LOW, and O_X remains as before, (i.e. data does not change if FIFO is empty). Input Ready and Output Ready may also be used as status signals indicating that the FIFO is completely full (Input Ready stays LOW for at least tpT) or completely empty (Output Ready stays LOW for at least tpT).

AC Test and High Speed App. Notes

Since the FIFO is a very-high-speed device, care must be exercised in the design of the hardware and the timing utilized within the design. The internal shift rate of the FIFO typically exceeds 20 MHz in operation. Device grounding and decoupling is crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitance and/or poor supply decoupling and grounding. We recommend a monolithic ceramic capacitor of 0.1 μF directly between VCC and GND with very short lead length. In addition, care must be exercised in how the timing is set up and how the parameters are measured. For example, since an AND gate function is associated with both the Shift In-Input Ready combination, as well as the Shift Out-Output Ready combination, timing measurements may be misleading, i.e. rising edge of the Shift-In pulse is not recognized until Input-Ready is High. If Input-Ready is not high due to too hah a frequency or FIFO being full or affected by Master Reset, the Shift-In activity will be ignored. This will affect the device from a functional standpoint, and will also cause the "effective" timing of Input Data Time (tIDH) and the next activity of Input Ready (tIRL) to be extended relative to Shift-In going High. This same type of problem is also related to tIRH, tORL and tORH as related to Shift-Out.

[†]There are absolute voltage with respect to device GND (Pin 8 or 9) and includes all overshoots due to test equipment






Figure 2. Typical Waveforms for 10 MHz Shift In Data Rate






Figure 3. The Mechanism of Shifting Data into the FIFO

- 1 Input Ready HIGH indicates space is available and a Shift In pulse may be applied.
- (2) Input Data is loaded into the first word.
- (3) Input Ready goes LOW indicating the first word is full.
- (4) The Data from the first word is released for "fall-through" to second word.
- (5A) The Data from the first word is transferred to second word. The first word is now empty as indicated by Input Ready HIGH.
- (5B) If the second word is already full then the data remains at the first word. Since the FIFO is now full Input Ready remains low.

 NOTE: Shift In pulses applied while Input Ready is LOW will be ignored (See Figure 4).





Figure 4. Data is Shifted in Whenever Shift In and Input Ready are Both HIGH

- 1) FIFO is initially full.
- (2) Shift Out pulse is applied. An empty location starts "bubbling" to the front.
- 3 Shift In is held HIGH.
- As soon as Input Ready becomes HIGH the Input Data is loaded into the first word.
- (5) The Data from the first word is released for "fall through" to second word.



- 1) The diagram assumes, that at this time, words 63, 62, 61 are loaded with A. B. C Data, respectively
- (2) Data is shifted out when Shift Out makes a HIGH to LOW transition.

Figure 5. Output Timing




Figure 6. Typical Waveforms for 10 MHz Shift Out Data Rate

- 1 The diagram assumes, that at this time, words 63, 62, 61 are loaded with A, B, C Data, respectively.
- 2 Data in the crosshatched region may be A or B Data




Figure 7. The Mechanism of Shifting Data Out of the FIFO.

- (1) Output Ready HIGH indicates that data is available and a Shift Out pulse may be applied.
- Shift Out goes HIGH causing the next step.
- (3) Output Ready goes LOW.
- (4) Contents of word 62 (B-DATA) is released for "fall through" to word 63.
- (5A) Output Ready goes HIGH indicating that new data (B) is now available at the FIFO outputs.
- (5B) If the FIFO has only one word loaded (A-DATA) then Output Ready stays LOW and the A-DATA remains unchanged at the outputs.

NOTE: Shift Out pulses applied when Output Ready is LOW will be ignored.





Figure 9. Data is Shifted Out Whenever Shift Out and Output Ready are Both HIGH.

- 1) Word 63 is empty.
- (2) New data (A) arrives at the outputs (word 63).
- (3) Output Ready goes HIGH indicating the arrival of the new data.
- 4 Since Shift Out is held HIGH, Output Ready goes immediately LOW.
- 5 As soon as Shift Out goes LOW the Output Data is subject to change as shown by the dashed line on Output Ready.






Figure 11. Cascading FIFOs to Form 128x4 FIFO with C5/C67401A/1

FIFOs can be easily cascaded to any desired depth. The handshaking and associated timing between the FIFOs are handled by the FIFOs themselves.





Figure 12. 192x12 FIFO with C5/C67401/1A/1B


FIFOs are expandable in depth and width. However, in forming wider words two external gates are required to generate composite Input and Output Ready flags. This need is due to the different fall-through times of the FIFOs.

Applications



NOTE: The output of monostable holds off the "Buffer full" interrupt for 100ns. If 100ns after shift in, there has not been an input Ready to reset the "D Flip-flop" an interrupt is issued, as the FIFO is full. The CPU then empties the FIFO before the next character is output from the tape drive.

Figure 13. Slow Steady Rate to Fast "Blocked" Rate



NOTE: Both depth and width expansion can be used in this mode. The IR and OR signals are the anded versions of the individual IR and OR signals.


Figure 14. Bidirectional FIFO Application

7

Die Configurations

57401 Die Pattern Step: G


Die Size: 128x166 mil²



57402 Die Pattern

Step: G

Die Size: 128x166 mil²



First-In First-Out (FIFO) 64x4 64x5 Standalone Memory

5/67401 5/67401A 67401B 5/67402 5/67402A 67402B

Features/Benefits


- Choice of 16.7. 15 and 10 MHz shift-out/shift-in rates
- · Choice of 4-bit or 5-bit data width
- . TTL inputs and outputs
- · Readily expandable in the word dimension only
- Structured pin outs. Output pins directly opposite corresponding input pins
- Asynchronous operation

Block Diagrams

 Pin-compatible with Fairchild's F3341 MOS FIFO and many times as fast


Description

The 5/67401B/2B/1A/2A/1/2 are "fall-through" high speed First-In First-Out (FIFO) memory organized 64 words by 4-bits and 64 words by 5-bits respectively. A 16.7 MHz data rate allows usage in digital video systems; a 15 MHz data rate allows usage in high speed tape or disc controllers and communication buffer applications. Word length is expandable; FIFO depth is not expandable.





Ordering Information

PART NUMBER	PKG	TEMP	DESCRIPTION
57401	J,W(20)(L)	Mil	7 MHz 64x4 FIFO
67401	J,N	Com	10 MHz 64x4 FIFO
57402	J,W(20)(L)	Mil	7MHz 64x5 FIFO
67402	J,N	Com	10 MHz 64x5 FIFO
57401A	J,W(20)(L)	Mil	10 MHz 64x4 FIFO
67401A	J	Com	15 MHz 64x4 FIFO
57402A	J,W(20)(L)	Mil	10 MHz 64x5 FIFO
67402A	J	Com	15 MHz 64x5 FIFO
67401B	J	Com	16.7 MHz 64x4 FIFO
67402B	J	Com	16.7 MHz 64x5 FIFO



Pin Configurations





TWX: 910-338-2376 2175 Mission College Blvd. Santa Clara, CA 95054-1592 Tel: (408) 970-9700 TWX: 910-338-2374



Supply voltage V _{CC}	–1.5 V to 7 V
Input voltage	
Off-state output voltage	0.5 V to 5.5 V
Storage temperature	

Operating Conditions 67401B/2B

SYMBOL	PARAMETER	FIGURE	COMMERCIAL MIN TYP MAX	UNIT
v _{cc}	Supply voltage		4.75 5 5.25	V
T_A	Operating free-air temperature		0 75	°C
tsıн†	Shift in HIGH time	1	18	ns
t _{SIL}	Shift in LOW time	1.	18	ns
t _{IDS}	Input data setup	11 (1 1 2 (4)	5	ns
^t IDH	Input data hold time		40	ns
tson†	Shift Out HIGH time	5	18	ns
tSOL	Shift Out LOW time	5	18	ns
tMRW	Master Reset pulse	10	35	ns
t _{MRS}	Master Reset to SI	10	35	ns

^{*}Case temperature.

Switching Characteristics 67401B/2B

Over Operating Conditions

SYMBOL	PARAMETER	FIGURE	COMMERCIAL MIN TYP MAX	UNIT
f _{IN}	Shift in rate	1.5	16.7	MHz
t _{IRL}	Shift In to input ready LOW		35	ns
tiRH -	Shift In to input ready HIGH		37	ns
fout	Shift Out rate	5	16.7	MHz
tORL†	Shift Out to Output Ready LOW	5	38	ns
tORH [†]	Shift Out to Output Ready HIGH	5	44	ns
^t ODH	Output Data Hold (previous word)	5	5	ns
tods	Output Data Shift (next word)	5	44	ns
t _{PT}	Data throughput or "fall through"	4,8	1.3	μS
^t MRORL	Master Reset to OR LOW	10	55	ns
^t MRIRH	Master Reset to IR HIGH	10	55	ns
t _{IPH}	Input Ready pulse HIGH	4	15	ns
t _{OPH}	Output Ready pulse HIGH	8	15	ns

†See A/C Test and High Speed Application Note.

Supply voltage V _{CC}	 	
Input voltage	 	1.5 V to 7 V
		0.5 V to 5.5 V
Storage temperature	 	65° to +150° C

Operating Conditions 5/67401A/2A

SYMBOL	PARAMETER	FIGURE	MILITARY			CC	IAL	UNIT	
OTME	PANAMETEN	TIGORE	MIN	TYP	MAX	MIN	TYP	MAX	CIVIT
v _{CC}	Supply voltage		4.5	5	5.5	4.75	5	5.25	٧
TA	Operating free-air temperature		-55		*125	0		75	°C
tsiH†	Shift in HIGH time	1	35			23		28†	ns
^t SIL	Shift in LOW time	1	35			25			ns
t _{IDS}	Input data setup	1	5			5			ns
^t IDH	Input data hold time	1	45	· · · · · · · · · · · · · · · · · · ·		40			ns
tson†	Shift Out HIGH time	5	35		-	23			ns
t _{SOL}	Shift Out LOW time	5	35			25			ns
tMRW	Master Reset pulse	10	40			35			ns
t _{MRS}	Master Reset to SI	10	45			35			ns

^{*}Case temperature.

Switching Characteristics 5/67401A/2A

Over Operating Conditions

SYMBOL	PARAMETER	FIGURE	MIN	MILITA TYP	RY MAX	MIN	OMMER TYP	CIAL MAX	UNIT
fIN	Shift in rate	1	10			15			MHz
t _{IRL} †	Shift In to Input Ready LOW	1			50			40	ns
t _{IRH} †	Shift In to Input Ready HIGH	1			50			40	ns
fout	Shift Out rate	5	10		1,1,1,1	15		•	MHz
tORL†	Shift Out to Output Ready LOW	5			65			45	ns
tORH [†]	Shift Out to Output Ready HIGH	5		7	65			50	ns
t _{ODH}	Output Data Hold (previous word)	5	10			10			ns
tods	Output Data Shift (next word)	5			60		1.4	45	ns
t _{PT}	Data throughput or "fall through"	4, 8			2.2			1.6	μS
^t MRORL	Master Reset to OR LOW	10			65			60	ns
^t MRIRH	Master Reset to IR HIGH	10			65		4, 7, 5,	60	ns
t _{IPH}	Input Ready pulse HIGH	4	20			20	, -1		ns
^t OPH	Output Ready pulse HIGH	8	20			20		7 - 1 S	ns

Supply voltage V _{CC}	 0.5 V to 7 V
Input voltage	 1.5 V to 7 V
	0.5 V to 5.5 V
Storage temperature	-65° to +150°C

Operating Conditions 5/67401/2

•	_				
SYMBOL	PARAMETER	FIGURE	MILITARY MIN TYP MAX	COMMERCIAL MIN TYP MAX	UNIT
v _{CC}	Supply voltage		4.5 5 5.5	4.75 5 5.25	V
TA	Operating free-air temperature		- 55 * 125	0 75	°C
tsiH†	Shift in HIGH time	1	45	35	ns
tSIL	Shift in LOW time	1	45	35	ns
t _{IDS}	Input data setup	1	10	5	ns
t _{IDH}	Input data hold time	1	55	45	ns
tson†	Shift Out HIGH time	5	45	35	ns
tSOL	Shift Out LOW time	5	45	35	ns
^t MRW	Master Reset pulse†	10	30	35	ns
t _{MRS}	Master Reset to SI	10	45	35	ns

^{*}Case temperature.

Switching Characteristics 5/67401/2


Over Operating Conditions

SYMBOL	PARAMETER	FIGURE	MILITARY MIN TYP MAX	COMMERCIAL MIN TYP MAX	UNIT
fin	Shift in rate	1	7	10	MHz
t _{IRL} †	Shift In to input ready LOW	1	60	45	ns
t _{IRH} †	Shift In to input ready HIGH	1	60	45	ns
fout	Shift Out rate	5	7	10	MHz
tORL†	Shift Out to Output Ready LOW	5	65	55	ns
tORH†	Shift Out to Output Ready HIGH	5	70	60	ns
^t ODH	Output Data Hold (previous word)	5	10	10	ns
tods	Output Data Shift (next word)	5	65	55	ns
t _{PT}	Data throughput or "fall through"	4,8	4	3	μS
^t MRORL	Master Reset to OR LOW	10	65	60	ns
^t MRIRH	Master Reset to IR HIGH	10	65	60	ns
t _{IPH}	Input Ready pulse HIGH	4	20	20	ns
^t OPH	Output Ready pulse HIGH	8	20	20	ns

[†]See AC test and high speed application note.

Test Load

^{*} The "TEST POINT" is driven by the output under test, and observed by instrumentation.



Input Pulse 0 to 3 V Input Rise and Fall Time (10% to 90%) $2-5~\rm ns.$

Measurements made at 1.5 V

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT
V _{IL}	Low-level input voltage				0.8†	V
V _{IH}	High-level input voltage			2†		V
v _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18mA		-1.5	V
l _{IL1}	Low-level D ₀ -D ₄ , MR	V MAY	V _I = 0.45V		-0.8	mA.
I _{IL2}	input current SI, SO	V _{CC} = MAX	V		-1.6	mA
IH	High-level input current	V _{CC} = MAX	V ₁ = 2.4V		50	μА
l _l	Maximum input current	VCC = MAX	V _I = 5.5V		1	mA
V _{OL}	Low-level output voltage	V _{CC} = MIN	I _{OL} = 8mA		0.5	٧
VOH	High-level output voltage	V _{CC} = MIN	I _{OH} = -0.9mA	2.4		V
los	Output short-circuit current *	V _{CC} = MAX	V ₀ = 0V	-20	- 90	mA
			5/67401	1. 3. 1. 191. 3.	160	
			5/67402		180	
¹ CC	Supply current	V _{CC} = MAX	5/67401A	44 40 J. P. J. L.	170	
CC		Inputs low, outputs open.	5/67402A		190	
		, turki se Pilitali de Santa	67401B	100	180	
			67402B		200	

^{*} Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second. †There are absolute voltages with respect to degree GND (PIN 8 or 9) and includes all overshoots due to test equipment.

Functional Description

Data Input

After power up the Master Reset is pulsed low (Fig. 10) to prepare the FIFO to accept data in the first location. When Input Ready (IR) is HIGH the location is ready to accept data from the D_X inputs. Data then present at the data inputs is entered into the first location when the Shift In (SI) is brought HIGH. A SI HIGH signal causes the IR to go LOW. Data remains at the first location until SI is brought LOW. When SI is brought LOW and the FIFO is not full, IR will go HIGH, indicating that more room is available. Simultaneously, data will propagate to the second location and continue shifting until it reaches the output stage or a full location. The first word is present at the outputs before a shift out is applied. If the memory is full, IR will remain LOW.

Data Transfer

Once data is entered into the second cell, the transfer of any full cell to the adjacent (downstream) empty cell is automatic, activated by an on-chip control. Thus data will stack up at the end of the device while empty locations will "bubble" to the front. tp¬ defines the time required for the first data to travel from input to the output of a previously empty device.

Data Output

Data is read from the O_X outputs. When data is shifted to the output stage, Output Ready (OR) goes HIGH, indicating the presence of valid data. When the OR is HIGH, data may be shifted out by bringing the Shift Out (SO) HIGH. A HIGH signal at SO causes the OR to go LOW. Valid data is maintained while the SO is HIGH. When SO is brought LOW the upstream data, provided that stage has valid data, is shifted to the output stage. When new valid data is shifted to the output stage, OR goes

HIGH. If the FIFO is emptied, OR stays LOW, and O_X remains as before, (i.e. data does not change if FIFO is empty).

Input Ready and Output Ready may also be used as status signals indicating that the FIFO is completely full (Input Ready stays LOW for at least tpT) or completely empty (Output Ready stays LOW for at least tpT).

AC Test and High Speed App. Notes

Since the FIFO is a very-high-speed device, care must be exercised in the design of the hardware and the timing utilized within the design. The internal shift rate of the FIFO typically exceeds 20 MHz in operation. Device grounding and decoupling is crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitance and/or poor supply decoupling and grounding. We recommend a monolithic ceramic capacitor of 0.1 µF directly between VCC and GND with very short lead length. In addition, care must be exercised in how the timing is set up and how the parameters are measured. For example, since an AND gate function is associated with both the Shift In-Input Ready combination, as well as the Shift Out-Output Ready combination, timing measurements may be misleading, i.e., rising edge of the Shift-In pulse is not recognized until Input-Ready is High. If Input-Ready is not high due to too high a frequency or FIFO being full or affected by Master Reset, the Shift-In activity will be ignored. This will affect the device from a functional standpoint, and will also cause the "effective" timing of Input Data Time (tIDH) and the next activity of Input Ready (tIRL) to be extended relative to Shift-In going High. This same type of problem is also related to tIRH, tORL and tory as related to Shift-Out.




Figure 1. Input Timing





Figure 2. Typical Waveforms for 10 MHz Shift In Data Rate (67401/2)






Figure 3. The Mechanism of Shifting Data into the FIFO

- (1) Input Ready HIGH indicates space is available and a Shift In pulse may be applied
- (2) Input Data is loaded into the first word.
- (3) Input Ready goes LOW indicating the first word is full.
- 4) The Data from the first word is released for "fall-through" to second word.
- (5A) The Data from the first word is transferred to second word. The first word is now empty as indicated by Input Ready HIGH.
- (5B) If the second word is already full then the data remains at the first word. Since the FIFO is now full Input Ready remains low

NOTE: Shift In pulses applied while Input Ready is LOW will be ignored. (See Figure 4.)




Figure 4. Data is Shifted in Whenever Shift In and Input Ready are Both HIGH

- 1) FIFO is initially full.
- 2 Shift Out pulse is applied. An empty location starts "bubbling" to the front.
- 3 Shift In is held HIGH
- As soon as Input Ready becomes HIGH the Input Data is loaded into the first word.
- (5) The Data from the first word is released for "fall through" to second word.




Figure 5. Output Timing

- 1) The diagram assumes, that at this time, words 63, 62, 61 are loaded with A. B. C Data, respectively.
- 2 Data is shifted out when Shift Out makes a HIGH to LOW transition.






Figure 6. Typical Waveforms for 10 MHz Shift Out Data Rate (67401/2)

- 1) The diagram assumes, that at this time, words 63, 62, 61 are loaded with A, B, C Data, respectively.
- 2 Data in the crosshatched region may be A or B Data




Figure 7. The Mechanism of Shifting Data Out of the FIFO.

- (1) Output Ready HIGH indicates that data is available and a Shift Out pulse may be applied.
- (2) Shift Out goes HIGH causing the next step.
- (3) Output Ready goes LOW.
- (4) Contents of word 62 (B-DATA) is released for "fall through" to word 63.
- (5A) Output Ready goes HIGH indicating that new data (B) is now available at the FIFO outputs.
- (58) If the FIFO has only one word loaded (A-DATA) then Output Ready stays LOW and the A-DATA remains unchanged at the outputs.

NOTE: Shift Out pulses applied when Output Ready is LOW will be ignored.




Figure 8. tpT and toPH Specification

1) FIFO initially empty.




Figure 9. Data is Shifted Out Whenever Shift Out and Output Ready are Both HIGH.

- (1) Word 63 is empty.
- (2) New data (A) arrives at the outputs (word 63).
- (3) Output Ready goes HIGH indicating the arrival of the new data.
- (4) Since Shift Out is held HIGH, Output Ready goes immediately LOW.
- (5) As soon as Shift Out goes LOW the Output Data is subject to change as shown by the dashed line on Output Ready




Figure 10. Master Reset Timing


1) FIFO initially full.

Die Configurations

57401 Die Pattern

Step: G


Die Size: 128x166 mil²



57402 Die Pattern

Step: G

Die Size: 128x166 mil²



Low Power First-In First-Out (FIFO) 64x4 **Cascadable Memory** 67L401

Features/Benefits

- Guaranteed 5 MHz shift-out/shift-in rates
- Low Power Consumption
- . TTL inputs and outputs
- . Readily expandable in the word and bit dimensions
- . Structured pinouts. Output pins directly opposite corresponding input pins
- Asynchronous operation
- Pin compatible with Fairchild's F3341 MOS FIFO and much faster

Description

The 67L401 is a low-power First In/First Out (FIFO) memory device with TTL speed. This device is organized in a 64x4-bit structure and easily cascadable with similar FIFOs to any depth or width. A 5MHz data rate with fast "fall through" time allows usage in tape and disc controllers, printers and communications buffer applications. This data rate is much faster than a comparable MOS device. The FIFO is a register-based device. Data entered at the inputs "falls through" to the empty space closest to the output. Data is shifted out in the same sequence it is shifted in. FIFOs can be cascaded to any depth in a handshake mode. Also, the width can be increased by putting the Input Ready signals through an AND gate to give a composite Input Ready. Similarly, the Output Ready signals should be gated to form a composite Output Ready.


Generally, FIFOs are used in digital systems performing data transfers when source and receiver are not operating at the same data rate. FIFOs are also used as data buffers where the source and receiver are not operating at the same time. The 67L401 is particularly useful where low-power consumption is critical.

Ordering Information


PART NUMBER	PKG	TEMP	DESCRIPTION
67L401	N	сом	5 MHz 64x4 FIFO
67L401	J	СОМ	5 MHz 64x4 FIFO

Block Diagram

67L401 64x4



Pin Configuration



Supply voltage V _{CC}	0.5 V to 7 V
	1.5 V to 7 V
	0.5 V to 5.5 V
	65° to +150°C

Operating Conditions

SYMBOL	PARAMETER	FIGURE	COMMERCIAL MIN TYP MAX	UNIT
v _{cc}	Supply voltage		4.75 5 5.25	V
TA	Operating free-air temperature		0 75	°C
t _{SIH} †	Shift in HIGH time	1	55] 1 1 2 4 4 1 1 4 4 4 4 4 4 4 4 4 4 4 4 4	ns
^t SIL	Shift in LOW time	- 1	55	ns
t _{IDS}	Input data setup	1	10	ns
t _{IDH}	Input data hold time	1	80	ns
tson†	Shift Out HIGH time	5	55	ns
tSOL	Shift Out LOW time	5	55	ns
^t MRW	Master Reset pulse	10	40	ns
tMRS	Master Reset to SI	10	35	ns


Switching CharacteristicsOver Operating Conditions

SYMBOL	PARAMETER	FIGURE	COMMERCIAL MIN TYP MAX	UNIT
fIN	Shift in rate	1	5	MHz
t _{IRL} †	Shift in to Input Ready LOW	1 1	75 gas.	ns
t _{IRH} †	Shift in to Input Ready HIGH	1	75	ns
fout	Shift Out rate	5	5	MHz
tORL†	Shift Out to Output Ready LOW	5	75	ns
tORH†	Shift Out to Output Ready HIGH	5	80	ns
tODH	Output Data Hold (previous word)	5	8	ns
tods	Output Data Shift (next word)	5	70	ns
t _{PT}	Data throughput or "fall through"	4, 8	4	μS
tMRORL	Master Reset to OR LOW	10	**************************************	ns
t _{MRIRH}	Master Reset to IR HIGH	10	85	ns
t _{IPH} *	Input Ready pulse HIGH	4	20	ns
t _{OPH} *	Output Ready pulse HIGH	8	20	ns

[†] See AC test and application note.

Test Load

* The "TEST POINT" is driven by the output under test, and observed by instrumentation.



Input Pulse = 3V Input Rise and Fall Time (10% - 90%) 2 - 5 ns. Measurements made at 1.5 V

^{*} This parameter applies to FIFOs communicating with each other in a cascade mode.

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
v _{IL}	Low-level input voltage		0.8	٧
VIH	High-level input voltage		2†	V
V _{IC}	Input clamp voltage	V _{CC} = MIN I _I = -18mA	-1.5	٧
l _{IL1}	Low-level D ₀ -D ₃ MR input current SI, SO	V _{CC} = MAX V _I = 0.45V	-0.8 -1.6	mA mA
ЧН	High-level input current	V _{CC} = MAX V _I = 2.4V	50	μΑ
l _l	Maximum input current	V _{CC} = MAX V _I = 5.5V		mA
V _{OL}	Low-level output voltage	V _{CC} = MIN I _{OL} = 8mA	0.5	٧
V _{OH}	High-level output voltage	V _{CC} = MIN I _{OH} = -0.9mA	2.4	٧
los	Output short-circuit current*	V _{CC} = MAX V ₀ = 0V	-20 -90	mA
lcc	Supply Current	V _{CC} = MAX Inputs Low, Outputs Open	95 110	mA

^{*} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Functional Description Data Input

After power up the Master Reset is pulsed low (Fig. 11) to prepare the FIFO to accept data in the first location. When Input Ready (IR) is HIGH the location is ready to accept data from the D_χ inputs. Data then present at the data inputs is entered into the first location when the Shift In (SI) is brought HIGH. A SI HIGH signal causes the IR to go LOW. Data remains at the first location until SI is brought LOW. When SI is brought LOW and the FIFO is not full, IR will go HIGH, indicating that more room is available. Simultaneously, data will propagate to the second location and continue shifting until it reaches the output stage or a full location. The first word is present at the outputs before a shift out is applied. If the memory is full, IR will remain LOW.

Data Transfer

Once data is entered into the second cell, the transfer of any full cell to the adjacent (downstream) empty cell is automatic, activated by an on-chip control. Thus data will stack up at the end of the device while empty locations will "bubble" to the front. tpt defines the time required for the first data to travel from input to the output of a previously empty device.

Data Output


Data is read from the O_X outputs. When data is shifted to the output stage, Output Ready (OR) goes HIGH, indicating the presence of valid data. When the OR is HIGH, data may be shifted out by bringing the Shift Out (SO) HIGH. A HIGH signal at SO causes the OR to go LOW. Valid data is maintained while the SO is HIGH. When SO is brought LOW the upstream data, provided that stage has valid data, is shifted to the output stage, When new valid data is shifted to the output stage, OR goes HIGH. If the FIFO is emptied, OR stays LOW, and O_X remains as before, (i.e. data does not change if FIFO is empty).

Input Ready and Output Ready may also be used as status signals indicating that the FIFO is completely full (Input Ready stays LOW for at least tpt) or completely empty (Output Ready stays LOW for at least tpt).

AC Test and Application Note

Since the FIFO is a very-high-speed device, care must be exercised in the design of the hardware and the timing. Though the external data rate is 5 MHz internally the device is several times as fast. Device grounding and decoupling is crucial to correct operation, as the FIFO will respond to very small glitches caused by long reflective lines, high capacitances and/or poor supply decoupling and grounding. We recommend a monolithic ceramic capacitor of 0.1 µF directly between VCC and GND with very short lead length. In addition, care must be exercised in timing set up and measurement of parameters. For example, since an AND gate function is associated with both the Shift In-Input Ready Combination, as well as the Shift Out-Output Ready Combination, timing measurements may be misleading, i.e., rising edge of the Shift-In pulse is not recognized until Input-Ready is High.If Input-Ready is not high due to too high a frequency, or the FIFO being full or affected by Master Reset, the Shift-In activity will be ignored. This will affect the device from a functional standpoint, and will also cause the "effective" timing of Input Data Time (tiph) and the next activity of Input Ready (t_{IRL}) to be extended relative to Shift-In going High.

[†] This is an absolute voltage with respect to device GND (Pin 8 or 9) and includes all overshoots due to test equipment.







Figure 2. Typical Waveforms for 5 MHz Shift in Data Rate






Figure 3. The Mechanism of Shifting Data into the FIFO

- 1) Input Ready HIGH indicates space is available and a Shift In pulse may be applied.
- (2) Input Data is loaded into the first word.
- (3) Input Ready goes LOW indicating the first word is full.
- (4) The Data from the first word is released for "fall-through" to second word.
- (5A) The Data from the first word is transferred to second word. The first word is now empty as indicated by Input Ready HIGH.
- (5B) If the second word is already full then the data remains at the first word. Since the FIFO is now full Input Ready remains low.

 NOTE: Shift In pulses applied while Input Ready is LOW will be ignored (See Figure 5).





Figure 4. Data is Shifted in Whenever Shift In and Input Ready are Both HIGH

- 1) FIFO is initially full
- (2) Shift Out pulse is applied. An empty location start "bubbling" to the front.
- (3) Shift In is held HIGH
- As soon as Input Ready becomes HIGH the Input Data is loaded into the first word.
- (5) The Data from the first word is released for "fall through" to second word.



1 The diagram assumes, that at this time, words 63, 62, 61 are loaded with A, B, C Data, respectively

Figure 5. Output Timing




Figure 6. Typical Waveform for 5 MHz Shift Out Data Rate

- 1) The diagram assumes, that at this time, words 63, 62, 61 are loaded with A, B, C Data, respectively.
- 2 Data in the crosshatched region may be A or B Data.




Figure 7. The Mechanism of Shifting Data Out of the FIFO

- 1 Output Ready HIGH indicates that data is available and a Shift Out pulse may be applied.
- (2) Shift Out goes HIGH causing the next step.
- (3) Output Ready goes LOW.
- (4) Contents of word 62 (B-DATA) is released for "fall through" to word 63.
- (5A) Output Ready goes HIGH indicating that new data (B) is now available at the FIFO outputs.
- (58) If the FIFO has only one word loaded (A-DATA) then Output Ready stays LOW and the A-DATA remains unchanged at the outputs.




Figure 9. Data is ,Shifted Out Whenever Shift Out and Output Ready are Both HIGH


A-DATA

Word 63 is empty.

OUTPUT READY

OUTPUT DATA

- New data (A) arrives at the outputs (word 63).
- Output Ready goes HIGH indicating the arrival of the new data.
- (4) Since Shift Out is held HIGH, Output Ready goes immediately LOW.
- As soon as Shift Out goes LOW the Output Data is subject to change as shown by the dashed line on Output Ready.



1) FIFO initially full.

Figure 10. Master Reset Timing




Figure 11. Cascading FIFOs to Form 128 x 4 FIFO with 67L401's

FIFOs can be easily cascaded to any desired depth. The handshaking and associated timing between the FIFOs are handled by the FIFOs themselves.




Figure 12. 64 x 8 FIFO with two 67L401's

FIFOs are expandable in depth and width. However, in forming wider words two external gates are required to generate composite Input and Output Ready flags. This need is due to the different fall through times of the FIFOs.

Applications

FIFOs are typically used as temporary data buffers between mismatching data rates. Such an application is shown in Figure 13. The 67L401 can also be used in a bidirectional operation as shown in Figure 14.






Figure 13. FIFO as data buffer between slow steady rate and fast 'burst' rate



NOTE: Both depth and width expansion can be used in this mode.

Figure 14. Bidirectional FIFO application

Die Configurations



Low Power First-In First-Out (FIFO) 64x5 Cascadable Memory 67L402

Features/Benefits

- Guaranteed 5 MHz shift-out/shift-in rates
- Low power consumption
- TTL inputs and outputs
- . Readily expandable in the word and bit dimensions
- Structured pinouts. Output pins directly opposite corresponding input pins
- Asynchronous operation

Ordering Information

PART PACKAGE	PKG	ТЕМР	DESCRIPTION
67L402	N	сом	5 MHz 64x5 FIFO
67L402	J	СОМ	5 MHz 64x5 FIFO


Description

The 67L402 is a low-power First-In First-Out (FIFO) memory device with TTL speed. This device is organized in a 64x5-bit structure and easily cascadable with similar FIFOs to any depth or width. A 5 MHz data rate with fast "fall through" time allows usage in tape and disc controllers, printers and communications buffer applications. This data rate is much faster than a comparable MOS device. The FIFO is a register-based device. Data entered at the inputs "falls through" to the empty space closest to the output. Data is shifted out in the same sequence it is shifted in. FIFOs can be cascaded to any depth in a handshake mode. Also, the width can be increased by putting the Input Ready signals through an AND gate to give a composite Input Ready. Similarly, the Output Ready signals should be gated to form a composite Output Ready.


Generally. FIFOs are used in digital systems performing data transfers when source and receiver are not operating at the same data rate. FIFOs are also used as data buffers where the source and receiver are not operating at the same time. The 67L402 is particularly useful where low-power consumption is critical.

Block Diagram

67L402 64x5



Pin Configuration



TWX: 910-338-2376 Monolithic

Absolute Maximum Ratings

Supply voltage V _{CC}		0.5 V to 7 V
Input voltage	· · · · · · · · · · · · · · · · · · ·	1.5 V to 7 V
Off-state output voltage		0.5 V to 5.5 V
Storage temperature		

Operating Conditions

SYMBOL	PARAMETER	FIGURE	COMMERCIAL MIN TYP MAX	UNIT
VCC	Supply voltage		4.75 5 5.25	٧
TA	Operating free-air temperature	3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 75	°C
t _{SIH} †	Shift in HIGH time	1	55	ns
tSIL	Shift in LOW time	1	55	ns
t _{IDS}	Input data setup	1	10	ns
t _{IDH}	Input data hold time	1	80	ns
tson†	Shift Out HIGH time	5	55	ns
t _{SOL}	Shift Out LOW time	5	55	ns
^t MRW	Master Reset pulse	10	40	ns
t _{MRS}	Master Reset to SI	10	35	ns

Switching Characteristics


Over Operating Conditions

SYMBOL	PARAMETER	FIGURE	COMMERCIAL MIN TYP MAX	UNIT
fIN	Shift in rate	1	5	MHz
t _{IRL} †	Shift in to Input Ready LOW	1	75	ns
t _{IRH} †	Shift in to Input Ready HIGH	1	75	ns
four	Shift Out rate	5	5	MHz
tORL†	Shift Out to Output Ready LOW	5	75	ns
tORH†	Shift Out to Output Ready HIGH	5	80	ns
^t ODH	Output Data Hold (previous word)	5		ns
tops	Output Data Shift (next word)	5	70	ns
t _{PT}	Data throughput or "fall through"	4, 8		μS
^t MRORL	Master Reset to OR LOW	10	85	ns
t _{MRIRH}	Master Reset to IR HIGH	10	85	ns
tIPH*	Input Ready pulse HIGH	4	20	ns
tOPH*	Output Ready pulse HIGH	8	20	ns

[†] See AC test and application note.

Test Load

* The "TEST POINT" is driven by the output under test, and observed by instrumentation.



Input Pulse = 3V Input Rise and Fall Time (10% - 90%) 2 - 5 ns. Measurements made at 1.5 V

^{*} This parameter applies to FIFOs communicating with each other in a cascade mode.

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
V _{IL}	Low-level input voltage			0.8	V
VIH	High-level input voltage		2†	ų.	٧
V _{IC}	Input clamp voltage	V _{CC} = MIN I _I = -18mA		-1.5	٧
I _{IL1}	Low-level D ₀ -D ₃ MR	V - NAV V - O AFV		-0.8	mA
I _{IL2}	input current SI, SO	$V_{CC} = MAX$ $V_{I} = 0.45V$		-1.6	mA
ΊΗ	High-level input current	V _{CC} = MAX V _I = 2.4V		50	μΑ
i _i	Maximum input current	V _{CC} = MAX V _I = 5.5V		1	mA
V _{OL}	Low-level output voltage	V _{CC} = MIN I _{OL} = 8mA		0.5	٧
VOH	High-level output voltage	V _{CC} = MIN I _{OH} = -0.9mA	2.4		٧
los	Output short-circuit current*	V _{CC} = MAX V ₀ = 0V	-20	-90	mA
lcc	Supply Current	V _{CC} = MAX Inputs Low, Outputs Open	113	130	mA

^{*} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Functional Description Data Input

After power up the Master Reset is pulsed low (Fig. 11) to prepare the FIFO to accept data in the first location. When Input Ready (IR) is HIGH the location is ready to accept data from the $D_{\rm X}$ inputs. Data then present at the data inputs is entered into the first location when the Shift In (SI) is brought HIGH. A SI HIGH signal causes the IR to go LOW. Data remains at the first location until SI is brought LOW. When SI is brought LOW and the FIFO is not full, IR will go HIGH, indicating that more room is available. Simultaneously, data will propagate to the second location and continue shifting until it reaches the output stage or a full location. The first word is present at the outputs before a shift out is applied. If the memory is full, IR will remain LOW.

Data Transfer

Once data is entered into the second cell, the transfer of any full cell to the adjacent (downstream) empty cell is automatic, activated by an on-chip control. Thus data will stack up at the end of the device while empty locations will "bubble" to the front. tp_ defines the time required for the first data to travel from input to the output of a previously empty device.

Data Output

Data is read from the O_X outputs. When data is shifted to the output stage, Output Ready (OR) goes HIGH, indicating the presence of valid data. When the OR is HIGH, data may be shifted out by bringing the Shift Out (SO) HIGH. A HIGH signal at SO causes the OR to go LOW. Valid data is maintained while the SO is HIGH. When SO is brought LOW the upstream data, provided that stage has valid data, is shifted to the output stage. When new valid data is shifted to the output stage, OR goes HIGH. If the FIFO is emptied, OR stays LOW, and O_X remains as before, (i.e. data does not change if FIFO is empty).

Input Ready and Output Ready may also be used as status signals indicating that the FIFO is completely full (Input Ready stays LOW for at least tp_T) or completely empty (Output Ready stays LOW for at least tp_T).

AC Test and Application Note

Since the FIFO is a high-speed device, care must be exercised in design of the hardware and the timing. Though the external data rate is 5 MHz, internally the device is several times as fast. Device grounding and decoupling is crucial to correct operation, as the FIFO is sensitive to very small glitches caused by long reflective lines, high capacitances, and/or poor supply decoupling and grounding. We recommend a monolithic ceramic capacitor of 0.1 µF directly between VCC and GND with a very short lead length. In addition, care must be exercised in timing setup and measurement of parameters. For example, since an AND gate function is associated with both the Shift In-Input Ready Combination as well as the Shift Out-Output Ready Combination, timing measurements may be misleading, i.e., rising edge of the Shift-In pulse is not recognized until Input-Ready is High. If Input-Ready is not high due to too high a frequency, or the FIFO being full or affected by Master Reset, the Shift-In activity will be ignored. This will affect the device from a functional standpoint, and will also cause the "effective" timing of Input Data Time (t_{IDH}) and the next activity of Input Ready (t_{IRL}) to be extended relative to Shift-In going High.

[†] This is an absolute voltage with respect to device GND (Pin 8 or 9) and includes all overshoots due to test equipment.




Figure 1. Input Timing




Figure 2. Typical Waveforms for 5 MHz Shift in Data Rate






Figure 3. The Mechanism of Shifting Data into the FIFO

- (1) Input Ready HIGH indicates space is available and a Shift In pulse may be applied
- (2) Input Data is loaded into the first word.
- (3) Input Ready goes LOW indicating the first word is full.
- (4) The Data from the first word is released for "fall-through" to second word:
- (5A) The Data from the first word is transferred to second word. The first word is now empty as indicated by Input Ready HIGH.
- 58 If the second word is already full then the data remains at the first word. Since the FIFO is now full Input Ready remains low.

 NOTE: Shift In pulses applied while Input Ready is LOW will be ignored (See Figure 5).





Figure 4. Data is Shifted in Whenever Shift In and Input Ready are Both HIGH

- 1) FIFO is initially full.
- (2) Shift Out pulse is applied. An empty location start "bubbling" to the front.
- (3) Shift In is held HIGH.
- (4) As soon as Input Ready becomes HIGH the Input Data is loaded into the first word.
- The Data from the first word is released for "fall through" to second word.



1 The diagram assumes, that at this time, words 63, 62, 61 are loaded with A. B. C Data, respectively

Figure 5. Output Timing




Figure 6. Typical Waveform for 5 MHz Shift Out Data Rate

- 1) The diagram assumes, that at this time, words 63, 62, 61 are loaded with A, B, C Data, respectively
- 2 Data in the crosshatched region may be A or B Data





Figure 7. The Mechanism of Shifting Data Out of the FIFO

- 1) Output Ready HIGH indicates that data is available and a Shift Out pulse may be applied.
- (2) Shift Out goes HIGH causing the next step.
- (3) Output Ready goes LOW.
- (4) Contents of word 62 (B-DATA) is released for "fall through" to word 63.
- (5A) Output Ready goes HIGH indicating that new data (B) is now available at the FIFO outputs.
- (58) If the FIFO has only one word loaded (A-DATA) then Output Ready stays LOW and the A-DATA remains unchanged at the outputs.






Figure 11. Cascading FIFOs to Form 128x4 FIFO with 67L402's

FIFOs can be easily cascaded to any desired depth. The handshaking and associated timing between the FIFOs are handled by the FIFOs themselves.




Figure 12. 64x8 FIFO with 67L402's

FIFOs are expandable in depth and width. However, in forming wider words two external gates are required to generate composite Input and Output Ready flags. This need is due to the different fall through times of the FIFOs.

Applications

FIFOs are typically used as temporary data buffers between mismatching data rates. Such an application is shown in Figure 13. The 67LS402 can also be used in a bidirectional operation as shown in Figure 14.






Figure 13. FIFO as Data Buffer Between Slow Steady Rate and Fast 'Burst' Rate



NOTE: Both depth and width expansion can be used in this mode.

Figure 14. Bidirectional FIFO application



First-In First-Out (FIFO) 64x5 Memory 35 MHz (Standalone)

57413A 67413A 67413

Features/Benefits

- High-speed 35 MHz shift-in/shift-out rates
- High-drive capability
- Three-state outputs
- Half-full and Almost-full/Empty status flags
- Structured pinouts. Output pins directly opposite corresponding input pins.
- Asynchronous operation
- TTL-compatible inputs and outputs


Description

The 5/67413A, 67413 are high-speed, 64x5 First-In-First-Out memories (FIFOs) which operate at 35-MHz input/output rates (67413 operates at 25-MHz in-out). The data is loaded and emptied on a first-in-first-out basis. It is a three-state device with high-drive (I_{OL} = 24 mA) data outputs. These devices can be connected in parallel to give FIFOs of any word length. It has a Half-full flag (thirty-two or more words full) and an almost full/empty flag (fifty-six or more words or eight or less words). The main applications of 5/67413A, 67413 are rate buffers; sourcing and absorbing data at different rates. Other applications are high-speed tape and disk controllers, data communications systems and plotter control systems.


Ordering Information

PART NUMBER	PKG	ТЕМР	DESCRIPTION
57413A	J,W(L28)	Mil	25 MHz-in/out
67413A	J	Com	35 MHz-in/out
57413	J	Com	25 MHz-in/out

Pin Configuration



Block Diagram



Absolute Maximum Ratings

Supply voltage V _{CC}		 ,	0.5 V to 7 V
Input voltage			1.5 V to 7 V
Off-state output voltage	• • • • • • • • • • • • • • • • • • • •	 •	0.5 V to 5.5 V
Ctorono tomporativo			65° to +150°C

5/67413A Operating Conditions Over Temperature Range

SYMBOL	PARAMETER	FIGURE	MILITARY MIN TYP MAX	COMMERCIAL MIN TYP MAX	UNIT
v _{cc}	Supply voltage		4.5 5 5.5	4.75 5 5.25	٧
TA	Operating free-air temperature		-55 125	0 75	°C
tsiH [†]	Shift in HIGH time	1	16	9	ns
t _{SIL} †	Shift in LOW time	1	20	17	ns
t _{IDS}	Input data set up	1	0	0	ns
t _{IDH}	Input data hold time	1	25	15	ns
tson†	Shift Out HIGH time	5	16	9	ns
tsoL	Shift Out LOW time	5	20	.17	ns
^t MRW	Master Reset pulse †	10	35	30	ns
t _{MRS}	Master Reset to SI	10	35	35	ns

5/67413A Switching Characteristics Over Operating Conditions

SYMBOL	PARAMETER	FIGURE		ILITAI TYP	RY MAX	COI	MMER TYP	CIAL MAX	UNIT
4.0	Shift in rate	1	DC		25	DC		††30	MHz
fIN	Silitimate		DC		25	DC		†††35	
t _{IRL} †	Shift In 1 to Input Ready LOW	1		12	28		12	18	ns
t _{IRH} †	Shift In ↓ to Input Ready HIGH	1		14	25		14	20	ns
4	Shift Out rate	_	DC		25	DC		††30	MHz
fout	milt Out rate	5	DC		25	DC		†††35	IVICIZ
t _{ORL} †	Shift Out 1 to Output Ready LOW	5		12	28		12	18	ns
tORH†	Shift Out ↓ to Output Ready HIGH	5		14	25		14	20	ns
todh†	Output Data Hold (previous word)	5	10	1		12		100	ns
tops	Output Data Shift (next word)	5			.40			34	ns
tpT	Data throughput or "fall through"	4,8		510	750		510	650	ns
^t MRORL	Master Reset ↓ to Output Ready LOW	10		18	30		18	28	ns
t _{MRIRH}	Master Reset 1 to Input Ready HIGH	10		21	30		21	28	ns
^t MRIRL	Master Reset ↓ Input Ready LOW*	10		18	30		18	28	ns
t _{MRO}	Master Reset ↓ to Outputs LOW	10		32	55		32	45	ns

Note: Typical is measured 5 V, 25° C.

^{*} If the FIFO is not full (IR High), MR low forces IR low, followed by IR returning high when MR goes high.

[†] See AC test and high-speed application note.

^{††} Tested

^{†††} Guaranteed by design (see test load).


5/67413A Switching Characteristics Over Operating Conditions (continued)

SYMBOL	PARAMETER	FIGURE	MIL MIN T	ITAI YP	RY MAX	MIN	MMER TYP	CIAL MAX	UNIT
t _{IPH}	Input ready pulse HIGH	4	5	12		5	12		ns
^t OPH	Output ready pulse HIGH	8	5	12		5	12		ns
tORD	Output ready † HIGH to Data Valid	5			20			18	ns
t _{AEH} *	Shift Out 1 to AF/E HIGH	11	1	100	145		100	135	ns
t _{AEL} *	Shift In 1 to AF/E LOW	11	-	450	650		450	600	ns
t _{AFL} *	Shift Out 1 to AF/E LOW	12	1	450	650		450	600	ns
t _{AFH} *	Shift In 1 to AF/E HIGH	12	1	100	145		100	135	ns
tHFH*	Shift In 1 to HF HIGH	13	2	280	380	100	280	360	ns
tHFL*	Shift Out 1 to HF LOW	13	2	280	380		280	360	s
^t PHZ	0.4.15:-11-5:1	Α		14	30		14	25	ns
t _{PLZ}	Output Disable Delay	Α		14	30	464	14	25	ns
t _{PZL}	Out Facility Balance	Α		14	30		14	25	ns
^t PZH	Output Enable Delay	Α		24	50		24	38	ns

Note: Input rise and fall time (10%-90%) = 2.5 ns. * See timing diagram for explanation of parameters.

5/67413A/67413

Standard Test Load



Input Pulse Amplitude = 3V Input Rise and Fall Time (10%–90%) = 2.5 ns Measurements made at 1.5 V




Figure A. Enable and Disable


Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

Design Test Load

loL	R1	R2
24 mA	200Ω	300Ω
12 mA	390Ω	760Ω
8 mA	600Ω	1200Ω

Typical I_{CC} vs Temperature (V_{CC} = MAX)



Absolute Maximum Ratings

		=0.5 V to 7 V
Input voltage	· · · · · · · · · · · · · · · · · · ·	1.5 V to 7 V
		-0.5 V to 5.5 V
Storage temperature		

67413 Operating Conditions Over Temperature Range

SYMBOL	PARAMETER	FIGURE	COMMERCIAL MIN TYP MAX	UNIT
v _{CC}	Supply voltage		4.75 5.25	٧
TA	Operating free-air temperature		0 75	°C
t _{SIH} †	Shift in HIGH time	1	16 (402.57) 44. 42. 17.	ns
t _{SIL} †	Shift in LOW time	/ 1	20	ns
t _{IDS}	Input data set up	1	0	ns
t _{IDH}	Input data hold time	1	25	ns
t _{SOH} †	Shift Out HIGH time	5	16	ns
t _{SOL}	Shift Out LOW time	- 5	20	ns
^t MRW	Master Reset pulse †	10	35	ns
tMRS	Master Reset to SI	10	35	ns

67413 Switching Characteristics Over Temperature Range

SYMBOL	PARAMETER	FIGURE	MIN	COMMERCIAL TYP	MAX	UNIT
f _{IN}	Shift in rate	1	DC		25	MHz
t _{IRL} †	Shift In 1 to Input Ready LOW	1		12	28	ns
t _{IRH} †	Shift In 1 to Input Ready HIGH	1		14	25	ns
fout	Shift Out rate	5	DC	er salar san had	25	MHz
torl†	Shift Out 1 to Output Ready LOW	5		12	28	ns
tORH†	Shift Out I to Output Ready HIGH	5		14	25	ns
t _{ODH} †	Output Data Hold (previous word)	5	10			ns
tops	Output Data Shift (next word)	5	1.00	error and and organization of	40	ns
tpT	Data throughput or "fall through"	4,8		510	750	ns
t _{MRORL}	Master Reset ↓ to Output Ready LOW	10		18	30	ns
t _{MRIRH}	Master Reset 1 to Input Ready HIGH	10	And the second	21	30	ns
t _{MRIRL}	Master Reset ↓ Input Ready LOW*	10		18	30	ns
t _{MRO}	Master Reset ↓ to Outputs LOW	10		32	55	ns

Note: Typical is measured at 5 V, 25°C.

^{*} If the FIFO is not full (IR High), MR low forces IR low, followed by IR returning high when MR goes high.

 $[\]dagger$ See AC test and high-speed application note.

67413 Switching Characteristics Over Operating Conditions (continued)

SYMBOL	PARAMETER	FIGURE	MIN	COMMERCIAL TYP	MAX	UNIT
t _{IPH}	Input ready pulse HIGH	4	5	12		ns
^t OPH	Output ready pulse HIGH	8	5	12		ns
^t ORD	Output ready 1 HIGH to Data Valid	5			20	ns
t _{AEH} *	Shift Out 1 to AF/E HIGH	11		100	145	ns
t _{AEL} *	Shift In 1 to AF/E LOW	11		450	650	ns
t _{AFL} *	Shift Out 1 to AF/E LOW	12		450	650	ns
t _{AFH} *	Shift In 1 to AF/E HIGH	12		100	145	ns
tHFH*	Shift In 1 to HF HIGH	13		280	380	ns
tHFL*	Shift Out 1 to HF LOW	13		280	380	ns
t _{PHZ}		Α		14	30	ns
t _{PLZ}	Output Disable Delay	Α		14	30	ns
t _{PZL}		Α		14	30	ns
^t PZH.	Output Enable Delay	Α	1.00	24	-50	ns

Note: Input rise and fall time (10%-90%) = 2.5 ns.

^{*} See timing diagram for explanation of parameters.

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITION				MIN TY	MAX	UNIT
V _{IL}	Low-level input voltage						0.8 †	٧
VIH	High-level input voltage	is a second of the second of t		20 146 20 1419		2†		٧
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18 mA			e grande	-1.5	٧
I _{IL}	Low-level input current	V _{CC} = MAX	V _I = 0.45 V				-250	μΑ
l _{IH}	High-level input current	V _{CC} = MAX	V ₁ = 2.4 V				50	μА
ւկ։	Maximum input current	V _{CC} = MAX	V _I = 5.5 V				1	mA
				57413A	12 mA	a Paris		
			I _{OL} (Data outputs)	67413A	24 mA			
v_{OL}	Low-level output voltage	V _{CC} = MIN	I _{OL} (IR, OR)	5/67413A, 67413	8 mA††		0.5	V
			I _{OL} (Flag outputs)	5/67413A, 67413	8 mA			
			IOH (Data outputs)		-3.0 mA			-3
V _{OH}	High-level output voltage	V _{CC} = MIN	I _{OH} (IR,OR)	5/67413, 67413	-0.9 mA	2.4		V
			IOH (Flag outputs)	0/413	-0.9 mA	K.		
los	Output short-circuit current*	V _{CC} = MAX				-20	-90	mA
^I HZ	~	V _{CC} = MAX	V _O = 2.4 V			+20	μΑ	
ILZ	Off-state output current	V _{CC} = MAX V _O = 0.4 V			20	μА		
^l cc	Supply current	V _{CC} = MAX. Inputs low, outputs open (5/67413A/67413)			413)		**240	mA

^{*} Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

Functional Description

Data Input

After power up the Master Reset is pulsed low (Figure 10) to prepare the FIFO to accept data in the first location. Master Reset must be applied prior to use to ensure proper operation. When Input Ready (IR) is HIGH the first location is ready to accept data from the Dx inputs. Data then present at the data inputs is entered into the first location when the Shift-In (SI) is brought HIGH. A SI HIGH signal causes the IR to go LOW. Once data is entered into the first cell, the transfer of data in any full cell to the adjacent (downstream) empty cell is automatically activated by an on-chip control. Thus data will stack up at the end of the device (while empty locations will "bubble" to the front when data is shifted out). tpT defines the time required for the first data to travel from input to the output of a previously empty device. When SI is brought LOW and the FIFO is not full, IR will go HIGH, indicating more room is available. If the memory is full, IR will remain LOW.

Data Output

Data is read from the ${\sf O}_{\sf X}$ outputs. When data is shifted to the output stage, Output Ready (OR) goes HIGH, indicating the

presence of valid data. When the OR is HIGH, data may be shifted out by bringing the Shift Out (SO) HIGH. A HIGH signal at SO causes the OR to go LOW. Valid data is maintained while the SO is HIGH. When SO is brought LOW the upstream data, provided that there is valid upstream data, is shifted to the output stage. When new valid data is shifted to the output stage, OR goes HIGH. If the FIFO is emptied, OR stays LOW and Data output will not be valid.

Input Ready and Output Ready may also be used as status signals indicating that the FIFO is completely full (Input Ready stays LOW for at least tpT) or completely empty (Output Ready stays LOW for at least tpT).

AC Test and High-Speed App. Notes

Since the FIFO is a very-high-speed device, care must be exercised in the design of the hardware and the timing utilized within the design. The internal shift rate of the FIFO typically exceeds 60 MHz in operation. Device grounding and decoupling is crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. Monolithic Memories recommends a monolithic ceramic capacitor of 0.1 µF directly between VCC and GND with very short lead length. In addition,

^{**} See curve for I_{CC} vs. temp.

[†] There are absolute voltages with respect to GND (PIN 8 or 9) and includes all overshoots due to test equipment.

^{††} Care should be taken to minimize as much as possible the DC and capacitive load on IR and OR when operating at frequencies above 25 MHz.

care must be exercised in how the timing is set up and how the parameters are measured. For example, since an AND gate function is associated with both the Shift-In-Input Ready combination, as well as the Shift-Out-Output Ready combination, timing measurements may be misleading, i.e., rising edge of the Shift-In pulse is not recognized until Input Ready is HIGH. If Input Ready is not high due to (a) too high a frequency, or (b) FIFO being full or effected by Master Reset, the Shift-In activity

will be ignored. This will affect the device from a funcitonal standpoint, and will also cause the "effective" timing of Input Data Hold time ($T_{\rm IDH}$) and the next activity of Input Ready ($T_{\rm IRL}$) to be extended relative to Shift-ingoing HIGH. This same type of problem is also related to $T_{\rm IRH}$. $T_{\rm ORL}$ and $T_{\rm ORH}$ as related to Shift-Out. Data outputs driving a bus should be limited to 10 MHz frequency. For high-speed applications, proper grounding technique is essential.




Figure 1. Input Timing




Figure 2. Typical Waveforms for (25) 35 MHz Shift-In Data Rate [(57413A) 67413A]




Figure 3. The Mechanism of Shifting Data into the FIFO

- 1) Input Ready HIGH indicates space is available and a Shift-In pulse may be applied.
- (2) Input Data is loaded into the first word. The Data from the first word is released for "fall-through" to second word.
- 3 Input Ready goes LOW indicating the first word is full.
- Shift-In going LOW allows Input Ready to sense the status of first word. The first word is now empty as indicated by Input Ready HIGH.
- (5) If the second word is already full then the data remains at the first word. Since the FIFO is now full Input Ready remains low. Note: Shift-In pulses applied while Input Ready is LOW will be ignored (See Figure 5).




Figure 4. Data is Shifted in Whenever Shift In and Input Ready are Both HIGH

- 1 FIFO is initially full.
- ② Shift Out pulse is applied. An empty location starts "bubbling" to the front.
- (3) Shift In is held HIGH
- 4 As soon as Input Ready becomes HIGH the Input Data is loaded into the first word.




Figure 5. Output Timing

- 1 The diagram assumes that at this time, words 63, 62 and 61 are loaded with A, B and C Data, respectively.
- ② Output data changes on the falling edge of SO after a valid Shift-Out Sequence, i.e. OR and SO are both high together.




Figure 6. Typical Waveforms for (25) 35 MHz Shift-Out Data Rate (57413A) 67413A

- 1) The diagram assumes that at this time words 63, 62 and 61 are loaded with A, B and C Data, respectively.
- 2 Data in the first crosshatched region may be A or B Data.




Figure 7. The Mechanism of Shifting Data Out of the FIFO

- (1) Output Ready HIGH indicates that data is available and a Shift-Out pulse may be applied.
- Shift-Out goes HIGH causing the contents of word 62 (B-Data) to be released for fall-through to word 63. Output data remains as valid A-Data while Shift-Out is HIGH.
- Output Ready goes LOW.
- (4) Shift-out goes LOW causing Output Ready to go HIGH and new data (B) to appear at the data outputs.
- (5) If the FIFO has only one word loaded (A-Data) then Output Ready stays LOW and the output data becomes invalid.




Figure 8. tpT and tOPH Specification

(1) FIFO initially empty.




Figure 9. Data is Shifted Out Whenever Shift Out and Output Ready are Both HIGH

- (1) Word 63 is empty.
- 2 Output Ready goes HIGH indicating arrival of the new data.
- (3) New data (A) arrives at the outputs (word 63).
- Since Shift Out is held HIGH, Output Ready goes immediately LOW.
- (3) As soon as Shift Out goes LOW the Output Data is subject to change. Output Ready will go HIGH or LOW depending on whether there are any additional upstream words in the FIFO.




Figure 10. Master Reset Timing

(1) FIFO is partially full.




Figure 11. t_{AEH}, t_{AEL} Specifications

1) FIFO contains 9 words (one more than almost empty).




Figure 12. t_{AFH}, t_{AFL} Specifications

1 FIFO contains 55 words (one short of almost full)




Figure 13. tHFL, tHFH Specifications

1 FIFO contains 31 words (one short of half full).




Figure 14. 64x15 FIFO with 5/67413A/67413

FIFOs are expandable in width. However, in forming wider words two external gates are required to generate composite Input and Output Ready flags. This requirement is due to the different fall through times of the FIFOs.

The Property of





Figure 15. Application for 5/67413A "Slow and Steady Rate to Fast 'Blocked Rate'"

Note: Cascading the FIFO's in word width is done by ANDing the IR and OR as shown in Figure 14.

Die Configuration



Serializing First-In-First-Out (FIFO) 64x8/9 Memory

67417

Features/Benefits

- High-speed 28-MHz serial shift-in/shift-out rate
- 10-MHz parallel shift-in/shift-out rate
- Three-state outputs with Hi-current drive
- · Cascadable at parallel port only
- Half-full flag (32 or more)
- Selectable 64x8 or 64x9 FIFO configuration thus providing "frame mark bit"


Typical Applications

- LAN equipment
- Data communication
- Office automation
- Microcomputers
- Minicomputers
- Disk/tape controllers

Description

The 67417 is a serializing/deserializing FIFO. This FIFO, the first one of its type in the industry, is organized 64 words \times 8/9 bits wide. Like traditional Monolithic Memories' FIFOs it is cascadable, but only at the parallel port.

Pin Configuration



Ordering Information

PART NUMBER	PACKAGE	TEMPERATURE	DESCRIPTION
67417	J	Com	64x9

In addition, the device has the ability to connect directly to a system bus. These features make it a complete "sub-system on a chip."

The FIFO basically has three modes of operation;

- 1. Serial in to parallel out
- 2. Parallel in to serial out
- Serial in to serial out (requires non-standard logic level on PDIR).

In the first mode, serial data can be accepted at up to 28 MHz and the FIFO outputs parallel data at up to 10 MHz. Similarly, in the alternate mode parallel data can be transformed into serial data. Please refer to appendix for detailed description.

Pin Names


P0-P8	Parallel Data
PS.	Parallel Shift In/Out
PR	Parallel Input/Output Ready
POE	Parallel Output Enable
SID	Serial Input Data
SIS	Serial Input Shift
SIR	Serial Input Ready
SOD	Serial Output Data
sos	Serial Output Shift
SOR	Serial Output Ready
PDIR	Parallel Port Direction
WL	Word Length
MR	Master Reset
HF	Half Full Flag
VCC	VCC
GND	Ground

NOTE: Please call Monolithic Memories for introduction dates

TWX: 910-338-2376


Monolithic MM Memories

Block Diagram



Die Configuration

Die size = 162x269 mils



Absolute Maximum Ratings

Supply voltage V _{CC}	 	0.5 V to 7 V
Input voltage		1.5 V to 7 V
Off-state output voltage		
Storage temperature		

Operating Conditions

SYMBOL	PARAMETER	FIGURE	MIN	NL MAX	UNIT	
V _{CC}	Voltage		4.75	TYP 5	5.25	V
TA	Operating free-air temperature		0		75	† °C
'A	SERIAL INPUT PARAMETERS					1 -
f _{SIN}	Max. Serial Shift-In Rate	1			28	MHz
tsish	Serial Shift-In HIGH time	1	23			ns
t _{SISL}	Serial Shift-In LOW time	1	12			ns
tSIDS	Serial Input Data Setup time	1	14			ns
tSIDH	Serial Input Data Hold time		0 -			ns
^t SIRHS	Recovery Time Serial Input Ready † to Serial Input Shift †	1	0			ns
	SERIAL OUTPUT PARAMETERS					
fSOUT	Max. Serial Shift-Out Rate	1			28	MHz
tsosh	Serial Shift-Out HIGH time	3	15			ns
tsosl	Serial Shift-Out LOW time	3	15	14 P. S.		ns
^t ORHS	Recovery time Serial Output Ready † to Serial Output Shift †	3	5			ns
	WORD LENGTH PARAMETERS					
^t SWL	Setup SIS, SOS	1,3	18			ns
^t HWL	Hold SIS, SOS	1,3	3			ns
	PARALLEL PORT PARAMETERS					
fp	Parallel shift-in/shift-out rate	8			10	MHz
t _{PSH}	Parallel Shift-In/Out HIGH time	5/8	30			ns
t _{PSL}	Parallel Shift-In/Out LOW time	5/8	30			ns
^t PIDS	Parallel Input Data Setup time	5	-5			ns
^t PIDH	Parallel Input Data hold time	5	35			ns
^t PDIRSL	Shift LOW to parallel direction transition	14	50			ns
^t PDIRSH	Parallel direction transition to Shift HIGH	14	50			ns
^t PRHS	Parallel Ready to Parallel Shift Low	10/11	30			ns
	MASTER RESET PARAMETER				San San	
t _{MRW}	Master Reset LOW time	12/13	40			ns

egen it in paka untiperakish k

Switching Characteristics Over Operating Conditions

SYMBOL	PARAMETER	FIGURE	MIN	COMMERCIAL TYP	MAX	UNIT
	SERIAL INPUT PARAMETERS				a new e	
t _{SIRL}	Serial Input Shift † to Serial Input Ready LOW	2		3000	23	ns
^t SIHFH	Serial Input Shift † to Half-Full Flag HIGH	7			1.3	μS
	SERIAL OUTPUT PARAMETERS				\$1.27E.	30,45,4
tsorl t	Serial Output Shift 1 to Serial Output Ready LOW	4	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		23	ns
tson	Serial Output Shift 1 to Serial Output data	3	sati, la		23	ns
^t ODRH	Serial Output Data valid to Serial Output Ready HIGH	3	0	25	ing.	ns
t _{SOHFL}	Serial Output Shift 1 to Half-Full LOW	7.			1.3	μS
	PARALLEL INPUT/OUTPUT PARAMETERS					
t _{PSPRL}	Parallel Shift 1 to Parallel Ready LOW	5/8			65	ns
t _{PSPRH}	Parallel Shift↓to Parallel Ready HIGH	5/8/10	14 M (. 80	ns
^t PSHFH	Parallel Shift-In↓to Half-Full HIGH	6	i selet t i se		1.3	μS
^t PSHFL	Parallel Shift-Out ↓ to Half-Full LOW	9			1.3	μS
	PARALLEL OUTPUT PARAMETERS	. Taray	: 100 - 1			
^t PODH	Minimum Parallel Shift ↓ to Ouput data	8	20			ns
t _{POD}	Maximum Parallel Shift ↓ to Output data	8		e valous que	60	ns
tPODV	Minimum Output data valid to parallel ready HIGH	8	0	15	12.15	ns
	OTHER PARAMETERS					1. 1. 1. 1
t _{PT}	Fall-through time	10/11/16/17			2.6	μS
t _{IPH}	Parallel Input Ready pulse HIGH	11	30			ns
^t OPH	Parallel Output Ready pulse HIGH	10	30	Den State of the S		ns
^t MRO	Master Reset ↓ to Data Out LOW	12	127		65	ns
^t MRSIRL	Master Reset ↓ to Serial Input Ready LOW	12			40	ns
^t MRSIRH	Master Reset 1 to Serial Input Ready HIGH	12			40	ns
^t MRPRL	Master Reset ↓ to Parallel Ready LOW	12/13	V		40	ns
^t MRPRH	Master Reset † to Parallel Ready HIGH	13	7 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	Maria Jawa Saka Basa	30	ns
^t MRSORL	Master Reset ↓ to Serial Output Ready LOW	13			40	ns
tMRHFL	Master Reset ↓ to Half-Full LOW	12/13			60	ns
^t PDIROR	Parallel Direction change to new Output Ready	14	a otaka		60	ns
^t PDIROD	Parallel Direction change to Output data valid	14		7. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	60	ns
^t PDIRPZ	Parallel Direction change to Parallel Output data Hi-Z	14	100	edeward volume	35	ns
^t PDIRSZ	Parallel Direction changes to Serial Output-data Hi-Z	14		Alexandria A. S. Asia	80	ns
^t PZX	Output enable time POE to P0-8	15	16 Test Av		30	ns
t _{PXZ}	Output disable time POE to P0-8	.15	Tara ayar	Ayte Ayes	35	ns


Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMET	TER .	TEST CONDITIONS				COM MIN TYP MAX		
V _{IL}	Low-level input vo	ltage						0.8†	V
V _{IH}	High-level input vo	oltage					2†		V
V _{IC}	Input clamp voltag	је	V _{CC} = MIN	I _I = -18 mA				-1.5	V
կը	Low-level input cu	irrent	V _{CC} = MAX	V _I = 0.4 V				-0.4	mA
I _{IH}	High-level input current		V _{CC} = MAX	V _I = 2.4 V				0.1	mA
11	Maximum input cu	ırrent			V _I = 5.5 V			0.4	mA
		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			-04 A	0-80°C		0.58	
.,	Low-level output voltage	V - MAINI	Data Outputs P0-P8, SOD	I _{OL} =24 mA	25°C	San Agen	0.55] ,	
VOL		V _{CC} = MIN	1010,002	I _{OL} = 16 mA	0-80°C		0.5	7	
				All other outputs	I _{OL} =8 mA			0.5	1
VOH	High-level output	voltage	V _{CC} = MIN	I _{OH} = -3 mA	_{-l} = −3 mA		2.4		٧
los	Output short-circ	uit current*	V _{CC} = MAX	V _O = 0 V		14.5	-20	-90	mA
l _{LZ}	Off-state	SOD	1/ - 1447	V _O = 0.4 V			ระดังการกรรมกร้าน เกรดีงการกรรมกร้าน	-100	μΑ
lHZ	output current*			V _O = 2.4 V			76 J. 186	100	mA
lcc	Supply current		V _{CC} = MAX			350	mA		
ο _V	PDIR non-standa over voltage	rd	Serial-In, Serial-Out		10	16	V		

^{*} Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.


Test Waveforms

TEST	S = OPEN	S = CLOSED	OUTPUT WAVEFORM-MEAS-LEVEL
All t _{PD}		All t _{PD}	V _{OH} 1.5 V
t _{PXZ}	t _{PHZ}	^t PLZ	V _{OH} 0.5 V 2.8 V 0.0 V
t _{PZX}	^t PZH	^t PZL	2.8 V V _{OH}




[†] This is an absolute voltage with respect to device GND (pin 12) and includes all overshoots due to test equipment.

ICC VS Temperature



Definition of Waveforms



- ① FIFO is full.
- 3 Shift-out (serial or parallel) is asserted, SIR goes High.
- 3 SIS can be asserted t_{SIRHS} after serial input ready changes from low-to-high.

Figure 1. Serial Input Timing






Figure 2. FIFO Full Specification (tSIRL)

Definition of Waveforms (cont'd)



- ① FIFO is empty, output ready remains Low and shift-out cannot be applied.
- ② After a word is shifted in, output ready goes High and shift-out can be applied.


Figure 3. Serial Output Timing



① After the last shift-out, output ready goes Low indicating FIFO is empty.

Figure 4. FIFO Empty Specifications (tSORL),


Definition of Waveforms (cont'd)



NOTE: PDIR = High for the mode parallel-in to serial-out. Parallel ready is an output flag from the FIFO indicating that a word can be loaded into the FIFO.


- ① FIFO is not full and ready for input:
- ② PS (In) is asserted, shifting in parallel data P0-8.
 PR (In) goes Low indicating parallel port is in use and no longer ready.
 PR (In) will remain Low as long as PS (In) remains High.
- ① PS (In) has gone Low, allowing recent word to propagate through FIFO, PR (In) returns High when ready for more input.

Figure 5. Parallel Input Shift Timing



① for P_{DIR} = High, the direction is parallel-in to serial-out. After the 32nd shift-in, the half-full flag is set to High, and remains High, indicating the presence of 32 or more words.


Figure 6. Half-full Flag Specifications on Parallel (tpshfh)



- ① When there are 31 words in the FIFO, the next shift-in on the 32nd word sets the half-full flag (HF) High indicating that there are 32 or more words.
- ② As soon as one word is partially shifted out, HF goes Low indicating there are less than 32 words.

Figure 7. Half-full Flag Specification on Serial Operation (tSIHFH, tSOHFL)


Definition of Waveforms (cont'd)



NOTE: For above conditions P_{DIR} = Low indicating that the direction is from serial-in to parallel-out. Thus parallel ready indicates the output status.

- ① FIFO is not empty and at least one word is valid and ready at P0-8 outputs.
- ② PS (Out) is asserted, shifting out parallel data. Data remains valid, but: PR (Out) goes Low to indicate parallel port is in use and no longer ready. PR (Out) will remain Low as long as PS (Out) remains High.
- ③ PS (Out) has gone Low, allowing data word to be shifted out. Next data word appears at output and PR (Out) is asserted to indicate valid data ready.


Figure 8. Serial-in to Parallel-out Specifications (tpOD, tpODH, tODV)



NOTE: For PDIR = Low the direction is serial-in to parallel-out.

 When a word is shifted out and the half-full flag goes Low, 31 words or less are in the FIFO.

Figure 9. Half-full Flag Specification on Parallel Shift-out (tpSHFL)




NOTE: PDIR = Low indicating serial-in to parallel-out.

- ① FIFO initially empty.
- ② PS (Out) held High.

Figure 10. tpspRH, tpT, tpOH Specifications (Serial Input Mode)


Definition of Waveforms (cont'd)



NOTE: PDIR = High (parallel-in to serial-out).

- ① FIFO is full.
- ② PS (I) held High.

Figure 11. Fall-through Specifications




NOTE: PDIR = Low.

- ① PR (O) and HF go Low.
- ② After MR goes High, SIR goes High.

Figure 12. Master Reset Timing Serial-in to Parallel-out


Definition of Waveforms (cont'd)



NOTE: PDIR = High.

- ① SOR and HF go Low.
- ② Affter MR goes High, PR(I) goes High.

Figure 13. Master Reset Timing (Parallel-in to Serial-out)



NOTE: When the FIFO is used as a stack, change the port direction before the FIFO is full; otherwise, data may be lost.

Figure 14. PDIR Transition Parameters




Figure 15. Parallel Port Enable and Disable Timing

Definition of Waveforms (cont'd)




Figure 16. tpT Specification (Shift-in to Serial Output Ready)





Figure 17. tpT Specification (Shift-in to Serial Input Ready)

Appendix Detailed Functional/Description for 67417

The 67417 is a serializing FIFO intended as a one-chip solution for data buffering and serializing/deserializing. It can be successfully used for interfacing parallel-format computing equipment to serial-format data communications and mass-memory equipment.

Parallel Port

This is a fully bidirectional port, and it operates at a more conservative data rate of 10 MHz. The input-staging register (ISR) internally controls the parallel input data port bus signals. Likewise the OSR internally controls the parallel output data port. The ISR data outputs drive the parallel data inputs to the cell array, and the OSR inputs are likewise driven by the final parallel data stage of the cell array



Basically the major internal subsystems of the 67417 are:

- (i) The serial input port
- (ii) The serial output port
- (iii) The parallel port
- (iv) The FIFO control logic and
- (v) The cell array

Serial Port

The two serial ports (input and output) are entirely separate which allows a high-speed data rate of 28 MHz. These serial ports do not share data pins, control pins, or internal circuits. However, since the serial output data is a three-state output, the serial data ports could be connected together in the normal serial-parallel operation mode with separate SOR and SIR status signals.

The serial input port interface consists of the Serial Input Ready (SIR) output, Serial Input Data (SID) input, and the Serial Input Shift (SIS) clock input. Unlike the analogous SI and IR signals on the 67401/2, SIS and SIR do not accomplish a "handshake" with the rest of the logic of the system which incorporates the 67417; rather SIR is asserted whenever the 67417 is still capable of receiving at least one more bit. SIS is a positive edge-triggered input which sequences the serial input control logic. This logic in turn controls SIR and the 8/9-bit Input Staging Register (ISR).

The serial output port interface is the dual of the above, with a Serial Output Data (SOD) output, a Serial Output Shift (SOS) clock input, and a Serial Output Ready (SOR) status output. SOR is asserted whenever at least one more bit is available at the output. SOS is a positive edge-triggered input which sequences the 8/9-bit Output Staging Register (OSR). Serial Output Data is automatically three-stated whenever the serial output port is

disabled (during Master Reset) and PDIR = Low. The parallel port is controlled by Parallel Shift (PS) input and Parallel Direction Input (PDIR). Parallel Ready (PR) is the handshake/status output. At the Parallel Port PS and PR do accomplish a handshake with the outside world as SI, IR, SO and OR on the 67401/2.

Modes of Operation

There are three modes in which the 67417 can operate

- (i) Parallel-in to serial-out
- (ii) Serial-in to parallel-out and
- (iii) Serial-in to serial-out.

In the parallel-in to serial-out mode, PDIR = HIGH. Thus Parallel Shift (PS) acts as a Shift In (SI) and similarly, Parallel Ready (PR) as Input Ready (IR).

Similarly for serial-in to parallel-out mode, PDIR = LOW, and Parallel Shift (PS) acts as a Shift Out (SO) and Parallel Ready (PR) as Output Ready (OR).

If the direction mode for a particular application of the 67417 is not intended to change during system operation, the PDIR input should be strapped to a logic LOW or HIGH.

In the serial-in to serial-out mode, PDIR = 10 V minimum.

The parallel port does not function during this mode and is three-stated. The direction operating mode should not be changed if the FIFO is FULL otherwise stored data will be lost.

Cell Array

The 67417 cell array can function either as a 64x8 FIFO (with the 9th bit padded to a zero) or as a 64x9 FIFO, according to the setting of the word length (WL) control input. Like the PDIR

control input, WL can be switched at electronic speeds during system operations; but if the word length of a particular 67417 is never to change during system operation, WL for that part can be strapped to ground or V_{CC} .

It is a permissible 67417 mode of operation to almost fill the FIFO (there should be at least two empty locations) with WL set to 8-bit operation, then switch WL to 9-bit operation (WL = HIGH) to load one more word plus a frame marker in the last bit, and then switch PDIR and unload the 67417 in a 9-bit mode. This sequence of operations has the effect of providing a "frame marker bit" in the ninth bit of the last word loaded. The corresponding 9th bits will have been zeroed by the 67417 internal logic for all the other words in the frame since they were loaded while the 67417 was operating as an 8-bit device.

It is, however, the system designer's responsibility to avoid changing PDIR inputs when only part of an 8- or 9-bit word has been received or transmitted. In general, if such a change occurs, the part in general will try to add zero bits to pad out the impacted word to assume full length.


Half-Full Flag

This status output indicates when the 67417 statically contains 32 words or more. This provides an indication to send in more data if the device is operated in a mostly-empty mode or send out more data if the 67417 is operated in a mostly-full mode.

Cascading


The 67417 is designed to be cascaded at the parallel port only, due to very high data transfer rates at the serial ports. Cascading two 67417's is accomplished by connecting Parallel Input/Output Ready (PR) of each part to control the Parallel Shift In/Out (PS) of the other part, with one FIFO in serial-in to parallel-out mode, and the other FIFO in parallel-in to serial-out mode. The combined effect of this is a reversible 128x8 or 128x9 serial-in serial-out FIFO. The 67417 can not be cascaded at the serial ports because SIR and SOR are not acknowledged signals but rather status signals only.

Applications



NOTE: It can shift in data serially in the multiples of 8- or 9-bit according to WL.

Figure 18. 512/576x1 Serial-in to Serial-out Mode



- * SIPO = Serial-in to Parallel-out.

 ** PISO = Parallel-in to Serial-out.

Figure 19. Cascading of Two 'S417s for Serial-in to Serial-out Operation as a 128x9 (1152x1) FIFO




Figure 20. An Example of an Expansion Scheme for a 64x18 Parallel-to-Serial FIFO

An 18-bit data word is multiplexed into the two 67401/2 FIFOs. Since the 67417 FIFO is cascadable at the parallel port only, two

67401/2 FIFOs were used along with the 67417 to obtain the appropriate organization.




Figure 21. Another Example of an Expansion Scheme for a 64x18 Parallel-in to Serial-out FIFO Two 67417 FIFOs Are Used to Implement a 64x18 Parallel-in to Serial-out FIFO




Figure 22. A Multiprocessing System

Each processor unit on the left has its own communication interface which consists of a serializing FIFO. The serial data link can operate in either direction 1 or direction 2 which is decided by the Decision logic. In direction 1 either of the slave units send the data to the master over the serial link, with its respective 67417 operating in parallel-in to serial-out mode (PISO1). While

the 67417 for the master unit operates in serial-in to parallel-out mode (SIPO1). The direction 2 has the FIFOs (67417) operating in the reverse direction from the above case. Decision logic determines the priority of the slave processors to use the serial link.

	医格尔诺 人名马	
등 이 항상 교육하는 이		新
	#1044	5 F166
		338437 33
		100
그 선택하는 경기 전 기업이 되었다.		4 a
		STANK AND
	N .	Cua
	11	Sys
	— \	·
	1.53	See 3
	ara Galer a	MALE STREET
	V	
		\ 1
		/
바다 하시네 이 자시에게 되었다.	/	Δri
		All
	_ /	
	7/	等级 其
	V	3965
	.	
Malang Self Cwall Company		547 ST 357
[항공개요 경기 시시 중요 시 기타일		
		Dou
		Dou
		14 M
		100 mg/s
		10 May 18 Ma
		(A. 1) (S. 1)

Introduction
roducts Division
PROM
PLE™
®/HAL® Circuits
Blocks/HMSI™
FIFO
Memory Support
ments and Logic
and the street that will also also the
Itipliers/Dividers
Itipliers/Dividers 8-Bit Interface

ECL10KH

General Information

Package Drawings

Advanced Information

Representatives/Distributors

Table of Contents MEMORY SUPPORT

Contents for Section 8	8-2	SN74S409-3/DP8409-3 Multi-Mode Dynamic RAM	
Memory Support Selection Guide	8-2	Controller Driver	8-27
Improving Your Memory with		SN54/74S700/-1 8-Bit Dynamic RAM Driver	
'S700-Family MOS Drivers	8-3	with Three-State Outputs	8-51
Dynamic RAM Controller/Driver SN74S408/		SN54/74S730/-1 8-Bit Dynamic RAM Driver	
SN74S408/DP8408 Dynamic RAM		with Three-State Outputs	8-51
Controller Driver	3-10	SN54/74S731/-1 8-Bit Dynamic RAM Driver	
SN74S408-2/DP8408-2 Dynamic RAM		with Three-State Outputs	8-51
Controller Driver 8		SN54/74S734/-1 8-Bit Dynamic RAM Driver	
SN74S408-3/DP8408-3 Dynamic RAM		with Three-State Outputs	8-51
Controller Driver 8	3-10	HDI-6600-8 Quad Power Strobe	8-61
SN74S409/DP8409 Multi-Mode Dynamic RAM		HDI-6600-5 Quad Power Strobe	8-61
Controller Driver 8	3-27	HDI-6600-2 Quad Power Strobe	8-61
SN74S409-2/DP8409-2 Multi-Mode Dynamic RAM			
Controller Driver	8-27		

Memory Support Selection Guide

Dynamic RAM Controllers

DESCRIPTION	PART NUMBER	APPLICATIONS	PINS
Multi-mode DRAM	SN74S408-3		
Controller/Driver	SN74S408-2	16K, 64K DRAMs	48
시간되다 되었다면 돼 이하다	SN74S408		
Multi-mode DRAM	SN74S409-3		
Controller/Driver	SN74S409-2	16K, 64K, 256K DRAMs	48
네트 현실, 레이트 아들이 회사 회사 교육	SN74S409		

8-Bit Dynamic-RAM Drivers

DRAM Drivers with complementary Enables	SN54/74S700/731-1	Pin-compatible with 'S210/241	20
DRAM Drivers with	SN54/74S730/734-1	Replaces Am2965/66; also pin compatible with	20
		'S240/244	

Power-Strobe Device

Quad Power/Logic Strobe	HD1-6600-8/HD1-16605-8 HD1-6600-5/HD1-6605-5	Useful to "power down" devices to reduce total system power	14
	HD1-6600-2/HD1-6605-2	to reduce total system power	

Improving Your Memory With 'S700-Family MOS Drivers

Chuck Hastings and Suneel Rajpal

Introduction

Today, fast-access-time high-density dynamic randomaccess-memory integrated circuits (DRAMs) are where it's at in the design of commercial computer memories of any size. from tabletop personal-computer memories to giant mainframe memories; magnetic cores are, now, "but a distant memory." As a computer-scene corollary to Parkinson's First Law^{r1}, "Work expands to fill the time available," it is observably always true that "Computer software expands to fill the memory available." Thus, the rapid advancements which have been made in the cost, density, availability, second-source standardization, and reliability of DRAMs have generally come just in the nick of time to keep up with the computer industry's insatiable demand for ever-larger main memories. To pick but one example, the Hewlett-Packard 3000-series minicomputer family was originally introduced with a maximum main-memory configuration of 131,072 bytes; today, the maximum configuration is 8,388,608 bytes, and plans for even larger configurations are already taking shape.

Unfortunately, the technological advancements in the peripheral integrated circuits needed to drive all of these DRAMs have, to say the least, been noticeably less rapid. The usual design practice has been to drive large DRAM arrays with high-current buffers such as 'S240s, coupled with external series resistors in the driven signal lines. Now, with the introduction of the Monolithic Memories 'S700/730/731/734 MOS drivers, the memory designer's task is greatly simplified.

The 'S700, 'S730, 'S731, and 'S734 are fast and powerful Schottky-technology TTL 8-bit buffers, specialized to drive large numbers of dynamic RAMs. Their internal design is particularly well adapted to driving signal lines with lots and lots of distributed capacitance. They are drop-in, pincompatible replacements for the respective first-generation 'S240-family high-current drivers — 'S210, 'S240, 'S241, and 'S244, which excel for their intended high-current applications or even for lumped-capacitance applications but can be awkward to use in typical DRAM memory-board designs.



"...THE MONOLITHIC MEMORIES '5700, '5730, '5731, AND '5734 ARE...SPECIALIZED TO DRIVE LARGE NUMBERS OF DYNAMIC RAMS..."

So that you understand the essentials of what you need to know to design memory boards which work, we'll first take a quick glance at the electrical situation, complete with equations. Don't worry — we won't actually *derive* these equations here; derivations are readily available in the literature^{12, 13}, and our purpose is simply to motivate some otherwise arbitrary-sounding statements as to what constitutes good layout practice. Following that, we'll present the rationale behind the various members of the family and their differing functional behavior or "architecture." Finally, we'll discuss some pragmatic design issues; how to avoid information loss due to glitches in battery-backup-protected memory systems during power failure, and when and where to use the 'S700 and 'S731 complementary-enable parts.

The Memory-Board Design Problem

The central problem facing the designer of a memory board is to drive a large number of highly-capacitative DRAM address. data, and control inputs just as fast as they can safely be driven, since memory speed (like memory size) is something which computer-system designers can never get quite enough of. Typically, a designer places from 70 to 300 DRAMs on a single board. Now, the address and data inputs of a DRAM have very non-negligible input capacitances — 3.5 picofarads. (pf) typical, and 5 or even 7 pf worst-case; the control inputs may have as much as 10 pf worst-case. Assuming 5 pf, the total capacitance per address or data line per board must by simple multiplication fall between 350 pf and 1500 pf — even more when the capacitance of the printed-circuit-board (PCB) wiring traces is reckoned with. These numbers are not at all the sort of numbers you normally see on the data sheets for most of the industry-standard 8-bit buffers - those have for many years conventionally been specified by all vendors at 15 pf, 50 pf, etc. apparently according to the proposition that "small is beautiful," i.e., the logic delays and waveforms come out more agreeably at those numbers.

In keeping with motherhood and apple pie, the memoryboard design obviously must be optimized for speed, reliability, physical area, and dollar cost: the topology (the physical organization and length of the wiring traces) and the number of drivers are chosen accordingly. Since contemporary DRAMs receive their complete addresses in two pieces, a "row address" and a "column address" (corresponding to the cell layout within the DRAM chip), the speed of the address-driving circuits is particularly critical since the bit pattern transmitted on the address lines must be changed twice during each complete memory read or write cycle. In DRAM "architecture," the row and column addresses are of equal length, say n bits. and the width of the data word within the DRAM is one bit in most contemporary parts. The first DRAMs with this architecture, in the mid-1970s, had n = 6, and thus were $2^{12}x1 = 4096x1$ or "4K" DRAMs. By now, of course, such tiny DRAM sizes are obsolete, and even 16K (16384x1) DRAMs are a super-low-cost commodity. Much commercial design today is being done with 64K (65536x1) DRAMs, and even larger DRAMs are coming soon; 256K (262144x1) DRAMs pin-compatible with the usual 64K types have been announced.

When all of these factors are taken into account, the practical upper limit to how many DRAM inputs can be hung on one trace is usually thought to be in the range of 80 to 100. This limit has some implications with respect to word length and word organization. The combined effect of the system word length as seen by the computer programmer, the number of check-code bits used for whatever checking scheme is employed, and the number of different words simultaneously accessed on one memory operation is to make certain odd-sounding total word lengths popular:

Organization	Total Word Length	Data Word Length	Check Bits/ Word	Checking Scheme
17x4	68	16	1	Simple parity
72x1	72	64	8	Hamming code
39x2	78	. 32	7	Hamming code
22x4	88	16	6	Hamming code

Table 1. Common DRAM Memory-Board Organizations

Assumptions and Equations

The key to good memory-board design is optimization of the layout and impedance of the wiring traces, and the choice of efficient RAM drivers. In prototype wirewrapped boards, the characteristic impedance of a wire which is at a varying distance from a ground plane as it crosses hill-and-dale over other wires may be difficult to control or predict, but is likely to be within the range of 100 to 120 ohms. In production memory boards, however, it is often a good approach to use *microstrips* to interconnect the array of DRAMs. A microstrip is simply a PCB wiring trace over a ground plane, separated from that ground plane by a thin layer of insulating medium such as fiberglass. A cross section of a microstrip is shown in Figure 1.




Figure 1. Microstrip Cross Section

The equations needed to design a memory board for a DRAM array interconnected by microstrips are listed below. Their rationale and derivation can be found in references on the application of electromagnetic field theory to circuit-board design^{r2}, r3.

Z₀ = the characteristic trace impedance.

$$= \frac{87}{\sqrt{e_r + 1.41}} \ln \left(\frac{5.98h}{0.8w + t} \right) \text{ohms}$$

T_d = the trace propagation velocity.

 $= 0.0848 \sqrt{0.475e_r + 0.67}$ nsec/inch

C_O = the trace capacitance.

= 1000 (T_d/Z_0) pf/inch

C_d = the equivalent trace capacitance associated with each DRAM. It takes 0.5 inches to interconnect one DRAM.

= 3.5 pf/0.5 inch = 7 pf/inch

Z'₀ = the modified trace impedance due to the capacitive loading of the DRAMs.

$$= \frac{Z_0}{\sqrt{1 + C_d/C_0}}$$

T'_d = the modified trace propagation time due to the capacitive loading of the DRAMs.

$$= T_{d} \sqrt{1 + C_{d}/C_{o}}$$

Where:

er = the relative dielectric constant of the PC board.

h = the distance from the trace to the ground plane.

w = the width of the trace.

t = the thickness of the trace.

Design Approaches and Their Consequences

Very well then, let's charge right in and see what these formidable-looking equations predict will happen when a memory board is laid out in an obvious, common-sense manner. To make the example specific, we choose the 39x2 organization, so that from a circuit point of view the word length on the memory board is 78 bits. Now, each wiring trace has a capacitance (CTRACE) and an inductance (LTRACE) per DRAM; assuming that the DRAMs are deployed at uniform intervals along the trace, these values are determinable easily from the values per-unit-length from the microstrip equations just presented, once the spacing in inches between DRAMs has been specified. (The value for LTRACE has been buried in the equation for Zo above and won't appear in any subsequent equations.) To be specific, we'll make the realistic assumption of one DRAM per 1/2 inch of trace. Each DRAM input also has a capacitance (CDRAM) and an inductance (which we're justified in neglecting); we'll assume that these are uniform, although the most sophisticated designers consider distributions of DRAM capacitances. The electrical situation which results is shown in Figure 2:




Figure 2. Transmission-Line Equivalent of a Single DRAM Wiring Trace

Improving Your Memory with 'S700-Family MOS Drivers

Typically, this trace has the following characteristics:

= 5 (for G10 glass epoxy)

h = 30 mils w = 15 mils

= 3 mils

The following values can then be calculated using the appropriate equations:

 Z_{O} = 85 ohms T_{d} = 0.15 nsec/inch C_{O} = 1.76 pf/inch Z_{O}' = 38 ohms T_{d}' = 0.35 nsec/inch

If we just string the DRAMs right down the trace like Christmastree lights, it will take 39 inches of trace to connect all 78 of them. So the actual propagation delay of the drive signal as it surges down this trace will be T_{nl} times 39 inches, or 0.35x39 = 13.7 nsec.

Notice that we are embarked on a design which is *specific* to the properties, including CDRAM, of DRAMs which we are using; a final board design is inevitably, to some extent, "tuned" to a specific DRAM type. If CDRAM changes, even in what might be considered the favorable direction (smaller, obviously!), the trace impedance gets changed and the design may no longer be "tuned." But we won't worry about that here.

Now, an 'S240 driver, such as we have assumed to be driving the trace, has a signal rise time or fall time of anywhere from 2 nsec to 10 nsec, depending on semiconductor manufacturing parameters. (The rise time is, to be precise, defined as the time it takes for the output voltage to go from 10% of full-scale to 90% of full-scale; the fall time is the obvious converse.) A good rule-of-thumb for circuit-board designers is that twice the propagation delay of the trace should be less than the rise time or fall time of the driver in order to avoid serious signal reflections, in which a "reflected" electromagnetic wave comes bouncing back from the other end of the trace. In other words, 2x13.7 nsec + 27.4 nsec must be less than 2-to-10 nsec, which it obviously isn't. Hence there will be reflections on this line, and ringing of the signal will occur, resulting in a waveform in the trace which looks like that of Figure 3 for a High-to-Low transition at the 'S240 output. The amplitude of the ringing voltage in real systems may be as much as 2v or even 2.5v.




Figure 3. Line Ringing Due To Driver Mismatch

An 'S240 has a Schottky-driver output stage which may simplistically and approximately be represented as shown in Figure 4. When the 'S240 is driving to the logic High state, the

switch S may be thought of as in position #1; when it is driving Low, S is in position #2. The effective output impedance of the 'S240 is thus about 30 ohms when driving from a previous Low state to High, but only about 10 ohms when driving from High to Low — a 3:1 difference. Thus, as the large lower transistor in the output "totem-pole" structure turns on very fast because of this low impedance, the fall time is extremely fast, and when ringing occurs the result may be undershoot — the voltage in the trace actually falls below ground.

An obvious consequence of ringing in the signal trace is that the system designer must allow much longer for the driver voltages, as seen by the DRAM inputs, to settle down after a transition since the ringing may be severe enough to repeatedly cross the switching threshold for the DRAMs. If this settling only had to happen once per memory access it would be bad enough, but it happens twice — remember that first the row address, and then the column address, gets transmitted over the address lines. Thus the allowances made for ringing cause memory performance, as measured by access time and/or cycle time, to significantly deteriorate.




Figure 4. Typical Schottky-Driver Output Impedances

Even worse things can happen because of undershoot. First, if the voltage as seen by the DRAM inputs ever falls below -1.0v, that is, more than a volt below the steady-state PCB ground voltage at the DRAM ground pins, the contents of the "row-address registers" within the DRAMs can be altered. (Some DRAMs are supposed to be able to stand -2v for 20 nsec, but others just can't handle it.) Thus, if a write operation is in progress, the data word can get written helter-skelter into different address locations in different DRAMs (remember, each DRAM is just 1 bit wide!), so that the entire memory system very rapidly forgets everything it once knew. Second, the current surges resulting from severe undershoot may cause some 'S240-type drivers themselves to rather quickly self-destruct, which can be particularly annoying if they have been dip-soldered into place.

At this point it appears that our simple, common-sense first cut at memory-board layout is a naive recipe for disaster. So what can we do to improve on this naive approach and get the memory board to work?

First, we can series terminate the trace with a 10-ohm resistor to improve the impedance match. "Series termination" simply means that the resistor is located right at the 'S240 output, between it and the rest of the trace. 10 ohms is probably the minimum value for this resistor; other values of up to 33 ohms are also in use, according to the design context.

Second, much of our problem came about because of the sheer physical length of the trace, so we can modify the topology to cut that in half by having two "legs" rather than just

one off the driver output, which should essentially cut the propagation time for the trace in half.

Third, if need be, we could also vary the trace width, w, to change the trace impedance, Z_0 , to a value more to our liking, in order to fine-tune the design, but we won't pursue that possibility here.

The result is the significantly-different layout of Figure 5, with all of the cute little capacitors and inductors omitted for clarity (or actually for sheer laziness):




Figure 5. An Improved Lavout

When the calculations are repeated, it turns out that the propagation delay down each leg of the trace is half as much, or 6.9 nsec; and the output impedances of the 'S240-plus-series-resistor are now 40 ohms when driving from Low to High, and 20 ohms when driving from High to Low, which is only a 2:1 difference. The trace impedance seen by this 'S240-plus-series-resistor is that of two 38-ohm legs in parallel, or 19 ohms, which is a very much better match to its effective output impedance. Also, the series resistor acts to slow down the exceedingly-rapid fall time of the 'S240, to the point where it may not be a great deal less than (or may even exceed) twice the trace propagation delay. So, obviously, we're a lot better off than we were.

Unfortunately, we're still not home free. We've also slowed down the rise time of the 'S240, i.e., the Low-to-High transition, which we weren't intending to do since it wasn't a problem. What we really would like is for the Low-to-High transition time and the High-to-Low transition time to become virtually the same, i.e., "symmetric." Now, DRAM addresses and data have a generally unpredictable salt-and-pepper mixture of ones and zeroes, and there is no way to take advantage under system conditions of a circuit design with one of these transition times much faster than the other. So computer-systems people, who have to be brutal realists rather than cockeyed optimists if their systems are to work reliably under real-world assumptions, normally just take whichever of these two transition times is "worse" (that is, longer) as the "logic delay" of the part as it operates within a system. Which is only reasonable! And thus it comes about that a deterioration in transition-time symmetry translates as a deterioration in net system speed.

So what do we do next? Well, we could try applying the same improvements a second time, by breaking the trace into *four* legs; however, physically interconnecting these four legs then will add more trace length, so that topology has to be traded off against interconnection efficiency. What would just get us out of this whole mess is if we could get *inside* the 'S240 and put the series resistor someplace where it will result in the effective output impedance of the driver being the same whether it is driving from Low-to-High or from High-to-Low. But we can't do *that*. Can we? Can we???

The 'S700-Family Drivers to the Rescue

Well, we can't exactly get *inside* an 'S240 and stick in a series resistor. We can, however, pull the 'S240 out of the socket it is occupying, and pop in an 'S730 — which is a *pin-compatible drop-in replacement*, and has the series resistor in exactly the right place. If we had been using a different 'S240-family driver, we could still have done the same thing — an 'S734 replaces an 'S244, an 'S700 replaces an 'S210, and an 'S731 replaces an 'S241; more on the various part types shortly.

When thus popped in as 'S240-type driver replacements, 'S700, 'S730, 'S731, and 'S734 drivers will generally speed up the total effective access and cycle times for most DRAM boards. This speed improvement is achieved by a sophisticated, rather than a brute-force, circuit-design approach. We've already let the cat out of the bag; they feature a new type of output stage, incorporating a built-in series limiting resistor, designed to efficiently drive highly-capacitative loads such as arrays of DRAM inputs interconnected by typical printed-circuit-board (PCB) wiring traces. This series resistor is located in the ideal place — between the collector of the lower output transistor in the totem-pole structure and the output pin. (See Figure 6.)




Figure 6. The Dynamic-RAM-Driver Circuit Output Stage

Now that the all-important resistor is safely inside the drive chip, its value is chosen as 20-25 ohms, so that the *in-system* Low-to-High and High-to-Low transition times of the resulting driver output stage remain symmetric, *with* the series resistor accounted for, under a wide range of circuit-loading conditions. The equivalent to Figure 4 for this new improved output stage is:





Figure 7. Driver Output Stage for 'S700-Series Buffers

What does that additional resistor in the transistor buy you? Plenty, when coupled with the other design features incorporated into the 'S700, 'S730, 'S731, and 'S734. First, there is a balanced impedance of about 25 ohms for either the Low-to-High transition or the High-to-Low transition. Since the effective impedance for the Low-to-High transition is now considerably higher than it was when using an 'S240, the undershoot problem goes away — the output voltage can never have an undershoot worse than 0.5v. Ringing can still occur; however, the time taken to reach an acceptable zero level is smaller than it was when using an 'S240, as shown in Figure 8.

Another advantage of the 'S700, 'S730, 'S731, and 'S734 is the high-state output voltage, now guaranteed to reach at least V_{CC} -1.15v. Certain MOS DRAM inputs are specified to require a minimum V_{IH} of 2.7 volts. More on this and other specification issues in just a minute.



- $\mathbf{t_1}$ = TIME TO ACCEPTABLE "LOW" LOGIC LEVEL FOR THE 'S240 WITHOUT AN EXTERNAL RESISTOR.
- to = TIME TO ACCEPTABLE "LOW" LOGIC LEVEL FOR THE 'S730.

Figure 8. Comparison of Undershoots; 'S240 and 'S730

Undershoot control, balanced High-state and Low-state output impedances, and appropriate voltage levels make the 'S700, 'S730, 'S731, and 'S734 very efficient RAM drivers. Consequently, although 'S240-family buffers may exhibit greater speed under light loading conditions and may even sink larger currents when operated in test jigs, 'S700-family buffers are likely to perform better under *realistic system conditions* when driving large capacitive loads is a major factor in the application. There may even be some *non-DRAM* bus-driving applications where such is the case!

And, as small added bonuses, the designer no longer has to find the physical space on his/her board for the external limiting resistors, and the resistors themselves no longer have to be paid for, and nobody has to be paid to stuff them into place on production copies of the board. All in all, an across-the-board "win-win" situation.

Keeping the Family Straight

Of the four new buffers in the 'S700 family, two — the 'S730 and 'S734 — are alternate-source versions of the Am2965 and Am2966 respectively. These two parts were originally introduced

by AMD, which has also designated them alternatively as AmZ8165 and AmZ8166.


The other two buffers — the 'S700 and 'S731 — are complementary-enable versions of the 'S730 and 'S734 respectively, just as the 'S210 and 'S241 are complementary-enable versions of the 'S240 and 'S244. Complementary-enable parts excel in driving buses where the information to be placed on the bus can come from two different but physically adjacent origins, such as instruction addresses and data addresses in a bit-slice bipolar microcomputer system, or row-address fields and column-address fields on a DRAM memory board; more on this later.

These four new 'S700-family buffers may be grouped with Monolithic Memories' other buffers in a 2x2 matrix chart or "Karnaugh map," with the dimensions of this map chosen to be the assertiveness of the second-buffer-group enable input E_2 (here across the top, or X-axis) and the polarity of the databuffer logical elements themselves (here down the side, or Y-axis). This chart is Table 2 of "Pick the Right 8-bit or 16-bit Interface Part for the Job." in section 13 of this databook.

The logic symbols for each of these four parts are shown on the first page of the data sheet, in part-number order. Except for the differences already noted in the assertiveness of signal E₂, and in the output polarity of the data buffers, these parts are all mutually pin-compatible.

You will have an easier time keeping these four parts straight once you notice that the part number for one particular "architecture" of 'S700-series buffer is always the part number of the corresponding high-current buffer, plus 490. Since hundreds of 54/74 part numbers have already been assigned, even though not all of the corresponding parts are yet in production, obtaining part numbers with even this much method in the madness was not exactly a piece of cake! Anyhow, if you want to easily remember what the part number should be when you replace an 'S240-family buffer with an 'S700-family buffer, you must add 490 to its part number: e.g., 'S241 + 490 = 'S731, and so forth

Like other Monolithic Memories' 20-pin 8-bit interface circuits, the 'S700, 'S730, 'S731 and 'S734 come in the celebrated 300-mil SKINNYDIP® package. They also come in eutectic-seal-flatpack and leadless-chip-carrier packages.




"...THE '5700, '5730, '5731, AND '5734 COME IN THE CELEBRATED 300-MIL 'SKINNYDIP" PACKAGE ..."

A Few Subtleties Regarding 'S700-Family Driver Specifications

If you are used to regular run-of-the-mill TTL data sheets, you should become sensitive to the fact that in several respects the Monolithic Memories 'S700-family data sheet (and, to be fair to a friendly competitor, AMD's Am2965/6 data sheet) represents a substantial departure from this norm.

First, since 'S700-family MOS drivers are obviously intended to mingle freely in the MOS world, they are specified to operate properly with as much as a \pm 10% power-supply-level fluctuation over the entire commercial temperature range, instead of just the usual TTL \pm 5%. The \pm 10% standard is usual for MOS parts, but in the TTL world it is normally met only by selected military-version parts specified over the military temperature range. Thus, the $V_{\rm CC}$ seen by your commercial 'S700-series parts may fluctuate (even though you hope it won't) from 4.50v to 5.50v instead of only from 4.75v to 5.25v as for most commercial TTL.

Second, as already mentioned, an acceptable output logic High is considered to be V_{CC} -1.15v, or 3.85v assuming that your power supply really *i*s under control after all. MOS parts are specified to think they're still seeing a Low up to 0.8v at an input, and to be seeing a High above either 2.4v or 2.7v; in between is, of course, the usual transitional or no-mans-land region. In keeping with the needs of the MOS world, 'S700-family Low-to-High logic propagation delays are measured from when the *input* crosses the usual TTL threshold somewhere in this no-mans-land (say 1.5v) to when the *output* crosses 2.7v — *not* merely to when the output crosses the TTL threshold. Likewise, 'S700-family High-to-Low logic propagation delays are measured from when the input crosses the TTL threshold to when the output crosses 0.8v. (See Figure 9).



"... S700 FAMILY MOS DRIVERS... ARE SPECIFIED TO OPERATE PROPERLY WITH AS MUCH AS A ±10% POWER-SUPPLY-LEVEL FLUCTUATION OVER THE ENTIRE COMMERCIAL TEMPERATURE RANGE, INSTEAD OF THE USUAL TTL ±5%..."




Figure 9. S700-Family Output-Voltage-Level Specification Conventions

Third, both minimum and maximum propagation delays are specified (at 25° C and 5v), so that you don't need to worry about any unwanted consequences in your system if your memory-access time for some bit positions turns out to be unexpectedly low relative to that for other bit positions. Worst-case skew between two buffer elements on the same chip is also specified.

Fourth, in keeping with the pledge that these parts can drive highly-capacitative lines, they are *specified* that way — at 500 pF loading, not only at 500 pF loading.

Fifth, unlike 'S240-family buffers, 'S700-family MOS drivers do **not** feature designed-in hysteresis.

Power-Failure-Proof Operation of Your DRAM Memory

It's generally nice if your computer, of whatever size, doesn't forget everything it was in the midst of doing and remembering if a-c power suddenly goes off. In fact, for large mainframe computers and for high-reliability control computers it may be downright critical. So, increasingly, memory designs include power-failure-protection logic, and DRAM "refresh" circuitry can run on battery-backup power. A typical design implementation is shown in Figure 10.




Figure 10. Battery Backup for Refresh-Address Logic

The refresh operations for the memory array must be uninterrupted during the transitions from a-c power to battery power and back, or else data will be lost; consequently, all of the logic associated with the DRAM refresh operations must be backed up. For economic reasons, other logic may not be backed up, hence, great care must be taken in the design at the DRAM interface, so that transients or oscillations are not introduced into the DRAM input lines by the non-backed-up logic thrashing around as a-c power goes down or comes back up.

Returning to Figure 10, note that it is the *normal* address path which is a potential source of DRAM input glitches, since the refresh-address-path buffer presumably never goes down. Again 'S700-family drivers can come riding to the rescue, since they are guaranteed to maintain glitch-free operation during either power-up or power-down.

Where to Use Complementary-Enable MOS Drivers

Driving a dynamic-MOS RAM address bus with a multiplexed row/column address can conveniently be done with an 'S700 as shown in Figure 9 of "Pick the Right 8-bit or 16-bit Interface Part for the Job," in Section 11 of this databook. This part is an inverting complementary-enable buffer with a series-resistor output structure, which is an ideal combination of characteristics here.

First of all, a TTL inverting buffer normally has one less transistor —and hence one less delay — in its internal data path than does an equivalent noninverting buffer, and hence is faster. And dynamic MOS RAMs really don't care if their addresses come in "true" or "complemented" form as long as that form never changes.

Second, a complementary-enable buffer can easily multiplex two different address sources to the same set of outputs without introducing extra switching delay, or allowing a momentary "bus fight" condition, if the same control signal (here CAS or "Column Address Strobe") is tied directly to both $\overline{\mathbb{E}}_1$ and \mathbb{E}_2 and the two 4-bit groups of outputs are tied together.

Like other three-state buffers, these parts operate in a "break-before-make" manner — it is faster to disable an output than to enable an output, by design. (The worst-case data-sheet a-c parameters don't always imply "break-before-make" operation, but the parts themselves **do** operate that way.) So, if two outputs are tied together and exchange control of the bus, they can't "fight," i.e., try simultaneously to drive the bus in opposite directions; at any given instant, one of the two will always be "floating" in the hi-Z state.

The 8 data input lines to each 'S700 must, of course, be parceled out with 4 lines coming from the row address and 4 lines coming from the column address.

These same advantages continue to accrue when an 'S700 is used, for example, to select between instruction addresses and data addresses in a minicomputer, or between next-micro-instruction and branch addresses in a microengine, or between input and output addresses in a multiplexed input/output data channel, assuming that in each of these cases the address being produced is to go to the DRAMs without further ado. Notice that the 'S700s here are accomplishing driving (that is, power amplification and impedance matching) and multiplexing simultaneously. You could have used an MSI multiplexer part followed by an 'S730 to accomplish this very same thing, but with more logic delay.

If what you need in your application is a *non-inverting* driver, then everything we've just said above about the 'S700 continues to hold for the 'S731.

The Bottom Line

The 'S700, 'S730, 'S731, and 'S734, because of their unique output stage with an internal series resistor and balanced-impedance characteristics, can drive highly-capacitive loads of up to perhaps 100 dynamic-MOS RAM inputs. Since undershoot is limited to -0.5v already and so no external series limiting resistors are needed, the result is a net system speed gain, since Low-to-High and High-to-Low transition times remain symmetric. Otherwise, the logic delay would get degraded, since it must always be taken as the worst of these two transition times, and the use of an external series resistor greatly lengthens the Low-to-High transition time.

These second-generation MOS drivers also guarantee an output High voltage of V_{CC} -1.15v, and provide glitch-free operation during power-up and power-down. All of these features make them especially suitable for driving the address, data, and control lines of arrays of MOS DRAMs.

Credit Where Credit Is Due

A couple of years ago, many Monolithic Memories customers approached us with the emphatic suggestion that we should produce MOS drivers of this type, backed up by technical arguments which we have attempted herein to distil and present. In particular, the advice and assistance of Tak Watanabe of the Hewlett-Packard Computer Systems Division in Cupertino, California, has been utterly essential in the preparation of this application note.

Also, it was originally at Tak's suggestion that Monolithic Memories decided to produce the 'S700 and 'S731 complementary-enable drivers, as well as the 'S730 and 'S734 assertive-low-enable drivers. Tak's contributions, and those of other sage electronics-industry designers with whom we have spoken, are hereby gratefully acknowledged.

References

- Parkinson's Law and Other Studies in Administration, C. Northcote Parkinson, Houghton Mifflin Company, Boston, MA, 1957; also Ballantine Books, N.Y., 1964.
- MECL System Design Handbook, William R. Blood, Jr., Motorola Semiconductor Products Inc., Mesa, AZ, May 1983 (Fourth Edition); see in particular chapter 7.
- "Characteristics of Microstrip Transmission Lines," H. R. Kaupp, IEEE Transactions on Electronic Computers, April 1967 (Volume EC-16, Number 2); pages 185-193.


Dynamic RAM Controller/Driver

SN74S408/DP8408 SN74S408-2/DP8408-2 SN74S408-3/DP8408-3

Features/Benefits

- All DRAM drive functions on one chip have on-chip highcapacitance-load drivers (specified up to 88 DRAMs)
- . Drives directly all 16K and 64K DRAMs: Capable of addressing up to 256K words
- · Propagation delays of 25 nsec typical at 500-pF load
- Supports READ, WRITE and READ-MODIFY-WRITE cycles
- · Six operating modes support externally-controlled access and refresh, automatic access, as well as special memory initialization access
- On-chip 8-bit refresh counter with selectable End-of-Count (127 or 255)
- Direct replacement for National DP8408

MODE	MODE OF OPERATION
0,1,2	Externally-controlled refresh
3	Externally-controlled All-RAS write
4	Externally-controlled access
5	Auto access, slow tRAH
6	Auto access, fast tRAH
7	Set end of count




74S408 Interface Between System and DRAM Banks

Ordering Information

PART NUMBER	PACKAGE	TEMPERATURE
SN74S408	N48, D48 (L52)	СОМ
SN74S408-2	N48, D48 (L52)	COM, SPEED OPTION
SN74S408-3	N48, D48 (L52)	COM, AC OPTION

Pin Configuration



NC = NO CONNECTION

Portions of this Data Sheet are reprinted courtesy of National Semiconductor Corporation.

Block Diagram




Figure 1, 74S408 Functional Block Diagram

Description

The 74S408 is a Multi-Mode Dynamic RAM Controller/Driver capable of driving directly up to 88 DRAMs. 18 address lines allow the 74S408 to drive all 16K and 64K DRAMs and addresses up to 256K words. Since the 74S408 is a one-chip solution (including capacitive-load drivers), it minimizes propagation delay skews, and saves board space.

The 74S408's 6 operating modes offer externally-controlled or on-chip automatic access and externally-controlled refresh. An on-chip refresh counter makes refreshing less complicated; and automatic memory initialization is both simple and fast.

The 74S408 is a 48-pin DRAM Controller/Driver with 8 multiplexed address outputs and 6 control signals. It consists of two 8-bit address latches, an 8-bit refresh counter,

and control logic. All address output drivers are capable of driving 500pf loads with propagation delays of 25nsec. The 74S408 timing parameters are specified driving the typical load capitance of 88 DRAMs, including trace capitance.

The 74S408 can drive up to 4 banks of DRAMs, with each bank comprised of 16Ks, or 64Ks. Control signal outputs $\overline{\text{RAS}}, \overline{\text{CAS}},$ and $\overline{\text{WE}}$ are provided with the same driving capability. Each $\overline{\text{RAS}}$ output drives one bank of DRAMs so that the four $\overline{\text{RAS}}$ outputs are used to select the banks, while $\overline{\text{CAS}}, \overline{\text{WE}}$ and the multiplexed addresses can be connected to all the banks of DRAMs. This leaves the nonselected banks in the standby mode (less than one tenth of the operating power) with the data output in three-state. Only the bank with its associated $\overline{\text{RAS}}$ low will be written to or read from, except in mode 3 where all $\overline{\text{RAS}}$ signals go low to allow fast memory initialization.

Pin Definitions

 V_{CC} GND, GND— V_{CC} = 5V ± 5%. The three supply pins have been assigned to the center of the package to reduce voltage drops, both DC and AC. There are also two ground pins to reduce the low level noise. The second ground pin is located two pins from V_{CC} , so that decoupling capacitors can be inserted directly next to these pins. It is important to adequately decouple this device, due to the high switching currents that will occur when all 8 address bits change in the same direction simultaneously. Recommended solution would be a $1\mu F$ multilayer ceramic capacitor in parallel with a low-voltage tantalum capacitor, both connected close to pins 36 and 38 to reduce lead inductance.

R0-R7: Row Address Inputs.

C0-C7: Column Address Inputs.

B0, B1: Bank Select Inputs—Strobed by ADS. Decoded to enable one of the RAS outputs when RASIN goes low, in modes 4-6. In mode 7 B0, B1 are used to define End-of-Count (see table 3).

Q0-Q8: Multiplexed Address Outputs—Selected from the Row Address Input Latch, the Column Address Input Latch, or the Refresh Counter.

RASIN: Row Address Strobe Input—Enables selected RASn output when M2 (RFSH) is high (modes 4-6), and all RASn outputs in modes 0, 1, 2 and 3.

R/C: Row/Column Select Input—Selects either the row or column address input latch onto the output bus.

CASIN: Column Address Strobe Input—Inhibits CAS output when high in Modes 4 and 3. In Mode 6 it can be used to prolong CAS output.

ADS: Address (Latch) Strobe Input—Strobes Input Row Address, Column Address, and Bank Select Inputs into respective latches when high; latches on High-to-Low transition.

CS: Chip Select Input—Three-state's the Address Outputs and puts the control signal into a high-impedance logic "1" state when high (unless refreshing in mode 0, 1, 2). Enables all outputs when low.

M0, M1, M2 (RFSH): Mode Control Inputs—These 3 control pins determine the 6 modes of operation of the 74S408 as depicted in Table 1.

RF I/O—The I/O pin functions as a Reset Counter Input when set low from an external open-collector gate, or as a flag output. The flag goes active (low) when M2 = 0 (modes 0, 1, 2 or 3) and the End-of-Count output is at 127 or 255 (see Table 3).

WIN: Write Enable Input.

WE: Write Enable Output-Buffered output from WIN.

CAS: Column Address Strobe Output-In Modes 5 and 6,

CAS transitions low following valid column address. In Modes 3 and 4, it goes low after R/C goes low, or follows CASIN going low if R/C is already low. CAS is high during refresh.

RAS 0-3: Row Address Strobe Outputs—When M2(RFSH) is high (modes 4-7), the selected row address strobe output (decoded from signals B0, B1) follows the RASIN input. When M2 (RFSH) is low (modes 0-3) all RAS_n outputs go low together following RASIN going low.

		NK SELECT DBED BY ADS)	ENABLED RAS
	B1	В0	
1	0	0	RAS
- 5	0	1	RAS ₁
	1	0	RAS ₂
	1	1 1	RAS ₃

Table 1. Memory Bank Decode

Input Addressing

The address block consists of a row-address latch, a column-address latch, and a resettable refresh counter. The address latches are fall-through when ADS is high and latch when ADS goes low. If the address bus contains valid addresses until after the valid address time, ADS can be permanently high. Otherwise ADS must go low while the addresses are still valid.

In normal memory access operation, $\overline{\text{RASIN}}$ and $\overline{\text{R/C}}$ are initially high. When the address inputs are enabled into the address latches (modes 4-6) the row addresses appear on the Q outputs. The Address Strobe also inputs the bank-select address, (B0 and B1). If $\overline{\text{CS}}$ is low, all outputs are enabled. When $\overline{\text{CS}}$ is transitioned high, the address outputs go three-state and the control outputs first go high through a low impedance, and then are held by an on-chip high impedance. This allows output paralleling with other 74S408s for multiaddressing. All outputs go active about 50ns after the chip is selected again. If $\overline{\text{CS}}$ is high, and a refresh cycle begins, all the outputs become active until the end of the refresh cycle.

Drive Capability

The 74S408 has timing parameters that are specified with up to 600pF loads for \overline{CAS} , 500pF loads for Q_0 - Q_7 and \overline{WE} , and 150 pF loads for \overline{RAS}_n outputs. In a typical memory system this is equivalent to about 88 5V-only DRAMs, with trace lengths kept to a minimum. Therefore, the chip can drive four banks each of 16 or 22 bits, or two banks of 32 or 39 bits, or one bank of 64 or 72 bits.

Less loading will slightly reduce the timing parameters, and more loading will increase the timing parameters, according to the graph of Figure 6). The AC performance parameters are specified with the typical load capacitance of 88 DRAMs. This graph can be used to extrapolate the variations expected with other loading.

74S408 Driving Any 16K, 64K or 256K DRAMs

The 74S408 can drive any 16K or 64K DRAMs. The on-chip 8-bit counter with selectable End-of-Count can support refresh of 128 or 512 rows, while the 8 address and 4 \overline{RAS}_{n} outputs can address 4 banks of 16K or 64K DRAMs.

Read, Write, and Read-Modify-Write Cycles

The output signal, \overline{WE} , determines what type of memory access cycle the memory will perform. If \overline{WE} is kept high while \overline{CAS} goes low, a read cycle occurs. If \overline{WE} goes low before \overline{CAS} goes low, a write cycle occurs and DATA at DI-(DRAM input data) is written into the DRAM as \overline{CAS} goes low. If \overline{WE} goes low later than tCWD after \overline{CAS} goes low, first a read occurs and DO (DRAM output data) becomes valid; then data DI is written into the same address in the DRAM when \overline{WE} goes low. In this read-modify-write case, DI and DO can-

not be linked together. The type of cycle is therefore controlled by WE, which follows WIN.

Power-Up Initialize

When V_{CC} is first applied to the 74S408, an internal pulse clears the refresh counter, the internal control flip-flops, and sets the End-of-Count of the refresh counter to 127 (which may be changed via Mode 7). As V_{CC} increases to about 2.3 volts, it holds the output control signals at a level of one Schottky diode-drop below V_{CC}, and the output address to three-state. As V_{CC} increases above 2.3 volts, control of these outputs is granted to the system.

74S408 Functional Mode Description

The 74S408 operates in 6 different functional modes. The operating mode is selected by signals M_0 , M_1 , M_2 . Selecting M_2 , M_1 , M_0 = 0,0,0 or 0,0,1 or 0,1,0 will result at the same operating mode designated as mode 0,1,2 (see Table 2).

MODE	(RFSH) M2	M1	МО	MODE OF OPERATION	CONDITIONS
0,1,2	0 0 0	0 0 1	0 1 0	Externally-controlled refresh	RF I/O = EOC
3	0	1	1	Externally-controlled All-RAS write	All-RAS active
4	1	0	0	Externally-controlled access	Active RAS defined by Table 2
5	1	0	1	Auto access, slow tRAH	Active RAS defined by Table 2
6	1	1	0	Auto access, fast tRAH	Active RAS defined by Table 2
7	1	1	1	Set end of count	See Table 3 for Mode 7

Table 2. 74S408 Mode Select Options

74S408 Functional Mode Descriptions

Modes 0, 1, 2—Externally Controlled Refresh

In this mode, the input address latches are disabled from the address outputs and the refresh counter is enabled onto $R_{\sigma}R_{\tau}$ outputs, all $\overline{\text{RAS}}$ outputs are enabled following $\overline{\text{RASIN}}$, and $\overline{\text{CAS}}$ is inhibited. This refreshes the same row in all four banks. The refresh counter increments when either $\overline{\text{RASIN}}$ or $M_2(\overline{\text{RFSH}})$ goes low-to-high while the other is low. RF I/O goes low when the count is 127 or 255 with $\overline{\text{RASIN}}$ and $\overline{\text{RFSH}}$ as set by End-of-Count (see Table 3), low. To reset the counter to all zeroes, RF I/O is set low through an external open-collector driver.

During refresh, RASIN and $M_2(\overline{RFSH})$ can transition low simultaneously because the refresh counter becomes valid on the output but t_{RFLCT} . This means the counter address is valid on the Q outputs before \overline{RAS} occurs on all \overline{RAS} out-

puts, strobing the counter address into that row of all the DRAMS (see Figure 2). To perform externally controlled burst refresh M₂(RFSH) initially can again have the same edge as RASIN, but then can maintain a low state, since RASIN going low-to-high increments the counter (performing the burst refresh).

Mode 3—Externally Controlled All-RAS Write

This mode is useful at system initialization. The memory address is provided by the processor, which also perform the incrementing. All four RAS outputs follow RASIN (supplied by the processor), strobing the row address into the DRAMs. R/C can now go low, while CASIN may be used to control CAS (as in the Externally Controlled Access mode), so that CAS strobes the column address contents into the DRAMs. At this time WE should be low, causing the data to be written into all four banks of DRAMs. At the end of the write cycle, the input address is incremented and latched by the 74S408 for the next write cycle.




Figure 2. External Control Refresh Cycle (Modes 0, 1, 2)

Mode 4—Externally Controlled Access

This mode facilitates externally controlling all accesstiming parameters associated with the DRAMs. The application of modes 0 and 4 are shown in Figure 3.

Output Address Selection

Refer to Figure 4a. With M2 (RFSH) and R/ \overline{C} high, the row address latch contents are transferred to the multiplexed address bus output Q0-Q7, provided \overline{CS} is set low. The column address latch contents are output after R/ \overline{C} goes low. RASIN can go low after the row addresses have been set up on Q0-Q7. This selects one of the RAS outputs, strobing the row address on the Q outputs into the desired bank of memory. After the row-address hold-time of the DRAMs, R/ \overline{C} can go low so that about 40 ns later column addresses appear on the Q outputs.

Automatic CAS Generation

In a normal memory access cycle $\overline{\text{CAS}}$ can be derived from

inputs $\overline{\text{CASIN}}$ or R/C. If $\overline{\text{CASIN}}$ is high, then R/ $\overline{\text{C}}$ going low switches the address output drivers from rows to columns. $\overline{\text{CASIN}}$ then going low causes $\overline{\text{CAS}}$ to go low approximately 40 ns later, allowing $\overline{\text{CAS}}$ to occur at a predictable time (see Figure 4b). For maximum system speed, $\overline{\text{CASIN}}$ can be kept low, since $\overline{\text{CAS}}$ will automatically occur approximately 20 ns after the column addresses are valid, or about 60 ns after R/ $\overline{\text{C}}$ goes low (see Figure 4a). Most DRAMs have a column address set-up time before $\overline{\text{CAS}}$ (t_{ASC}) of 0 ns or - 10 ns. In other words, a t_{ASC} greater than 0 ns is safe. This feature reduces timing-skew problems, thereby improving access time of the system.

Fast Memory Access

For faster access time, R/\overline{C} can go low a time delay $(t_{\text{RPDL}} + t_{\text{RAH}} - t_{\text{RHA}})$ after RASIN goes low, where t_{RAH} is the Row-Address hold-time of the DRAM.






Figure 3. Typical Application of 74S408 Using Externally Controlled Access and Refresh in Modes 0 and 4



*INDICATES DYNAMIC RAM PARAMETERS

Figure 4a. Read Cycle Timing (Mode 4)



*INDICATES DYNAMIC RAM PARAMETERS

Figure 4b. Write Cycle Timing (Mode 4)

Mode 5—Automatic Access

In the Auto Access mode all outputs except \overline{WE} are initiated from \overline{RASIN} . Inputs R/\overline{C} and \overline{CASIN} are unnecessary and the output control signals are derived internally from one input signal (\overline{RASIN}) minimizing timing-skew problems, thereby reducing memory-access time substantially and allowing the use of slower DRAMs.

Automatic Access Control

The major disadvantage of DRAMs compared to static RAMs is the complex timing involved. First, a $\overline{\text{RAS}}$ must occur with the row address previously set up on the multiplexed address bus. After the row address has been held for t_{RAH} , (the Row-Address hold-time of the DRAM), the column address is set up and then $\overline{\text{CAS}}$ occurs. This is all performed automatically by the 74S408 in this mode.

Provided the input address is valid as ADS goes low, RASIN can go low any time after ADS. This is because the selected RAS occurs typically 27 ns later, by which time the row address is already valid on the address output of the 74S408. The Address Set-Up time (tash), is 0 ns on most DRAMs. The 74S408 in this mode (with ADS and RASIN edges simultaneously applied) produces a minimum tash of 0 ns. This is true provided the input address was valid tash before ADS went low (see Figure 5a).

Next, the row address is disabled after t_{RAH} (30 ns minimum); in most DRAMs, t_{RAH} minimum is less than 30 ns. The column address is then set up and t_{ASC} later, \overline{CAS} occurs. The only other control input required is \overline{WIN} . When a write cycle is required, \overline{WIN} must go low at least 30 ns before \overline{CAS} Is output low.




Figure 5a. Modes 5, 6 Timing (CASIN High in Mode 6)

This gives a total typical delay from: input address valid to $\overline{\text{RASIN}}$ (15 ns); to $\overline{\text{RAS}}$ (27 ns); to rows held (50 ns); to columns valid (25 ns); to $\overline{\text{CAS}}$ (23 ns) = 140 ns (that is, 125 ns from $\overline{\text{RASIN}}$). All of these typical figures are for heavy capacitive loading, of approximately 88 DRAMs. This mode is therefore extremely fast. The external timing is greatly simplified for the memory system designer: the only system signal required is $\overline{\text{RASIN}}$.

Mode 6—Fast Automatic Access

The Fast Access mode is similar to Mode 5, but has a faster $t_{\rm RAH}$ of 20 ns, minimum. It therefore can only be used with fast 16k or 64k DRAMs (which have a $t_{\rm RAH}$ of 10 ns to 15 ns)

in applications requiring fast access times; RASIN to CAS is typically 105 ns.

In this mode, the R/ \overline{C} pin is not used, but \overline{CASIN} is used to allow an extended \overline{CAS} after \overline{RAS} has already terminated. Refer to Figure 5b. This is desirable with fast cycle-times where \overline{RAS} has to be terminated as soon as possible before the next \overline{RAS} begins (to meet the precharge time, or t_{RP} , requirements of the DRAM). \overline{CAS} may then be held low by \overline{CASIN} to extend the data output valid time from the DRAM to allow the system to read the data. \overline{CASIN} subsequently going high ends \overline{CAS} . If this extended \overline{CAS} is not required, \overline{CASIN} should be set high in Mode 6.




Figure 5b. Mode 6 Timing, Extended CAS

Mode 7—Set End-of-Count

The End-of-Count can be externally selected in Mode 7, using ADS to strobe in the respective value of B1 and B0 (see Table 3). With B1 and B0 the same EOC is 127; with B1 = 0

and B0 = 1, EOC is 255; and with B1 = 1 and B0 = 0, EOC is 127. This selected value of EOC will be used until the next Mode 7 selection. At power-up the EOC is automatically set to 127 (B1 and B0 set to 11).

	 BELECT BY ADS)	END OF COUNT SELECTED		
, B1	В0	SELECTED		
0	0	127		
0	1	255		
1	0	127		
1	1	127		




Figure 6. Change in Propagation Delay vs Loading Capacitance Relative to a 500pF Load

SN74S408/-2 Specifications:

Absolute Maximum Ratings (Note 1)

Supply voltage V _{CC}	 	0.5 V to 7.0 V
Storage temperature range	 	65° to +150° C
Input voltage	 	1.5 V to 5.5 V
Output current		
Lead temperature (soldering, 10 seconds)		

NOTE 1: "Absolute Maximum Ratings" are the values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of operating conditions provides conditions for actual device operation.

Operating Conditions

SYMBOL	PARAMETER	FIGURE	MIN	'S408 TYP	MAX	MIN	'S408-2 TYP	MAX	UNIT
VCC	Supply voltage		4.75		5.25	4.25		5.25	V
TA	Operating free-air temperature		0		+ 75	0		+ 75	°C
tASA	Address setup time to ADS	Figures 4a,4b,5a,5b	15			15			ns
tAHA	Address hold time from ADS	Figures 4a,4b,5a,5b	15			15			ns
tADS	Address strobe pulse width	Figures 4a,4b,5a,5b	30			30		,	ns
tRHA	Row address held from column select	Figure 4a	10			10			ns
tRASINL,H	Pulse width of RASIN during refresh	Figure 2	50			50			ns
tRST	counter reset pulse width	Figure 2	70			70			ns

Electrical Characteristics: V_{CC} = 5.0V ± 5.0%, 0°C≤T_A≤75°C Typicals are for V_{CC} = 5V, T_A = 25°C

SYMBOL	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
VC	Input clamp voltage	V _{CC} = MIN, I _C = -12mA	- 0.8	- 1.2	٧
l _{IH1}	Input high current for ADS. R/C only.	V _{IN} = 2.5V	2.0	100	μΑ
lH2	Input high current for other inputs, except RF I/O	V _{IN} = 2.5V	1.0	50	μΑ
I _I RSI	Output load current for RF I/O	V _{IN} = 0.5V, output high	- 1.5	- 2.5	mA
I _I CTL	Output load current for RAS, CAS, WE	V _{IN} = 0.5V, chip deselect	- 1.5	- 2.5	mA
IIL1	Input low current for ADS. R/C only	V _{IN} = 0.5V	- 0.1	- 1.0	mA
IIL2	Input low current for other inputs, except RF I/O	V _{IN} = 0.5V	- 0.05	- 0.5	mA
V _{IL} **	Input low threshold			0.8	٧
V _{IH} **	Input high threshold		2.0 V		
V _{OL1}	Output low voltage, except RF I/O	IOL = 20mA	0.3	0.5	٧
V _{OL2}	Output low voltage for RF I/O	IOL = 10mA	0.3	0.5	٧
V _{OH1}	Output high voltage, except RF I/O	V _{OH} = -1mA	2.4 3.5		٧
VOH2	Output high voltage for RF I/O	IOH = -100μA	2.4 3.5		V
l _{1D}	Output high drive current except RF I/O	VOUT = 0.8V (Note 3)	- 200		mA
loD	Output low drive current, except RF I/O	VOUT = 2.7V (Note 3)	200		mA
loz	Three-state output current (address outputs)	0.4V≤V _{OUT} ≤2.7V, CS = 2.0V, Mode 4	-50 1.0	50	μΑ
ICC	Supply current	V _{CC} = MAX	210	285	mA
CIN	Input capacitance ADS, R/C	T _A = 25°C	8		pF
CIN	Input capacitance all other inputs	T _A = 25°C	5		pF

Switching Characteristics: $V_{CC} = 5.0V \pm 5.0\%$, 0°C T_A 75°C See Figure 7 for test load (switches S1 and S2 are closed unless otherwise specified) typicals are for $V_{CC} = 5V$, $T_{A} = 25$ °C.

SYMBOL	ACCESS PARAMETER	TEST CONDITIONS	MIN	'S408 TYP	MAX	MIN	'S408-2 TYP	MAX	רואט
tRICL	RASIN to CAS output delay (Mode 5)	Figure 5a	95	125	160	75	100	130	ns
^t RICL	RASIN to CAS output delay (Mode 6)	Figures 5a,5b	80	105	140	65	90	115	ns
^t RICH	RASIN to CAS output delay (Mode 5)	Figure 5a	40	48	60	40	48	60	ns
tRICH	RASIN to CAS output delay (Mode 6)	Figures 5a,5b	50	63	80	50	63	80	ns
tRCDL	RAS to CAS output delay (Mode 5)	Figure 5a		98	125		75	100	ns
tRCDL	RAS to CAS output delay (Mode 6)	Figures 5a,5b		78	105		65	85	ns
tRCDH	RAS to CAS output delay (Mode 5)	Figure 5a		27	40		27	40	ns
tRCDH	RAS to CAS output delay (Mode 6)	Figure 5a		40	65		40	65	ns
tCCDH	CASIN to CAS output delay (Mode 6)	Figure 5b	40	54	70	40	54	70	ns
tRCV	RASIN to column address valid (Mode 5)	Figure 5a		90	120		30	105	ns
tRCV	RASIN to column address valid (Mode 6)	Figure 5a		75	105		70	90	ns
tRPDL	RASIN to RAS delay	Figures 4a,4b,5a,5b	20	27	35	20	27	35	ns
tRPDH	RASIN to RAS delay	Figures 4a,4b,5a,5b	15	23	32	15	23	32	ns
tAPDL	Address input to output low delay	Figures 4a,4b,5a,5b	4 ° .	25	40		25	40	ns
tAPDH	Address input to output high delay	Figures 4a,4b,5a,5b		25	40		25	40	ns
tSPDL	Address strobe to address output low	Figure 4b,4a		40	60		40	60	ns
tSPDH	Address strobe to address output high	Fibure 4b,4a		40	60		40	60	ns
tWPDL	WIN to WE output delay	Figure 4b	15	25	30	15	25	30	ns
tWPDH	WIN to WE output delay	Figure 4b	15	30	60	15	30	60	ns
tCPDL	CASIN to CAS delay (RiC) low in Mode 4)	Figure 4b	32	41	58	32	41	58	ns
tCPDH	CASIN to CAS delay	Figure 4b	25	39	50	25	39	50	ns
tRCC	Column select to column address valid	Figure 4a		40	58		40	58	ns
tRCR	Row select to row address valid	Figure 4a,4b		40	58		40	58	ns
tCTL	RF I/O low to counter outputs all low	Figure 2			100			100	ns
tRFPDL	RASIN to RAS delay during refresh	Figure 2	35	50	70	35	50	70	ns
tRFPDH	RASIN to RAS delay during refresh	Figure 2	30	40	55	30	40	55	ns
tRFLCT	RFSH low to counter address valid	CS = X, Figure 2		47	60		47	60	ns
tRFHRV	RFSH high to row address valid	Figure 2		45	60		45	60	ns
tROHNC	RAS high to new count valid	Figure 2		30	55		30	55	ns
tRLEOC	RASIN low to end-of-count low	C _L = 50pF, Figure 2			80		e la la com	80	ns
tRHEOC	RASIN high to end-of-count high	C _L = 50pF, Figure 2			80			80	ns
^t RÁHI	Row address hold time (Mode 5)	Figure 5a	30	7 11 11		20	L. S.		ns
tRAH	Row address hold time (Mode 6)	Figures 5a,5b	20			12			ns
tASC	Column address setup time (Mode 5)	Figure 5a	8			3		. The said	ns
tASC	Column address setup time (Mode 6)	Figures 5a,5b	6			3			ns
tRHA	Row address held from column select	Figure 4a	10			10			ns
tCRS	Casin setup time to Rasin high (Mode 6)	Figure 5b	35			35			ns

Switching Characteristics: (Cont.)

SYMBOL	ACCESS PARAMETER TEST CONDITIONS 'S408		3	56.5	'S408-2		UNIT		
			MIN	TYP	MAX	MIN	TYP	MAX	
1 - 1	THREE-STATE PARAMETER			1-11-1-1					
^t ZH	CS low to address output high from HI—Z	Figure 7 R1 = 3.5k R2 = 1.5K		35	60		35	60	ns
tHZ	S high to address output Hi-Z from high	C _L = 15p, Figure 7 R2 = 1k, S1 open		20	40		20	40	ns
T _{ZL}	CS low to address output low from Hi-Z	Figure 7 R1 = 3.5k R2 = 1.5k		35	60		35	60	ns
tLZ	CS high to address output Hi-Z from low	C _L = 15pF, Figure 7 R1 = 1k, S2 open		25	50		25	50	ns
THZH	CS low to control output high from Hi-Z high	Figure 7 R2 = 750 Ω S1 open		50	80		50	80	ns
tHHZ	CS high to control output Hi-Z high from high	C _L = 15pF Figure 7 R2 = 750Ω, S1 open		40	75		45	75	ns
tHZL	CS low to control output low from Hi-Z high*	Figure 7, S1, S2 open		45	75		45	75	ns
tLHZ	CS high to control output Hi-Z high from low*	$C_L = 15pF$ Figure 7 R2 = 750 Ω S1 open		50	80		50	80	ms

^{*}Internally the device contains a 3K resistor in series with a Schottky Diode to VCC.


Note 1: Output load capacitance is typical for 4 banks of 22 DRAMs or 88 DRAMs including trace capacitance. These values are: Q0-Q8, WE C_L = 500 pF; RAS C_L = 150 pF; CAS C_L = 600pF unless otherwise noted.

Note 2: All typical values are for $T_A = 25^{\circ}$ and $V_C = 5.0V$.

Note 3: This test is provided as a monitor of driver output source and sink current capability. Caution should be exercised in testing this parameter. In testing these parameters a 15 Ω resistor should be placed in series with each output under test. One output should be tested at a time and test time should not exceed 1 second.

Note 4: Input pulse 0V to 3.0V, $t_R = t_F = 2.5$ ns, f = 2.5 MHz, $t_{PW} = 200$ ns. Input reference point on AC measurements is 1.5V. Output reference points are 2.7V for High and 0.8V for Low.

Note 5: The load capacitance on RF I/O should not exceed 50 pF.



* The "TEST POINT" is driven by the output under test, and observed by instrumentation.

SN74S408-3 Specifications:

Absolute Maximum Ratings (Note 1)

Supply voltage V _{CC}		0.5 V to 7.0 V
Storage temperature range	• • • • • • • • • • • • • • • • • • • •	65° to +150°C
Input voltage		–1.5 V to 5.5 V
Output current		
Lead temperature (soldering, 10 seconds)		300°C

NOTE 1: "Absolute Maximum Ratings" are the values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of operating conditions provides conditions for actual device operation.

Operating Conditions

SYMBOL	PARAMETER	FIGURE	'S408-3 MIN TYP MAX	UNIT
VCC	Supply voltage		4.75 5.25	V
TA	Operating free-air temperature		0 + 75	°C
tASA	Address setup time to ADS	Figures 4a,4b,5a,5b	15	ns
tAHA	Address hold time from ADS	Figures 4a,4b,5a,5b	15	ns
tADS	Address strobe pulse width	Figures 4a,4b,5a,5b	30	ns
tRHA	Row address held from column select	Figure 4a	10	ns
tRASINL,H	Pulse width of RASIN during refresh	Figure 2	50	ns
tRST	counter reset pulse width	Figure 2	70	ns

Electrical Characteristics: V_{CC} = 5.0V ± 5.0%, 0°C < T_A < 75°C Typicals are for V_{CC} = 5V, T_A = 25°C

SYMBOL	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
VC	Input clamp voltage	V _{CC} = MIN, I _C = -12mA	- 0.8 - 1.2	٧
¹ IH1	Input high current for ADS. R/C only.	V _{IN} = 2.5V	2.0 100	μΑ
liH2	Input high current for other inputs, except RF I/O	V _{IN} = 2.5V	1.0 50	μА
I _I RSI	Output load current for RF I/O	VIN = 0.5V, output high	- 1.5 - 2.5	mA
I _I CTL	Output load current for RAS, CAS, WE	-VIN = 0.5V, chip deselect	- 1.5 - 2.5	mA
IIL1	Input low current for ADS. R/C only	V _{IN} = 0.5V	-0.1 -1.0	mA
IL2	Input low current for other inputs, except RF I/O	V _{IN} = 0.5V	-0.05 -0.5	mA
VIL**	Input low threshold		0.8	٧
V _{IH} **	Input high threshold		2.0 V	
V _{OL1}	Output low voltage, except RF I/O	IOL = 20mA	0.3 0.5	٧
V _{OL2}	Output low voltage for RF I/O	IOL = 10mA	0.3 0.5	٧
VOH1	Output high voltage, except RF I/O	I _{OH} = -1mA	2.4 3.5	٧
V _{OH2}	Output high voltage for RF I/O	IOH = -100μA	2.4 3.5	٧
l _{1D}	Output high drive current except RF I/O	VOUT = 0.8V (Note 3)	- 200	mA
l0D	Output low drive current, except RF I/O	VOUT = 2.7V (Note 3)	200	mA
loz	THREE-STATE output current (address outputs)	0.4V≤V _{OUT} ≤2.7V, CS = 2.0V, Mode 4	-50 1.0 50	μΑ
ICC	Supply current	VCC = MAX	210 285	mA
CIN	Input capacitance ADS, R/C	T _A = 25 °C	8	pF
CIN	Input capacitance all other inputs	T _A = 25°C	5	pF

^{**} These are absolute voltages with respect to pins 13 or 38 on the device and include all overshoots due to system or tester noise. Do not attempt to test these values without suitable equipment.

Switching Characteristics: $V_{CC} = 5.0V \pm 5.0\%$, 0°C T_A 75°C See Figure 7 for test load (switches S1 and S2 are closed unless otherwise specified) typicals are for $V_{CC} = 5V$, $T_{A} = 25$ °C.

SYMBOL	ACCESS PARAMETER	TEST CONDITIONS	MIN	'S408-3 TYP	MAX	דואט
tRICL	RASIN to CAS output delay (Mode 5)	Figure 5a	95	125	185	ns
tRICL.	RASIN to CAS output delay (Mode 6)	Figures 5a,5b	80	105	160	ns
tRICH	RASIN to CAS output delay (Mode 5)	Figure 5a	40	48	70	ns
tRICH	RASIN to CAS output delay (Mode 6)	Figures 5a,5b	50	63	95	ns
tRCDL	RAS to CAS output delay (Mode 5)	Figure 5a		98	145	ns
tRCDL	RAS to CAS output delay (Mode 6)	Figures 5a,5b		78	120	ns
tRCDH	RAS to CAS output delay (Mode 5)	Figure 5a		27	40	ns
tRCDH	RAS to CAS output delay (Mode 6)	Figure 5a		40	65	ns
tCCDH	CASIN to CAS output delay (Mode 6)	Figure 5b	40	54	80	ns
tRCV	RASIN to column address valid (Mode 5)	Figure 5a		90	140	ns
tRCV	RASIN to column address valid (Mode 6)	Figure 5a		75	120	ns
tRPDL	RASIN to RAS delay	Figures 4a,4b,5a,5b	20	27	40	ns
tRPDH	RASIN to RAS delay	Figures 4a,4b,5a,5b	15	23	37	ns
tAPDL	Address input to output low delay	Figures 4a,4b,5a,5b		25	46	ns
tAPDH	Address input to output high delay	Figures 4a,4b,5a,5b		25	46	ns
tSPDL	Address strobe to address output low	Figure 4b,4a		40	70	ns
tSPDH	Address strobe to address output high	Figure 4b,4a		40	70	ns
tWPDL	WIN to WE output delay	Figure 4b	15	25	35	ns
tWPDH	WIN to WE output delay	Figure 4b	15	30	70	ns
tCPDL	CASIN to CAS delay (RiC) low in Mode 4)	Figure 4b	32	41	67	ns
tCPDH	CASIN to CAS delay	Figure 4b	25	39	60	ns
tRCC	Column select to column address valid	Figure 4a		40	67	ns
tRCR	Row select to row address valid	Figure 4a,4b		40	67	ns
tCTL	RF I/O low to counter outputs all low	Figure 2	- 1	-	100	ns
tRFPDL	RASIN to RAS delay during refresh	Figure 2	35	50	80	ns
tRFPDH	RASIN to RAS delay during refresh	Figure 2	30	40	65	ns
tRFLCT	RFSH low to counter address valid	CS = X, Figure 2		47	70	ns
tRFHRV	RFSH high to row address valid	Figure 2		45	70	ns
tROHNC	RAS high to new count valid	Figure 2		30	55	ns
†RLEOC	RASIN low to end-of-count low	C _L = 50pF, Figure 2		80	ns	ns
tRHEOC	RASIN high to end-of-count high	C _L = 50pF, Figure 2			80	ns
^t RAHI	Row address hold time (Mode 5)	Figure 5a	30		-	ns
tRAH	Row address hold time (Mode 6)	Figures 5a,5b	20			ns
tASC	Column address setup time (Mode 5)	Figure 5a	8			ns
tASC	Column address setup time (Mode 6)	Figures 5a,5b	6			ns
tRHA	Row address held from column select	Figure 4a	10			ns
tCRS	Casin setup time to Rasin high (Mode 6)	Figure 5b	35		12.17	ns

Switching Characteristics: $V_{CC} = 5.0V \pm 5.0\%$, 0°C T_A 75°C See Figure 7 for test load (switches S1 and S2 are closed unless otherwise specified) typicals are for $V_{CC} = 5V$, T_A = 25°C.

SYMBOL	ACCESS PARAMETER	TEST CONDITIONS	MIN	'S408-	3 MAX	UNIT
	THREE-STATE PARAMETER					
^t ZH	□ S low to address output high from HI—Z	Figure 8 R1 = 3.5k, R2 = 1.5K		35	60	ns
tHZ	CS high to address output Hi-Z from high	C _L = 15p, Figure 8 R2 = 1k, S1 open		20	40	ns
T _{ZL}	□ Iow to address output low from Hi-Z	Figure 8 R1 = 3.5k, R2 = 1.5k		35	50	ns
t _{LZ}	CS high to address output Hi-Z from low	C _L = 15pF,Figure 8, R1 = 1k, S2 open		25	50	ns
THZH	CS low to control output high from Hi-Z high	Figure 8 R2 = 750Ω , S1 open		50	80	ns
tHHZ	CS high to control output Hi-Z high from high	C _L = 15pF, Figure 8, R2 = 750Ω, S1 open		40	75	ns
tHZL	CS low to control output low from Hi-Z high*	Figure 8, S1, S2 open		45	75	ns
[†] LHZ	CS high to control output Hi-Z high from low*	$C_L = 15pF$, Figure 8, $R2 = 750\Omega$, S1 open		50	80	ns

^{*}Internally the device contains a 3K resistor in series with a Schottky Diode to VCC.

Note 1: Output load capacitance is typical for 4 banks of 22 DRAMs or 88 DRAMs including trace capacitance. These values are: Q0-Q8, WE C_L = 500 pF; RAS C_L = 150 pF; CAS C_L = 600pF unless otherwise noted.


Note 3: This test is provided as a monitor of driver output source and sink current capability. Caution should be exercised in testing this parameter. In testing these parameters a 15 Ω resistor should be placed in series with each output under test. One output should be tested at a time and test time should not exceed 1 second.

Note 4: Input pulse 0V to 3.0V, $t_R = t_F = 2.5$ ns, f = 2.5 MHz, $t_{PW} = 200$ ns. Input reference point on AC measurements is 1.5V. Output reference points are 2.7V for High and 0.8V for Low.

Note 5: The load capacitance on RF I/O should not exceed 50 pF.

Note 2: All typical values are for $T_A = 25^{\circ}$ and $V_C = 5.0V$.

Die Configuration



Multi-Mode Dynamic RAM Controller/Driver


SN74S409/DP8409 SN74S409-2/DP8409-2 SN74S409-3/DP8409-3

Features/Benefits

- All DRAM drive functions on one chip have on-chip highcapacitance load drivers (specified up to 88 DRAMs)
- Drives directly all 16K, 64K and 256K DRAMs; capable of addressing up to 1M words
- Propagation delays of 25 nsec typical at 500 pF load
- Supports READ, WRITE and READ-MODIFY-WRITE cycles
- Eight modes of operation support externally-controlled and automatic access and refresh, as well as special memory initialization access
- On-chip 9-bit refresh counter with selectable End-of-Count (127, 255 or 511)
- Direct replacement for National DP8409

Operating Modes

0	Externally-controlled fresh
1	Auto refresh – forced
2	Automatic burst refresh
3a	All-RAS auto write
3b	Externally-controlled All-RAS write
4	Externally-controlled access
5	Auto access, slow tRAH, hidden refresh
6	Auto access, fast tRAH
7	Set end of count




Interface Between System and DRAM Banks

Ordering Information

PART NUMBER	PACKAGE	TEMPERATURE
SN74S409	N48, D48 (L52)	сом
SN74S409-2	N48, D48 (L52)	COM, SPEED OPTION
SN74S409-3	N48, D48 (L52)	COM, AC OPTION

Pin Configuration



Portions of this Data Sheet are reprinted courtesy of National Semiconductor Corporation.

TWX: 910-338-2376 2175 Mission College Blvd. Santa Clara, CA 95054-1592 Tel: (408) 970-9700 TWX: 910-338-2374



Block Diagram




Figure 1. 74S409 Functional Block Diagram

Description

The 74S409 is a Multi-Mode Dynamic RAM Controller/Driver capable of directly driving up to 88 DRAMs. 20 address lines to the 74S409 allow it to address up to 1M words and it can drive 16K, 64K and 256K DRAMs. Since the 74S409 is a one-chip solution (including capacitive-load drivers), it minimizes propagation delay skews, and saves board space.

The 74S409's 8 operating modes offer externally-controlled or on-chip automatic access and refresh. An on-chip refresh counter makes refreshing (either externally or automatically controlled) less complicated; and automatic memory initialization is both simple and fast.

The 74S409 is a 48-pin DRAM Controller/Driver with 9 multiplexed address outputs and 6 control signals. It consists of two 9-bit address latches, a 9-bit refresh counter, and control logic. The 74S409 timing parameters are specified when driving the typical load capitance of 88 DRAMs, including trace capacitance.

The 74S409 can drive up to 4 banks of DRAMs, with each bank comprised of 16Ks, 64Ks or 256Ks. Control signal outputs \overline{CAS} and \overline{WE} are provided with the same driving capability. Each \overline{RAS} output drives one bank of DRAMs so that the four \overline{RAS} outputs are used to select the banks, while \overline{CAS} , \overline{WE} and the multiplexed addresses can be connected to all the banks of DRAMs. This leaves the nonselected banks in the standby mode (less than one tenth of the operating power) with the respective data outputs in three-state. Only the bank with its associated \overline{RAS} low will be written to or read from, except in mode 3 where all \overline{RAS} signals go low to allow fast memory initialization.

Pin Definitions

 V_{CC} GND, GND- V_{CC} = 5V ± 5%. The three supply pins have been assigned to the center of the package to reduce voltage drops, both DC and AC. There are also two ground pins to reduce the low level noise. The second ground pin is located two pins from V_{CC} , so that decoupling capacitors can be inserted directly next to these pins. It is important to adequately decouple this device, due to the high switching currents that will occur when all 9 address bits change in the same direction simultaneously. A recommended solution is a $1-\mu F$ multilayer ceramic capacitor in parallel with a low-voltage tantalum capacitor, both connected close to pins 36 and 38 to reduce lead inductance.

R0-R8: Row Address Inputs.

C0-C8: Column Address Inputs.

B0, B1: Bank Select Inputs—Strobed by ADS. Decoded to enable one of the RAS outputs when RASIN goes low, in modes 4-6. In mode 7 B0, B1 are used to define End-of-Count (see table 3), and select mode 3a or 3b.

Q0-Q8: Multiplexed Address Outputs — Selected from the Row Address Input Latch, the Column Address Input Latch, or the Refresh Counter.

RASIN: Row Address Strobe Input — Enables selected RASn output when M2 (RFSH) is high (modes 4-6), and all RASn outputs in modes 0 and 3. RASIN input is disabled in modes 1 and 2.

R/C (RFCK)—In Auto-Refresh Mode this pin is the external Refresh Clock Input: one refresh cycle has to be performed each clock period. In all other modes it is Row/Column Select Input, selecting either the row or column address input latch onto the output bus.

CASIN (RGCK) — In modes 1, 2 and 3a, this pin is the RAS Generator Clock input. In all other modes it is CASIN (Column Address Strobe Input), which inhibits CAS output when high in Modes 3b and 4. In Mode 6 it can be used to prolong CAS output.

ADS: Address (Latch) Strobe Input — Strobes Input Row Address, Column Address, and Bank Select Inputs into respective latches when high; latches on High-to-Low transition.

CS: Chip Select Input—three-state's the Address Outputs and puts the control signal into a high-impedance logic "1" state when high (unless refreshing in one of the Refresh Modes). Enables all outputs when low.

M0, M1, M2 (RFSH): Mode Control Inputs — These 3 control pins determine the 8 major modes of operation of the 74S409 as depicted in Table 2.

RF I/O RFRQ — This I/O pin functions as a Reset Counter Input when set low from an external open-collector gate, or as a flag output. The flag goes active-low in Modes 0, 2 and

BANK SELECT (STROBED BY ADS)		ENABLED RAS
B1	В0	
0	0	RAS _O
0	1	RAS ₁
1	0	RAS ₂
1	1	RAS ₃

Table 1. Memory Bank Decode

3a when the End-of-Count output is at 127, 255, or 511 (see Table 3). In Auto-Refresh Mode (mode 5) it is the Refresh Request (RFRQ) output.

WIN: Write Enable Input.

WE: Write Enable Output - Buffered output from WIN.

CAS: Column Address Strobe Output — In Modes 3a, 5, and 6, CAS transitions low following valid column address. In Modes 3b and 4, it goes low after R/C goes low, or follows CASIN going low if R/C is already low. CAS is high during refresh.

RAS 0-3: Row Address Strobe Outputs — When M2(RFSH) is high (modes 4-6), the selected row address strobe output (decoded from signals B0, B1) follows the RASIN input. When M2 (RFSH) is low (modes 0-3) all RAS_n outputs go low together following RASIN going low in modes 0 and 3 and automatically in modes 1 and 2.

Input Addressing

The address block consists of a row-address latch, a column-address latch, and a resettable refresh counter.

The address latches are fall-through when ADS is high and latch when ADS goes low. If the address bus contains valid address until after the valid address time, ADS can be permanently high. Otherwise ADS must go low while the address is still valid.

In normal memory-access operation, $\overline{\text{RASIN}}$ and $\overline{\text{R/C}}$ are initially high. When the address inputs are enabled into the address latches (modes 3-6) the row addresses appear on the Q outputs. The Address Strobe also inputs the bank-select address, (B0 and B1). If $\overline{\text{CS}}$ is low, all outputs are enabled. When $\overline{\text{CS}}$ goes high, the address outputs go three-state and the control outputs first go high through a low impedance, and then are held by an on-chip high impedance. This allows output paralleling with other 74S409s for multi-addressing. All outputs go active about 50ns after the chip is selected again. If $\overline{\text{CS}}$ is high, and a refresh cycle begins, all the outputs become active until the end of the refresh cycle.

Drive Capability

The 74S409 has timing parameters that are specified with up to 600pF loads for \overline{CAS} and \overline{WE} , 500pF loads for \overline{Q}_0 - Q_8 , and 150pF loads for \overline{RAS}_n outputs. In a typical memory system this is equivalent to about 88 5V-only DRAMs, with trace lengths kept to a minimum. Therefore, the chip can drive four banks each of 16 or 22 bits, or two banks of 32 or 39 bits, or one bank of 64 or 72 bits.

Less loading will slightly reduce the timing parameters, and more loading will increase the timing parameters, according to the graph of Figure 14. The AC performance parameters are specified with the typical load capacitance of 88 DRAMs. This graph can be used to extrapolate the variations expected with other loading.

74S409 Driving Any 16K, 64K or 256K DRAMs

The 74S409 can drive any 16K, 64K, or 256K DRAMs. The on-chip 9-bit counter with selectable End-of-Count can support refresh of 128, 256 and 512 rows, while the 9 address and 4 $\overline{\text{RAS}}_{\text{n}}$ outputs can address 4 banks of 16K, 64K or 256K DRAMs.

Read, Write, and Read-Modify-Write Cycles

The output signal, \overline{WE} , determines what type of memory access cycle the memory will perform. If \overline{WE} is kept high while \overline{CAS} goes low, a read cycle occurs. If \overline{WE} goes low

before $\overline{\text{CAS}}$ goes low, a write cycle occurs and data at DI (DRAM input data) is written into the DRAM as $\overline{\text{CAS}}$ goes low. If $\overline{\text{WE}}$ goes low later than t_{CWD} after $\overline{\text{CAS}}$ goes low, first a read occurs and DO (DRAM output data) becomes valid; then data DI is written into the same address in the DRAM when $\overline{\text{WE}}$ goes low. In this read-modify-write case, DI and DO cannot be linked together. The type of cycle is therefore controlled by $\overline{\text{WE}}$, which follows $\overline{\text{WIN}}$.

Power-Up Initialize

When V_{CC} is first applied to the 74S409, an internal pulse clears the refresh counter, the internal control flip-flops, and sets the End-of-Count of the refresh counter to 127 (which may be changed via Mode 7). As V_{CC} increases to about 2.3 volts, it holds the output control signals at a level of one Schottky diode-drop below V_{CC}, and the output address to three-state. As V_{CC} increases above 2.3 volts, control of these outputs is granted to the system.

74S409 Functional Modes Description

The 74S409 operates in 8 different functional modes selected by signals M_0, M_1, M_2 . Mode 3 splits further to modes 3a and 3b determined by signals B_0, B_1 in mode 7.

Mode 0 and mode 1 are generally used as Refresh modes for mode 4 and mode 5 respectively, and therefore will be described as mode-pairs 0.4 and 1.5.

Mode 6 is a fast access made for very fast DRAMs and mode 7 is used only to determine choice of mode 3a or 3b and for setting End-of-Count for the refresh modes.

MODE	(RFSH) M2	M1	МО	MODE OF OPERATION	CONDITIONS
0	0	0	0	Externally-controlled refresh	RF I/O = EOC
1	0	0	1	Auto refresh - forced	RF I/O = Refresh request (RFRQ)
2	0	1	0	Automatic burst refresh	RF I/O = EOC
3a*	0	1	1	All-RAS auto write	RF I/O = EOC; all RAS active
3b*	0	1	1	Externally-controlled All-RAS write	All-RAS active
4	1	0	0	Externally-controlled access	Active RAS defined by Table 2
5	1.	0	1	Auto access, slow tRAH, hidden refresh	Active RAS defined by Table 2
6	1	1	0	Auto access, fast t _{RAH}	Active RAS defined by Table 2
7	1	1	1	Set end of count; determines mode 3a or 3b	See Table 3 for Mode 7

^{*}Mode 3a is selected by setting Bo, B1 to 01, 00, or 10 in mode 7.

Table 2. 74S409 Mode Select Options

^{*}Mode 3b is selected by setting B_1, B_0 to 11 in mode 7.

Mode 0 — Externally-Controlled Refresh Mode 4 — Externally-Controlled Access

Modes 0 and 4 facilitate external control of all timing parameters associated with the DRAMs. These modes are independent modes of operation though generally used together in the same application as shown in Figure 2.

Mode O—Externally-Controlled Refresh

In this mode the input address latches are disabled from the address outputs and the refresh counter is enabled. All $\overline{\text{RAS}}$ outputs go low following $\overline{\text{RASIN}}$ and refresh the enabled row in all four banks. $\overline{\text{CASIN}}$ and $\overline{\text{R/C}}$ inputs are not used and $\overline{\text{CAS}}$ is inhibited. The refresh counter increments when either $\overline{\text{RASIN}}$ or $\overline{\text{M2}}$ ($\overline{\text{RFSH}}$) switch high while the other is still low.

RF I/O goes low when the count equals End-of-Count (as set in mode 7), and RASIN is low. The 9-bit counter will always roll-over to zero at 512, regardless of End-of-Count. However, the counter can be reset at any time by driving RF I/O low through an external open-collector.

During refresh, $\overline{\text{RASIN}}$ and M2 ($\overline{\text{RFSH}}$) can transition low simultaneously because the refresh counter becomes valid on the output bus trelocations and the refresh goes low, which is a shorter time than trepol. This means the counter address is valid on the Q outputs before $\overline{\text{RAS}}$ occurs on all $\overline{\text{RAS}}$ outputs, strobing the counter address into that row of all the DRAMs (see Figure 2.). To perform externally-controlled burst refresh, $\overline{\text{RFSH}}$ initially can again have the same edge as $\overline{\text{RASIN}}$, but then maintains a low state, since $\overline{\text{RASIN}}$ going low-to-high increments the counter (performing the burst refresh).




Figure 2. Typical Application of 74S409 Using Externally-Controlled Access and Refresh in Modes 0 and 4




Figure 3. External Control Refresh Cycle (Mode 0)


Mode 4 — Externally-Controlled Access

This mode facilitates externally controlling all access-timing parameters associated with the DRAMs. Figures 4 and 5 show the timing for read and write cycles.

Output Address Selection

In this mode \overline{CS} has to be low at least 50 nsec before the outputs will be valid. With R/\overline{C} high, the row address latch

contents are transfered to the multiplexed address bus output Q0-Q8. $\overline{\text{RASIN}}$ can go low after the row addresses have been set up on Q0-Q8, and enables one $\overline{\text{RAS}}$ output selected by signals B0, B1 to strobe the Q outputs into the desired bank of memory. After the row-address hold-time of the DRAMs, R/\overline{C} can go low so that about 40 nsec later, the column address appears on the Q output.



*INDICATES DYNAMIC RAM PARAMETERS

Figure 4. Read Cycle Timing (Mode 4)




Figure 5. Write Cycle Timing (Mode 4)

Automatic CAS Generation

In a normal memory access cycle $\overline{\text{CAS}}$ can be derived from inputs $\overline{\text{CASIN}}$ or $R/\overline{\text{C}}$. If $\overline{\text{CASIN}}$ is high, then $R/\overline{\text{C}}$ going low switches the address output drivers from rows to columns. $\overline{\text{CASIN}}$ then going low causes $\overline{\text{CAS}}$ to go low approximately 40 ns later, allowing $\overline{\text{CAS}}$ to occur at a predictable time (see Figure 5). For maximum system speed, $\overline{\text{CASIN}}$ can be kept low, since $\overline{\text{CAS}}$ will automatically occur approximately 60 ns after $R/\overline{\text{C}}$ goes low (see Figure 4). Most DRAMs have a column address set-up time before $\overline{\text{CAS}}$ (tASC) of 0 ns or -10 ns. In other words, a tASC greater than 0 ns is safe. This

feature reduces timing-skew problems, thereby improving access time of the system.

Fast Memory Access

For faster access time, R/\overline{C} can go low a time delay (t_{RPDL} + t_{RAH} - t_{RHA}) after \overline{RASIN} goes low, where t_{RAH} is the Row-Address hold-time of the DRAM, and \overline{CASIN} can go low t_{RCC} - t_{CPOL} + t_{ASC} (min.) after R/\overline{C} goes low (see t_{DiF1}, t_{DiF2} switching characteristics).

Mode 1 — Automatic Forced Refresh Mode 5 — Automatic Access with Hidden Refresh

Mode 1 and Mode 5 are generally used together incorporating the advantages of the "hidden refresh" performed in mode 5 with the possibility to force a refresh by changing to mode 1. An advantage of the Automatic Access over the Externally-Controlled Access is the reduced memory access time, due to the fact that the output control signals are derived internally from one input signal (RASIN).

Hidden and Forced Refresh

Hidden Refresh is a term describing memory refresh performed when the system does not access the portion of memory controlled by the 74S409 ($\overline{\text{CS}}=1$). A hidden refresh will occur once per Refresh Clock (RFCK) cycle provided $\overline{\text{CS}}$ went high and $\overline{\text{RASIN}}$ went low. If no hidden refresh occurred while RFCK was high, the RF I/O ($\overline{\text{RFRQ}}$) goes low immediately after RFCK goes low, indicating to the system when a forced refresh is required. The system must allow a forced refresh to take place while RFCK is low by driving M2 ($\overline{\text{RFSH}}$) low, thereby changing mode of operation to Mode 1.

The Refresh Request on RF I/O (RFRQ) is terminated as soon as RAS goes low, indicating to the system that the foced refresh has been done. The system should then drive M2 (RFSH) high, changing the mode of operation back to Mode 5 (see Figure 6).

Mode 1 - Automatic Forced Refresh

In Mode 1, the R/ \overline{C} (RFCK) pin functions as RFCK (refresh cycle clock) instead of R/ \overline{C} , and \overline{CAS} remains high. If RFCK is kept permanently high then whenever M2 (RFSH) goes

low, an externally-controlled refresh will occur and all $\overline{\text{RAS}}$ outputs will follow $\overline{\text{RASIN}}$, strobing the refresh counter contents to the DRAMs. The RF I/O pin will always output high, but can be set low externally through an open-collector driver to reset the refresh counter.

If RFCK is an input clock, one and only one refresh cycle must take place every RFCK cycle. If a hidden refresh does not occur while RFCK is high, in Mode 5, then RF I/O (Refresh Request) goes low immediately after RFCK goes low, indicating to the system that a forced refresh is required. The system must allow a forced refresh to take place while RFCK is low The Refresh Request signal on RF I/O may be connected to a Hold or Bus Request input to the system. The system acknowledges the Hold or Bus Request when ready, and outputs Hold Acknowledge or Bus Request Acknowledge. If this is connected to the M2 (RFSH) pin, a forced-refresh cycle will be initiated by the S409, and RAS will be internally generated on all four RAS outputs, strobing the refresh counter contents on the address outus into all the DRAMs. An external RAS Generator Clock (RGCK) is required for this function. It is fed to the CASIN (RGCK) pin. and may be up to 10 MHz. Whenever M2 goes low (inducing a forced refresh), RAS remains high for one to two periods of RGCK, depending on when M2 goes low relative to the highto-low triggering edge of RGCK; RAS then goes low for two periods, performing a refresh on all banks. In order to obtain the minimum delay from M2 going low to RAS going low, M2 should go low tRFSRG before the next falling edge of RGCK. The Refresh Request on RF I/O is terminated as RAS begins. so that by the time the system has acknowledged the removal of the request and disabled its Acknowledge, (i.e., M2 goes high), Refresh RAS will have ended, and normal operations can begin again in the Automatic Access mode (Mode 5). If it is desired that Refresh RAS end in less than 2 periods of RGCK from the time RAS went low, then M2 may go high earlier than tFROH after RF I/O goes high and RAS will go high tREBH after M2.

Mode 5 – Automatic Access with Hidden Refresh

In this mode all address outputs, \overline{RAS} and \overline{CAS} are initiated from \overline{RASIN} making the DRAM access appear similar to static RAM access. The hidden refresh feature enables DRAM refresh accomplished with no time-loss to the system.

Provided the input address is valid as ADS goes low, RASIN can go low any time after ADS. This is because the selected RAS occurs typically 27 ns later, by which time the row address is already valid on the address output of the 74S409. The Address Set-Up time (tASR), is 0 ns on most DRAMs. The 74S409 in this mode (with ADS and RASIN edges simultaneously applied) produces a minimum tASR of 0 ns. This is true provided the input address was valid tASR before ADS went low (see Figure 7).

Next, the row address is disabled t_{RAH} after RAS goes low (30 ns minimum); in most DRAMs, t_{RAH} minimum is less than 30 ns. The column address is then set up and (t_{ASC} later,) CAS occurs. The only other control input required is WIN. When a write cycle is required, WIN must go low at least 30 ns before CAS is output low.

This gives a total typical delay from: input address valid to RASIN (15 ns); to RAS (27 ns); to rows held (50 ns); to columns valid (25 ns); to CAS (23 ns) = 140 ns (that is, 125 ns from RASIN). All of these typical figures are for heavy capacitive loading, of approximately 88 DRAMs.

Refreshing

In this mode R/C (RFCK) functions as Refresh Clock and CASIN (RGCK) functions as RAS Generator Clock.

One refresh cycle must occur during each refresh clock period, and then the refresh address must be incremented before the next refresh cycle. As long as 128 rows are refreshed every 2 ms (one row every 16 μ s), all 16K and 64K DRAMs will be correctly refreshed. The cycle time of RFCK must, therefore, be less than 16 μ s. RFCK going high sets an internal refresh-request flipflop. First the 74S409 will attempt to perform a hidden refresh so that the system thruput will not be affected. If, during the time RFCK

is high, $\overline{\text{CS}}$ on the 74S409 goes high and $\overline{\text{RASIN}}$ occurs, a hidden refresh will occur. In this case, $\overline{\text{RASIN}}$ should be considered a common read/write strobe. In other words, if the processor is accessing elsewhere (other than the DRAMs) while RFCK is high, the 74S409 will perform a refresh. The refresh counter is enabled to the address outputs whenever $\overline{\text{CS}}$ goes high with RFCK high, and all $\overline{\text{RAS}}$ outputs follow $\overline{\text{RASIN}}$. If a hidden refresh is taking place as RFCK goes low, the refresh continues. At the start of the hidden refresh, the refresh-request flipflop is reset so on further refresh can occur until the next RFCK period starts with the positive-going edge of RFCK (see Figure 6). $\overline{\text{RASIN}}$ should go low at least 20 ns before RFCK goes low, to ensure occurrence of the hidden refresh.

To determine the probability of a hidden refresh occurring, goes low, (and the internal-request flipflop has not been for 8µs, then the system has 20 chances to not select the 74S409. If during this time a hidden refresh did not occur, then the 74S409 forces a refresh while RFCK is low, but the system chooses when the refresh takes place. After RFCK goes low, (and the internal-request flip-flop has not been reset), RF I/O goes low indicating that a refresh is requested to the system. Only when the system acknowledges this request by setting M2 (RFSH) low does the 74S409 initiate a forced refresh (which is performed automatically). Refer to Mode 1, and Figure 6. The internal refresh request flipflop is then reset.

Figure 6 illustrates the refresh alternatives in Mode 5. If a hidden refresh has occurred and CS again goes high before RFCK goes low, the chip is deselected. All the control signals go high-impedance high (logic "1") and the address outputs go three-state until CS again goes low. This mode (combined with Mode 1) allows very fast access, and automatic refreshing (possibly not even slowing down the system), with no extra ICs. Careful system design can, and should, provide a higher probability of hidden refresh occurring. The duty cycle of RFCK need not be 50 percent; in fact, the low-time should be designed to be a minimum. This is determined by the worst-case time (required by the system) to respond to the 74S409's forced-refresh request.





Figure 6. Hidden Refreshing (Mode 5) and Forced Refreshing (Mode 1) Timing



*INDICATES DYNAMIC RAM PARAMETERS

Figure 7. Mode 5 Timing

Mode 2 - Automatic Burst Refresh


This mode is normally used before and/or after a DMA operation to ensure that all rows remain refreshed, provided the DMA transfer takes less than 2 ms (see Figure 8). When the 74S409 enters this mode, \overline{CASIN} (RGCK) becomes the \overline{RAS} Generator Clock (RGCK), and \overline{RASIN} is disabled. \overline{CAS} remains high, and RF I/O goes low when the refresh counter has reached the selected End-of-Count and the last \overline{RAS} has ended. RF I/O then remains low until the Auto-Burst Refresh mode is terminated. RF I/O can therefore be used as an interrupt to indicate the End-of-Burst condition.

The signal on all four RAS outputs is just a divide-by-four of RGCK; in other words, if RGCK has a 100 ns period, RAS is high and low for 200 ns each cycle. The refresh counter increments at the end of each RAS, starting from the count it contained when the mode was entered. If this was zero then for a RGCK with a 100 ns period with End-of Count set to 127, RF I/O will go low after $128\times0.4\mu_{\rm S}$, or $51.2\mu_{\rm S}$. During this time, the system may be performing operations that do not involve DRAM. If all rows need to be burst refreshed, the refresh counter may be cleared by setting RF I/O low externally before the burst begins.

Burst-mode refreshing is also useful when powering down systems for long periods of time, but with data retention still required while the DRAMs are in standby. To maintain valid refreshing, power can be applied to the 74S409 (set to Mode 2), causing it to perform a complete burst refresh. When end-of-bust occurs (after $26~\mu s$), power can then be removed from the 74S409 for 2 ms, consuming an average power of 1.3% of normal operating power. No control signal glitches occur when switching power to the 74S409.

Mode 3a - All-RAS Automatic Write

Mode 3a is useful at system initialization, when the memory is being cleared (i.e., with all-zeroes in the data field and the corresponding check bits for error detection and correction). This requires writing the same data to each location of memory (every row of each column of each bank). All RAS outputs are activated, as in refresh, and so are CAS and WE. To write to all four banks simultaneously, every row is strobed in each column, in sequence, until data has been written to all locations. The refresh counter is used to address the rows, and RAS is low for two RGCK cycles and high for two cycles.








Figure 8. Auto-Burst Mode, Mode 2

To select this mode, B1 and B0 must have previously been set to 00, 01, or 10 in Mode 7, depending on the DRAM size. For example, for 16K DRAMs, B1 and B0 are 00. For 64K DRAMs, B1 and B0 are 01.

In this mode, R/\overline{C} is disabled, \overline{WE} is permanently enabled low, and \overline{CASIN} (RGCK) becomes RGCK. RF I/O goes low whenever the refresh counter is 127, 255, or 511 (as set by End-of-Count in Mode 7), and the \overline{RAS} outputs are active.



74S409 Extra Circuitry Required for All-RAS Auto Write Mode, Mode 3a



Mode 3b — Externally-Controlled All-RAS Write

To select this mode, B1 and B0 must first have been set to 11 in Mode 7. This mode is useful at system initialization, but under processor control. The memory address is provided by the processor, which also performs the incrementing. All four RAS outputs follow RASIN (supplied by the processor), strobing the row address into the DRAMs. R/C can now go low, while CASIN may be used to control CAS (as in the Externally-Controlled Access mode), so that CAS strobes the column address contents into the DRAMs. At this time WE should be low causing the data to be written into all four banks of DRAMs. At the end of the write cycle, the input address is incremented and latched by the 74S409 for the next write cycle. This method is slower than Mode 3a, since the processor must perform the incrementing and accessing. Thus the processor is occupied during RAM initialization, and is not free for other initialization operations. However, initialization sequence timing is under system control, which may provide some system advantage.

Mode 4 — Externally-Controlled Access

Mode 4 is described in with mode 0 in section "Mode 0 and Mode 4"

Mode 5 — Automatic Access with Hidden Refresh

See description of mode 0 and mode 5.

Mode 6 - Fast Automatic Access

The Fast Automatic Access mode can only be used with fast DRAMs which have tRAH of 10 nsec-15nsec. The typical RASIN to CAS delay is 105nsec. In this mode CAS can be extended after RAS goes high to extend the data output valid time. This feature is useful in applications with short cycles where RAS has to be terminated as soon as possible to meet the precharge (tRP) requirements of the DRAM.

Mode 6 timing is illustrated in Figures 10 and 11. Provided that the input address is valid as ADS goes low, RASIN can go low any time after ADS. This is because the selected RAS occurs typically 27 ns later, by which time the row address is already valid on the address output of the 74S409. The Address

Set-Up time (t_{ASR}), is 0 ns on most DRAMs. The 74S409 in this mode (with ADS and RASIN edges simultaneously applied) produces a minimum t_{ASR} of 0 ns. This is true provided the input address was valid t_{ASA} before ADS went low (see Figure 10).

Next, the row address is disabled t_{RAH} after \overline{RAS} goes low (20 ns minimum); the column address is then set up and t_{ASC} later, \overline{CAS} occurs. The only other control input required is \overline{WIN} . When a write cycle is required, \overline{WIN} must go low at least 30 ns before \overline{CAS} is output low.

This gives a total typical delay from: input address valid to $\overline{\text{RASIN}}$ (15 ns); to $\overline{\text{RAS}}$ (27 ns): to rows valid (50 ns); to columns valid (25 ns); to $\overline{\text{CAS}}$ (23 ns) = 140 ns (that is, 125 ns from $\overline{\text{RASIN}}$). All of these typical figures are for heavy capacitive loading, of approximately 88 DRAMs.

This mode is therefore extremely fast. The external timing is greatly simplified for the memory system designer: the only system signal required is RASIN.

In this mode, the R/C (RFCK) pin is not used, but CASIN (RGCK) is used as CASIN to allow an extended CAS after RAS has already terminated. Refer to Figure 11.

Mode 7 - Set End-of-Count (3a, 3b select)

The End-of-Count can be externally selected in Mode 7, using ADS to strobe in the respective value of B1 and B0 (see Table 3). With B1 and B0 the same \overline{EOC} is 127; with B1 = 0 and B0 = 1, \overline{EOC} is 255; and with B1 = 1 and B0 = 0, \overline{EOC} is 511. This selected value of \overline{EOC} will be used until the next Mode 7 selection. At power-up the \overline{EOC} is automatically set to 127 (B1 and B0 set to 11).

When B_1, B_2 are set to 11 in mode 7, mode 3b will be selected if mode 3 is selected ($M_2, M_1, M_0 = 0, 1, 1$). If B_1, B_2 is set to 00. 01 or 10 then mode 3a will be selected.

BANK S (STROBE		END OF COUNT
B1	В0	SELECTED
0	0	127
0	1	255
1	0	511
1	1	127

Table 3. Mode 7




Figure 10. Mode 6 Timing (CASIN High)




Figure 11. Mode 6 Timing, Extended CAS

SN74S409/-2 Specifications:

Absolute Maximum Ratings (Note 1)

Supply voltage V _{CC}	0.5 V to 7.0 V
Storage temperature range	
Input voltage	
Output current	
Lead temperature (soldering, 10 seconds)	300°C

NOTE 1: "Absolute Maximum Ratings" are the values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of operating conditions provides conditions for actual device operation.

Operating Conditions

SYMBOL	PARAMETER	FIGURE	MIN	'S409 TYP	MAX	MIN	'S409-: TYP	2 MAX	UNIT
VCC	Supply voltage		4.75		5.25	4.75		5.25	V.
TA	Operating free-air temperature		0	1.0	75	0		75	°C
tASA	Address setup time to ADS	Figures 4, 5, 7, 10, 11	15			15			ns
t _{AHA}	Address hold time from ADS	Figures 4, 5, 7, 10, 11	15			15	- 11	1.5	ns
t _{ADS}	Address strobe pulse width	Figures 4, 5, 7, 10, 11	30			30			ns
tRASINL,H	Pulse width of RASIN during refresh	Figure 3	50			50			ns
tRST	Counter reset pulse width	Figure 3	70			70			ns
tRFCKL.H	Minimum pulse width of RFCK	Figure 6	100			100			ns
T	Period of RAS generator clock	Figure 6	100			100			ns
†RGCKL	Minimum pulse width low of RGCK	Figure 6	35			35			ns
tRGCKH	Minimum pulse width high of RGCK	Figure 6	35			35			ns
tCSRL	CS low to access RASIN low	See Mode 5 description	10			10			ns
tRFSRG	RFSH low set-up to RGCK low (Mode 1)	See Mode 1 description	35			35			ns
†RQHRF	RFSH hold time from RFRQ (RF I/O)	Figure 6	2T			2T			ns

Electrical Characteristics: $V_{CC} = 5.0V \pm 5.0\%$, $0^{\circ}C \le T_{A} \le 75^{\circ}C$ Typicals are for $V_{CC} = 5V$, $T_{A} = 25^{\circ}C$.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VC	Input clamp voltage	$V_{CC} = MIN, I_C = -12mA$		-0.8	-1.2	V
I _I H1	Input high current for ADS, R/C only	V _{IN} = 2.5V		2.0	100	μΑ
I _I H2	Input high current for other inputs, except RF I/O	V _{IN} = 2.5V		1.0	50	μΑ
I _I RSI	Output load current for RF I/O	V _{IN} = 0.5V, output high		-1.5	-2.5	mAV
I _I CTL	Output load current for RAS, CAS, WE	V _{IN} = 0.5V, chip deselct		-1.5	-2.5	mA
I _{IL1}	Input low current for ADS, R/C only	V _{IN} = 0.5V		-0.1	-1.0	mA
I _{IL2}	Input low current for other inputs, except RF I/O	V _{IN} = 0.5V		-0.05	-0.5	mA
V _{IL} **	Input low threshold				0.8	٧
VIH**	Input high threshold		2.0		4 5.	٧
VOL1	Output low voltage, except RF I/O	I _{OL} = 20mA		0.3	0.5	٧
VOL2	Output low voltage for RF I/O	IOL = 10mA		0.3	0.5	V
V _{OH1}	Output high voltage, except RF I/O	I _{OH} = -1mA	2.4	3.5		V
VOH2	Output high voltage for RF I/O	I _{OH} = -100μA	2.4	3.5		٧
I _{1D}	Output high drive current, except RF I/O	V _{OUT} = 0.8V (Note 3)		-200		mA
loD	Output low drive current, except RF I/O	V _{OUT} = 2.7V (Note 3)	1	200		mA
loz	Three-state output current (address outputs)	0.4V ≤ V _{OUT} ≤ 2.7V, CS = 2.0V, Mode 4	-50	1.0	50	μΑ
Icc	Supply current	V _{CC} = MAX		250	325	mA
CIN	Input capacitance ADS, R/C	T _A = 25°C		8		pF
CIN	Input capacitance all other inputs	T _A = 25°C		5		pF

^{**} These are absolute voltages with respect to pins 13 or 38 on the device and include all overshoots due to system or tester noise. Do not attempt to test these values without suitable equipment.

SN74S409/DP8409 SN74S409-2/DP8409-2

Switching Characteristics: $V_{CC} = 5.0V \pm 5.0\%$, $0^{\circ}C \le T_{A} \le 75^{\circ}C$ See Figure 12 for test load (switches S1 and S2 are closed unless otherwise specified) typicals are for $V_{CC} = 5V$, $T_{A} = 25^{\circ}C$.

SYMBOL	ACCESS PARAMETER	FIGURE	MIN	'S409 TYP	MAX	MIN	'S409-2 TYP	MAX	UNIT
tRHA	Row address held from column select	Figure 4	10		The second	10			ns
†RICL	RASIN to CAS output delay (Mode 5)	Figures 7, 10	95	125	160	75	100	130	ns
†RICL	RASIN to CAS output delay (Mode 6)	Figures 7, 10, 11	80	105	140	65	90	115	ns
tRICH	RASIN to CAS output delay (Mode 5)	Figures 7, 10	40	48	60	40	48	60	ns
tRICH	RASIN to CAS output delay (Mode 6)	Figures 7, 10, 11	50	63	80	50	63	80	ns
tRCDL	RAS to CAS output delay (Mode 5)	Figures 7, 10		98	125		75	100	ns
tRCDL	RAS to CAS output delay (Mode 6)	Figures 7, 10, 11	19.5	78	105		65	85	ns
tRCDH	RAS to CAS output delay (Mode 5)	Figures 7, 10		27	40		27	40	ns
tRCDH	RAS to CAS output delay (Mode 6)	Figures 7, 10		40	65		40	65	ns
tCCDH	CASIN to CAS output delay Mode 6)	Figure 11	40	54	70	40	54	70	ns
tRCV	RASIN to column address valid (Mode 5)	Figures 7, 10		90	120		80	105	ns
tRCV	RASIN to column address valid (Mode 6)	Figures 7, 10, 11		75	105	1972	70	90	ns
tRPDL	RASIN to RAS delay	Figures 4, 5, 7, 10, 11	20	27	35	20	27	35	ns
tRPDH	RASIN to RAS delay	Figures 4, 5, 7, 10, 11	15	23	32	15	23	32	ns
†APDL	Address input to output low delay	Figures 4, 5, 7, 10, 11		25	40		25	40	ns
†APDH	Address input to output high delay	Figures 4, 5, 7, 10, 11		25	40		25	40	ns
tSPDL	Address strobe to address output low	Figures 4, 5		40	60		40	60	ns
tSPDH	Address strobe to address output high	Figures 4, 5		40	60		40	60	ns
tWPDL	WIN to WE output delay	Figure 5	15	25	30	15	25	30	ns
tWPDH	WIN to WE output delay	Figure 5	15	30	60	15	30	60	ns
tCRS	CASIN setup time to RASIN high (Mode 6)	Figure 11	35			35		<u> </u>	ns
tCPDL	CASIN to CAS delay (R/C low in Mode 4)	Figure 5	32	41	58	32	41	58	ns
tCPDH	CASIN to CAS delay	Figure 5	25	39	50	25	39	50	ns
tRCC	Column select to column address valid	Figure 4		40	58		40	58	ns
tRCR	Row select to row address valid	Figures 4, 5		40	58		40	58	ns
tRAH	Row address hold time (Mode 5)	Figures 7, 10	30	1		20			ns
tRAH	Row address hold time (Mode 6)	Figures 7, 10, 11	20			12			ns
tASC	Column address setup time (Mode 5)	Figures 7, 10	8			3			ns
tASC	Column address setup time (Mode 6)	Figures 7, 10, 11	6			3			ns
^t DiF1	Maximum (t _{RPDL} - t _{RHA}) (Mode 4)				15			15	ns
t _{DiF2}	Maximum (t _{RCC} - t _{CPDL}) (Mode 4)				15			15	ns

SYMBOL	REFRESH PARAMETER	TEST CONDITIONS	MIN	'S409 TYP	MAX	MIN	'S409-2 TYP	2 MAX	UNIT
^t FRQL	RFCK low to forced RFRQ low	C _L = 50 pF, Figure 6		20	30		20	30	ns
tFRQH	RGCK low to force RFRQ high	C _L = 50pF, Figure 6		50	75		50	75	ns
^t RGRL	RGCK low to RAS low	Figure 6	50	65	95	50	65	95	ns
tRGRH	RGCK low to RAS high	Figure 6	40	60	85	40	60	85	ns
^t RFRH	RFSH high to RAS high (encoding forced RFSH)	See Mode 1 description	55	80	110	55	80	110	ns
tcsct	CS high to RFSH counter valid	Figure 6		55	70		55	70	ns
tCTL	RF I/O low to counter outputs all low	Figure 3			100			100	ns
tRFPDL	RASIN to RAS delay during refresh	Figures 3, 6	35	50	70	35	50	70	ns
tREPDH	RASIN to RAS delay during refresh	Figures 3, 6	30	40	55	30	40	55	ns
†RFLCT	RFSH low to counter address valid	<u>CS</u> = X, Figures 3, 6, 8		47	60	St. Not	47	60	ns
tREHRV	RFSH high to row address valid	Figures 3, 6		45	60		45	60	ns
^t ROHNC	RAS high to new count valid	Figures 3, 8		30	55		30	55	ns
^t RLEOC	RASIN low to end-of-count low	C _L = 50pF, Figure 3			80			80.	ns
tRHEOC	RASIN high to end-of-count high	C _L = 50pF, Figure 3	A		80			80	ns
†RGEOB	RGCK low to end-of-burst low	C _L = 50pF, Figure 8			95	\$1.75°		95	ns
tMCEOB	Mode change to end-of-burst high	C _I = 50pF, Figure 8		4	75			75	ns

Switching Characteristics: (Cont'd)

SYMBOL	ACCESS PARAMETER	TEST CONDITIONS	MIN	'S409 TYP	MAX	MIN	'S409-	2 MAX	UNIT
	THREE-STATE PARAMETER								
tzн	CS low to address output high from Hi	Figures 6, 12 R1 = 3.5k, R2 = 1.5k		35	60		35	60	ns
^t HZ	CS high to address output Hi-Z from high	C _L = 15pF, Figures 6,12 R2 = 1k, S1 Open		20	40		20	40	ns
^t ZL	CS low to address output low from Hi-Z	Figures 6, 12 R1 = 3.5k, R2 = 1.5k		35	60		35	60	ns
tLZ	CS high to address output Hi-Z from low	C _L = 15pF, Figures 6,13 R1 = 1k, S2 Open		25	50		25	50	ns
tHZH	CS low to control output (WE, CAS, (RASO-3) high from Hi-Z high	Figures 6,12 R2 = 750 Ω , S1 open		50	80		50	80	ns
tHHZ	CS high to control output (WE, CAS, (RASO-3) Hi-Z high from high	C _L = 15pF R2 = 750Ω, S1 open		40	75		40	75	ns
tHZL	CS low to control output (WE, CAS, (RASO-3) low from Hi-Z high	Figure 12 S1, S2 Open		45	75		45	75	ns
tLHZ	CS high to control output (WE, CAS, (RASO-3) Hi-Z high from low	$C_L = 15$ pF, Figure 12 R2 = 750 Ω , S1 open		50	80		50	80	ns

*Internally the device contains a 3K resistor in series with a Schottky Diode to V_{CC} .


Note 1: Output load capacitance is typical for 4 banks of 22 DRAMs or 88 DRAMs including trace capacitance. These values are: Q0-Q8. $C_L = 500pF$; RAS0-RAS3, $C_L = 150pF$; CAS $C_L = 600pF$ unless otherwise noted.


Note 2: All typical values are for $T_A = 25$ °C and $V_{CC} = 5.0$ V.

Note 3: This test is provided as a monitor of Driver output source and sink current capability. Caution should be exercised in testing this parameter. In testing these parameters, a 15Ω resistor should be placed in series with each output under test. One output should be tested at a time and test time should not exceed 1 second.

Note 4: Input pulse 0V to 3.0V, $t_R=t_F=2.5$ ns, f=2.5 MHz. $t_{PW}=200$ ns. Input reference point on AC measurements is 1.5V. Output reference points are 2.7V for High and 0.8V for Low.







| ^tLZ | Figure 12. Waveform

0.5V

0.5V

HIGH 7




Figure 13. Change in Propagation Delay vs Loading

Capacitance Relative to a 500 pF Load

0.8

1ZH 2.7V

^tZL

VOH

VOL

OUTPUT

VOH

VOL

SN74S409-3 Specifications:

Absolute Maximum Ratings (Note 1)

Supply voltage V _{CC}	 **********	0.5 V to 7.0 V
Storage temperature range		65° to +150°C
Input voltage		1.5 V to 5.5 V
Output current		
Lead temperature (soldering, 10 seconds)	 	300°C

NOTE 1: "Absolute Maximum Ratings" are the values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of operating conditions provides conditions for actual device operation.

Operating Conditions

SYMBOL	PARAMETER	FIGURE	S409-3 MIN TYP MAX	UNIT
Vcc	Supply voltage		4.75 5.25	٧
TA	Operating free-air temperature		0 75	°C
t _{ASA}	Address setup time to ADS	Figures 4, 5, 7, 10, 11	15	ns
t _{AHA}	Address hold time from ADS	Figures 4, 5, 7, 10, 11	15	ns
t _{ADS}	Address strobe pulse width	Figures 4, 5, 7, 10, 11	30	ns
^t RASINL,H	Pulse width of RASIN during refresh	Figure 3	50	ns
trst	Counter reset pulse width	Figure 3	70	ns
^t RFCKL,H	Minimum pulse width of RFCK	Figure 6	100	ns
T	Period of RAS generator clock	Figure 6	100	ns
†RGCKL	Minimum pulse width low of RGCK	Figure 6	35	ns
tRGCKH	Minimum pulse width high of RGCK	Figure 6	35	ns
tCSRL	CS low to access RASIN low	See Mode 5 description	10	ns
†RFSRG	RFSH low set-up to RGCK low (Mode 1)	See Mode 1 description	35	ns
tRQHRF	RFSH hold time from RFRQ (RF I/O)	Figure 6	2T	ns

Electrical Characteristics: $V_{CC} = 5.0V \pm 5.0\%$, $0^{\circ}C \le T_{A} \le 75^{\circ}C$ Typicals are for $V_{CC} = 5V$, $T_{A} = 25^{\circ}C$.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VC	Input clamp voltage	$V_{CC} = MIN, I_C = -12mA$		-0.8	-1.2	٧
liH1	Input high current for ADS, R/C only	V _{IN} = 2.5V		2.0	100	μΑ
lH2	Input high current for other inputs, except RF I/O	V _{IN} = 2.5V		1.0	50	μΑ
I _I RSI	Output load current for RF I/O	V _{IN} = 0.5V, output high		-1,5	-2.5	mAV
I _I CTL	Output load current for RAS, CAS, WE	V _{IN} = 0.5V, chip deselct	The same	-1.5	-2.5	mA
liL1	Input low current for ADS, R/C only	V _{IN} = 0.5V	4 1 1 12	-0.1	-1.0	mA
llL2	Input low current for other inputs, except RF I/O	V _{IN} = 0.5V		-0.05	-0.5	mA
VIL**	Input low threshold				0.8	٧
VIH**	Input high threshold		2.0			٧
V _{OL1}	Output low voltage, except RF I/O	IOL = 20mA		0.3	0.5	٧
V _{OL2}	Output low voltage for RF I/O	I _{OL} = 10mA		0.3	0,5	٧
VOH1	Output high voltage, except RF I/O	IOH = -1mA	2.4	3.5		٧
V _{OH2}	Output high voltage for RF I/O	I _{OH} = -100μA	2.4	3.5		V
l _{1D}	Output high drive current, except RF I/O	V _{OUT} = 0.8V (Note 3)		-200		mA
loD	Output low drive current, except RF I/O	V _{OUT} = 2.7V (Note 3)		200		mA
loz	Three-state output current (address outputs)	0.4V ≤ V _{OUT} ≤ 2.7V, CS = 2.0V, Mode 4	-50	1.0	50	μА
ICC	Supply current	V _{CC} = MAX		250	325	mA
CIN	Input capacitance ADS, R/C	T _A = 25°C		8		pF
CIN	Input capacitance all other inputs	T _A = 25°C		5		pF

^{**} These are absolute voltages with respect to pins 13 or 38 on the device and include all overshoots due to system or tester noise. Do not attempt to test these values without suitable equipment.

Switching Characteristics: $V_{CC}=5.0V\pm5.0\%,\,0^{\circ}C\leq T_{A}\leq75^{\circ}C$ See Figure 12 for test load (switches S1 and S2 are closed unless otherwise specified) typicals are for $V_{CC}=5V,\,T_{A}=25^{\circ}C$.

SYMBOL	ACCESS PARAMETER	FIGURE	MIN	S409-3	MAX	UNIT
^t RHA	Row address held from column select	Figure 4	10			ns
^t RICL	RASIN to CAS output delay (Mode 5)	Figures 7, 10	95	125	185	ns
^t RICL	RASIN to CAS output delay (Mode 6)	Figures 7, 10, 11	80	105	160	ns
^t RICH	RASIN to CAS output delay (Mode 5)	Figures 7, 10	40	48	70	ns
tRICH	RASIN to CAS output delay (Mode 6)	Figures 7, 10, 11	50	63	95	ns
tRCDL	RAS to CAS output delay (Mode 5)	Figures 7, 10		98	145	ns
tRCDL	RAS to CAS output delay (Mode 6)	Figures 7, 10, 11		78	120	ns
^t RCDH	RAS to CAS output delay (Mode 5)	Figures 7, 10		27	40	ns
tRCDH	RAS to CAS output delay (Mode 6)	Figures 7, 10		40	65	ns
tCCDH	CASIN to CAS output delay Mode 6)	Figure 11	40	54	80	ns
tRCV	RASIN to column address valid (Mode 5)	Figures 7, 10		90	140	ns
tRCV	RASIN to column address valid (Mode 6)	Figures 7, 10, 11		75	120	ns
tRPDL	RASIN to RAS delay	Figures 4, 5, 7, 10, 11	20	27	40	ns
tRPDH	RASIN to RAS delay	Figures 4, 5, 7, 10, 11	15	23	37	ns
t _{APDL}	Address input to output low delay	Figures 4, 5, 7, 10, 11		25	46	ns
^t APDH	Address input to output high delay	Figures 4, 5, 7, 10, 11		25	46	ns
tSPDL	Address strobe to address output low	Figures 4, 5		40	70	ns
tSPDH	Address strobe to address output high	Figures 4, 5		40	70	ns
tWPDL	WIN to WE output delay	Figure 5	15	25	35	ns
tWPDH	WIN to WE output delay	Figure 5	15	30	70	ns
tCRS	CASIN setup time to RASIN high (Mode 6)	Figure 11	35			ns
tCPDL	CASIN to CAS delay (R/C low in Mode 4)	Figure 5	32	41	67	ns
tCPDH	CASIN to CAS delay	Figure 5	25	39	60	ns
tRCC	Column select to column address valid	Figure 4		40	67	ns
tRCR	Row select to row address valid	Figures 4, 5		40	67	ns
^t RAH	Row address hold time (Mode 5)	Figures 7, 10	30		-	ns
tRAH	Row address hold time (Mode 6)	Figures 7, 10, 11	20			ns
tASC	Column address setup time (Mode 5)	Figures 7, 10	8			ns
tASC	Column address setup time (Mode 6)	Figures 7, 10, 11	6			ns
tDiF1	Maximum (t _{RPDL} - t _{RHA}) (Mode 4)				20	ns
^t DiF2	Maximum (t _{RCC} - t _{CPDL}) (Mode 4)			-	20	ns

SYMBOL	REFRESH PARAMETER	TEST CONDITIONS	MIN	'S409-3 MIN TYP MA		UNIT
tFRQL	RFCK low to forced RFRQ low	C _L = 50 pF, Figure 6		20	30	ńs
tFRQH	RGCK low to force RFRQ high	C _L = 50pF, Figure 6		50	75	ns
^t RGRL	RGCK low to RAS low	Figure 6	50	65	95	ns
^t RGRH	RGCK low to RAS high	Figure 6	40	60	85	ns
^t RFRH	RFSH high to RAS high (encoding forced RFSH)	See Mode 1 description	55	80	125	ns
tCSCT	CS high to RFSH counter valid	Figure 6		55	75	ns
^t CTL	RF I/O low to counter outputs all low	Figure 3		*	100	ns
tRFPDL	RASIN to RAS delay during refresh	Figures 3, 6	35	50	70	ns
tRFPDH	RASIN to RAS delay during refresh	Figures 3, 6	30	40	55	ns
^t RFLCT	RFSH low to counter address valid	CS = X, Figures 3, 6, 8		47	70	ns
tRFHRV	RFSH high to row address valid	Figures 3, 6		45	70	ns
tROHNC	RAS high to new count valid	Figures 3, 8		30	55	ns
^t RLEOC	RASIN low to end-of-count low	C _L = 50pF, Figure 3			80	ns
†RHEOC	RASIN high to end-of-count high	C _L = 50pF, Figure 3			80	ns
^t RGEOB	RGCK low to end-of-burst low	C _L = 50pF, Figure 8			95	ns
tMCEOB	Mode change to end-of-burst high	C _L = 50pF, Figure 8			75	ns

Switching Characteristics: (Cont'd)

SYMBOL	ACCESS PARAMETER	TEST CONDITIONS	'S409-3 MIN TYP MAX		UNIT
	THREE-STATE PARAMETER		er eta teknig		11.14
^t ZH	CS low to address output high from Hi	Figures 6, 13 R1 = 3.5k, R2 = 1.5k	35	60	ns
^t HZ	CS high to address output Hi-Z from high	C _L = 15pF, Figures 6, 13 R2 = 1k, S1 Open	20	40	ns
tZL	CS low to address output low from Hi-Z	Figures 6, 13 R1 = 3.5k, R2 = 1.5k	35	60	ns
t _{LZ}	CS high to address output Hi-Z from low	C _L = 15pF, Figures 6, 14 R1 = 1k, S2 Open	25	50	ns
tHZH	CS low to control output (WE, CAS, (RASO-3) high from Hi-Z high	Figures 6, 13 R2 = 750 Ω , S1 open	50	80	ns
tHHZ	CS high to control output (WE, CAS, (RASO-3) Hi-Z high from high	$C_L = 15pF$ R2 = 750 Ω , S1 open	40	75	ns
tHZL	CS low to control output (WE, CAS, (RASO-3) low from Hi-Z high	Figure 13 S1, S2 Open	45	75	ns
tLHZ	CS high to control output (WE, CAS, (RASO-3) Hi-Z high from low	$C_L = 15$ pF, Figure 13, R2 = 750 Ω , S1 open	50	80	ns

*Internally the device contains a 3K resistor in series with a Schottky Diode to VCC.

Note 1: Output load capacitance is typical for 4 banks of 22 DRAMs or 88 DRAMs including trace capacitance. These values are: Q0-Q8. $C_L = 500pF$; RAS0-RAS3, $C_L = 150pF$; CAS $C_L = 600pF$ unless otherwise noted.

Note 2: All typical values are for $T_A = 25$ °C and $V_{CC} = 5.0V$.

Note 3: This test is provided as a monitor of Driver output source and sink current capability. Caution should be exercised in testing this parameter. In testing these parameters, a 15Ω resistor should be placed in series with each output under test. One output should be tested at a time and test time should not exceed 1 second.

Note 4: Input pulse 0V to 3.0V, $t_R=t_F=2.5$ ns, f=2.5 MHz, $t_{PW}=200$ ns. Input reference point on AC measurements is 1.5V. Output reference points are 2.7V for High and 0.8V for Low.

Note 5: The load capacitance on RF/IO should not exceed 50 pF.

Applications

The 74S409 Dynamic RAM Controller provides all the address and control signals necessary to access and refresh dynamic RAMs. Since the 74S409 is not compatible with a specific bus or microprocessor, an interface is often necesary between the 74S409 and the system. A general application using PAL to implement the interface and two additional

chips to provide refresh clock and chip select is shown in Figure 14.

The 74S409 operating modes may vary from application to application. For efficient refresh it is recommended to use mode 1 and mode 5 to take advantage of the hidden (transparent) refresh with forced refresh backup.




Figure 14. 74S409 in General Application

8-Bit Dynamic-RAM Driver with Three-state Outputs SN54/74S700/-1 SN54/74S730/-1 SN54/74S734/-1

Features/Benefits:

- Provides MOS voltage levels for 16K and 64K DRAMs
- Undershoot of low-going output is less than -0.5 V
- · Large capacitive drive capability
- · Symmetric rise and fall times due to balanced output impedance
- Glitch-free outputs at power-up and power-down
- 20-pin SKINNYDIP® saves space
- 'S730/734 are exact replacement for the Am2965/66
- 'S700/730/731/734 are pin-compatible with 'S210/240/241/244, and can replace them in many applications
- 'S700-1/730-1/731-1/734-1 have a larger resistor in the output stage for better undershoot protection
- Commercial devices are specified at V_{CC}±10%.

Description:

The 'S700, 'S730, 'S731, and 'S734 are buffers that can drive multiple address and control lines of MOS dynamic RAMs. The 'S700 and 'S730 are inverting drivers, and the 'S731 and 'S734 are non-inverting drivers. The 'S700/731 are pin-compatible with the 'S210/241 and have complementary enables. The 'S730 is pin-compatible with the 'S240 and an exact replacement for the Am2965. The 'S734 is pin-compatible with the 'S244 and an exact replacement for the Am2966.

These devices have been designed with an additional internal resistor in the lower output driver transistor circuit, unlike regular 8-bit buffers. This resistor serves two purposes: it causes a slower fall time for a high-to-low transition, and it limits the undershoot without the use of an external series resistor.

The 'S700, 'S730, 'S731, and 'S734 have been designed to drive the highly-capacitive input lines of dynamic RAMs. The drivers provide a guaranteed V_{OH} of V_{CC} - 1.15 volts, limit undershoot

Ordering Information


PART NUMBER	PKG	TEMP	ENABLE	POLARITY	POWER					
SN54S700/-1	J,W,L	Mil	High-							
SN74S700/-1	N,J	Com	Low	Immore						
SN54S730/-1	J,W,L	Mil	Low	Invert	100					
SN74S730/-1	N,J	Com	LOW		s					
SN54S731/-1	J,W,L	Mil	High-							
SN74S731/-1	N,J	Com	Low	Non-						
SN54S734/-1	J,W,L	Mil	Low	Invert						
SN74S734/-1	N,J	Com	Low							


to 0.5V, and exhibit a rise time symmetrical to their fall time by having balanced outputs. These features enhance dynamic RAM performance.

For a better-controlled undershoot for lightly capacitive-loaded circuits the 'S700-1, 'S730-1, 'S731-1 and 'S734-1 provide a larger resistor in the lower output stage. Also an improved undershoot voltage of -0.3 V is provided in the 'S700-1 series.

A typical fully-loaded-board dynamic-RAM array consists of 4 banks of dynamic-RAM memory. Each bank has its own $\overline{\rm RAS}$ and $\overline{\rm CAS}$, but has identical address lines. The $\overline{\rm RAS}$ and $\overline{\rm CAS}$ inputs to the array can come from one driver, reducing the skew between the $\overline{\rm RAS}$ and $\overline{\rm CAS}$ signals. Also, only one driver is needed to drive eight address lines of a dynamic RAM. The propagation delays are specified for 50pf and 500pf load capacitances, and the commercial-range specifications are extended to $V_{\rm CC} \pm 10\%$.

All of the octal devices are packaged in the popular 20-pin SKINNYDIP $^{\text{\tiny TM}}$.





TWX: 910-338-2376

Monolithic MM Memories

'S734 (Am2966)

SN54/74S700/-1 SN54/74S730/-1 SN54/74S731/-1 SN54/74S734/-1

Function Tables

'S700/-1

E1	E2	1A	2A	1Y	2Y
L	L	L	Х	Н	Z
L	L	Н	Х	L	Z
L	Н	L	L	Н	. н
L	H	L	Н	Н	L
L	H	Н	L	L	Н
L	Н	Н	н	L	L
Н	Н	* X	L	Z	н
Н	Н	Х	н	Z	L
Н	L	X	X 1	Ζ	, Z

'S730/-1

E1	E2	1A	2A	1Y	2Y
L	L	L	L	Н	Н
L	L	L	Н	Н	L
L	L	• н "	L	L	H.
L	L L	н	Н	L	L
L	Н	L	X	н	Ζ
L	Н	H	X	L	Z
Н	L	X	L	Z	Н
H	L L	Х	н Н	Z	L
Н	Η	X	Х	Z	Z

'S731/-1


E1	E2	1A	2A	1Y	2Y
L	L	L	Х	L	Z
L	L	Н	X	H	Z
L	н	L	L	L	L
L	Н	L	Н	L	Н
L	Н	Н	L	• н	L
L	, H	Н	H	H	H
H	: H	Х	. L .	Z	. L :
H -	Н	X	Н	Z	Н
Н	L L	Х	Х	Z	Z


'S734/-1


E1	E2	1A	2A	1Y	2Y
L	L	L ·	L	L	L
L	L b	L	Н	L	н
L	L L	Н	L	¹ H	L
L	L	H	Н	Н	Н -
L	Н	Ĺ	X	L	Z
L. L.	н	Н.,	Х	Н	Z
H	L	X	L	Z	L
Н	L	X	Н	Z	H
Н	H	- X	X , 1	Z	Z


8

IEEE Symbol









SN54/74\$700/-1 SN54/74\$730/-1 SN54/74\$731/-1 SN54/74\$734/-1

Absolute Maximum Ratings

Supply voltage V _{CC}	0.5 V to 7.0 V
Input voltage	
Off-state output voltage	0.5 V to +V _{CC} max
Storage temperature range	65° to +150°C
Output current	200 mA

Operating Conditions

SYMBOL	PARAMETER	N	ILITAF	RY	CO	MMER	CIAL	UNIT
	TANAMETER TO THE STATE OF THE S	MIN	TYP	MAX	MIN	TYP	MAX	
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
TA	Operating free-air temperature	-55		125	0		75	°C

Electrical Characteristics Over Operating Conditions

0.440.01	5454455				MII	LITAR	RY	COI	MER	CIAL	T
SYMBOL	PARAMET	ER	TEST CO	NDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V _{IL} *	Low-level input vo	itage					0.8			0.8	V
V _{IH} *	High-level input v	oltage			2			2			V
V _{IC}	Input clamp voltag	ge	V _{CC} = MIN	I _I = -18mA			-1.2			-1.2	V
I _{IL}	Low-level	Any A	V _{CC} = MAX	V ₁ = 0.4V			- 0.2			- 0.2	mA
	input current	Any E	L CC IVIII				- 0.4			- 0.4	IIIA
Чн	High-level input c	urrent	V _{CC} = MAX	V ₁ = 2.7V			20			20	μΑ
11	Maximum input c	urrent	V _{CC} = MAX	V ₁ = 7V			0.1			0.1	mA
V _{OL}	Low-level output	voltage	$V_{CC} = MIN$ $V_{IL} = 0.8V$	I _{OL} = 1mA			0.5		, ž	0.5	V
VOL	Low-level output	voltage	V _{IH} = 2V	I _{OL} = 12mA			0.8			0.8	
V _{ОН}	High-level output voltage		$V_{CC} = MIN$ $V_{IL} = 0.8V$ $V_{IH} = 2V$	I _{OH} = -1mA	V _{CC} \ - 1.15			V _{CC} - 1.15		·	V
OZL	Off-state output c	urrent	V _{CC} = MAX	V _O = 0.4V			- 200			- 200	μΑ
^I OZH	On-state output of	unent	V _{IL} = 0.8V V _{IH} = 2V	V _O = 2.7V			100			100	μΑ
los	Output short-circu	it current †	V _{CC} = MAX		- 60		- 200	- 60		- 200	mA
	0.4		V	' S 7XX	50			50			mA
lor	Output sink curr	ent	V _{OL} = 2.0V	' S 7XX-1	40			40			
ЮН	Output source cui	rrent	V _{OH} = 2.0V		- 35			- 35			mA
		Outputs		S700/-1 S730/-1	18 7	24	50		24	50	
		High		S731/-1 S734/-1		53	75		53	75	
¹ cc	Supply Current	Outputs	V _{CC} = MAX	S700/-1 S730/-1		86	125		86	125	mA
	Cappiy Carrent	Low	Outputs open	S731/-1 S734/-1		92	130		92	130] "
		Outputs		S700/-1 S730/-1		86	125		86	125	
		Disabled		S731/-1 S734/-1	14 2 14	116	150		116	150].

^{†&#}x27;Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second

These are absolute voltages with respect to pin 10 on the device and includes all overshoots due to system and/or test noise. Do not attempt to test these values without suitable equipment.

Switching Characteristics V_{CC} = 5 V, T_A = 25°C For the 'S700, 'S730, 'S731, 'S734

SYMBOL	PARAMETER	FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
•			C _L = 50pf	6	9	15	
^t PLH	Data to output delay	1 & 3	C _L = 500pf	18	22	30	
			C _L = 50pf	5	7	15	ns
^t PHL			C _L = 500pf	18	22	30	
t _{PZL}	Output enable delay	004	S = 1		12	20	ns
^t PZH	Output enable delay	2 & 4	S = 2		12	20	ון וו
t _{PLZ}	Output disable delay	2 & 4	S = 1		11	20	ns
t _{PHZ}	Galpar albabio aciay		S = 2		6.5	12	113
tSKEW	Output-to-output skew	1 & 3	C _L = 50pf		±0.5	±3.0	ns
V _{ONP}	Output voltage undershoot	1 & 3	C _L = 50pf		0	-0.5	٧

*The SKEW timing specification is guaranteed by design, but not tested.

Switching Characteristics Over Operating Range** For the 'S700, 'S730, 'S731, 'S734

SYMBOL	PARAMETER	FIGURE	TEST CONDITIONS	$\begin{tabular}{c} \textbf{MILITARY \dagger} \\ \textbf{V}_{\begin{tabular}{c} \textbf{CC} \end{tabular}} = 5.0V \pm 10\% \\ \textbf{MIN} \textbf{TYP} \textbf{MAX} \\ \end{tabular}$	COMMERCIAL VCC = 5.0V ±10% MIN TYP MAX	UNIT	
terri			C _L = 50pf	4 20	4 17		
t _{PLH}	Data to output delay		100	C _L = 500pf	18 40	18 35	
		1 & 3	C _L = 50pf	4 20	4 17	ns	
t _{PHL}			C _L = 500pf	18 40	18 35		
t _{PZL}	Output enable delay	2 & 4	S = 1†	28	28	ne	
^t PZH	Cutput chable delay		S = 2†	28	28	ns	
t _{PLZ}	Output disable delay	2 & 4	S = 1†	24	24	ns	
t _{PHZ}	Output disable delay	thut disable delay 2 & 4	S = 2†	16	16	1115	
V _{ONP}	Output voltage undershoot	1 & 3	C _L = 50pf	-0.5	-0.5	٧	

^{*}AC performance over the operating temperature is guaranteed by testing as defined in Group A, Subgroup 9, Mil Std 883B.

Switching Characteristics V_{CC} = 5 V, T_A = 25°C For the 'S700-1, 'S730-1, 'S731-1, 'S734-1

SYMBOL	PARAMETER	FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
			C _L = 50pf	6	9	15	
^t PLH	Data to output delay	1 & 3 C _L = 500pf	C _L = 500pf	.18	22	30	ns
			C _L = 50pf	5	7	15	
^t PHL			C _L = 500pf	18	22	40	
t _{PZL}			S = 1		12	20	
t _{PZH}	Output enable delay	2 & 4	S = 2		12	20	ns
t _{PLZ}	Output disable delay	2 & 4	S = 1		11	20	
t _{PHZ}	Output disable delay		S = 2		6.5	12	ns
tSKEW	Output-to-output skew	1 & 3	C _L = 50pf	•	±0.5	±3.0	ns
VONP	Output voltage undershoot	1 & 3	C _L = 50pf		0	-0.3	V

*The SKEW timing specification is guaranteed by design, but not tested.

^{†&}quot;S = 1" and "S = 2" refer to the switch setting in Figure 2.


⁺⁺TC = -55 to + 125° C for flatpack versions.

Switching Characteristics Over Operating Range** For the 'S700-1, 'S730-1, 'S731-1, 'S734-1

SYMBOL	PARAMETER	FIGURE	TEST CONDITIONS	MILITARY †† V _{CC} = 5.0V ±10% MIN TYP MAX	COMMERCIAL V _{CC} = 5.0V ±10% MIN TYP MAX	UNIT
t _{PLH}		er jan	C _L = 50pf	4 20	4 17	
PLH	Data to output delay	1 & 3	C _L = 500pf	18 40	18 35	ns
•	Data to output delay		C _L = 50pf	4 20	4 17	115
^t PHL			C _L = 500pf	18 50	18 45	
^t PZL	Output enable delay	2 & 4	S = 1†	28	28	ns
^t PZH	Carpar on abio doily		S = 2†	28	28	113
t _{PLZ}	Output disable delay	2 & 4	S = 1†	24	24	ns
^t PHZ	Output disable delay	244	S = 2†	16	16	113
VONP	Output voltage undershoot	1 & 3	C _L = 50pf	-0.3	-0.3	٧

[&]quot;AC performance over the operating temperature is guaranteed by testing as defined in Group A, Subgroup 9, Mil Std 883B.

Test Loads






Figure 1. Capacitive Load Switching

Figure 2. Three-State Enable/Disable

^{†&}quot;S = 1" and "S = 2" refer to the switch setting in Figure 2.


^{††}T_C = -55 to + 125° C for flatpack versions.

 $^{^{\}rm t}_{\rm pd}$ specified at C_L = 50 and 500pF

^{*} The "TEST POINT" is driven by the output under test, and observed by instrumentation.

Typical Switching Characteristics

VOLTAGE WAVEFORMS



tpw = 200ns
Figure 3. Output Voltage Levels





Figure 4. Three-State Control Levels

Typical Performance Characteristics:



▲ INDICATE MINIMUM VALUES AT 25°C.
■ INDICATE MAXIMUM VALUE AT 25°C.




Figure 5a. tpLH for VOH = 2.7 V vs. CL, for the 'S700 series





Figure 6a. tpHL for VOL = 0.8 V vs. CL, for the 'S700 series



▲ INDICATE MINIMUM VALUES AT 25°C.
■ INDICATE MAXIMUM VALUE AT 25°C.

Figure 5b. t_{PLH} for V_{OH} = 2.7 V vs. C_L , for the 'S700-1 series

Figure 6b. tpHL for Vol = 0.8 V vs. CL, for the 'S700-1 series

Applications

The S700, 'S730, 'S731 and 'S734 are 8-bit bipolar dynamic RAM drivers and are pin-compatible with the 'S210, 'S240, 'S241 and 'S244 respectively.

The actual circuit conditions that arise for driving dynamic RAM memories are as follows: Typically, in dynamic RAM arrays address lines and control lines, \overline{RAS} , \overline{CAS} , and \overline{WE} have a fair amount of "daisy chaining." The daisy chaining causes an inductive effect due to the traces in the printed circuit board; the dominant factor in the RAM loading is input capacitance, and these two conditions contribute to the actual driver conditions shown in Figure 7. The result is a transmission line with distributed inductance and capacitance connected to the driver outputs.




Figure 7. RAM Driver Output To Array

The transmission line effect can imply reflections, which in turn cause ringing, and it takes some time before the output settles from the low-to-high transition. On the high-to-low transition, along with ringing, a voltage undershoot can occur, and the circuit takes even longer to settle to an acceptable zero level. The main cause for the shorter high-to-low transition as compared to the low-to-high transition is the output impedance of typical Schottky drivers. Figure 8, shows a typical Schottky driver output stage and Figure 9 shows the output impedance for high and low output states.




Figure 8. Typical Schottky Driver Output

Figure 9. Driver Output Impedance

In Figure 9 when S=1, the output is high and the driver output impedance is approximately 30 Ω . When S=2, the output is low and the driver output impedance is approximately 3 Ω . There is a 10:1 ratio for the output impedances for the low and high states. The high-to-low transition causes a problem as the output transistor turns on fast due to the low impedance and undershoot results at the RAM inputs.




Figure 10. 'S700, 'S730, 'S731, and 'S734 Output Stage

Figure 11. Driver Output Impedance For the '\$700, '\$730, '\$731, and '\$734

The 'S700, 'S730, 'S731, and 'S734 have a modification in their output stage, in that an internal resistor is added to the lower output stage as shown in Figure 10.

The 'S700-1, 'S730-1, 'S731-1 and 'S734-1 have a larger resistor, R2, comparted to the "non-dash" parts, which give better undershoot protection at a slightly slower switching performance.

The structure in Figure 10 provides a driver output impedance of approximately 18Ω to 25Ω in either high (S = 1) or low (S = 2) states as shown in Figure 11. In addition, this circuit limits undershoot to -0.5V, essentially eliminating that problem; provides a symmetrical rise and fall time; and guarantees output levels of VCC -1.15V needed for MOS High levels. Also, when using the '3700, 'S730, 'S731 and 'S734, no external resistors are needed. 'S240-series parts used with external resistors to provide drive capability, but the rise times and fall times are unsymmetrical due to higher impedance for low-to-high transitions.

Figure 12 shows the undershoot problem using a 'S240 without external resistors and the elimination of the problem by using the 'S730. Thus from a dynamic-RAM system-design viewpoint, the 'S700, 'S730, 'S731, and 'S734 are very effective RAM drivers.




Figure 12. Comparison of Undershoots and tpHL

An application using these 8-bit drivers to interface address and control lines (and data lines) to a dynamic RAM array using 64K DRAMs is discussed. The signals needed for the controls are RAS, CAS, and WE. The address lines are A0-A7 and the data lines are shown as the high and low byte. The array is shown in Figure 13. It consists of four rows of DRAMs; each row has individual RAS, CAS, and WE lines. However, all four rows have common address lines A0-A7. The RAM capacitive loading for RAS, CAS, and WE is about 10 pf per input. The loading of the address lines is about 5 to 7 pf per input. The loading of the \overline{RAS}_i , \overline{CAS}_i and \overline{WE}_i inputs to each row of memories is 160 pf. Note that RAS; and CAS; come from the same driver, which reduces timings skews which might arise if they were output from separate drivers. The address lines are outputs from another driver, and the loading on each line is 320 pf (5 pf loading times 64 DRAMs). At this point it is worth noting that if a 320-pf loading affects performance unduly, then the address lines can be split between two drivers with each having a load of 160 pf, reducing overall signal delay.

If an error-detection-and-correction scheme is used, then typically the row size expands to 22 bits from the 16 bits shown in the example. The 'S700, 'S730, 'S731 and 'S734 drivers lend themselves to such expansion, as their propagation delays are specified at 50 pF and also at 500 pF.






Figure 13. 256K X 16 Dynamic RAM Array with RAM Drivers

Die Configurations





Quad Power Strobe

HD1-6600-8

HD1-6600-5

HD1-6600-2


Features/Benefits

- High drive current-200 mA
- High speed—40 ns typical
- Low fan-in (250 μA Max), TTL-compatible
- Low power: Standby 30 mW/circuit 120 mW/circuit Active
- Several different power-supply levels

Description

The HD1-6600 guad power strobe are four high-current drivers used for power-down mode of ROM/PROM and other logic devices. Vcc can be removed from nonactive devices in order to reduce total system power.


Pin Configuration




Ordering Information

	PART NUMBER	PACKAGE	TYPE	TEMPERATURE RANGE
	HD1-6600-5	J14	Power	0° to +75°C
	HD1-6600-2	J14	Power	-55° to +125°C
Ī	HD1-6600-8*	J14	Power	-55° to +125°C

Block Diagram




Test Load



* The "TEST POINT" is driven by the output under test,

and observed by instrumentation

Test Waveforms



*Note: Parts suffixed -8 are equivalent to parts suffixed -2 screened in accordance with MIL-STD 883 method 5004, Class B.

TWX: 910-338-2376



Absolute Maximum Ratings

Supply voltage, VCC		 	+8 V
VCC		 T	+18 V (HD1-6600)
VCC	<u> </u>	 	+18 V (HD1-6600)
Input voltage		 	1.5 V to +5.5 V
			25 mA to +5 mA
Output current		 	300 mA
Storage temperature	ange	 	65° to +150°C

Operating Conditions

		N	ILITA	RY	CO	MMER	CIAL	
SYMBOL	PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V _{CC1}	Supply voltage 1	4.5	5	5.5	4.5	5	5.5	٧
V _{CC2}	Supply voltage 2	10	12	13.8	10	12	13.8	V
V _{CC3}	Supply voltage 3	4.5	- 5	5.5	4.75	5	5.5	V
l _{ОН}	High-level output current		-150	-200		-150	-200	mA
TA	Operating free-air temperature	-55		125	0		75	°C

Electrical Characteristics Over Operating Conditions

Over Recommended Operating Free Air Temperature Range V_{CC2} = 12.0V V_{CC3} = 5.0V


SYMBOL	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
IIR IIF	Input current	V _{IN} = 2.4V V _{IN} = 0.4V	V _{CC1} = 5.5V		-80	30 -250	μА
V _{IH} V _{IL}	Input threshold voltage	V _{CC1} = 4.5V		2.0	1. 4	0.8	V
V _{OH}	Output voltage	V _{CC1} = 5.0V V _{IN} = 0.4V	I _{OH} = -150mA	4.75	4.85	5	V
v _{OL}	(One strobe enabled)	V _{CC1} = 5.0V V _{IN} = 2.4V	I _{OL} = 500μA		0.9	1.0	٧
ICC1		V _{CC1} = 5.5V	V _{IN} = 2.4V		4	6.0	mA
lCC1		V _{CC1} = 5.5V	V _{IN} = 0.4V		4	6.4	mA
I _{CC2}	Supply current (All strobes enabled)	V _{CC1} = 5.5V V _{IN} = 0.4V	I _{OH} = -150mA		50	60	mA
I _{CC2}		V _{CC1} = 5.5V V _{IN} = 2.4V	I _{OL} = 0		10	12	mA

Switching Characteristics

V_{CC1} = 5.0V V_{CC2} = 12.0V V_{CC3} = 5.0V T_A = 25°C

SYMBOL	PARAMETER	TEST CONDITIONS (SEE STANDARD TEST LOAD)	MIN	TYP	MAX	ÙNIT
^t on	Turn On delay			40	75	ns
^t off	Turn Off delay	$R_L = 31.6\Omega$		40	75	ns
¹ _r	Rise time	C _L = 620pF		35	65	ns
t _f	Fall time] 등 기가 되는 경기 하는 그동안 가장 보는 기는 음식을 가는 이름이 하는 것이다. [188] - 기가 기가 기가 있는 그리고 있는 것이다.		35	65	ns

Die Configuration



Die Size: 90x67 mil²



	III Gadololi
2	Military Products Division
3	PROM
4	PLE™
5	PAL®/HAL® Circuits
6	System Building Blocks/HMSI™
7	FIFO
8	Memory Support
9	Arithmetic Elements and Logic
10	Multipliers/Dividers
11	8-Bit Interface
12	Double-Density PLUS™ Interface
13	ECL10KH
14	General Information
15	Advanced Information
16	Package Drawings
157	Representatives/Distributors

Table of ContentsARITHMETIC ELEMENTS AND LOGIC

Contents for Section 9	9-2
Arithmetic Elements Selection Guide	9-2
SN54/74S381 Arithmetic Logic	
Unit/Function Generator	9-3
SN54/74S182 Look-Ahead Carry Generators	9-9
SN54/74S148 High Speed Schottky Priority Encoders	9-12
SN54/74S348 High Speed Schottky Priority Encoders	9-12

Arithmetic Elements and Logic Selection Guide

Arithmetic and Logic Elements

DESCRIPTION	PART NUMBER	MAX ADD TIME	MAX CARRY (OR GENERATE) TIME	PINS
4-bit ALU	5/74S381	27 ns	20 ns	20
4 Group carry-look-ahead generator	5/74S182		7 ns	16

Encoder Priority

DESCRIPTION	PART NUMBER	OUTPUT	MAX LOGIC DELAYS	PINS
High-Speed Schottky Priority Encoders	SN54/74S148 SN54/74S348	Totem-Pole 3-State	$\overline{D_i} \rightarrow \overline{A_i} = 13$ nsec $\overline{D_i} - \overline{GS}$, $\overline{EO} = 15$ nsec	16

Arithmetic Logic Unit/ Function Generator SN54S381 SN74S381

Features/Benefits

- A fully parallel 4-bit ALU
- Ideally suited for high-speed processors
- Generate and propagate outputs for full carry lookahead
- Three arithmetic functions
- Three logic functions
- Preset and clear functions
- Available in 20-pin SKINNYDIP®

Description


The 'S381 is a Schottky TTL arithmetic logic unit (ALU)/function generator that performs eight binary arithmetic/logic operations on two 4-bit words as shown in the function table. These operations are selected by the three function-select lines (S0, S1, S2). A full lookahead carry circuit is provided for fast, simultaneous carry generation by means of two cascaded outputs (P and G) for the four bits in the package.

Ordering Information


PART NUMBER	PACKAGE	TEMPERATURE
SN54S381	J,W,L	Military
SN74S381	N,J	Commercial

Pin Configuration

SN54S381, SN74S381



Logic Symbol



Function Table


SE	LECTIO	NC	ADITIMETICAL COLO ODEDATIONI
S2	S1	S0	ARITHMETIC/LOGIC OPERATION
L	L	L	Clear †
L	L	Н	B minus A
L	н	L	A minus B
L	Н	Н	A plus B
Н	L	L	A ⊕ B
Н	L	Н	A + B
Н	Н	L	AB
Н	Н	Н	Preset ††

- † Force all F outputs to be Lows.
- †† Force all F outputs to be Highs.

SKINNYDIP® is a registered trademark of Monolithic Memories.

TWX: 910-338-2376

Logic Diagram



Function Table

	100				INP	UTS									OUT	TPUTS		
FUNCTION	S2	S1	S0	Cn	А3	A2	A1	A0	В3	B 2	В1	во	F3	F2	F1	F0	G	P
Clear	0	0	0	Х	х	Х	Х	Х	X	Х	X	Х	0	0	0	0	0	0
B minus A (Inverse Subtraction)	0	0	1	0 0 0 0 1 1	0 0 1 1 0 0	0 0 1 1 0 0	0 0 1 1 0 0	0 0 1 1 0 0	0 1 0 1 0 1	0 1 0 1 0 1	0 1 0 1 0 1	0 1 0 1 0 1	1 1 0 1 0 1	1 1 0 1 0 1	1 1 0 1 0 1	1 0 0 1 0 1	1 0 1 1 1 0	0 0 1 0 0 0
A minus B (Subtract)	0	1	0	1 0 0 0 0 1 1 1 1	0 0 1 1 0 0 1 1	1 0 0 1 1 0 0 1 1	0 0 1 1 0 0 1 1	0 0 1 1 0 0 1 1	1 0 1 0 1 0 1 0	1 0 1 0 1 0 1 0	1 0 1 0 1 0 1 0 1	0 1 0 1 0 1 0	0 1 0 1 1 0 0 1	0 1 0 1 1 0 0 0 1 0	0 1 0 1 1 0 0 0 1 0	0 1 0 0 1 0 1 1 0	1 1 0 1 1 1 0 1	0 1 0 0 0 0 1 0
A plus B (Add)	0	1	1	0 0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 0 1 1 0 0 1 1	0 0 1 1 0 0 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0	0 1 0 1 0 1 0	0 1 0 1 0 1 0	0 1 0 1 0 1 0	0 1 1 1 0 0 0	0 1 1 1 0 0 0	0 1 1 1 0 0 0	0 1 1 0 1 0 0 0	1 1 0 1 1 1 0	1 0 0 0 1 0 0

Function Table

					II	NPU	TS				OU			DUT	PUT	S
FUNCTION	S2	S1	SO	Cn	А3	A2	A1	A0	ВЗ	В2	В1	во	F3	F2	F1	F0
А ⊕В	2			X	0	0	0	0	0	0	0	0	0	0	0	0
(OR)	1	0	0	X	1	1	1	1	0	0	0	0 1	1	1	1	1
A+B (XOR)	1	0	1	X X X	0 0 1 1	0 0 1 1	0 0 1 1	0 0 1 1	0 1 0 1	0 1 0 1	0 1 0 1	0 1 0 1	0 1 1	0 1 1 1	0 1 1 1	0 1 1
A ● B (AND)	1	1	0	X X X	0 0 1 1	0 0 1 1	0 0 1 1	0 0 1 1	0 1 0 1	0 1 0	0 1 0 1	0 1 0	0 0 0 1	0 0 0 1	0 0 0 1	0 0 0 1
Preset	1	1	1	X X X	0 0 1 1	0 0 1 1	0 0 1 1	0 0 1 1	0 1 0 1	0 1 0 1	0 1 0 1	0 1 0 1	1 1 1	1 1 1	1 1 1	1 1 1

^{1 =} HIGH voltage level

^{0 =} LOW voltage level

X = Don't care

SN54S381 SN74S381

Absolute Maximum Ratings

Supply voltage V _{CC}		7 V
Input voltage	· · · · · · · · · · · · · · · · · · ·	5.5 V
Storage temperature range		65° to +150°C

Operating Conditions

SYMBOL	PARAMETER	MIN	ILITA TYP	RY MAX	CO! MIN	MMER TYP	CIAL MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	٧
TA	Operating free-air temperature	-55		125	0		75	°C

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER		TEST CONDITIO	NS	MILITARY MIN TYP MAX	COMMERCIAL MIN TYP MAX	UNIT
V _{IL}	Low-level input voltage		\$:		0.8	0.8	V
v _{IH}	High-level input voltage				2		٧
v _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18 mA		-1.2	-1.2	V
				Any S input	-2	-2	
IL	Low-level input current	V _{CC} = MAX	V _I = 0.5 V	Cn	-8	-8	mA
	in par sarrom		All others		-6	-6	
				Any S input	50	50	
I _{IH}	High-level input current	V _{CC} = MAX	V _I = 2.7 V	Cn	250	250	μА
	par sarroin		and the second	All others	200	200	
ı	Maximum input current	V _{CC} = MAX	V _I = 5.5 V		1	1	mA
V _{OL}	Low-Level output voltage	V _{CC} = MIN V _{IL} = 0.8 V	V _{IH} = 2 V I _{OL} = 20 mA		0.5	0.5	٧
V _{ОН}	High-level output voltage	V _{CC} = MIN V _{IL} = 0.8 V	V _{IH} = 2 V I _{OH} = -1 mA	And the second s	2.4 3.4	2.7 3.4	V
los	Output short- circuit current*	V _{CC} = MAX			-40 -100	-40 -100	mA
ICC	Supply current	V _{CC} = MAX			105 160	105 160	mA


^{*} Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

9


Switching Characteristics V_{CC} = 5 V, T_A = 25°C

SYMBOL	PARAMETER	TEST CONDITIONS (See Interface Test Load/Waveforms)	FROM (INPUT)	TO (OUTPUT)	5/74 TYP	S381 MAX	UNIT
tp	Propagation delay time		С	Any F	10	17	ns
tp	Propagation delay time		Any A or B	G	12	20	ns
tp	Propagation delay time		Any A or B	P	11	18	ns
^t PLH	Propagation delay, low-to-high	C _L = 15 pF R _L = 280Ω			18	27	ns
t _{PHL}	Propagation delay, high-to-low	[사이스 현고기를 하하면 2 [기교 경기 전기 기계 18]	Any A or B	Any F	16	25	ns
tp	Propagation delay time		Any S	Any F, \overline{G} , \overline{P}	18	30	ns

Test Load




16-BIT ALU (USING 74S381)



MAXIMUM DELAY OF ADDITION/SUBTRACTION.

	74S381 + 74S182
1-4 bits	27ns
5-16 bits	44ns
17-64 bits	64ns

Die Configuration



Die Size: 83 x 86 mil²

Look-Ahead Carry Generators SN54S182 SN74S182

Features/Benefits

- · Provides lookahead carry scross a group of four 'S381s
- Capable of multilevel lookahead carry for high-speed arithmetic operations over long wordlengths
- · High-speed operation

Description

The SN54S182 and SN74S182 are high-speed, lookahead carry generators capable of anticipating a carry across four binary adders or group of adders. They are cascadable to perform full lookahead across n-bit adders. Carry, carry-generate and carry-propagate functions are provided as enumerated in the pin designation table below.

When used in conjunction with 74S381, 74F381, 74S181 or 2901 arithmetic logic units (ALU), these generators provide high-speed carry lookahead capability for any word length. Each S182 generates the lookahead (anticipated carry) across a group of four ALUs and, in addition, other carry lookahead circuits may be employed to anticipate carry across sections of four look-ahead packages up to any number of levels.

The carry functions (input, outputs, generate and propagate) of the carry lookahead generators are implemented in the compatible form for directed connection to the ALU. Logic equations for the 'S182 are:

Cn+x = G0 + P0 Cn

Cn+y = G1 +P1 G0 + P1 P0 Cn

Cn+z = G2 + P2 G1 + P2 P1 G0 + P2 P1 P0 Cn

G = G3 + P3 G2 + P3 P2 G1 + P3 P2 P1 G0

P = P3 P2 P1 P0

or

 $\overline{C}n+x = \overline{Y0 (X0 + Cn)}$


 $\overline{C}n+y = \overline{Y1} [X1 + Y0 (X0 + Cn)]$

 $\overline{C}_{n+z} = \overline{Y2} \{X2 + Y1 [X1 + Y0 (X0 + Cn)]\}$

Y = Y3 (X3 + Y2) (X3 + X2 + Y1) (X3 + X2 + X1 + Y0)

X = X3 + X2 + X1 + X0


Pin Configuration



Ordering Information

PART NUMBER	PACKAGE	TEMPERATURE	
SN54S182	F,J,W,(20L)	Military	
SN74S182	N,J	Commercial	

Logic Diagram



Summarizing Tables

FUNCTION TABLE FOR Cn+v OUTPUT

UNCTION TABLE

FUNCTION TABLE FOR C_{n+x} OUTPUT

INPUTS	OUTPUT
G1 G0 P1 P0 Cn	C _{n+y}
LXXXX	н
X L L X X	н
XXLLH	н
All other combinations	L

INPUTS	OUTPUT
P3 P2 P1 P0	P
LLLL	L
	58 (. 36) (.) 1 (. 17)
All other	H

INPUTS	OUTPUT		
GO PO Cn	C _{n+x}		
LXX	н		
X L H All other combinations	L		

UNCTION TABLE FOR G OUTPUT

	INPUTS						OUTPUT
G3	Ğ2	G1	Ğ0	P3	P2	Ē1	G
L	X	x	x	x	x	X	L
×	L	X	X	L	X	x	L
х	X	L	X	L	L	X	L
x	X	X	L	L	Ļ	L	L
	c		l oth		S		н

FUNCTION TABLE FOR C_{n+z} OUTPUT

			IN	IPU	PUTS			OUTPUT
	Ğ2	Ğ1	Ğ0	P2	P1	P0	\overline{c}_{n}	C _{n+z}
	L	x	X	x	X	x	X	н
	х	L	X	L	X	X	X	н
	х	X	L	L	L	X	X	н
1	х	X	X	L	L	L	н	н
		c		l oth		ıs		L

H = High Level, L = Low Level, X = Irrelevant. Any inputs not shown in a given table are irrelevant with respect to that output.

SKINNYDIP® is a registered trademark of Monolithic Memories.

TWX: 910-338-2376

Monolithic MM Memories

Absolute Maximum Ratings

Supply voltage V _{CC}	 	 	7 V
Input voltage	 	 	5.5 V
Storage temperature range	 	 	65° to +150°C

Operating Conditions

SYMBOL	PARAMETER	MILITARY MIN TYP MAX	COMMERCIAL MIN TYP MAX	UNIT
VCC	Supply voltage	4.5 5 5.5	4.75 5 5.25	V
TA	Operating free-air temperature	-55 125	0 75	°C

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS			MILITARY MIN TYP MAX	COMMERCIAL MIN TYP MAX	UNIT
V _{IL}	Low-level input voltage				0.8	0.8	V
V _{IH}	High-level input voltage		-		2		V
v _{IC}	Input clamp voltage	V _{CC} = MIN	I = -18 mA		-1.2	-1.2	V
				Cn input	-2	-2	V
				P3 input	-4	-4	
	Low-level			P2 input	-6	-6	
JIL *	input current	V _{CC} = MAX	V _I = 0.5 V	P0, P1, or G3 input	-8	-8	mA
			***	G0 or G2	-14	-14	
				G1 input	-16	-16	
				Cn input	50	50	
		***,		P3 input	100	100	
	High-level			P2 input	150	150	, t
lн	input current	V _{CC} = MAX	V _I = 2.7 V	P0, P1, or G3 input	200	200	μА
				GO or G2	350	350]
				G1 input	400	400	1
I _I	Maximum input current	V _{CC} = MAX	V _I = 5.5 V		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		mA
v _{OL}	Low-level output voltage	V _{CC} = MIN V _{IL} = 0.8 V	V _{IH} = 2 V I _{OL} = 20 mA		0.5	0.5	٧
v _{OH}	High-level output voltage	V _{CC} = MIN V _{IL} = 0.8 V	V _{IH} = 2 V I _{OH} = -1 mA		2.5 3.4	2.7 3.4	V
los	Output short- circuit current*	V _{CC} = MAX			-40 -100	-40 -100	mA
^I CCL	Supply current, all outputs low	V _{CC} = MAX	See Note 1		69 109	69 99	mA
^I ССН	Supply current, all outputs high	V _{CC} = 5 V	See Note 2		35	35	mA


^{*} Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second. NOTE: 1. I_{CCL} is measured with all outputs open, inputs \$\overline{G0}\$, \$\overline{G1}\$ and \$\overline{G2}\$ at 4.5 V, and all others inputs grounded.

^{2.} I_{CCH} is measured with all outputs open, inputs $\overline{P3}$ and $\overline{G3}$ at 4.5 V, and all others inputs grounded.

Switching Characteristics $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$


PARAMETER	TEST CONDITIONS (See Interface Test Load/Waveforms)	FROM (INPUT)	TO (OUTPUT)	5/74 TYP	S182 MAX	UNIT
Propagation delay time, low-to-high		G0,G1,G2,G3	Cn + x, Cn + y	4.5	7	ns
Propagation delay time, high-to-low		P0,P1,P2 or P3	Or Cn+z	4.7	7	ns
Propagation delay time, low-to-high		G0,G1,G2,G3	_	5	7.5	ns
Propagation delay time, high-to-low	C _L = 15 pF R _L = 280Ω	P1,P2, or P3		7	10.5	ns
Propagation delay, low-to-high				4.5	6.5	ns
Propagation delay, high-to-low		P0,P1,P2 or P3		6.5	10	ns
Propagation delay, low-to-high			Cn + x, Cn + y	6.5	10	ns
Propagation delay high-to-low		Cn	or Cn + z	7	10.5	ns
	Propagation delay time, low-to-high Propagation delay time, high-to-low Propagation delay time, low-to-high Propagation delay time, high-to-low Propagation delay, low-to-high Propagation delay, high-to-low Propagation delay, high-to-low Propagation delay, low-to-high Propagation delay	Propagation delay time, low-to-high Propagation delay time, high-to-low Propagation delay time, low-to-high Propagation delay time, high-to-low Propagation delay time, high-to-low Propagation delay, low-to-high Propagation delay, high-to-low Propagation delay, high-to-low Propagation delay, low-to-high Propagation delay, low-to-high Propagation delay Propagation delay Propagation delay Propagation delay	PARAMETER (See Interface Test Load/Waveforms) (INPUT)	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	PRHAMETER (See Interface Test Load/Waveforms) (INPUT) (OUTPUT) TYP Propagation delay time, low-to-high Propagation delay time, high-to-low Propagation delay time, low-to-high Propagation delay time, low-to-high Propagation delay time, high-to-low Propagation delay time, high-to-low Propagation delay, low-to-high Propagation delay, high-to-low Propagation delay, low-to-high Propagation delay	Propagation delay time, low-to-high Propagation delay time, high-to-low Propagation delay, low-to-high Propagation delay, high-to-low Propagation delay, high-to-low Propagation delay, low-to-high Propagation delay low-to-high Propagation delay low-to-high Propagation delay low-to-high






* The "TEST POINT" is driven by the output under test, and observed by instrumentation.

Die Configuration





A 24-bit ALU made from 'S381s and 'S182s

Die Size: 53x57 mil²

High-Speed Schottky Priority Encoders

SN54/74S148 (93S18) SN54/74S348

Features/Benefits


- Second-generation Schottky designs feature VERY-High-Speed compared to other TTL priority encoders
- Totem-pole outputs on SN54/74S148
- Three-state outputs on SN54/74S348
- SN54/74S148 is speed upgrade for SN54/74148. SN54/74LS148, 9318, 93L18
- SN54/74S348 is speed upgrade for SN54/74LS348
- . Encode eight data lines to 3-bit binary (octal) code
- · Cascadable in several different ways
- Glitch on GS line in other TTL priority encoders has been designed out
- Applications include:
 - Interrupt/status scanning
 - Resource allocation in processors/peripherals
 - . Normalization in floating-point arithmetic units
 - Bus arbitration
- Maximum Logic Delays:

• D i - Ai	13ns	
• $\overline{D_i} \rightarrow \overline{GS}$	15ns	'S148 and 'S348
• D i - E O	15ns	
• t _{ZX} (E _i to A _i)	18ns	(0040 O-b
 t_{XZ}(E_i to A_i) 	18ns 15ns	'S348 Only

Ordering Information

PART NUMBER	PKG	TEMP	OUTPUTS	POWER
SN54S148	J,F,W(20L)	Mil	Totem-	
SN74S148	N,J	Com	pole	
SN54S348	J,F,W(20L)	Mil	Three-	S S
SN74S348	N,J	Com	state	e ja

Block Diagram



† Disabled outputs are High for 54/74S148 and Hi-Z for 54/74S348.

Description

The SN54/74S148 and SN54/74S348 high-speed Schottky TTL priority encoders scan 8 data-input lines, and output a 3-bit binary (that is, "octal") code which is the line number of the highest-priority data input being asserted. To allow expansion by cascading, in some cases without external logic, both devices provide three control signals: El (Enable Input), EO (Enable Output), and GS (Group Select).

When Ei is not being asserted, the code outputs are forced High in the 'S148 and into Hi-Z state in the 'S348. When El is being asserted, these outputs are forced to the line-number code; see "Function Table." Also, when EI is being asserted, EO and GS are complementary; EO indicates that no data-input line is being asserted, whereas GS indicates that at least one of them is being asserted.

El and EO may be used to link encoders together in a "daisychained" configuration. Also, in a two-level cascaded configuration, the GS signals from the first-level encoders are the data inputs for the second-level encoder(s); see "Applications."

Pin Configuration

SN54/74S348 (Top View) 16 V_{CC} D₄ EO D₅ 15 EO 14 GS De GS D₇ 13 D₃ D3 12 D₂ Ēi D2 D 11 D₁ 10 D₀ A₀ Output GND 8

SN54/74S148

SKINNYDIP® is a registered trademark of Monolithic Memories.


Monolithic Memories

The line-number-code outputs $(\overline{A_2}, \overline{A_1}, \overline{A_0})$ are totem-pole in the 'S148 and are three-state in the 'S348. All inputs and outputs of both devices are TTL-compatible. Data inputs present *two* standard 54S/74S normalized loads; \overline{El} , however, presents only a half of one such load.

The "Function Table" has been stated in terms of High (H) and Low (L) signal levels rather than in terms of "ones" and "zeroes." The most natural interpretation of the operation of these parts is that *all* signals, outputs as well as inputs, are assertive-low — that is, L is identified with "one" and H with "zero." Consequently, the highest-priority data input is named "D₇" and the output code it produces when asserted is LLL. In like manner, asserting the input D₄ produces the output code LHH if none of the higher-priority data-input lines D₇, D₆, or D₅ is being asserted; and so forth.

It is consistent with this interpretation that an 'S148 outputs a code of HHH either when it is disabled, or when it is enabled but none of its data inputs are being asserted. Under the same circumstances, the code outputs of an 'S348 go into Hi-Z state.

Logic Diagram



Function Table

		1	NP	UT	s	91				ΟL	JTPUT:	S	
ΕĪ	D 0	D 1	D 2	D 3	D 4	D 5	D 6	D 7	A 2	Ā 1	A 0	GS	EO
Н	Х	х	х	х	х	х	x	х	H/Z*	H/Z*	H/Z*	Н	Н
L	Н	Н	Н	н	н	н	Н	Н	H/Z*	H/Z*	H/Z*	Н	L
L	Х	х	Х	х	х	х	х	L	L	L	L	L	н
L	Χ	Х	х	х	х	x	L	Н	L	L	н	L	н
L	Х	Х	х	х	х	L	Н	Н	L	Н	L	L	Н
L	X	Х	х	х	L	Н	н	Н	L	Н	н	L	н
L	Х	х	х	L	Н	Н	н	Н	н	L	L	L	Н
L	Х	Х	L	Н	н	Н	Н	Н	Н	L	Н	L	Н
L	Х	L	Н	Н	Н	Н	н	Н	н	Н	L	L	Н
L	L	Η	Н	н	н	Н	н	Н	н	н	н	L	Н

^{*} NOTE: "H" for 'S148, "Z" for 'S348

Absolute Maximum Ratings

		Operating
Supply voltage V _{CC}		 0.5 V to 7 V
Input voltage		
Off-state output voltage		
Storage temperature range		
Storage temperature range	 	 03 10 130 0

Oneveties

Recommended Operating Conditions

SYMBOL	PARAMETER		MILITARY MIN TYP MA		RY MAX	CO	UNIT	
v _{CC}	Supply voltage		4.5	5	5.5	4.75	5 5.25	V
^I ОН	High level output current				-1		-1	mA
lol	Low level output current		4.1	14-1	20	1.50	20	mA
TA	Operating free air temperature		-55		+125	0	+75	°C

Electrical Characteristics Over Recommended Operating Free Air Temperature Range

SYMBOL	PARAMETER		TEST CO	ONDITIONS	MIN	ILITAI TYP	RY MAX	COMMERCIAL MIN TYP MAX		UNIT	
V _{IL}	Low-level input voltage	:					0.8			0.8	٧
V _{IH}	High-level input voltage				2			2			٧
V _{IC}	Input clamp voltage		V _{CC} = MIN	I _I = -18mA			-1.2			-1.2	٧
		El Input					-0.8			-0.8	
IIL	Low-level input current	Any Input Except El	V _{CC} = MAX	V _I = 0.5V			-3.2			-3.2	mA
IН	High-level input current		V _{CC} = MAX	V _I = 2.7V			50			50	μΑ
i li	Input current		V _{CC} = MAX	V _I = 5.5V			1			1	mA
V _{OL}	Low-level output voltage	•	V _{CC} = MIN V _{IH} = 2V V _{IL} = 0.8V	I _{OL} = 20mA			.5			.5	v
V _{ОН}	High-level output voltag	e	V _{CC} = MIN V _{IH} = 2V V _{IL} = 0.8V	I _{OH} = -1.0mA	2.5	3.4		2.7	3.4		v
lozl	Off-state output current Low-level voltage applied	('S348 I Only)	V _{CC} =MAX V _{IL} = 0.8V V _{IH} = 2V	V _O = 0.4V			-50			-50	μΑ
^I ОZН	Off-state output current ('S348 High-level voltage applied Only)		V _{CC} =MAX V _{IL} = 0.8V V _{IH} = 2V	V _O = 2.7V			50			50	μΑ
los	Short-circuit output curi	rent †	V _{CC} = MAX		-40		-100	-40		-100	mΑ
lcc	Supply current	'S148	V _{CC} = MAX				115			₁ 110	mA
.00	See note 1	'S348					125			120	

NOTE 1: I $_{CC}$ is measured with inputs $\overline{\mathrm{D}_{7}}$ and $\overline{\mathrm{EI}}$ Low, other inputs High, and outputs open.

[†] Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.

Switching Characteristics V_{CC} = 5 V, T_A = 25°C

SYMBOL	PARAI	METER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN TYP	MAX	UNIT
t _{PLH}		Low to High	D ₁ thru D ₇	$\overline{A_0}$, $\overline{A_1}$, or $\overline{A_2}$		9	13	ns
t _{PHL}		High to Low	D ₁ thru D ₇	A0, A1, Of A2		9	13	ns
t _{PLH}		Low to High		GS	C _I = 15pf	11	15	ns
^t PHL	Propagation	High to Low	D ₀ thru D ₇	GS.	C[= 1301	11	15	ns
^t PLH	delay	Low to High	D ₀ tilld D ₇	ĒŌ	$R_1 = 280\Omega$	12	15	ns
t _{PHL}		High to Low	t gath as	LO 19	11[- 20012	12	15	ns
^t PLH		Low to High		GS		6	9	ns
t _{PHL}		High to Low		GS	Control of	6	9	ns
SN54/74S148 ON	LY				Tara (filip Yris			
t _{PLH}		Low to High		ĒΘ		8	12	ns
t _{PHL}	Propagation	High to Low	Ē	EO	C _L = 15pf	8	12	ns
t _{PLH}	delay	Low to High		$\overline{A_0}$, $\overline{A_1}$, or $\overline{A_2}$	R _L = 280Ω	10	13	ns
t _{PHL}	4 시설 45명 197 전시 1 14명 1월 5일 1 일 1	High to Low		70, 71, 01 72		10	13	ns
SN54/74S348 ON	LY						- 2.	-
t _{PLH}		Low to High		ΕŌ	C _L = 15pf	11	14	ns
t _{PHL}		High to Low		EO	R _L = 280Ω	11	14	ns
[‡] PZH		Three-state to High		$\overline{A_0}$, $\overline{A_1}$, or $\overline{A_2}$	C _L = 50pf	12	18	ns
^t PZL		Three-state to Low	自	A ₀ , A ₁ , or A ₂	R _L = 280Ω	12	18	ns
^t PHZ	Propagation	High to Three-state		A A a. A	C _L = 5pf	8	15	ns
^t PLZ	delay	Low to Three-state	ing state of the s	$\overline{A_0}$, $\overline{A_1}$, or $\overline{A_2}$	R _L = 280Ω	8	15	ns
^t PZH	n a kyr i kinesi n Vaffa i kinesi n Onio k	Three-state to High		$\overline{A_0}$, $\overline{A_1}$, or $\overline{A_2}$		13		ns
t _{PZL}		Three-state to Low	55.	A ₀ , A ₁ , or A ₂	N/A†	13		ns
t _{PHZ}		High to Three-state	D ₀ thru D ₇ *	A A B		20		ns
t _{PLZ}		Low to Three-state	발 현후 (1) - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	$\overline{A_0}$, $\overline{A_1}$, or $\overline{A_2}$		26		ns

^{*} NOTE: Refer to second line of "Function Table".

[†] NOTE: These values are furnished for the purpose of estimating the logic delays of a combination such as shown in Fig. 1 and 2. They are design guidelines only and are not tested and therefore not guaranteed.

Applications

The basic logic function performed by these priority encoders is to scan a parallel word of any length for the most-significant Low signal in a field of Highs. Although a single part has only 8 data inputs and hence can only scan a one-byte field, the architecture of these parts supports several different cascading schemes.

The Enable Input (\overline{EI}) , when *not* being asserted, forces the code outputs $(\overline{A_2}, \overline{A_1}, \overline{A_0})$ High in an 'S148 or into Hi-Z (high-impedance) state in an 'S348. Since all input signals and all output signals for these parts are conventionally considered as assertive-low, the effect is to disable the code outputs in the manner appropriate for a totem-pole part ('S148) or a three-state part ('S348). When \overline{EI} is asserted, the code outputs are forced to the code of the highest-priority data inputs being asserted; if no data input is being asserted, the code outputs remain as if the part were not enabled.

Also, when $\overline{\text{El}}$ is being asserted, the $\overline{\text{EO}}$ and $\overline{\text{GS}}$ signals operate as complementary "presence" signals. When the encoder asserts $\overline{\text{EO}}$, this condition means that none of the data inputs for that encoder are being asserted, and that a lower-priority encoder should therefore be enabled to examine its data inputs. Thus, several encoders may be daisy-chained as in Figures 1 and 2, with $\overline{\text{EO}}$ from the highest-priority encoder controlling $\overline{\text{El}}$ for the next-highest-priority encoder, and so forth. The highest-priority-encoder is always enabled. In such daisy-chain arrangements, code outputs may simply be bussed together if three-state encoders are being used, or combined using external assertive-low "OR" logic. Figure 1 illustrates a three-encoder daisy chain to scan 24 lines; a two-encoder daisy-chain may likewise be used to scan 16 lines. In each of these cases, no other components besides encoders are needed.

A slightly different approach is needed to scan more than 24 lines. Figure 2 shows a 64-line scanner which uses 9 'S348s and no other components. These encoders are on two "levels"; the GS outputs from the first-level encoders are the inputs for the second-level encoder, and indicate when asserted that the corresponding first-level encoders do indeed have inputs being asserted. The bussed first-level-encoder outputs form the least-significant octal digit of the 6-bit line-number code for the highest-priority data-input line being asserted; the outputs of the second-level encoder form the most-significant octal digit

of this result. Figure 3 shows the highest-speed "totally-parallel" approach, which eliminates the potential delay due to daisy-chaining the enable signal through the first-level parts. The El signals for all of the encoders are grounded, and an 8-way 3-bit multiplexer comprised of three 'S151s or three 'S251s is used to select the code outputs of the highest-priority first-level encoder which has any data-input lines being asserted. The address lines of these multiplexers are controlled by the code outputs of the second-level encoder.

Yet another cascading scheme, not shown, uses a single decoder such as an 'S138 instead of three multiplexers. The decoder's address-input lines are controlled by the second-level-encoder outputs as in Figure 3. Its outputs go to the E1 inputs of the first-level encoders, so that *only* the highest-priority first-level encoder which has any data-input lines being asserted gets enabled. The first-level-encoder code outputs are bussed together as in Figure 2. This scheme is not quite as fast as that of Figure 3, but is faster than that of Figure 2 since the daisy-chaining delay is still eliminated.

The scheme of Figure 3 can be implemented with either totempole or three-state parts; the others require three-state parts. Additional schemes are possible. If more than 64 lines must be scanned, more than two levels of encoders can be used. Obviously, also, if only 48 or 56 lines must be scanned, a partially-populated version of one of the 64-bit schemes can do the job.

Although the original system purpose of priority encoders was to scan interrupt lines, they are also ideally suited for highspeed normalization scanning of the result of a floating-point adder/subtracter, in order to determine how many leading zeroes the result contains in order that the normalization shift may be performed in one operation by a "barrel shifter" or "matrix shifter." This result must be in "Negative Absolute Value" form because of the assertive-low behavior of the encoder. (See Monolithic Memories Application note AN-111, "Big, Fast, and Simple - Algorithms, Architecture, and Components for High-End-Superminis," by Ehud Gordon and Chuck Hastings, pages 7-8.) Another important application is "resource control" in computer systems having several semiautonomous active units; for instance, a single encoder followed by a decoder can arbitrate requests on 8 bus-request lines and return a single bus-grant signal on one of 8 bus-grant lines.




Figure 1. 24-Bit Leading-Zeroes Detector or Interrupt Scanner Using 'S348s and No External Components






Figure 2. 64-Bit Leading-Zeroes Detector or Interrupt Scanner Using 'S348s and No External Components




NOTE: Encoders here may be 'S148s or 'S348s; muxes may be 'S151s or 'S251s. If all 64 inputs are High, Q5-Q3 are in Hi-Z state, and Q2-Q0 are not meaningful.

Figure 3. Totally-Parallel 64-Bit Leading-Zeroes Detector or Interrupt Scanner

Test Loads




LOAD CIRCUIT FOR THREE-STATE OUTPUTS




LOAD CIRCUIT FOR BI-STATE TOTEM-POLE OUTPUTS

* The "TEST POINT" is driven by the output under test, and observed by instrumentation.

Test Waveforms



- NOTES: A. C_L includes probe and jig capacitance. B. All diodes are 1N916 or 1N3064.
 - C. Waveform 1 is for an output with internal conditions such that the output is low except when
 - disabled by the output control.
 - Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily
 - E. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_{out} = 50 Ω and:
 - F. When measuring propagation delay times of 3-state outputs, switches S1 and S2 are closed.
 - G. V_T= 1.5V




ENABLE AND DISABLE

a


Die Configurations

SN54/74S148



Die Size: 81x70 mil²

SN54/74S348



Die Size: 81x70 mil²



2	Military Products Division
3	PROM
4	PLE™.
5	PAL®/HAL® Circuits
6	System Building Blocks/HMSI™
7	FIFO
8	Memory Support
9	Arithmetic Elements and Logic
10	Multipliers/Dividers
	8-Bit Interface
12	Double-Density PLUS™ Interface
13	ECL10KH
14	General Information
15	Advanced Information
16	Package Drawings
	Representatives/Distributors

Introduction

Table of ContentsMULTIPLIERS/DIVIDERS

Contents for Section 10	10-2
Multiplier/Divider Selection Guide	10-2
"Five New Ways to Go Forth and Multiply	10-3
SN54/74S508 8x8 Multiplier/Divider	10-8
SN74S516 16x16 Multiplier/Divider	10-21
SN54/74S556 Flow-Thru™ Multiplier Slice	10-37
SN54/74S557 8x8 High Speed Schottky Multipliers	10-50
SN54/74S558 8x8 High Speed Schottky Multipliers	10-50
Die Configuration	

Multiplier/Divider Selection Guide

Co-Processor Multiplier/Divider with Accumulator

	PART NUMBER	MAX MULTIPLICATION TIME/ MAX DIVISION TIME	PINS
8 Bits	SN74S508 SN54S508	0.8 μs/2.2 μs	24
16 Bits	SN74S516	1.5 μs/3.5 μs	24

Cray Multipliers

DESCRIPTION	PART NUMBER	MAX DELAY	PINS
8x8 Multiplier (latched)	SN74S557	60 ns (X _i , Y _i , to S ₁₅)	40
8x8 Multiplier (latched)	SN54S557	60 ns	40
8x8 Multiplier (latched)	SN74S558	60 ns	40
8x8 Multiplier (latched)	SN54S557	60 ns	40
16x16 Multipliers	SN74S556	90 ns	84

Five New Ways to Go Forth and Multiply

Chuck Hastings

Our Multiplier Population Explosion

Recently it has seemed as if every time you turned around Monolithic Memories was announcing *another* new multiplier. Want to catch your breath, and find out where each of these fits into the overall scheme of things? Read on.

Actually, there have been five new multipliers in all within the last three years, plus two which had previously been available for several years. In time order of introduction, these are:

Parts No.	Description ^A
57/67558	150-nsec 8x8 Flow-Through Cray Multiplier ^B
57/67558-1	125-nsec 8x8 Flow-Through Cray Multiplier ^B
54/74S508	8-Bit Bus-Oriented Sequential Multiplier/ Divider
54/74S558	60-nsec 8x8 Flow-Through Cray Multiplier
54/74S557	60-nsec 8x8 Flow-Through Cray Multiplier with Transparent Output Latches
54/74S516	16-Bit Bus-Oriented Sequential Multiplier/ Divider
54/74S556	90-nsec 16x16 Flow-Through Cray Multiplier with Transparent Input and Output Latches

- NOTES: A. Times are worst-case times for commercial-temperature-range parts.
 - B. Obsolete. 54/74S558 replaces these in both new and existing designs.

You will notice that the above parts fall into two categories: flow-through Cray multipliers, and bus-oriented sequential multiplier/dividers. Although all of these parts get referred to rather casually as "multipliers," there are major differences between the two general types; see Table 1 below.

The Cray Multipliers

The essential idea of a Cray multiplier, as originally put together by Seymour Cray in the late 1950s with discrete logic at Control Data Corporation, is to wire up an array of full adders in the form of a binary-arithmetic-multiplication pencil-and-paper example.³ That is, everywhere that there is a "1" or a "0" in a longhand binary-multiplication example, the Cray type of multiplication uses a full adder. One may visualize a Cray multiplier functionally as a "diamond," as follows:




Figure 1. Pencil-and-Paper Analogy to Cray-Multiplier Operation


	Flow-Through Cray Multiplier	Bus-Oriented Sequential Multiplier/Divider
Role in System	Building-block role — as many as 34 parts used in one super- minicomputer (NORD-500 from Norsk Data¹).	Co-processor role — one, or occasionally two, parts used in one microcomputer ² .
Internal Operation	Static arithmetic-logic network; multiplies without being clocked? using eight bits of the multiplier at a time.	State machine; requires clocking to operate; contains edge- triggered registers; sequenced by a state counter; multiplies using two bits of the multiplier at a time ⁴ .
External Control	Controlled by several mode-control input signals.	Controlled by sequences of micro-opcodes which come from a microprocessor, a registered PAL, or some other sequential-control device.
Package	40-pin DIP ('S557/8); 84-pin LCC or 88-pin PGA ('S556)	24-pin DIP.
Operations Performed	Can only perform multiplication.	Can perform multiplication, division, and multiplication-with-accumulation.
Storage Capabilities	Either no storage capabilities ('558 types), or optional storage for the double-length product only ('557 type), or full product and input storage ('556 type).	Four full-length registers; capable of storing both input oper- ands and the double-length product.
Second Sources	8x8, Multiple-sourced (AMD, Fairchild, Monolithic Memories).	Sole-sourced; only bipolar dividers on the market.
Where Used	Initial usage has been in high-end minicomputers, array processors, and signal processors.	Initial usage has been in industrial-control microcomputers, digital modems, military avionics, CRT graphic systems, video games, and cartographic analysis systems.
Future Prospects	Potential large market today since these parts are now low-cost and multiple-sourced, and should be used in all new minicomputer designs!	Potential huge world-wide market for enhancement of micro- processor, bit-slice processor, and microcomputer capabilities and for small-scale signal processing!

Table 1. A comparison of the two types of Monolithic Memories Multipliers

Five New Ways to Go Forth and Multiply

Our 57/67558, introduced in the mid-1970s, was the original single-chip Cray multiplier. To achieve what was for that time very high performance for a Schottky-TTL-technology part, the internal design of the 57/67558 also exploited other speed-freak multiplication techniques such as Booth multiplication⁴ and Wallace-Tree addition⁵. All of these techniques achieve increased speed through extensive parallelism, and can be used at the system level as well as within LSI components. Subsequently, process improvements made it possible to offer a faster final-test option, the 57/67550-1, which attained a sales-volume level essentially equal to that of the original part.

About five years ago, AMD paid us the sincere compliment of second-sourcing these parts with the 75-nsec 25S558. Three years ago, we returned the compliment with the 60-nsec 54/74S558. All of these '558 parts, and the 70-nsec 54/74F558 announced by Fairchild, are fully compatible drop-in equivalents except for the variations in logic delay.



"ALL OF THESE TECHNIQUES ACHIEVE INCREASED SPEED THROUGH EXTENSIVE PARELLELISM."


When AMD introduced the 25S558, they introduced along with it the 80-nsec 25S557, a "metal option" of the same basic design with "transparent" output latches to hold the double-length product. "Transparent" means that the latches go away when you don't want them there; a latch-control line like that of the 54/74S373 controls whether these output latches store information, or simply behave as output buffers. Anyway, when we introduced our 54/74S558, we followed it within a few weeks with the 60-nsec 54/74S557, which is a much faster drop-in replacement for AMD's part. And subsequently, Fairchild has announced a 70-nsec 54/74F557.

Because AMD's 'S557 has the output latches implemented in TTL technology after the ECL-to-TTL converters, whereas our 'S557 has them implemented in ECL technology before the conversion, the latches operate much faster in ours. Our 'S558, whereas the logic-delay difference between AMD's two parts is considerably greater. Consequently, our margin of superiority over AMD for the 'S557 is even greater than for the 'S558.

More recently, we introduced the 90-nsec 'S556, which is a 16x16 direct size-upgrade of the 'S557/8 architecture, with the addition of input latches. In a "pipelined" mode, an 'S556 can produce a new 32-bit product every 75 nsec.

'S557/8 Cray multipliers come in a 40-pin dual-inline package, either ceramic or plastic. Worst-case power-supply current is 280 mA. The 'S556 comes in your choice of an 84-pin LCC (Leadless Chip Carrier) or an 88-pin PGA (Pin-Grid Array) package. Worst-case power-supply current is 800 mA (900 mA over military temperature range). The data-bus outputs can sink up to 8 mA IOL, for all of these multipliers.

References 5 and 6 discuss technical approaches to using Cray multipliers in high-performance minicomputers. The 'S558, together with PROMs organized in a "Wallace-tree" configuration, can sail right along at the rate of four 56x56 multiplications every microsecond, on the basis of fixed-point arithmetic with no renormalization. (See table 7 on page 16 of reference 5; the multiplication time is 238 nsec for a "division step," which is a fixed-point multiplication, and 319 nsec for a floating-point multiplication where extra time is required for renormalization and correction of the exponent of the product.) 34 'S558s or 'S557s are required to perform this multiplication if the computer system architecture does not call for the computation of the least-significant half of the double-length product; 49 are required if it does.



The "local" architecture of the multiplier section of a digital system can take two rather different forms. A minicomputer, which executes an unpredictable mixture of arithmetic and logical instructions one after the other, typically needs to be able to get the complete multiplication over and done with before going on to the next program step — which is probably not another multiplication. An array processor or digital correlator, however, tends to do very regular iterative computations; and the performance of such a system can often be greatly increased by a technique called "pipelining," in which the arithmetic unit consists of stages with registers or latches in between each stage, and partial computational results move from one stage to the next on each clock.

The "flow-through" architecture of the 'S558 works equally well in synchronous or asynchronous pipelined systems, but registers or latches must be provided externally. The 'S557, however, is actually a *superset* of the 'S558, and the added internal-output-latch feature adapts it particularly well to pipelined systems. The 'S556 provides latches at *both* ends.



10

Even a smaller-scale system can make effective use of these parts. To return to the case of 56x56 multiplication, which corresponds to the word-length needed for multiplying mantissas in several popular floating-point-number formats, an iterative clocked scheme using just seven 8x8 multipliers, some adders, and an accumulator register can form the entire 112-bit double-length product in just seven multiply/add cycles. A number of mid-range minicomputers today multiply in this manner. The multipliers are configured as suggested by the following block diagram:




Figure 2. 8x56 Cray Multiplier In Diamond Representation

There is even an occasional 8-bit or 16-bit microprocessor-based system with a need for *very* fast multiplication, where 'S557/8s or 'S556s may get used as microprocessor peripherals^{7,8}. Digital-video systems, in particular electronic games, with "vector graphic" capabilities are one example.

The world of 'S556/7/8 applications has turned out to include all sizes of minicomputers, digital video systems, and signal processors — FFT (Fast Fourier Transform) processors, voice recognition equipment, radar systems, digital correlators and so forth. And there are many unexpected off-beat applications, such as real-time data-rescaling circuits in instruments, altogether too numerous to list here. After all, an 'S556 can multiply two 16-bit numbers together and output their entire 32-bit product in 90 nsec worst case...less time than it would take a speeding bullet to move the distance equal to the thickness of this piece of paper. How's that for Supermultiplier?

The Multiplier/Dividers

The Monolithic Memories 'S516 and 'S508 are state-of-theart TTL-compatible intelligent peripherals for microprocessors, somewhere between arithmetic sequential circuits and specialized bipolar microprocessors. The 'S516 and 'S508 each can perform any of 28 different multiply and multiply-and-accumulate instructions, plus any of 13 different divide instructions, at bipolar speeds under the control of an internal state counter. (See Figure 2 of the 'S516 data sheet.) The state counter's sequence is in turn guided by 3-bit instruction codes which are external inputs to the 'S516/508. The 'S516 computes with 16-bit binary numbers, and the 'S508 computes with 8-bit binary numbers, as the part numbers none-too-subtly imply.

A 16-bit bi-directional data bus connects the 'S516 with the outside world for bringing in multipliers, multiplicands, dividends, and divisors; and returning products, quotients and remainders. It also has clock (CK) and run/wait (GO) inputs, and an overflow indication (OVR) output.

The 'S508 has all of the above inputs and outputs also, except that it has only an 8-bit bidirectional data bus. Since it comes in the same 24-pin package as the 'S516, it obviously has eight more pins available for other purposes. Four of these are used to bring out the internal-state-counter value; one each is used for a completion (DONE) status output, an output-enable control (OE) input, and a masterreset (MR) control input; and one is not used at all.

A simple, general interfacing scheme can be used to team a 'S516 with any of the currently popular 16-bit microprocessors, or an 'S508 with any 8-bit microprocessor. (See Figure 7 of the 'S516 data sheet.) With a couple extra interface circuits, an'S516 can also be interfaced to an 8-bit microprocessor. Particularly if the system software is written in a highly-structured language such as PASCAL or FORTH, an'S516/508 can be retrofitted into an existing system with a large gain in performance and very little impact on either hardware or software — calls to the previous software-implemented one-step-at-a-time multiply and divide subroutines are simply rerouted to substitute a command from the microprocessor to the 'S516/508 to accept an operand and start its operation sequence.

The 'S516 and 'S508 are in fact two different "metal options" of one basic design; the 'S516 has twice as many data bits in each internal register. The 'S516 and 'S508 both have a worst-case clock rate of 6 MHz (commercial) or 5 MHz (military); the typical rate is 8 MHz. The simplest complete twos-complement 16x16 multiplication instruction can be performed in nine clock cycles by an 'S516, or in five by an 'S508, since 2-bits-at-a-time Booth multiplication is used; thus, the worst-case time required by the 'S516 to multiply in this mode is 1.5 μ sec for a commercial part, and for an 'S508 it is 833 nsec. On the same basis, 32/16 division can be done in 21 clock cycles, or 3.5 μ sec worst-case, by an 'S516; and 16/8 division can be done in 13 clock cycles, or 2.2 μ sec worst-case, by an 'S508.

An 'S516/508 can perform either positive or negative multiplication or multiply-accumulation, and many of the instructions provide for "chaining" of successive computations to eliminate extra operand transfers on the bus; these features further enhance the computational speed of the 'S516/508 in particular applications. Arithmetic can be either integer or fractional with respect to positioning of the results.

An 'S516 can powerfully enhance the capabilities of any present-day 16-bit or 8-bit microprocessor in a compute-bound application. In fact, it can be used in any digital system where there is a need to multiply and divide on a bus. An 'S508 can likewise enhance the capabilities of any 8-bit microprocessor.




Five New Ways to Go Forth and Multiply

The 'S516 comes in an industry-standard 600-mil 24-pin dual-inline package, modified to include an integral aluminum heatsink which does not add appreciably to the package height. It requires only +5V and ground power connections, and draws a worst-case power-supply current of 450mA (commercial) or 500mA (military). Power consumption is greatest at cold temperatures, and decreases substantially as operating temperature increases. The 16 databus inputs require at most 0.25mA input current; the other inputs require at most 1mA. The 16 databus outputs can sink up to 8mA IoL. The 'S508 also fits the above description, except that its worst-case power-supply current is 380mA (commercial) or 400mA (military), and it has only 8 databus inputs and outputs.

In describing applications of these parts, it is difficult to know where to start — they can be used in almost any design where a microprocessor can be used, and you know how many places that is today. So, perhaps a good starting point is to see what uses customers have thought up all by themselves. One customer even used two '\$516s in "pingpong" mode on a single 16-bit bus! So, rather than merely speculating as to what these parts might be good for, here's a list of what Monolithic Memories's customers have already proven they are good for:

- Real-time control of heavy machinery⁹
- · Low-cost, high-performance digital modems
- · CRT graphics, including video games
- Military avionics
- · Cartographic analysis

As it happens, the above are 'S516 applications, except that digital modem designs have been done with both the 'S516 and the 'S508. Several of the 'S516 designs are already in production. In each of these applications, the microprocessor could have coped all right with the computational complexity, albeit at its own less-than-tremendous speed, but a 'S516 used together with the microprocessor can provide extra muscle for handling formidable problems.



Competition? Well, since there are no second sources for the 'S516, and no competitor at present has a similar fast part capable of performing division as well as multiplication, right now the 'S516 has no *direct* competition. Indirectly, there are some competing parts which perform *only* multiplication, and would have to perform division by Newton-Raphson iteration to be usable for any application where division is required. However, the 'S516 is (as far as we know) by far the lowest-

priced bipolar 16-bit multiplier, and the other microprocessor peripheral chips which can perform division as well as multiplication are relatively-slow MOS devices. In one case, an 8-bit cascadable CMOS part requires a 50% reduction in clock rate to do 16-bit arithmetic. And considerable numerical-analysis and programming sophistication are required to implement Newton-Raphson division with fixed-point operands. (It's easier with floating-point operands.) In contrast, the 'S516/508 can be easily interfaced to almost any microprocessor using one or two PALs,* and can perform either multiplication or division on command?

The 'S516 is so much faster than the competing MOS chips that it can even take them on for *floating-point* computations (which some of them are designed to do) and *win*. A conference paper¹⁰ describes the design of an 'S516-based S-100-bus card capable of beating an Intel 8087 2:1 on floating-point arithmetic.

Some competing parts, in particular the AMI 2811 and Nippon Electric μ PD7720, include an on-board ROM which must be mask-programmed at the factory, which makes life difficult for small companies (or even larger ones) which are trying to get a microprocessor-based product to market quickly. Also, some competing parts require sequencing by external TTL jellybeans.

And, as for using AMD/TRW 64-pin 16x16 Cray multiplier chips as microprocessor peripherals, these cost much more than the 'S516, occupy about three times the circuit-board space, multiply faster, don't divide at all except by Newton-Raphson iteration, and also require one or two "overhead" microprocessor instructions to interface for a given arithmetic operation. From a system viewpoint, when this overhead time is reckoned with, these chips provide little actual gain in multiply performance over the 'S516 at lots of extra cost, and an actual loss in divide performance: the 'S516 is much more cost-effective overall.

"S516s potentially fit into many, many places in commercial, industrial, and military electronics, particularly into small-scale real-time systems. The part is fast enough to enhance the performance of a 16-bit Motorola 68000, Zilog Z8000, or Intel 8086, as well as that of *any* 8-bit microprocessor. It is also fast enough to considerably improve the multiplication and division performance of 16-bit 2901-based "bit-slice" bipolar microcomputers, which are often used as processors in desktop graphics CRT terminals.

It is worth bringing the 'S516 to the attention of any designer who is developing:


- · A personal computer or small business computer.
- A word processor, or a more grandiose "office automation system."
- A cruise missile, or any other "smart weapon."
- · A digital modem.
- A small-scale speech-processing system. (These are very multiplication-intensive. We have one magazine article on the 'S516 in such an application! 1)
- · A smart instrument, which does data conversion.
- An industrial control system, particularly one which must do many coordinate transformations.
- · An all-digital studio-quality high-fidelity system.
- · A cost-reduced computerized medical scanning system.
- A multiprocessor system for scientific computations¹²)

If an 'S516/508 is introduced into a system configured around an older microprocessor as a "co-processor" or

10

helpmate for the microprocessor, and the application is arithmetic-intensive, the end effect can be a major upgrading of performance at the system level. ²⁷ Consequently, a major reason for designing these parts in is *microprocessor life-cycle enhancement*. In particular, many MOS microprocessors have single-length and double-length add and subtract instructions: but either they have no multiply or divide instructions at all, or else they perform their multiply and divide instructions so slowly as to jeopardize the ability of the entire system to handle its computing load in real time.

So picture, if you will, the entrepreneur or chief engineer of a firm making a successful microprocessor-based widget which has been on the market for a few months, which uses an older 8-bit microprocessor such as a 6800 or 8085 or Z80. Just when his/her sales are really taking off, here comes a new start-up competitor with a similar system, using a Motorola 68000, with added features and faster performance made possible by the 68000's 16-bit word length and multiply/divide capabilities. The 'S516 can, in this instance. serve as a "great equalizer"-it can be retrofitted into the older system as previously described, and provides even higher-speed multiplication and division than the 68000. (Enough so, actually, that there are designers using the 'S516 with the 68000.) Thus, the 'S516 can dramatically extend the life cycle of existing microcomputer systems based on microprocessors which either don't have multiplication and division instructions, or perform these operations relatively slowly.



"... THE S516 CAN DRAMATICALLY EXTEND THE LIFE CYCLE OF EXISTING MICROCOMPUTER SYSTEMS BASED ON MICROPROCESSORS WHICH EITHER DON'T HAVE MULTIPLICATION AND DIVISION INSTRUCTIONS, OR PERFORM THESE OPERATIONS RELATIVELY SLOWLY..."

'S508s are somewhat easier to control from a logic-design viewpoint than 'S516s, purely because they have more control inputs and outputs. However, the shorter 'S508 word length makes the part naturally fit into smaller-scale systems than those which might use an 'S516. Essentially, the 'S508 is optimized for small-scale systems.

Now that you know what these parts are, can't you think of at least half a dozen prime uses for them right in your own back vard?

References (all available from Monolithic Memories)

- "Combinatorial Floating Point Processor as an Integral Part of the Computer," Tor Undheim, Electro/80 Professional Program Session Record, Session 14 reprint, paper 14/1.
- "SN54/74S516 Co-Processor Supercharges 68000 arithmetic," Richard Wm. Blasco, Vincent Coli, Chuck Hastings and Suneel Rajpal, Monolithic Memories Application Note AN-114.
- "How to Design Superspeed Cray Multipliers with 558s," Chuck Hastings, included within the SN54/74S557/8 data sheet.
- "Doing Your Own Thing in High-Speed Digital Arithmetic," Chuck Hastings, Monolithic Memories Conference Proceedings reprint CP-102.
- "Big, Fast, and Simple Algorithms, Architecture, and Components for High-End Superminis," Ehud Gordon and Chuck Hastings, Monolithic Memories Application Note AN-111.
- "Fast 64x64 Multiplication using 16x16 Flow-Through Multipliers and Wallace Trees," Marvin Fox, Chuck Hastings and Suneel Rajpal, Monolithic Memories Conference Proceedings reprint CP-111.
- "An 8x8 Multiplier and 8-bit μp Perform 16x16 Bit Multiplication," Shai Mor, EDN, November 5, 1979. Monolithic Memories Article Reprint AR-109.
- "Using a 16x16 Cray Multiplier as a 16-Bit Microprocessor Peripheral to Perform 32-Bit Multiplication and Division," Chuck Hastings, Monolithic Memories Conference Proceedings reprint CP-140
- "The Design and Application of a High-Speed Multiply/ Divide Board for the STD Bus," Michael Linse, Gary Oliver, Kirk Bailey, and Michael Alan Baxter, Monolithic Memories Application Note AN-115.
- "Minimum Chip-Count Number Cruncher Uses Bipolar Co-Processor," C. Hastings, E. Gordon, and R. Blasco. Monolithic Memories Conference Proceedings reprint CP-109.
- "Medium-speed Multipliers Trim Cost, Shrink Band-width in Speed Transmission," Shlomo Waser and Allen Peterson, Electronic Design, February 1, 1979; pages 58-65. Monolithic Memories Article Reprint AR-107.
- "A Synchronous Multi-Microprocessor System for Implementing Digital Signal Processing Algorithms," T.P. Barnwell, III and C.J.M. Hodges, Southcon/82 Professional Program Session Record, Session 21 reprint, paper 21/4.

8x8 Multiplier/Divider SN54/74S508

Features/Benefits

- Co-processor for enhancing the arithmetic speed of all present 8-bit microprocessors
- Bus-oriented organization
- 24-pin package
- 8/8 or 16/8 division in less than 2.2 μsec
- 8x8 multiplication in less than .8 μ sec
- 28 different multiplication instructions such as "fractional multiply and accumulate"
- 13 different divide instructions
- Self-contained and microprogrammable

Description

The SN54/74S508 ('S508) is a bus-organized 8x8 Multiplier/ Divider. The device provides both multiplication and division of 2s-complement 8-bit numbers at high speed. There are 28 different multiply options, including: positive and negative multiply, positive and negative accumulation, multiplication by a constant, and both single-length and double-length addition in conjunction with multiplication. 13 different divide options allow single-length or double-length division, division of a previously-generated result, division by a constant, and continued division of a remainder or quotient.

The S508 is a time-sequenced device requiring a single clock. It loads operands from, and presents results to, a bidirectional 8-bit bus. Loading of the operands, reading of the results, and sequential control of the device is performed by a 3-bit instruction field.


The 'S508 has the additional feature that operands and results can be either integers or fractions; when it deals with fractions, automatic scaling occurs. Results can be rounded if required, and an Overflow output indicates whenever a result is outside the normally-accepted number range.

For a simple multiplication of two operands and reading of the double-length result, the device takes five clock periods — one for initialization, and four for the actual multiplication. A typical clock period is 125 ns, which gives a multiplication time of 500 ns typical for 8x8 multiplication, plus 125 ns additionally for initialization, or 625 ns in all. More complex multiplications will take additional clock periods for loading the additional oper-; ands. A simple division operation requires 8 + 4 = 12 clock periods for a typical time of 1.5 μ s (16 bits/8 bits), also plus 125 ns for initialization, or 1.625 μ s in all.


Ordering Information

PART NUMBER	PACKAGE	TEMPERATURE
SN54S508	D24	Military
SN74S508	D24	Commercial

Logic Symbol



Pin Configuration



Monolithic MM Memories

		CTIC		OPERATION	CLOCK CYCLES							
			A	RITHMETIC OPERATIONS								
			0	X1 · Y	5							
			1	-X1 · Y	5							
			2	$X1 \cdot Y + K_z, K_w$	5							
			3	$-X1 \cdot Y + K_z, K_w$	5							
			4	K _z , K _w /X1	13							
		5/6	0	X·Y	6							
		5/6	1	-X · Y	6							
		5/6	2	$X \cdot Y + K_z, K_w$	6							
		5/6	3	$-X \cdot Y + K_z, K_w$	6							
		5/6	4	K _w /X	14							
		5/6	5	K _z /X	14							
	5/6	6	0	$X \cdot Y + Z$	7							
	5/6	6	1	-X • Y + Z	7							
	5/6	6	2	$X \cdot Y + K_z \cdot 2^{-8}$	7							
	5/6	6	3	•	7							
	5/6	6	4	z, w/x	15							
143	5/6	6	5	Z/X	15							
5/6	6	6	0	$X \cdot Y + Z, W$	8							
5/6	6	6	1	-X • Y + Z, W	8							
5/6	6	6	2	X·Y+W _{sign}	8							
5/6	6	6	3	-X · Y + W _{sign}	8							
5/6	6	6	4	W/X	16							
5/6	6	6	5	W _{sign} /X	16							
5/6	6	6	6	(See Note 9 below))							
5/6	5/6	6	7	Load X, Load Z, Load W, Clear Z	3							
	Mark.		- 2	READING OPERATIONS								
			7	Read Z	1							
		7	7	Read Z, W	2							
	7	7	7.	Read Z, W, Z	3							
7	7	7	7	Read Z, W, Z, W	4							
		5	7	Round, then Read Z	2							
	5	7	7	Round, then Read Z, W	3							

NOTES:

- 1. X,Y are input multiplier and multiplicand
- X1 is the previous contents of the first rank of the X register, (either the old X or a new X).
- Fractional or integer arithmetic is specified by having the next-to-the-last operand loaded using a 5 or 6 instruction respectively. All rows beginning with "5/6" in effect represent two instructions. 5 does fractional arithmetic and 6 does integer arithmetic.
- Z, W is a double-precision number. Z is the most significant half. Z, W represents addend upon input, and product (or accumulated sum) after multiplication.
- K_Z, K_W represents previous accumulator contents. K_Z is the most-significant half.
- 6. Wsign is a single-length signed number, with sign extension.
- 7. Maximum clock cycle = 167 ns for al 6-MHz clock.
- If n instruction codes are shown at the left under "instruction sequences," the number of clock cycles at the right is n+4 for multiplication and n+12 for division.
- 9. The code "5/6 6 6 6" represents an incomplete operation since it leaves the "S508 in state 1 rather than in state 0, 8, or 10

Figure 1. 'S508 Instruction Set (Partial List)

SUMMARY OF SIGNALS/PINS									
B ₇ -B ₀	Bidirectional data bus inputs/outputs								
12-10	Instruction (sequential control) input								
A, B, C, D	Internal-state-counter outputs								
CK	Clock pulse input								
GO	Chip activation input								
OE	Output enable input								
MR	Master reset input								
OVR	Arithmetic overflow output								
DONE	Arithmetic-operation completion output								


Description (continued)

The 'S508 device uses standard low-power Schottky technology, requires a single +5V power supply, and is fully TTL compatible. Bus inputs require at most 250 μA input current, and control and clock inputs require at most 1 mA input current. Bus outputs are three-state, and are capable of sinking 8 mA at the low logic level. The 'S508 is available in both commercial-temperature and military-temperature ranges, in a 600-mil 24-pin dual-in-line ceramic package.

Device Operation

The 'S508 contains four 8-bit working registers. Y is the multiplier register; X is the multiplicand and divisor register; W is the least-significant half of a double-length accumulator, and holds the least-significant half of the product after a multiplication operation, or the remainder after a division operation; and Z is the most-significant half of this same accumulator. In addition to these registers, there is a high-speed arithmetic unit which performs addition, subtraction, and shifting steps in order to accomplish the various arithmetic operations; a loading sequencer; and a PLA control network.

Operands are loaded into the working registers in time sequence at each clock period, under the control of this sequencer. The chip-activation signal GO must be LOW in order to begin the loading process and continue to the next step in the loading operation. If GO is continually held HIGH, the 'S508 remains in a wait state with its outputs held in their high-impedance states. so that the other devices attached to the bus may drive it. In this condition, the 'S508 does not respond to any codes on its instruction inputs; in effect, it does not "wake up" until GO goes LOW. Also, GO may change only when the clock input CK is HIGH. After all of the operands are loaded, the 'S508 jumps to the multiply routine, or to the divide routine, and performs the required operations as indicated in Figure 1. After 5 clock periods for a simple multiply or 13 clock periods for a simple divide, for example, the device is ready to place the result on the bus in time sequence.



KEY:

The numbers inside the circles indicate the *state* of the 'S508 multiplier/divider. These states are represented by a four-bit state counter, where A is the least-significant bit of this state counter and D is the most-significant bit. These four bits are available externally on the 'S508.

The next state of the 'S508 is a function of the present state and the instruction lines. For example if the 'S508 is at state 0 and the instruction is 0, 1, 2, or 3, then the next state is state 4 (multiply instruction); if the instruction is 4, the next state is state 5 (divide instruction); and so forth. The instructions which take the 'S508

from one state to another are indicated by the numbers written next to the state-transition path lines. "0123," for instance, implies that *any* of instructions 0, 1, 2, or 3 will take the 'S508 along the path marked "0123."

"X" next to a path implies that the path will be followed regardless of the value of the instruction inputs at that time. In other words, for the purpose of state transitions, X means "don't care." There are cases, however, where the particular instruction used may affect when the contents of the registers are available on the bus — see Figures 9 and 10 for contrasting examples of how this effect operates.

Figure 2. Transition Diagram for the 'S508 Multiplier/Divider

Three instruction inputs I₂, I₁, I₀, which may change only when the clock input CK is HIGH, select the required function and drive the sequencer from state to state. Thus, the action of the multiplier/divider at any clock period is a function of the machine state and the state of the control inputs. Figure 2 shows the multiply/divide state table, and all possible operations. After a Read or Round operation, the machine is driven back to state 0, and a new sequence of arithmetic operations is assumed. If a chain operation is being performed, such as accumulation of products, state 0 is bypassed, and loading of an operand or jumping to the next arithmetic operation occurs at the end of the

previous arithmetic operation — at state 8 for a multiplication instruction, or at state 10 for a division instruction.

Register X is a dual-rank register, which allows the loading of an operand X during the multiplication or division process. If the machine enters the loading sequence and a new X operand has not been loaded, then the machine proceeds with the previously-loaded X, denoted in this text as "X1." This loading-while-processing capability allows a cycle to be saved during "chained" calculations, and also allows multiplication and division by a constant. (See Figure 13). (continued next page)

10

Figures 3 and 4 show the codes and durations for the 41 different possible arithmetic operations. These operations can be concatenated in strings to perform complicated 2s-com-

plement arithmetic operations at high-speed. Rounding and reading of results can be performed after any operation. Figure 5 is a block diagram of the '\$508 8x8 Multiplier/Divider.

(continued page after next)

TIME-SLOT

OPERATION	. 1	1	2	3	4	5	6	7	8		
OPERATION	INC CODE	+	2	3	4	5	-		8		
X1 • Y	INS CODE	0	MU	LTIPL	Υ						
	BUS	Υ									
-X1 · Y	INS CODE	1	MU	ILTIPL	Υ						
	BUS	Y					1				
X1 • Y + K _Z , K _W	INS CODE	2	MI	ILTIPL	v						
Z	BUS	Υ	IVIO	LIIFL	1						
-X1 · Y + K _Z , K _W	INS CODE	3	NAI I	LTIPL	v						
-X1 - 1 + KZ' KM	BUS	Υ	IVIO	LITE	1						
(· Y	INS CODE	5/6	0	A AL I	TIDI	,]			
V. T	BUS	Х	Y	MU	LTIPL	Υ					
·X·Y	INS CODE	5/6	1	NA!	TID	·					
-Х • Ү	BUS	Х	Υ	MU	LTIPL						
	INS CODE	5/6	2		MI II TIBI V						
(·Y+K _Z , K _W	BUS X Y MULTIPLY										
V V IZ IZ	INS CODE	5/6	3		1						
$X \cdot Y + K_Z, K_W$	BUS	X	Υ	MU	LTIPL						
	INS CODE	5/6	6	0				1			
(• Y + Z	BUS	X	Z	Y	MU	LTIPL	.Y		l		
	INS CODE	5/6	6	1 MULTIPLY					1		
$X \cdot Y + Z$	BUS	Х	Z	Υ	MU	LIIPL	.Y				
· · · · · · · · · · · · · · · · · · ·	INS CODE	5/6	6	2				1			
K · Y + K _Z · 2 ⁻⁸	BUS	Х		Υ	MU	LTIPL	-Y				
v v · v o-8	INS CODE	5/6	6	3		TIE					
$X \cdot Y + K_z \cdot 2^{-8}$	BUS	X		Υ	MU	LTIPL	. T				
, v. 7 w	INS CODE	5/6	6	6	0			.,			
(• Y + Z, W	BUS	X	z	W	Y	MU	LTIPL	.Y			
	INS CODE	5/6	6	6	1						
X • Y + Z, W	BUS	Х	Z	W	Υ	MU	Υ.				
	INS CODE	5/6	6	6	2						
(·Y + W _{sign}	BUS	X	_	W	Υ	MULTIPLY					
	INS CODE 5/6 6 6 3										
-X · Y + W _{sign}	BUS	х		W	Υ	MU	LTIPL	Υ			

NOTES: 1) X1 is the previous contents of the first rank of the X register (either old X or a new X).

Figure 3. Multiplication Codes and Times for 8x8 Multiplication in the 'S508

²⁾ K_Z · 2⁻⁸ is a single-length signed number comprising the most-significant half of the previous double-length product and here gets added in at the least-significant end of the new result.

³⁾ $W_{\mbox{sign}}$ is a single-length signed number, with sign-extension as needed.

⁴⁾ Fractional or integer arithmetic is specified by having the next-to-last operand loaded using a 5 or 6 instruction respectively. All rows beginning with "5/6" in effect represent two instructions. 5 does fractional arithmetic and 6 does integer arithmetic.

	V -			2000		11.0			TIME	-SLO	Γ .						
OPERATION		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
K- K-/V	INS CODE	4	DIV	IDE													
K _Z , K _W /X ₁	BUS	_	Div	IDE										'			
V /V	INS CODE	5/6	4	DIV	IDE]	
K _W /X	BUS	Х		DIV	IDE										'		
K /V	INS CODE	5/6	5	DI	/IDE						1111						
K _Z /X	BUS	x	_	יוט	IDE										1		
7 W/V	INS CODE	5/6	6	4	D11	/IDE				-							
Z, W/X	BUS	Х	Z	W	וטוע	IDE											-
Z/X	INS CODE	5/6	6	5	DII	/IDE				-			-				
2/1	BUS	X	Z	_	DIV	IDE										1	
W/X	INS CODE	5/6	6	6	4	D.1	UDE		1								
VV/A	BUS	х	_	W	_	יוט	/IDE										<u> </u>
M /	INS CODE	5/6	6	6	5	D.13	/IDE		i								
W _{sign} /X	BUS	Х	0	W	_	יוט [VIDE										'

NOTES: 1) X1 is the previous contents of the first rank of the X register (either old X or a new X).

- 2) Fractional division divides a 16-bit 2s-complement number in 1 clock period less than integer division.
- 3) W_{sign} is a single-length signed number, with sign-extension as needed.
- 4) Division operation W_{sign}/X requires that the Z register be initialized with all-zero contents at the time Z is loaded.
- 5) Fractional or integer arithmetic is specified by having the operand loaded using a 5 or 6 instruction respectively. All rows beginning with "5/6" in effect represent two instructions, one of which does fractional arithmetic and one of which does integer arithmetic.

BUS SHIFT MUX SHIFT MUX INSTRUCTION NEXT-W REGISTER X REGISTER Z REGISTER STATE Y REGISTER SENERATION TO SHIFT MUX то SHIFT MUX CONTROLS PLA DECODE STATE CLOCK 8-BIT HIGH-SPEED ALU COUNTER DONE STATE OVERFLOW BIDIRECTIONAL SHIFT DATA COUNTER MUX

Figure 4. Division Codes and Time for 16/8 Division in 'S508

Figure 5. Internal Architecture of the 'S508

10

Multiplication

The 'S508 provides 2s-complement 8-bit multiplication, and can also accumulate previously-generated double-length products. No time penalty is incurred for accumulation, since the machine accumulates while the multiplication operation is proceeding. In addition to accumulation, the device can add into a product either a single-length or a double-length number. It can also use a previously-loaded operand as a constant, so that constant multiplication and accumulation is possible.

One key feature is the ability to perform both positive multiplications and negative multiplications, again without any speed penalty. This feature allows complex-arithmetic multiplications to be programmed with very little overhead. Another important feature is the ability to work with either fractions or integers.

Division

The 'S508 also provides a range of division operations. A double-length number in Z,W is divided by X; the result Q is stored in Z, and the remainder R in W. Again all numbers are in the 2s-complement number representation, with the most significant bit of an operand (whether single-length or double-length) having a negative weight. In order to facilitate repeated division, with the multiple-length quotient always keeping the same sign, the remainder is always the same sign as the dividend. Fractional or integer operation is possible, and division and multiplication operations can be concatenated. For example, the operations (AxB)/C,(A+B)/C can easily be performed. The dividend can be any previously-generated result — product, quotient, or remainder; or it may be a double-length or single-length signed operand.

Reading Results

The result of an arithmetic operation, or of a string of operations, can be read onto the 8-bit bus if the machine is at the end of an operation or at the start of a new sequence. The read operation requires that the $\overline{\text{GO}}$ signal be held LOW so that the information is read out onto the bidirectional bus, when code 7 is specified. (See Figure 6.) Since there is a double-length accumulator Z,W, reading can take two cycles. First, register Z is read. After another clock has been received, if code 7 is still present, the least-significant half of the product from the W register is placed on the bus, or likewise the remainder if a division operation had been performed.

If the 'S508 is instructed to perform a read operation during the loading sequence, then the sequence is broken and the machine is forced back to state 0 ready to start the sequence again. Continual read operations at state 0 just swap the contents of register Z and W.

The 'S508 has a direct master reset input $\overline{\text{MR}}$. Alternatively, initialization of the 'S508 can also easily be performed by continually presenting instruction code 7, which after a maximum of 13 clock periods forces the machine back to state 0.

Integer and Fractional Arithmetic

The 'S508 can work with either fractional or integer number representations. When working with integers, all numbers are scaled from the least-significant end and the least-significant bit is assumed to have a weight of 2^0 . For integer multiplication, accumulation, and division, all numbers are scaled from this least-significant weight, and results are correct if interpreted in this manner. The double-length register Z,W can therefore hold numbers in the range -2^{15} to $+2^{15}-1$; the operands X and Y, and single-length results, are in the range -2^7 to $+2^7-1$.

When working with fractions, the machine automatically performs scaling so that input operands and results have a consistent format. All numbers in the fractional representation are scaled from the most significant end, which has a weight of -2^0 (negative). The binary point is one place to the right of this most-significant bit, so that the next bit has a weight of 2^{-1} . The double-length register Z,W therefore holds numbers in the range -1 to $+1-2^{-15}$ and the operands X and Y and single-length results are in the range -1 to $+1-2^{-7}$. Since automatic scaling occurs, the product of two numbers always has the least-significant bit as a 0, unless an accumulation is performed with the least-significant bit being a 1.

During a chain operation with the partial results not being read onto the bus, the '\$508 will stay in either the fractional or integer mode. At the start of a sequence of operations, fractional or integer operation is designated by loading operands using instruction code 5 or instruction code 6 respectively.

Mixed fractional and integer arithmetic is also possible, by redefining the weight of the least-significant or most-significant bits. However, care must be exercised, due to the automatic scaling feature, when fractional arithmetic is programmed.

Rounding

Rounding can be performed on the result of a multiplication or division. Generally rounding would only be called out during fractional operation, but nothing in the 'S508 precludes forming a rounded result during integer arithmetic.

Rounding for multiplication provides the best single-length most-significant half of the product. Rounding occurs at the end of a multiplication, and is performed instead of a Load or Read operation when a code 5 is specified, instead of a code 7, to get from state 8 or state 10 back to state 0. (See Figure 2; also, note that this mode of operation precludes "stealing" a cycle according to the method illustrated in Figure 9.) The 'S508 looks at the most-significant bit of the least-significant half of the product W7, and adds 1 to the most-significant half of the product at the least-significant end if W7 is a 1. After the operation, the 'S508 is in state 0, so that the rounded product can be read, and the W register is clear.

Rounding for division is performed by forcing the least-significant bit of the quotient in Z to a 1 unless the division is exact (remainder is zero). This method of rounding causes a slightly higher variance in the result than having an additional iterative division operation, but is considerably easier to perform. Again, after rounding the 'S508 goes to state 0, so that a read operation can be performed, and the W register is clear.

Overflow

The 'S508 has an overflow output OVR which is cleared prior to each operation, and is set during an operation if the product or quotient goes outside the normally-accepted range.

For multiplication, overflow can only occur if the most negative number in the operand range is used: (-1)x(-1)=+1, which cannot be held in the '\$508's internal registers. Overflow can more easily occur during either positive or negative accumulation of products. For fractional arithmetic, if the product or accumulation goes outside the range of -1 to $+1-2^{-15}$, then the overflow flipflop will be set.

Overflow may also occur during division if the quotient goes outside the generally-accepted number range of -1 to $+1-2^{-7}$ during fractional operation. This would occur if the divisor is less than the dividend, or equal to the dividend if a positive quotient is being generated. For integer arithmetic the numbers must be scaled by 2^7 .




Figure 6. 'S508 Internal Circuitry of "GO" Line and Three-State-Enable

During the states 0, 1, 2, 3, 8, 10 and 11 if the "GO" line (GO) is held at logic HIGH then the machine will be in a wait state until GO goes to logic LOW.




Figure 7. Interfacing the 'S508 to an 8-bit Microprocessor

Figure 7 shows the block diagram of a minimum 8-bit microprocessor system with its arithmetic capabilities enhanced by the use of a '\$508 8x8 multiplier/divider. The relatively small number of instruction lines (only 3) of the '\$508 provides a unique way to control the multiplier/divider. As may be seen from Figure 7, these three instruction lines are assigned to the three leastsignificant bits (LSBs) of the address bus, while the remaining address bits are decoded by a Programmable Array Logic (PAL®) circuit to determine when the multiplier/divider is selected. For example, suppose the 'S508 is assigned address 100; then any address in the range of 100-107 will enable the 'S508 (i.e., the GO line is LOW). Thus, if the address is 100 the 'S508 instruction is 0; if the address is 106 the 'S508 instruction is 6; and so forth.

10

Absolute Maximum Ratings

Supply voltage V _{CC}	7.0 V
Input voltage	
Off-state output voltage	
Storage temperature —65° to +19	

Operating Conditions

SYMBOL	PARAMETER	FIGURE	MIN	IILITAF TYP	RY MAX	COI	MMER(CIAL MAX	UNIT		
v _{CC}	Supply voltage		4.5	5	5.5	4.75	5	5.25	V		
TA	Operating free-air temperature		-55		125†	0		75	°C		
fMAX	Clock frequency	8	5			6			MHz		
^t CWP	Positive clock pulse width	8	90			70			ns		
tCWN	Negative clock pulse width	8	60			50			ns		
t _{BS}	Bus setup time for inputting data *	8	60			50			ns		
t _{BH}	Bus hold time for inputting data *	8	45		13.00	35			ns		
^t INSS	Instruction, GO setup time	8	10			10			ns		
^t INSH	Instruction, GO hold time	8	20			20			ns		

^{*}During operations when the bus is being used to input data.

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDIT	MIN	TYP	MAX	UNIT	
V _{IL}	Low-level input voltage					0.8	V
V _{IH}	High-level input voltage	and the second s	The state of the s	2	7. F -44. F		V
V _{IC}	Input clamp voltage	V _{CC} = MIN I _I = -18mA			71 x 1	-1.5	V
	Law level input purrent	V - MAY V - 05V	B ₇ -B ₀			-250	μΑ
IL.	Low-level input current	$V_{CC} = MAX V_I = 0.5V$	All other inputs			-1	mA
lн	High-level input current	V _{CC} = MAX V _I = 2.4V				250	μΑ
1	Maximum input current	V _{CC} = MAX V _I = 5.5V				1	mA
V _{OL}	Low-level output voltage	V _{CC} = MIN I _{OL} = 8mA			0.3	0.5	V
VOH	High-level output voltage V _{CC} = MIN I _{OH} = -2mA					100	V
los	Output short-circuit current*	V _{CC} = MAX V _O = 0V		-10		-90	· mA
1	Supply ourrant	V - MAN	SN54S508	1300 27	300	400	- A
1cc	Supply current	V _{CC} = MAX	SN74S508		300	380	mA

^{*} Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

Switching Characteristics

Over Operating Conditions

SYMBOL	PARAMETE	iR	FIGURE	M MIN	ILITAF TYP	RY MAX	CON	MERO TYP	CIAL MAX	UNIT
t _{BO}	Bus output delay for outputting	8	1.24	70	120		70	95	ns	
	Output disable delay	From I ₂ -I ₀ to bus			40	70		40	65	
t _{PXZ}	Output disable delay	From OE, GO to bus			20	50		20	40	ns
	Output enable delay	From I ₂ -I ₀ to bus			45	90		45	80	
t _{PZX}	Output enable delay	From OE, GO to bus			25	55		25	45	ns
tovr	Overflow output delay from CK		8		70	120		70	95	ns
^t DN	DONE output delay		8		30	90		30	70	ns

^{*}During operations when the bus is being used to output data.

[†]Case temperature.


AC Test Conditions

Inputs 0 VLOW, 3 VHIGH. Rise and fall time 1-3 ns from 1 V to 2 V. Measurements are made from 1.5 VIN to 1.5 VOUT, except that tpxZ is measured by a delta in the outputs of 0.5 V from VOL or VOH respectively.

Timing

Timing waveforms are shown in Figure 8. Specific instruction timing examples are shown in Figures 9 through 13.

Test Load




^{*} The "TEST POINT" is driven by the output under test, and observed by instrumentation.

Test Waveforms


TE	ST	٧	x*	OUTPUT WAVEFORM — MEAS. LEVEL
All	tpD	5.0V		V _{OL} 1.5V
to	xz	tPHZ	^t PLZ	V _{OH} 2.8V
	^2	0.0V	5.0V	V _{OL} 0.5V 0.0V
l to	ZX	^t PZH	tPZL	2.8VVOH
.,	ZX	0.0V	5.0V	0.0VV _{OL}

^{*} At diode: see "Test Load" figure at left.




NOTE: $\overline{\text{GO}}$ and $\text{I}_2\text{--}\text{I}_0$ can change only when CK is high.

Figure 8. Timing Diagram of the 'S508



NOTES: Register Z is read at the same time that the "DONE" signal is set. If the instruction remains at code 7 after time-slot 7, the contents of registers Z and W are swapped each cycle.

Figure 9. Instruction Timing Example No. 1: Load X, Load Y, Multiply, Read W. By Presenting Code 7 on the Instruction Lines During the Last Multiply Cycle (State 8), the Results May Be Read During Time Slots 6 and 7




NOTES: The instruction lines may be changed only when CK is high.

#"Any code" means code 0 through code 7.

Code 6 may be used here since a new X explicitly gets loaded for the next multiply operation. However, code 7 will cause the 'S508 to attempt to drive the data bus.

Figure 10. Instruction Timing Example No. 2: Repeat: "Load X, Load Y, Multiply, Read Z, Read W"

^{# &}quot;Any code" means code 0 through 7. However code 6 will load a new value of X, and code 7 will cause the 'S508 to attempt to drive the data bus.




NOTE: If code 7 is given (instead of code 0 through 6), the first data that is read from the bus after the DONE signal is set (time-slot 7) is W and not Z. However, Z is read at time-slot 8.

#"Any code" means code 0 through code 7.

Figure 11. Instruction Timing Example No. 3: Load X, Load Y, Multiply, Read Z, Read W.


This timing diagram corresponds to Table 1. Only after the DONE signal is set (after four clock pulses of the operation cycles), the result is read — Z during time-slot 7, and W during time-slot 8



NOTE:

Figure 12. Instruction Timing Example No. 4: Load X, Load Y, Multiply, Wait, Read Z, Read W

[&]quot;Any code" means code 0 through code 7. Code 6 or code 7 may be used here. Since GO is HIGH, no new X can be loaded and the 'S508 can not attempt to drive the bus.



NOTES: This sequence of operations is suitable for use when reading is to be done only at the very end of the operation sequence. The new X value is loaded during the time that the previous multiplication is being performed. See Programming Example #3 for X x x Y.

#"Any code" means code 0 through code 7.

†Code 6 allows loading of a new X value in state 12 and it takes the 'S508 to state 8. In state 8, Y is loaded via instruction 2 and the multiply-accumulate operation is initiated.

Figure 13. Instruction Timing Example No. 5: Sum of Products

10

Programming Examples

In the following examples assume that each line with a separate instruction corresponds to one clock pulse. Instruction codes are 0, 1, 2, 3, 4, 5, 6, 7 and x according to the usage explained in the key to Figure 2.

Programming Example 1

Programming Example 2

Calculating X1 · Y (A · C)

X1 is a previous multiplier value. It was previously loaded (in example 1) with A.

Programming Example 3

Calculating
$$\sum_{i=1}^{N} X_i \cdot Y_i \quad (A \cdot B + C \cdot D + E \cdot F + ...)$$

In this case we read only after N multiplications. A new X_{i+1} is loaded during the multiplication process for X_iY_i . Assume N=3.

The sequence of instructions and operations for calculating

$$\sum_{i=1}^{S} X_{i} \cdot Y_{i} \text{ is: } (A \cdot B + C \cdot D + E \cdot F)$$

$$i = 1$$

$$\begin{cases} INST \ 6 & X \leftarrow A \\ INST \ 0 & Y \leftarrow B \\ INST \ X & MULT \\ INST \ 6 & MULT & and LOAD \ X \leftarrow C \\ Z \leftarrow 8 \, MSB \, of \, (A \cdot B) \\ W \leftarrow 8 \, LSB \, of \, (A \cdot B) \\ INST \ 2 & Y \leftarrow D \\ INST \ X & MULT \\ INST \ 2 & Y \leftarrow F \\ INST \ X & MULT \\ INST \ Y & MULT \ And \\ READ \ Z = 8 \, MSB \, of \, (E \cdot F + C \cdot D + A \cdot B) \\ INST \ 7 & READ \ W = 8 \, LSB \, of \, (E \cdot F + C \cdot D + A \cdot B) \\ INST \ 7 & READ \ W = 8 \, LSB \, of \, (E \cdot F + C \cdot D + A \cdot B) \end{cases}$$

```
Programming Example 4
```

```
Multiplication plus a constant (A · B + Constant (16 bits))
           Assume that the constant is a 16-bit 2s-complement
           number.
INST 6
           X \leftarrow A
INST 6
           Z - C LOAD 8 MSB of constant
INST 6
           W-D LOAD 8 LSB of constant
INST 0
           Y \leftarrow B
INST X
           MULT'
                   Perform A · B + (Z, W)
INST X
           MULT
INST X
           MULT
           MULT and READ Z = 8 MSB of (A·B + (C, D))
INST 7
INST 7
           READ W = 8 LSB of (A \cdot B + C, D)
```

Programming Example 5

Dividing a 16-bit number by an 8-bit number ((B, C)/A)

```
INST 6
           X \leftarrow A
INST 6
           Z - B
INST 4
           W-C
INST X
INST X
INST X
INST X
INST X
           Perform Division (Z, W)
INST X
INST X
INST X
INST X
INST X
INST X
           DIVIDE and READ the quotient Z = \frac{(B, C)}{\Delta}
INST 7
           READ the remainder W of \frac{(B, C)}{A}
INST 7
```

16x16 Multiplier/Divider SN74S516

Features/Benefits

- · Co-processor for enhancing the arithmetic speed of all present 16-bit and 8-bit microprocessors
- Bus-oriented organization
- 24-pin package
- 16/16 or 32/16 division in less than 3.5 μsec
- 16x16 multiplication in less than 1.5 μsec
- 28 different multiplication instructions such as "fractional multiply and accumulate"
- 13 different divide instructions
- Self-contained and microprogrammable

Description

The SN74S516 ('S516) is a bus-organized 16x16 Multiplier/ Divider. The device provides both multiplication and division of 2s-complement 16-bit numbers at high speed. There are 28 different multiply options, including: positive and negative multiply, positive and negative accumulation, multiplication by a constant, and both single-length and double-length addition in conjunction with multiplication. 13 different divide options allow single-length or double-length division, division of a previouslygenerated result, division by a constant, and continued division of a remainder or quotient.

The 'S516 is a time-sequenced device requiring a single clock. It loads operands from, and presents results to, a bidirectional 16-bit bus. Loading of the operands, reading of the results, and sequential control of the device is performed by a 3-bit instruction field.


The 'S516 has the additional feature that operands and results can be either integers or fractions; when it deals with fractions, automatic scaling occurs. Results can be rounded if required, and an Overflow output indicates whenever a result is outside the normally-accepted number range.

For a simple multiplication of two operands the device takes nine clock periods - one for initialization, and eight for the actual multiplication. A realistic clock period is 167 ns. which gives a multiplication time of 1333 ns typical for 16x16 multiplication, plus 167 ns additionally for initialization, or 1500 ns in all. More complex multiplications will take additional clock periods for loading the additional operands. A simple division operation requires 16 + 4 = 20 clock periods for a typical time of 3.333 ns (32 bits/16 bits), also plus 167 ns for initialization, or 3500 ns in all.


Ordering Information

PART NUMBER	PACKAGE	TEMPERATURE
SN74S516	24T	Commercial

Logic Symbol



Pin Configuration



SKINNYDIP® is a registered trademark of Monolithic Memories.

Monolithic Memories

			CTIC		OPERATION	CLOCK CYCLES
				Al	RITHMETIC OPERATIONS	
ſ				0	X1 · Y	9
١				1	−X1 • Y	9
l				2	$X1 \cdot Y + K_z, K_w$	9
l				3	$-X1 \cdot Y + K_z, K_w$	9
				4	K _z , K _w /X1	21
ľ			5/6	0	$\mathbf{X} \cdot \mathbf{Y}$	10
١			5/6	1	-X ⋅ Y	10
l			5/6	2	$X \cdot Y + K_z, K_w$	10
			5/6	3	$-X \cdot Y + K_z, K_w$	10
			5/6	4	K _w /X	22
			5/6	5	K _z /X	22
1		5/6	6	0	$X \cdot Y + Z$	11
1		5/6	6	1	-X · Y + Z	11
1		5/6	6	2	$X \cdot Y + K_z \cdot 2^{-16}$	11
		5/6	6	3	-X · Y + K _z · 2 ⁻¹⁶	11
		5/6	6	4	z, w/x	23
		5/6	6	5	Z/X	23
	5/6	6	6	0	$X \cdot Y + Z, W$	12
	5/6	6	6	1	-X · Y + Z, W	12
	5/6	6	6	2	X·Y+W _{sign}	12
1	5/6	6	6	3	-X · Y + W _{sign}	12
	5/6	6	6	4	W/X	24
	5/6	6	6	5	W _{sign} /X	24
	5/6	6	6	6	(See Note 9 below.)	_
	5/6	6	6	7	Load X, Load Z, Load W, Clear Z	4
		5/6	6	7	Load X, Load Z, Read Z	3
					READING OPERATIONS	
				7	Read Z	1
			7,	7	Read Z, W	2
1		7	7	7	Read Z, W, Z	3
	7	. 7	7	7	Read Z, W, Z, W	4
			5	7	Round, then Read Z	2
		5	7	7	Round, then Read Z, W	3

NOTES:

- X,Y are input multiplier and multiplicand.
- X1 is the previous contents of the first rank of the X register (either the old X or a new X).
- Fractional or integer arithmetic is specified by having the next-to-the-last operand loaded using a 5 or 6 instruction respectively. All rows beginning with "5/6" in effect represent two instructions. 5 does fractional arithmetic and 6 does integer arithmetic.
- Z, W is a double-precision number. Z is the most significant half. Z, W represents addend upon input, and product (or accumulated sum) after multiplication.
- 5. K_Z, K_W represents previous accumulator contents. K_Z is the most-significant half.
- 6. Wsign is a single-length signed number, with sign extension
- 7. Maximum clock cycle = 167 ns for an 6-MHz clock.
- If n instruction codes are shown at the left under "instruction sequences," the number of clock cycles at the right is n+8 for multiplication and n+20 for division.
- 9. The code "5/6 6 6 6" represents an incomplete operation since it leaves the 'S516 in state 1 rather than in state 0, 8, or 10.

Figure 1. 'S516 Instruction Set (Partial List)

s	UMMARY OF SIGNALS/PINS
B ₁₅ -B ₀	Bidirectional data bus inputs/outputs
1 ₂ -1 ₀	Instruction (sequential control) input
CK	Clock pulse input
GO	Chip activation input
OVR	Arithmetic overflow output


Description (continued)

The 'S516 device uses standard low-power Schottky technology, requires a single +5V power supply, and is fully TTL compatible. Bus inputs require at most 250 μ A input current, and control and clock inputs require at most 1 mA input current. Bus outputs are three-state, and are capable of sinking 8 mA at the low logic level. The 'S516 is available in both commercial-temperature and military-temperature ranges, in a 600-mil 24-pin dual-in-line ceramic package.

Device Operation

The 'S516 contains four 16-bit working registers. Y is the multiplier register; X is the multiplicand and divisor register; W is the least-significant half of a double-length accumulator, and holds the least-significant half of the product after a multiplication operation, or the remainder after a division operation; and Z is the most-significant half of this same accumulator. In addition to these registers, there is a high-speed arithmetic unit which performs addition, subtraction, and shifting steps in order to accomplish the various arithmetic operations; a loading sequencer; and a PLA control network.

Operands are loaded into the working registers in time sequence at each clock period, under the control of this sequencer. The chip-activation signal GO must be LOW in order to begin the loading process and continue to the next step in the loading operation. If GO is continually held HIGH, the 'S516 remains in a wait state with its outputs held in their high-impedance states, so that the other devices attached to the bus may drive it. In this condition, the 'S516 does not respond to any codes on its instruction inputs; in effect, it does not "wake up" until GO goes LOW. Also, GO may change only when the clock input CK is HIGH. After all of the operands are loaded, the 'S516 jumps to the multiply routine, or to the divide routine, and performs the required operations as indicated in Figure 1. After 9 clock periods for a simple multiply or 21 clock periods for a simple divide, for example, the result is placed on the bus in time sequence.



KEY:

The numbers inside the circles indicate the *state* of the 'S516 multiplier/divider. These states are represented by a four-bit state counter, where A is the least-significant bit of this state counter and D is the most-significant bit. (These four bits are not available externally on the 'S516.)

The next state of the 'S516 is a function of the present state and the instruction lines. For example if the 'S516 is at state 0 and the instruction is 0, 1, 2, or 3, then the next state is state 4 (multiply instruction); if the instruction is 4, the next state is state 5 (divide instruction); and so forth. The instructions which take the 'S516

from one state to another are indicated by the numbers written next to the state-transition path lines. "0123," for instance, implies that *any* of instructions 0, 1, 2, or 3 will take the 'S516 along the path marked "0123."

"X" next to a path implies that the path will be followed regardless of the value of the instruction inputs at that time. In other words, for the purpose of state transitions, X means "don't care." There are cases, however, where the particular instruction used may affect when the contents of the registers are available on the bus — see Figures 9 and 10 for contrasting examples of how this effect operates.

Figure 2. Transition Diagram for the 'S516 Multiplier/Divider

Three instruction inputs I_2 , I_1 , I_0 , which may change only when the clock input CK is HIGH, select the required function and drive the sequencer from state to state. Thus, the action of the multiplier/divider at any clock period is a function of the machine state and the state of the control inputs. Figure 2 shows the multiply/divide state table, and all possible operations. After a Read or Round operation, the machine is driven back to state 0, and a new sequence of arithmetic operations is assumed. If a chain operation is being performed, such as accumulation of products, state 0 is bypassed, and loading of an operand or jumping to the next arithmetic operation occurs at the end of the

previous arithmetic operation — at state 8 for a multiplication instruction, or at state 10 for a division instruction.

Register X is a dual-rank register, which allows the loading of an operand X during the multiplication or division process. If the machine enters the loading sequence and a new X operand has not been loaded, then the machine proceeds with the previously-loaded X, denoted in this text as "X1." This loading-while-processing capability allows a cycle to be saved during "chained" calculations, and also allows multiplication and division by a constant. (See Figure 13). (continued next page)

Figures 3 and 4 show the codes and durations for the 41 different possible arithmetic operations. These operations can be concatenated in strings to perform complicated 2s-com-

plement arithmetic operations at high-speed. Rounding and reading of results can be performed after any operation. Figure 5 is a block diagram of the 'S516 16x16 Multiplier/Divider.

(continued page after next)

TIME-SLOT

OPERATION		1	2	3	4	5	6	7	8	9	10	11	12
X1 • Y	INS CODE	0	MU	LTIPL	v							1.4.	
AL I	BUS	Υ			- !								
-X1 · Y	INS CODE	1	MII	LTIPL	v .								
X1 1	BUS	Y	1410		- '						1		
X1 · Y + K _Z , K _W	INS CODE	2	MU	LTIPL	Υ								
	BUS	Υ									_		
-X1 · Y + K _Z , K _W	INS CODE	3	MU	LTIPL	_Y								
Z, W	BUS	Y						-			1	7	
X·Y	INS CODE	5/6	0	l ми	LTIPL	Υ							
	BUS	Х	Y										
-X · Y	INS CODE	5/6	1	мu	LTIPL	Y.							
	BUS	X	Υ									4	
X·Y + KZ, KW	INS CODE	5/6	2	MU	LTIPL	Υ.							
- "	BUS	X	, Y				·					4	
-X • Y + K _Z , K _W	INS CODE	5/6	3	МU	LTIPL	Υ							
	BUS	X	Y		т							<u> </u>	1
$X \cdot Y + Z$	INS CODE BUS	5/6 X	6 Z	0 Y	MU	LTIP	LY						
	INS CODE	5/6	6	1			,						1
-X • Y + Z	BUS	3/6 X	Z	' 'Y	MU	LTIP	LY						
The second second	INS CODE	5/6	6		-								1
X · Y + K _Z ·2 ⁻¹⁶	BUS	x	_	Y	MU	LTIP	LY						
	INS CODE	5/6	6	3	-					110, 14			
-X · Y + K _Z ·2 ⁻¹⁶	BUS	X	-	Υ	MU	LTIP	LY						
	INS CODE	5/6	6	6	0					11			
$X \cdot Y + Z, W$	BUS	Х	z	w	Υ	ML	JLTIP	LY					
	INS CODE	5/6	6	6	1						11 11	14 ji ji ji ji	
-X • Y + Z, W	BUS	х	Z	W	Υ	ML	JLTIP	LY					
	INS CODE	5/6	6	6	2								
X·Y+W _{sign}	BUS	х	- - 1	W	Υ	ML	JLTIP	LY					
V V 1 W	INS CODE	5/6	6	6	3			/					
-X • Y + W _{sign}	BUS	Х	: 1 <u>-1</u> %	W	Ϋ́	ML	JLTIP	LY		100	ngay M	Jayl.	1.5

NOTES: 1) X1 is the previous contents of the first rank of the X register (either old X or a new X).

Figure 3. Multiplication Codes and Times for 16x16 Multiplication in the 'S516

K_Z· 2⁻¹⁶ is a single-length signed number comprising the most-significant half of the previous double-length product and here gets added in at the least-significant end of the new result.

³⁾ W_{sign} is a single-length signed number, with sign-extension as needed.

⁴⁾ Fractional or integer arithmetic is specified by having the next-to-the-last operand loaded using a 5 or 6 instruction respectively. All rows beginning with "5/6" in effect represent two instructions. 5 does fractional arithmetic and 6 does integer arithmetic.

TIME-SLOT

OPERATION		1	2	3	4		5	6	7	8	9	10	0	11	12	13	1	4	15	16	1	7 1	18	19	20	21	22	23	24
K _Z , K _W /X ₁	INS CODE	4			4							DIV	'ID	E		1113	:		-							1			
Z' VV 1	BUS	_											_							-	-								
V /V	INS CODE	5/6	4										ы	VID	\E												1		
K _W /X	BUS	X	\ _										יט	VIL	_												1		
L W	INS CODE	5/6	5						1.				100	_	11.71	DE		-						7		11	-		
K _Z /X	BUS	X	- /											יט	IVI	DE													
7 14/04	INS CODE	5/6	6	4				1								ועוכ	_	_			7							1]
Z, W/X	BUS	Х	Z	W											L	ועונ	D	=											1
Z/X	INS CODE	5/6	6	5		e i									- "	1,44		/ID	_		d,							1	
2/1	BUS	Х	Z	· - 1													יוכ	טוי	_									'	
W/X	INS CODE	5/6	6	6	4	T	1000	50										_		<u> </u>			12						T,
VV/A	BUS	X	14.	W		.												וט	VI	DE									'
W/ /Y	INS CODE	5/6	6	6	5	T													,	S13.77	- -		10	10,000	1	3-1			1
W _{sign} /X	BUS	Х	0	W	<u>-</u>					19 44 19 4					1 (5) 12 (8)					DIVI	υE						. 11/2		

NOTES: 1) X1 is the previous contents of the first rank of the X register (either old X or a new X).

- 2) Fractional division divides a 32-bit 2s-complement number in 1 clock period less than integer division.
- 3) W_{sign} is a single-length signed number, with sign-extension as needed.
- 4) Division operation W_{sign}/X requires that the Z register be initialized with all-zero contents at the time Z is loaded.
- 5) Fractional or integer arithmetic is specified by having the next-to-the-last operand loaded using a 5 or 6 instruction respectively. All rows beginning with "5/6" in effect represent two instructions, one of which does fractional arithmetic and one of which does integer arithmetic.

Figure 4. Division Codes and Times for 32/16 Division in 'S516




Figure 5. Internal Architecture of the 'S516

Initialization

The 'S516 has no direct master reset input. However, initialization of the 'S516 can easily be performed by continually presenting instruction code 7, which after a maximum of 21 clock periods forces the machine back to state 0.

Multiplication

The 'S516 provides 2s-complement 16-bit multiplication, and can also accumulate previously-generated double-length products. No time penalty is incurred for accumulation, since the machine accumulates while the multiplication operation is proceeding. In addition to accumulation, the device can add into a product either a single-length or a double-length number. It can also use a previously-loaded operand as a constant, so that constant multiplication and accumulation is possible.

One key feature is the ability to perform both positive multiplications and negative multiplications, again without any speed penalty. This feature allows complex-arithmetic multiplications to be programmed with very little overhead. Another important feature is the ability to work with either fractions or integers.

Division

The 'S516 also provides a range of division operations. A double-length number in Z,W is divided by X; the result Q is stored in Z, and the remainder R in W. Again all numbers are in the 2s-complement number representation, with the most significant bit of an operand (whether single-length or double-length) having a negative weight. In order to facilitate repeated division, with the multiple-length quotient always keeping the same sign, the remainder is always the same sign as the dividend. Fractional or integer operation is possible, and division and multiplication operations can be concatenated. For example, the operations (AxB)/C, (A+B)/C can easily be performed. The dividend can be any previously-generated result — product, quotient, or remainder; or it may be a double-length or single-length signed operand.

Reading Results

The result of an arithmetic operation, or of a string of operations, can be read onto the 16-bit bus if the machine is at the end of an operation or at the start of a new sequence. The read operation requires that the \overline{GO} signal be held LOW so that the information is read out onto the bidirectional bus, when code 7 is specified. (See Figure 6.) Since there is a double-length accumulator Z,W, reading can take two cycles. First, register Z is read. After another clock has been received, if code 7 is still present, the least-significant half of the product from the W register is placed on the bus, or likewise the remainder if a division operation had been performed.

If the 'S516 is instructed to perform a read operation during the loading sequence, then the sequence is broken and the machine is forced back to state 0 ready to start the sequence again. Control read operations at state 0 just swap the contents of register Z and W.

Integer and Fractional Arithmetic

The 'S516 can work with either fractional or integer number representations. When working with integers, all numbers are scaled from the least-significant end, and the least-significant bit

is assumed to have a weight of 2^0 . For integer multiplication, accumulation, and division, all numbers are scaled from this least-significant weight, and results are correct if interpreted in this manner. The double-length register Z,W can therefore hold numbers in the range -2^{31} to $+2^{31}$ –1; the operands X and Y, and single-length results are in the range -2^{15} to $+2^{15}$ –1.

When working with fractions, the machine automatically performs scaling so that input operands and results have a consistent format. All numbers in the fractional representation are scaled from the most significant end, which has a weight of -2^0 (negative). The binary point is one place to the right of this most-significant bit, so that the next bit has a weight of 2^{-1} . The double-length register Z,W therefore holds numbers in the range -1 to $+1-2^{-3}1$ and the operands X and Y and single-length results are in the range -1 to $+1-2^{15}$. Since automatic scaling occurs, the product of two numbers always has the least-significant bit as a 0, unless an accumulation is performed with the least-significant bit being a 1.

During a chain operation with the partial results not being read onto the bus, the 'S516 will stay in either the fractional or integer mode. At the start of a sequence of operations, fractional or integer operation is designated by loading operands using instruction code 5 or instruction code 6 respectively.

Mixed fractional and integer arithmetic is also possible, by redefining the weight of the least-significant or most-significant bits. However, care must be exercised, due to the automatic scaling feature, when fractional arithmetic is programmed.

Rounding

Rounding can be performed on the result of a multiplication or division. Generally rounding would only be called out during fractional operation, but nothing in the 'S516 precludes forming a rounded result during integer arithmetic.

Rounding for multiplication provides the best single-length most-significant half of the product. Rounding occurs at the end of a multiplication, and is performed instead of a Load or Read operation when a code 5 is specified, instead of a code 7, to get from state 8 or state 10 back to state 0. (See Figure 2; also, note that this mode of operation precludes "stealing" a cycle according to the method illustrated in Figure 9.) The 'S516 looks at the most-significant bit of the least-significant half of the product W $_{15}$, and adds 1 to the most-significant half of the product at the least-significant end if W $_{15}$ is a 1. After the operation, the 'S516 is in state 0, so that the rounded product can be read, and the W register is cleared.

Rounding for division is performed by forcing the least-significant bit of the quotient in Z to a 1 unless the division is exact (remainder is zero). This method of rounding causes a slightly higher variance in the result than having an additional iterative division operation, but is considerably easier to perform. Again, after rounding the 'S516 goes to state 0, so that a read operation can be performed, and the W register is cleared.

Overflow

The 'S516 has an overflow output OVR which is cleared prior to each operation, and is set during an operation if the product or quotient goes outside the normally-accepted range.

For multiplication, overflow can only occur if the most negative number in the operand range is used: (-1)x(-1)=+1, which cannot be held in the 'S516's internal registers. Overflow can more easily occur during either positive or negative accumulation of products. For fractional arithmetic, if the product or accumulation goes outside the range of -1 to +1-2⁻³¹, then the overflow flipflop will be set.

The overflow flip-flop is enabled in state 8 for the multiply operation or in state 10 for a divide operation. It only gets reset when a transition to state 0 from states 0, 3, 8, 10 and 11, when instruction 7 is being presented to the 'S516.

Overflow may also occur during division if the quotient goes outside the generally-accepted number range of –1 to $\pm 1-2^{-15}$ during fractional operation. This would occur if the divisor is less than the dividend, or equal to the dividend if a positive quotient is being generated. For integer arithmetic the numbers must be scaled by 2^{15} .




Figure 6. 'S516 Internal Circuitry of "GO" Line and Three-State-Enable

During the states 0, 1, 3, 8, 10 and 11 if the "GO" line (\overline{GO}) is held at logic HIGH then the machine will be in a wait state until \overline{GO} goes to logic LOW.




Figure 7. Interfacing the 'S516 to a Microprocessor

Figure 7 shows the block diagram of a microprocessor system with its arithmetic capabilities enhanced by the use of a 'S516 16x16 multiplier/divider. The relatively small number of instruction lines (only 3) of the 'S516 provides a unique way to control the multiplier/divider. As may be seen from Figure 7, these three instruction lines are assigned to the three least-significant bits (LSBs) of the address bus, while the remaining

address bits are decoded by a Programmable Array Logic (PAL®) circuit to determine when the multiplier/divider is selected. For example, suppose the 'S516 is assigned address 100; then any address in the range of 100-107 will enable the 'S516 (i.e., the GO line is LOW). Thus, if the address is 100 the 'S516 instruction is 0; if the address is 106 the 'S516 instruction is 6; and so forth.

Fractional Multiply

Data Formats

X_i, Y₁ - Input, Multiplicand, Multipler

15	14	13	12	11	10	9	8 7	6	5	4	3	2	1	0
Sign	2-1	2-2	2-3	2-4	2-5	2-6	2 ⁻⁷ 2 ⁻⁸	2-9	2-10	2-11	2-12	2-13	2-14	2-15

Zi - MS Half Output Product

						5. 5								
15	14	13	12	11	10	9	8 7	6	5	4	3	2	1	0
Sign	2-1	2-2	2-3	2-4	2-5	2-6	2-7 2-8	2-9	2-10	2-11	2-12	2-13	2-14	2-15

Wi - LS Half Output Product*

15	14	13	12	.11	10	9	8	7	6	5	4	3	2	1	0
2-16	2-17	2-18	2-19	2-20	2-21	2-22	2-23	2-24	2-25	2-26	2-27	2-28	2-29	2-30	"0"

^{*} The least significant bit of W; is always a binary 0 due to normalization. Note that -1 x -1 yields an overflow in fractional multiply.

Integer Multiply

X_i, Y₁ - Input, Multiplicand, Multiplier

							<u> </u>									
1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Si	gn	214	213	212	211	210	29	28	27	26	25	24	23	22	21	20

Zi - MS Half Output Product

	1				44.										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	- 1	0
Sign	230	229	228	227	226	225	224	223	222	221	220	219	218	217	216

Wi - LS Half Output Product**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
215	214	213	212	211	210	29	28	27	26	25	24	23	22	21	20

^{**} The least significant bit of W_i is a valid data bit. Note that 2⁻¹⁵ x 2⁻¹⁵ yields +2³⁰ which can be represented in the output bits without overflowing.

Fractional Divide

Z_i - Input Dividend

15	14	13	12	. 11	10	9	8	7	6	5	4	3	2	1	0	
Sign	2-1	2-2	2-3	2-4	2-5	2-6	2-7	2-8	2-9	2-10	2-11	2-12	2-13	2-14	2-15	,

X - Input Divisor

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1, .	0	
Sign	2-1	2-2	2-3	2-4	2-5	2-6	2-7	2-8	2-9	2-10	2-11	2-12	2-13	2-14	2-15	

Z_i - Output Quotient

15	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Sig	n	2-1	2-2	2-3	2-4	2-5	2-6	2-7	2-8	2-9	2-10	2-11	2-12	2-13	2-14	2-15

W - Output Partial Remainder †

15	14	13	12	11	10	9	8	7	6	5	4 3	2 1	0
Sign	2-1	2-2 2	2-3	2-4	2-5	2-6	2-7	2-8	2-9	2-10	2-11 2-12	2-13 2-14	4 ₂ -15

† Note that the partial remainder R = 2⁻¹⁵ (W)

Integer Divide Example (Z, W)/X

Z_i - MSB Input Dividend

15	14	13	12	11	10	9	8	7	6	5	4	3 2	1	0
Sign	230	229	228	227	226	225	224	223	222	₂ 21	220	219 218	217	216

W: - LSB Input Dividend

15 14	13	12	11	10	9	8	7	6	5	4	3	2	1 0	
215 214	2 ¹³	212	211	210	29	28	27	2 ⁶	25	24	23	22	2 ¹ 2 ⁰	

X - Input Divisor

15	14	13	12	11	10	9	8		7	6	5	4	3	2	.1.	0	1
Sign	214	213	212	211	210	29	28	2	7	26	25	24	23	22	21	20	-

Z: - Output Quotien

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Sign	214	213	212	211	210	29	28	27	26	25	24	23	22	21	20

Wi - Output Partial Remainder

15	14	13	12	11	10	9		3	7	6	5	4		3	2	100 P	1	0	
Sign	214	213	212	211	210	29	2	8	27	26	25	2'	4	23	22		21	20	

Absolute Maximum Ratings

Supply voltage V _{CC}	7.0 V
Input voltage	7.0 V
Off-state output voltage	5.5 V
Storage temperature65° to +1	

Operating Conditions

SYMBOL	PARAMETERS	FIGURE	MIN	COMMERCIAL TYP MAX	UNIT
v _{CC}	Supply voltage		4.75	5 5.25	V
TA	Operating free-air temperature		0	75	°C
^f MAX	Clock frequency	8	6		MHz
^t CWP	Positive clock pulse width	8	70		ns
t _{CWN}	Negative clock pulse width	8	50		ns
t _{BS}	Bus setup time for inputting data*	8	50		ns
^t BH	Bus hold time for inputting data*	8	35		ns
t _{INSS}	Instruction, GO setup time	8	10		ns
^t INSH	Instruction, GO hold time	8	30		ns

^{*} During operations when the bus is being used to input data.

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IL}	Low-level input voltage				0.8	٧
V _{IH}	High-level input voltage		2			V
V _{IC}	Input clamp voltage	V _{CC} = MIN I _I = -18mA			-1.5	V
1	Low-level input current	$V_{CC} = MAX V_{L} = 0.5V \qquad \frac{B_{15} - B_{0}}{a_{15} - B_{0}}$			-250	μΑ
'IL		V _{CC} = MAX V _I = 0.5V All other inputs			_1	mA .
I _{IH}	High-level input current	$V_{CC} = MAX V_I = 2.4V$			250	μΑ
I _I	Maximum input current	$V_{CC} = MAX V_1 = 5.5V$			1	mA
V _{OL}	Low-level output voltage	V _{CC} = MIN I _{OL} = 8mA		0.3	0.5	·V
V _{OH}	High-level output voltage	V _{CC} = MIN I _{OH} = -2mA	2.4			V
los	Output short-circuit current*	V _{CC} = MAX V _O = 0V	-10		-90	mA
^I cc	Supply current	V _{CC} = MAX		370	450†	mA

^{*} Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

Switching Characterictics Over Operating Conditions


SYMBOL	PARAN	IETER	FIGURE	MIN	COMMERCIAL TYP MAX	UNIT
t _{BO}	Bus output delay from CK C _L = 30 pF	for outputting data;*	8		70 95	ns
		FROM I ₂ -I ₀ to bus			30 65	
^t PXZ	Output disable delay	From GO to bus	1		20 40	ns
	Output enable delay;	FROM I ₂ -I ₀ to bus			55 80	
^t PZX	C _L = 30 pF	From GO to bus	1		25 45	ns
^t OVR	Overflow output delay from	n CK; C _L = 30 pF	8		60 95	ns

^{*} During operations when the bus is being used to output data.

[†] At cold temperatures see the "ICC vs Temperature" curves on the next page for more complete information. The typical values shown here are at 5.0 V.

10

I_{CC} vs. Temperature



AC Test Conditions

Inputs 0 V_{LOW}, 3 V_{HIGH}. Rise and fall time 1-3 ns from 1 V to 2 V. Measurements are made from 1.5 V_{IN} to 1.5 V_{OUT}, except that tp_{XZ} is measured by a delta in the outputs of 0.5 V from V_{OL} or V_{OH} respectively.

Timing


Timing waveforms are shown in Figure 8. Specific instruction timing examples are shown in Figures 9 through 13.

Test Waveforms


TES	Г	V	x*	OUTPUT WAVEFORM — MEAS. LEVEL
All tp	D	5.	ov	VOL 1.5V
tpxz		tPHZ	tpLZ	V _{OH} 2.8V
IPA2	•	0.0V	5.0V	V _{OL} 0.5V 0.0V
tpzx		tPZH	†PZL	2.8V VOH
1928		0.00	5.0V	0.0V VOL

^{*}At diode; see "Test Circuit" figure below.

Test Load




* The "TEST POINT" is driven by the output under test, and observed by instrumentation.



NOTE: GO and I2-I0 can change only when CK is high.

Figure 8. Timing Diagram of the 'S516




NOTES: Register Z is read at the same time that the overflow signal (if present) is set. If the instruction remains at code 7 after time-slot 11, the contents of registers Z and W are swapped each cycle.

†"Any code" means any of code 0 through code 7. However, code 6 will load a new value of X, and code 7 will cause the 'S516 to attempt to drive the data bus.

*Not available externally on the 'S516.

Figure 9. Instruction Timing Example No. 1: Load X, Load Y, Multiply, Read Z, Read W. By Presenting Code 7 on the Instruction Lines During the Last Multiply Cycle (State 8), the Results May Be Read During Time-Slots 10 and 11




NOTES: The instruction lines may be changed only when CK is high.

†"Any code" means any of code 0 through code 7. Code 6 may be used here since a new X explicitly gets loaded for the next multiply operation. However, code 7 will cause the 'S516 to attempt to drive the data bus.

*Not available externally on the 'S516.

Figure 10. Instruction Timing Example No. 2: Repeat: "Load X, Load Y, Multiply, Read Z, Read W"






NOTES: Code 7 is given in time-slot 9, but has no effect until time-slot 10 since GO is HIGH. After GO goes LOW in time-slot 10, Z may be read.

†"Any code" means any of code 0 through code 7.

*Not available externally on the 'S516.


Figure 11. Instruction Timing Example No. 3: Load X, Load Y, Multiply, Read Z, Read W. This Timing Diagram
Corresponds to Table 1. Only After Eight Clock Pulses of the Operation Cycle, the Result Is Read — Z
During Time-Slot 10 and W During Time-Slot 11



NOTES: '†"Any code" means any of code 0 through code 7. Code 6 or code 7 may be used here; since GO is HIGH, no new X can be loaded, and the 'S516 cannot attempt to drive the data bus.

*Not available externally on the 'S516.

Figure 12. Instruction Timing Example No. 4: Load X, Load Y, Multiply, Wait, Read Z, Read W



NOTES: This sequence of operations is suitable for use when reading is to be done only at the very end of the operation sequence. The new X value is loaded during the time that the previous multiplication is being performed. See Programming Example #3 for N


$$\sum_{i=1}^{n} x_i \cdot Y_i$$

†"Any code" means any of code 0 through code 7. However, code 7 will cause the 'S516 to attempt to drive the data bus.
*Not available externally on the 'S516.

††Code 6 allows loading of a new X in State 12 and it takes the 'S516 State Counter to State 8. In State 8, Y is loaded via instruction 2 and the next multiply-accumulate cycle is initiated.

Figure 13. Instruction Timing Example No. 5: Sum of Products

Die Configuration



Die Size: 210x234 mil²

In the following examples assume that each line with a separate instruction corresponds to one clock pulse. Instruction codes are 0, 1, 2, 3, 4, 5, 6, 7 and x according to the usage explained in the key to Figure 2.

Programming Example 1

```
Calculating X · Y (A·B)
          X \leftarrow A
INST 6
INST 0
          Y ← B
INST X
          MULT
INST 7
          MULT AND READ Z = 16 MSB OF (A-B)
INST 7
          READ W = 16 LSB OF (A·B)
```

Programming Example 2

```
Calculating X1 · Y (A·C)
          X1 is a previous multiplier value. It was previously
          loaded (in example 1) with A.
          Y - C
INST 0
          MULT
INST X
INST X
          MULT
INST X
          MULT
          MULT
INST X
INST X
          MULT
INST X
          MULT
INST X
          MULT
INST 7
          MULT and READ Z = 16 MSB OF (A·C)
INST 7
          READ W = 16 LSB OF (A·C)
```

Programming Example 3

Calculating
$$\sum_{i=1}^{N} X_i \cdot Y_i \quad (A \cdot B + C \cdot D + E \cdot F + \dots)$$

In this case we read only after N multiplications. A new X_{i+1} is loaded during the multiplication process for $X_{i}Y_{i}$. Assume N = 3.

The sequence of instructions and operations for calculating

10

Programming Example 4

```
Multiplication plus a constant (A·B + Constant)
          Assume that the constant is a 32-bit 2s-complement
INST 6
          Z - C LOAD 16 MSB of constant
INST 6
INST 6
          W-D LOAD 16 LSB of constant
          Y ← B
INST 0
INST X
          MULT Y
INST X
          MULT
          MULT
INST X
          MULT Perform A·B + (Z, W)
INST X
          MULT
INST X
INST X
          MULT
INST X
          MULT ,
INST 7
          MULT and READ Z = 16 MSB of (A·B + (C, D))
INST 7
          READ W = 16 LSB of (A·B + (C, D))
```

Programming Example 5

```
Dividing a 32-bit number by a 16-bit number ((B, C)/A)
INST 6
           X \leftarrow A
INST 6
           Z - B
           W \leftarrow C
INST 4
INST X
           Perform Division (Z, W)
INST X
           DIVIDE and READ the quotient Z = \frac{(B, C)}{A}
INST 7
           READ the remainder W of \frac{(B, C)}{A}
INST 7
```

Features/Benefits

- Twos-complement, unsigned, or mixed operands
- Full 32-bit product immediately available on each cycle
- High-speed 16x16 parallel multiplier
- Latched or transparent inputs/outputs
- . Three-state output controls, independent for each half of the product
- Single +5 V supply (via multiple pins)
- Available in 84-terminal Leadless-Chip Carrier and 88-Pin-Grid-Array packages

Description

The 'S556 is a high-speed 16x16 combinatorial multiplier which can multiply two 16-bit unsigned or signed twos-complement numbers on every cycle. Each operand X and Y has an associated mode-control line, XM and YM respectively. When a mode-control line is at a LOW logic level, the operand is treated as an unsigned 16-bit number; when the mode-control line is at a HIGH logic level, the operand is treated as a 16-bit signed twos-complement number. Additional inputs RS and RU allow the addition of a bit into the multiplier array at the appropriate bit positions for rounding. The entire 32-bit double-length product is available at the outputs at one time.

Ordering Information

	PART NUMBER	PACKAGE	TEMPERATURE
Ī	54S556	P88, L84*	Military
I	74S556	P88, L84*	Commercial

P88 is an 88-Pin-Grid-Array Package


L84 is an 84-terminal Leadless-Chip Carrier Package

The 84-terminal leadless chip carrier, L84, and its socket, L84-2, are in development; contact the factory for further details.

The most-significant product bit, S31, is available in both true and complemented form to simplify longer-wordlength multiplications. The product outputs are three-state, controlled by assertive-low enables. The MSP outputs are controlled by the TRIM (OEM) control input, while the LSP outputs are controlled by the TRIL (OEL) control input. This allows one or more multipliers to be connected to a parallel bus or to be used in a pipelined system.

All inputs and outputs have transparent latches. The latches become transparent when the input to the corresponding gate control line GX, GY, GM, GL is HIGH. If latches are not required, these control inputs may be tied HIGH, leaving the multiplier fully transparent for combinatorial cascading. The device uses a single +5 V power supply, and is available both in an 84-terminal leadless chip carrier (LCC) package and in an 88-pin-grid-array package.

'\$556 Logic Diagram



Flow-Thru™ is a trademark of Monolithic Memories.

Monolithic Memories TWX: 910-338-2376 2175 Mission College Blvd. Santa Clara, CA 95054-1592 Tel: (408) 970-9700 TWX: 910-338-2374

-	SUMMARY OF SIGNALS/PINS
X ₁₅₋₀	Multiplicand 16-bit data inputs
Y ₁₅₋₀	Multiplier 16-bit data inputs
XM, YM	Mode-control inputs for each data word; LOW for unsigned data and HIGH for twos- complement data
S ₃₁₋₀	Product 32-bit output
<u>s</u> 31	Inverted MS product bit (for expansion)
RS, RU	Rounding inputs for signed and unsigned data, respectively
GX	Gate control for X _i , RS, RU
GY	Gate control for Yi
GL	Gate control for least-significant half of product
GM	Gate control for most-significant half of product
TRIL OEL	Three-state control for least-significant half of product
TRIM OEM	Three-state control for most-significant half of products

Rounding Inputs


INP	UTS	AD	DS	USUALLY L	USED WITH	
RU	RS	215	214	ХМ	YM	
L	L	NO	NO	Х	Х	
L	Н	NO	YES	Η [†]	H [†]	
Н	L	YES	NO	L	L	
Н	Н	YES	YES	*	*	

[†] In mixed mode, one of these could be low but not both.

Mode-Control Inputs

OPERATING MODE	INPUT	MODE- CONTROI INPUTS		
	X ₁₅₋₀	X ₁₅₋₀ Y ₁₅₋₀		YM
Unsigned	Unsigned	Unsigned	L	L
Mixed	Unsigned	Twos-Comp.	L	٠Н
Wixeu	Twos-Comp.	Unsigned	Н	L
Signed Twos-Con		Twos-Comp.	Н	Н

84-Terminal Leadless Chip Carrier Pinout



All $\rm V_{CC}$ and GND pins must be connected to the respective $\rm V_{CC}$ and GND connections on the board and should not be used for daisychaining through the IC.

^{*} Usually a nonsense operation.

10

Operating Conditions

SYMBOL	PARAMETER		FIGURE	MIN	ILITA TYP	RY MAX	COI	MMER TYP	CIAL MAX	UNIT
Vcc	Supply voltage			4.5	5	5.5	4.75	5	5.25	V
TA	Operating free-air temperature			-55		*125	0		75	°C
t _{S1}	Setup time (X _i , R _i)/Y _i to GX/GY		2a, 2b	12			10			ns
	Catura time V. V. D. to CAA CI	t _{S2L}	0- 0-	65			60	i i		
t _{S2}	Setup time X _i , Y _i , R _i to GM, GL	t _{S2M}	3a, 3b	82			74			ns
	Saturations CV CV to CL CM	t _{S3L}	4a, 4b, 4c,	65	-		60			
tS3	Setup time GX, GY to GL, GM	t _{S3M}	4d, 4e, 4f	85			75			ns
t _{H1}	Hold time (X _i , R _i)/Y _i to GX/GY		2a, 2b	8			8			ns
t _{H2}	Hold time X _i , Y _i , R _i to GM, GL	tH2L, tH2M	3a, 3b	3	111		3			ns
t _{H3}	Hold time GX, GY to GM, GL	tH3L, tH3M	4a, 4b, 4c, 4d, 4e, 4f	0			0			ns
t _w	Latch enable pulse width		6	14			12			ns

^{*} Indicates case temperature.

Electrical Characteristics Over Operating Conditions

SYMBOL PARAMETER V _{IL} Low-level input voltage**		TEST CONDITIONS			TYP† MAX	UNIT
					0.8	V
V _{IH}	High-level input voltage**			2		٧
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18 mA		-1.5	V
IIL	Low-level input current	V _{CC} = MAX	V _I = 0.4 V		-0.4	mA
I _{IH}	High-level input current	V _{CC} = MAX	V _I = 2.4 V		75	μΑ
11	Maximum input current	V _{CC} = MAX	V _I = 5.5 V		1	mA
V _{OL}	Low-level output voltage	V _{CC} = MIN	I _{OL} = 8 mA		0.5	V
V _{OH}	High-level output voltage	V _{CC} = MIN	I _{OH} = -2 mA	2.4		٧
lozL	O# -t-ttt	V - MAY	V _O = 0.5 V		-100	μΑ
lozh	Off-state output current	V _{CC} = MAX	V _O = 2.4 V		100	μΑ
los	Output short-circuit current*	V _{CC} = MAX	V _O = 0 V	-20	-90	mA
r dia May Mili	0		Commercial 74S556		600 800	mA
lcc	Supply current	V _{CC} = MAX	Military 54S556		600 900	mA
	Supply current at hot	V _{CC} = 5.25 V	T _A = 75°C		700	mA
lcc	temperature limit	V _{CC} = 5.5 V	T _C = 125°C		800	mA

[†] Typical at 5.0 V and 25° C TA.

^{*} Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.

^{**} These are absolute voltages with respect to the ground pins and include all overshoots due to system and/or tester noise.

Do not attempt to test these values without suitable equipment.

Switching Characteristics Over Operating Conditions

SYMBOL	PARAMETER		TEST	54S556 MILITARY		74S556 COMMERCIAL			UNIT
		CONDITIONS	MIN TYP MAX		MIN	TYP	MAX		
^t DTL	Transparent	X _i ,Y _i ,R _i to S ₁₅₋₀ Figs. 1, 2c, 3b, 4c, 4f			84		50	76	ns
^t DTM	Multiply GX, GY, GM, GL = H	X _i ,Y _i ,R _i to S ₃₁ ,S ₃₁₋₁₆ Figs. 1, 2c, 3b, 4c, 4f			100		60	90	ns
^t D1L	Transparent Output Multiply	GX, GY to S _{15–0} Figs. 2a, 2b, 4d, 4e	CL = 30 pF		88			80	ns
^t D1M	GM, GL = H	GX,GY, to S ₃₁ ,S ₃₁₋₁₆ Figs. 2a, 2b, 4d, 4e	RL = 560Ω See figure 7		102			92	ns
t _{D2}	Transparent Input Multiply GX, GY = H	GM, GL to S _i Figs. 3a, 4a, 4b			40			35	ns
t _{PXZ}	Three-State Disable Timing	TRIL (OEL), TRIM (OEM) to S _i Fig. 5			40			30	ns
t _{PZX}	Three-State Enable Timing	TRIL (OEL), TRIM (OEM) to S _i Fig. 5			40			30	ns

Transparent Multiply — Flowthrough Operation





Figure 1.

The transparent multiply is a flowthrough operation of the 'S556. Both the input and output latches are made transparent by keeping GX, GY, GM, and GL at a HIGH level. The operands are

presented to the X, Y, and R inputs; the results are available $t_{\mbox{DTL}}$ and $t_{\mbox{DTM}}$ later, for the least and most significant halves of the product respectively.

Transparent Output Multiply — Pipelined Input



^{*} With this particular timing, set-up time t_{S1} will automatically be met.

Figure 2a.




Figure 2b.




Figure 2c.

By tying the GL and GM lines HIGH, the 'S556 can perform transparent output (or pipelined input) multiplies. Data present is latched at the inputs using the GX and GY control signals. The time at which the result S is present at the outputs depends on when the rising edges of GX and GY occur. If the rising edges of GX and GY occur after the operand inputs change, then Figure 2a applies; the result will be available at the outputs tpl_1 and tpl_M* after the rising edges of GX and GY. If the rising edges of GX and GY occur less than (tw min - tsl min) before the oper-

and inputs change, then Figure 2b applies; in this case the result will also be available at the outputs t_{D1L} and t_{D1M}^{\star} after the rising edges of GX and GY. However, if the rising edges of GX and GY occur *more than* ($t_{W\ min}$ - $t_{S1\ min}$) before the operand inputs change, then Figure 2c applies; the result will appear at the outputs t_{DTL} and t_{DTM}^{\star} after the operand inputs change.

* For the least and most significant halves of the product, respectively.

Transparent Input Multiply — Pipelined Output




Figure 3a.

By tying the GX and GY lines HIGH, the '\$556 can perform transparent input (or pipelined output) multiplies. Data is presented at the inputs, and t_{S2} after X, Y and R change, the results can be latched. The time at which the result S is present at the outputs depends upon when the rising edges of GL and GM occur. If they occur at or after ($t_{S2\,min}$ - $t_{W\,min}$) from the inputs




Figure 3b.

changing, then Figure 3a applies; the result appears at the outputs t_{D2} after the rising edges of GL and GM. If the rising edges of GL and GM occur before $(t_{S2\,min}$ - $t_{W\,min})$ from the inputs changing, then Figure 3b applies; the result appears at the outputs t_{DTL} and t_{DTM} * after the operand inputs change.

* For the least and most significant halves of the product, respectively.




Figure 4e.

The gated multiply represents the pipelined input and output operation. The latch enable lines GX, GY, GL, GM are used to store incoming operands and outgoing results. The particular set-up times that must be met and the time the result takes to reach the outputs depends on two timing relationships. The first is when the rising edges of GX and GY occur with respect to the operand inputs changing, and the second is when the rising edges of GL and GM occur with respect to the rising edges of GX and GY. On the above timing diagrams, denote the absolute time

that the operand inputs change as T_{XYR} , the absolute time that the rising edges of GX and GY occur as T_{GXY} , and the absolute time that the rising edges of GL and GM occur as T_{GLM} . Thus, the two delays of concern can be explicitly stated as $(T_{GXY} - T_{XYR})$ and $(T_{GLM} - T_{GXY})$. Notice that either of these quantities can be positive or negative depending on which event occurs first. Timing for gated multiplies can then be summarized in the following table:

Figure 4f.

T _{GXY} - T _{XYR}	TGLM - TGXY	FIGURE	WHICH SET-UP TIMES	WHEN RESULT IS
GAT ATR	GLIVI GXY		MUST BE MET	PRESENT AT OUTPUTS
$T_{GXY} - T_{XYR} \ge 0$	T _{GLM} -T _{GXY} ≥ t _{S3min} -t _{Wmin}	4a	t _{S3}	T _{GLM} + t _{D2}
0 <t<sub>XYR-T_{GXY} ≤ t_{Wmin}-t_{S1min}</t<sub>	^T GLM ^{-T} GXY ^{≥ t} S3min ^{-t} Wmin	4b	t _{S1} , t _{S2} , t _{S3}	T _{GLM} + t _{D2}
t _{Wmin} - t _{S1min} < T _{XYR} - T _{GXY}	T _{GLM} -T _{GXY} ≥ t _{S3min} -t _{Wmin}	4c	t _{S1} , t _{S2}	TXYR + (tDTL, tDTM)*
T _{GXY} - T _{XYR} ≥ 0	T _{GLM} -T _{GXY} < t _{S3min} -t _{Wmin}	4d	t _{S3}	T _{GXY} + (t _{D1L} , t _{D1M})*
0 <t<sub>XYR-T_{GXY} ≤ t_{Wmin}-t_{S1min}</t<sub>	TGLM-TGXY < tS3min-tWmin	4e	t _{S1} , t _{S2} , t _{S3}	T _{GXY} + (t _{D1L} , t _{D1M})*
t _{Wmin} - t _{S1min} < T _{XYR} - T _{GXY}	T _{GLM} -T _{GXY} < t _{S3min} -t _{Wmin}	4f	t _{S1} , t _{S2}	TXYR + (tDTL, tDTM)*

^{*} For the least and most significant halves of the product respectively.

NOTE: TXYR represents the absolute time when the operand inputs change.

 T_{GXY} and T_{GLM} represent the absolute times when the rising edges of the latch controls occur.

Three State Timing




Figure 5.

Test Waveforms

TEST	V	x ·	OUTPUT WAVEFORM — MEAS. LEVEL
All tpD	5.0	υV	VOH1.5V
tpxz	t _{PHZ}	0 5	VOH 0.5V + 2.8V 0.5V + 0.0V
tpZX	t _{PZH}	0	2.8V VOH

Latch Enable Pulse Width (GL, GM, GX, GY)




Figure 6.

Load Test Circuit




Figure 7.

Recommended Bypass Capacitors


The switching currents when the outputs change can be fairly high, and bypass capacitors are recommended to adequately decouple the VCC and GND connections.

For example, on the 84-terminal LCC package, pins 21 and 22 are VCC2 supplies and should be decoupled with pin 33, a GND input, using a 0.1 uf monolithic ceramic disk capacitor. The


capacitor must have good high-frequency characteristics. Also pins 64 and 65, VCC1 and VCC2, should be decoupled with pin 74, a GND input, with a similar capacitor arrangement.


For the 88-pin-grid-array package pins 21 and 22 are VCC2 supplies and should be decoupled with pin 35, the GND pin. Pins 66 and 67, VCC1 and VCC2, should be decoupled with pin 77, the GND pin.

Decoupling Capacitors Shown with the 84-Terminal LCC Package




Typical Supply Current Over Temperature Range





88 Pin-Grid-Array Pin Locations Bottom View



Pin-Guide For Pin Grid Array

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	Х9	23	N/C*	45	S25	67	VCC2†
2	X10	24	Y8	46	S24	68	N/C*
3	X11	25	Y9	47	S23	69	S7
4	X12	26	Y10	48	S22	70	S6
5	X13	27	Y11	49	S21	71	S5
6	X14	28	Y12	50	S20	72	S4
7	X15	29	Y13	51	S19	73	S3
8	XM	30	Y14	52	S18	74	S2
9	GX	31	Y15	53	S17	75	S1
10	RS	32	YM	54	S16	76	S0
11	RU	33	GY	55	GND	77	GND
12	GND	34	N/C*	56	TRIL (OEL)	78	N/C*
13	Y0	35	GND	57	GL	79	GND
14	Y1	36	TRIM (OEM)	58	S15	80	X0
15	Y2	37	GM	59	S14	81	X1
16	Y3	38	<u>S31</u>	60	S13	82	X2
17	Y4	39	S31	61	S12	83	ХЗ
18	Y5	40	S30	62	S11	84	X4
19	Y6	41	S29	63	S10	85	X5
20	Y7	42	S28	64	S9	86	Х6
21	VCC2†	43	S27	65	S8	87	X7
22	VCC2†	44	S26	66	VCC1††	88	X8

^{*} Not connected. † VCC2 = Logic VCC. †† VCC1 = Output buffer VCC.

Rounding

Multiplication of two n-bit operands results in a 2n-bit product†. Therefore, in a pure n-bit system it is necessary to convert the double-length product into a single-length product. This can be accomplished by truncating or rounding. The following examples illustrate the difference between the two conversion techniques in decimal arithmetic:

 $39.2 \rightarrow 39$ 39.6 $\rightarrow 39$ Truncating $39.2 + 0.5 = 39.7 \rightarrow 39$ Rounding $39.6 + 0.5 = 40.1 \rightarrow 40$

Obviously, rounding maintains more precision than truncating, but it may take one more step to implement. The additional step involves adding one-half of the weight of the single-length LSB to the MSB of the discarded part; e.g., in decimal arithmetic rounding 39.28 to one decimal point is accomplished by adding


0.05 to the number and truncating the LSB:

 $39.28 + 0.05 = 39.33 \rightarrow 39.3$

The situation in binary arithmetic is quite similar, but two cases need to be considered; signed and unsigned data representation. In signed multiplication, the two MSBs of the result are identical, except when both operands are –1; therefore, the best single-length product is shifted one position to the right with respect to the unsigned multiplications. Figure 8 illustrates these two cases for the 16x16 multiplier. In the signed case, adding one-half of the $\rm S_{15}$ weight is accomplished by adding 1 in bit position 14, and in the unsigned case by adding 1 in bit position 15. Therefore, the 'S556 multiplier has two rounding inputs. RS and RU. Thus, to get a rounded single-length result, the appropriate R input is tied to $\rm V_{CC}$ (logic High) and the other R input is grounded. If a double-length result is desired, both R inputs are grounded.


†In general multiplication of an M-bit operand by an N-bit operand results in an (M + N)-bit product.

(a) SIGNED MULTIPLY (OMIT S₃₁ as S₃₀ = S₃₁ = sign of result)



(b) UNSIGNED MULTIPLY

BINARY POINT



NOTES:

- (a) In signed (twos-complement) notation, the MSB of each operand is the sign bit, and the binary point is to the right of the MSB. The resulting product has a redundant sign bit and the binary point is to the right of the second MSB of the product. The best 16-bit product is from S₃₀ through S₁₅, and rounding is performed by adding "1" to bit position S₁₄.
- (b) In unsigned notation the best 16-bit product is the most significant half of the product and is corrected by adding "1" to bit position S₁₅.

Figure 8. Rounding the Result of Binary Fractional Multiplication.

10

Using the 'S556 in a Pipelined Positive-Edge Triggered Clock System

The 'S556 has internal latches which can be used affectively in systems where things happen on positive-going clock edges. This application is an extension of the gated multiply mode shown in Figure 1, in which a 32-bit product can be latched every t_{S3} nsec in the 'S556.

If the signals GX, GY, GM and GL can be derived from the system clock then the latches can almost have the same effect as having a register. The basic philosophy behind the recommended timing is that the input latches are closed when the output latches are open; the outputs are then closed (and have

latched results) and new data is presented to the input latches, which are opened. This is shown by the relation between GX, GY and GL, GM in Figure 9. The set-up time t_{S3} is shown as one value but strictly speaking, it is split as t_{S3L} and t_{S3M} for the least significant and most significant half of the product respectively. The value of t_{S3L} is less than t_{S3M} , for applications requiring the least significant bits of the result as fast as possible.

One note of caution is that a design must always meet the set-up and hold times for X_i , R_i with respect to GX and for Y_i with respect to GY.

The result S_i is available t_{D2} after the rising edge of GM and GL.




Figure 9.

Totally Parallel 32x32 Multiplier





Figure 10. Partial Products for a 32x32 Multiplication

A twos-complement 32x32 multiplication can be performed within 220 nsec using 4 'S556s, 20 'S381s, and 7 'S182s. This 32x32 multiply operation involves adding up four partial products as shown in Figure 10. These four partial products are generated in four multipliers; the outputs are XA*YA, XA*YB, XB*YA, XB*YB, where X31-16 = XB, X15-0 = XA, Y31-16 = YB, Y15-0 = YA.

The implementation of this twos-complement 32x32 multiplier is shown in Figure 11. The outputs of the 16x16 multipliers are connected to two levels of adders to give a 64-bit product. The first level of adders is needed to add the two central partial products of Figure 10, XA*YB and XB*YA. Notice the technique which is used to generate the "sign extension", or the most-significant sum bit of the first level of adders. The 'S556 provides, as a direct output, the complement of the most-significant product bit; having this signal immediately speeds up the sign-extension computation, and reduces the external parts count.



^{*} THESE ARE ADDER BLOCKS USING THE 'S381, A 4-BIT ALU FUNCTION GENERATOR, TO PERFORM A HIGH SPEED ADD OPERATION. THE 'S182 IS A LOOK-AHEAD CARRY GENERATOR WHICH REDUCES THE PROPAGATION DELAY. ALL THE ABOVE PARTS ARE AVAILABLE FROM MONOLITHIC MEMORIES INCORPORATED.

TOTAL MULTIPLY TIME = MULTIPLIER DELAY + ADDER LEVEL 1 DELAY + ADDER LEVEL 2 DELAY = 90 + 65 + 65 = 220 nsec

Figure 11. Implementation of the 32x32 Multiplier

For example, the inputs to the adder in the most significant position are the \$\overline{S31}\$ outputs from the two central multipliers. The sign extension of the addition of XA*YB and XB*YA is defined as

SIGN EXT = $\overline{A}.\overline{B}. + \overline{A}.C. + \overline{B}.C.$, where

A is the most-significant bit of the term XA*YB:

B is the most-significant bit of the term XB*YA; and

C is the carry-in to the most-significant bits of XA*YB and XB*YA, in the adder.

The sign extension can be computed as the negation of the carry-out term of three terms, \overline{A} , \overline{B} , and C. This term corresponds to the negative of the carry-out of the bit position just one place to the right of the most-significant bit position of the first level of adders. The negative of the carry-out can be generated by presenting a carry-out and a binary "one" to the most significant bit of the adder. The generated sum bit then corresponds to the negation of the carry-out of the previous stage, which is the sign

extension required to be added to the 16 most-significant bits of the XB*YB partial product term.


The second level of adders, which performs a 48-bit add function, is fairly straightforward. These adders can be implemented using 'S381 four-bit ALUs and 'S182 carry-bypasses ("carry-lookahead generators") which are available from Monolithic Memories Inc. and from other vendors.

Other configurations such as 48x48 and 64x64 multipliers can be designed using the same methodology, r1.

References

 "Fast 64x64 Multiplication using 16x16 Flow-through Multiplier and Wallace Trees," Marvin Fox, Chuck Hastings, and Suneel Rajpal, Monolithic Memories System Design Handbook, pages 4-77 to 4-84.

Die Configuration



Die Size = 183x243 mil²

10

8x8 High Speed Schottky Multipliers SN54/74S557 SN54/74S558

Features/Benefits

- Industry-standard 8x8 multiplier
- Multiplies two 8-bit numbers; gives 16-bit result
- Cascadable: 56x56 fully-parallel multiplication uses only 34 multipliers for the most-significant half of the product
- Full 8x8 multiply in 60ns worst case
- Three-state outputs for bus operation
- Transparent 16-bit latch in 'S557
- Plug-in compatible with original Monolithic Memories' 67558

Description

The 'S557/'S558 is a high-speed 8x8 combinatorial multiplier which can multiply two eight-bit unsigned or signed twoscomplement numbers and generate the sixteen-bit unsigned or signed product. Each input operand X and Y has an associated Mode control line, X_M and Y_M respectively. When a Mode control line is at a Low logic level, the operand is treated as an unsigned eight-bit number; whereas, if the Mode control is at a High logic level, the operand is treated as an eight-bit signed twos-complement number. Additional inputs, RS and RU, (R, in the 'S557) allow the addition of a bit into the multiplier array at the appropriate bit positions for rounding signed or unsigned fractional numbers.

The 'S557 internally develops proper rounding for either signed or unsigned numbers by combining the rounding input R with X_M , Y_M , $\overline{X_M}$, and $\overline{Y_M}$ as follows:

 $R_{11} = \overline{X_M} \cdot \overline{Y_M} \cdot R = Unsigned rounding input to 2⁷ adder.$

 $R_S = (X_M + Y_M) R =$ Signed rounding input to 2^6 adder.


Since the 'S558 has no latches, it does not require the use of pin 11 for the latch enable input G, so Rs and Rij are brought out separately.

The most-significant product bit is available in both true and complemented form to assist in expansion to larger signed multipliers. The product outputs are three-state, controlled by an assertive-low Output Enable which allows several multipliers to be connected to a parallel bus or be used in a pipelined system. The device uses a single +5V power supply and is packaged in a standard 40-pin DIP.


Ordering Information

PART NUMBER	PACKAGE	TEMPERATURE		
54S557, 54S558	J, (44), (L)	Military		
74S557, 74S558	N,J,	Commercial		

Logic Symbol




Pin Configuration



†For 54/74S557 Pin 9 is R and Pin 11 is G.


10

Logic Diagram



†For 54/74S557 Pin 9 is R and Pin 11 is G.

Die Configurations



SN54/74S557 SN54/74S558

Absolute Maximum Ratings

Supply voltage V _{CC}	7.0 V
Input voltage	7.0 V
Off-state output voltage	5.5 V
Storage temperature	150° C

Operating Conditions

SYMBOL	PARAMETER		MILITARY			COMMERCIAL			
	PANAIVIE I EN	DEVICE	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
v _{CC}	Supply voltage	all	4.5	5	5.5	4.75	5	5.25	٧
TA	Operating free-air temperature	all	-55		125*	0		75	°C
t _{su}	X _i , Y _i to G set	'S557	50			40			ns
^t h	X _i , Y _i to G hold time	'S557	0			0			ns
tw	Latch enable pulse width	'S557	20			15			ns

^{*} Case temperature

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER		TEST CONDITIONS	MIN TYP† MAX	UNIT
V _{IL}	Low-level input voltage			0.8	v
V _{IH}	High-level input voltage			2	V
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18mA	-1.5	V
l _{IL}	Low-level input current	V _{CC} = MAX	V _I = 0.5V	-1	mA
lін	High-level input current	V _{CC} = MAX	V _I = 2.4V	g : 100	μΑ
4	Maximum input current	V _{CC} = MAX	V _I = 5.5V	1	mA
VOL	Low-level output voltage	V _{CC} = MIN	I _{OL} = 8mA	0.5	V
VOH	High-level output voltage	V _{CC} = MIN	I _{OH} = -2mA	2.4	V
^I OZL		V MAY	V _O = 0.5V	-100	μΑ
lozh	Off-state output current	V _{CC} = MAX	V _O = 2.4V	100	μА
los	Output short-circuit current*	V _{CC} = MAX	V _O = 0V	-20 -90	mA
^l cc	Supply current	V _{CC} = MAX		200 280	mA

^{*} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.


Switching Characteristics Over Operating Conditions

SYMBOL	PARAMETER	DEVICE	TEST CONDITIONS	MILITARY MIN TYP† MAX	COMMERCIAL MIN TYP† MAX	UNIT
t _{PD1}	X _i , Y _i to S ₇₋₀	All		40 60	40 50	ns
t _{PD2}	X _i , Y _i to S ₁₅₋₈	All		45 70	45 60	ns
^t PD3	X _i , Y _i to \overline{S}_{15}	All	C _L = 30pF	50 75	50 65	ns
^t PD4	G to S _i	'S557	R _L = 560Ω	20 40	20 35	ns
^t PXZ	OE to S _i	All	see test figures	20 40	20 30	ns
^t PZX	ŌĒ to S _i	All		15 40	15 30	ns

 $[\]dagger$ Typicals at 5.0V V_{CC} and 25°C T_A.

Timing Waveforms

Setup and Hold Times ('S557)




NOTE: If the rising edge of G occurs before $(t_{SU_{MIN}}-t_{W_{MIN}})$ from the inputs changing, then the applicable propagation delays are t_{PD} , t_{PD2} and t_{PD3} , (and not t_{PD4}). In this case the time at which the results arrive at the outputs depends on when the inputs change instead of when the rising edge of G occurs.


Test Waveforms

TEST	٧	'x	OUTPUT WAVEFORM — MEAS. LEVEL
All tpD	5.0V		VOH 1.5V
tpxz	for ^t PHZ	for ^t PLZ	VOH 0.5V 2.8V
*FAZ	0.0V	5.0V	V _{OL} 0.5V 0.0V
	for ^t PZH	for ^t PZL	2.8V VOH
tPZX	0.0V	5.0V	0.0V VOL


Propagation Delay



Latch-Enable Pulse Width ('S557)




Test Load



* The "TEST POINT" is driven by the output under test, and observed by instrumentation.

Definition of Timing Diagram



10

	<u> </u>
	SUMMARY OF SIGNALS/PINS
x ₇ -x ₀	Multiplicand 8-bit data inputs
Y ₇ -Y ₀	Multiplier 8-bit data inputs
X _M , Y _M	Mode control inputs for each data word; LOW for unsigned data and HIGH for twos-complement data
S ₁₅ -S ₀	Product 16-bit output
S ₁₅	Inverted MSB for expansion
R _S , R _U	Rounding inputs for signed and unsigned data, respectively ('S558 only)
G	Transparent latch enable ('S557 only)
ŌĒ	Three-state enable for S ₁₅ -S ₀ and S ₁₅ outputs
R	Rounding input for signed or unsigned data; combined internally with ${\bf X_M}, {\bf Y_M}$ ('S557 only)

ROUNDING INPUTS

INPUTS			AE	DDS
ХM	YM	R	27	26
L	L	Н	YES	NO
L	Н	Н	NO	YES
H	* · L	Н	NO	YES
Н	Н	Н	NO	YES
X	X	L	NO	NO

'S558

INP	INPUTS ADDS USUALLY		USUALLY	USED WITH	
RU	RS	27	26	ΧM	YM
L	L	NO	NO	Х	Х
L	Н	NO	YES	H†	H†
Н	L	YES	NO	L	L
Н	Н	YES	YES	*	*

†In mixed mode, one of these could be Low but not both.

74S557 FUNCTION TABLE

1,000,100,000,000					
INP	UTS	PRODUCT RESULT FROM ARRAY	LATCH CONTENTS (INTERNAL TO PART)	OUTPUTS	FUNCTION
ŌE	G	Τį	Qi	s _i	an a
L	L L	X	H H	L H	Latched
	ΗH	H	(L)* (H)*	L H	Transparent
IΙ	L	X	(L) (H)	Z Z	Hi-Z; Latched Data not Changed
Н	Н	X	(X)*	Z	Hi-Z

 $[\]ensuremath{^{\bigstar}}\xspace$ Identical with product result passing through latch.

MODE CONTROL INPUTS

OPERATING	INPUT	MODE CONTROL INPUTS		
MODE	x ₇ -x ₀	Y ₇ -Y ₀	×M	YM
Unsigned	Unsigned	Unsigned	L	L
Mixed	Unsigned	Twos-Comp.	L	Н
Wilked	Twos-Comp.	Unsigned	Н	L
Signed	Twos-Comp.	Twos-Comp.	Н	Н

^{*}Usually a nonsense operation. See applications section of data sheet.

10

Functional Description

The 'S557 and 'S558 multipliers are 8x8 full-adder Cray arrays capable of multiplying numbers in unsigned, signed, twoscomplement, or mixed notation. Each 8-bit input operand X and Y has associated with it a mode control which determines whether the array treats this number as signed or unsigned. If the mode control is at High logic level, then the operand is treated as a twos-complement number with the most-significant bit having a negative weight; whereas, if the mode control is at a Low logic level, then the operand is treated as an unsigned number.

The multiplier provides all 16 product bits generated by the multiplication. For expansion during signed or mixed multiplication the most-significant product bit is available in both true and complemented form. This allows an adder to be used as a subtractor in many applications and eliminates the need for certain SSI circuits.

Two additional inputs to the array, R_S and R_U , allow the addition of a bit at the appropriate bit position so as to provide rounding to the best signed or unsigned fractional eight-bit result. These inputs can also be used for rounding in larger multipliers. In the 'S557, these two inputs are generated internally from the mode controls and a single R input.

The product outputs of the multiplier are controlled by an assertive-low Output Enable control. When this control is at a Low logic level the multiplier outputs are active, while if the control is at a High logic level then the outputs are placed in a high-impedance state. This three-state capability allows several multipliers to drive a common bus, and also allows pipelining of multiplication for higher-speed systems.


Rounding

Multiplication of two n-bit operands results in a 2n-bit product†. Therefore, in an n-bit system it is necessary to convert the double-length product into a single-length product. This can be accomplished by truncating or rounding. The following examples illustrate the difference between the two conversion techniques in decimal arithmetic:

Obviously, rounding maintains more precision than truncating, but it may take one more step to implement. The additional step involves adding one-half of the weight of the single-length LSB to the MSB of the discarded part; e.g., in decimal arithmetic rounding 39.28 to one decimal point is accomplished by adding 0.05 to the number and truncating the LSB:

The situation in binary arithmetic is quite similar, but two cases need to be considered: signed and unsigned data representation. In signed multiplication, the two MSBs of the result are identical, except when both operands are –1; therefore, the best single-length product is shifted one position to the right with respect to the unsigned multiplications. Figure 1 illustrates these two cases for the 8x8 multiplier. In the signed case, adding one-half of the $\rm S_7$ weight is accomplished by adding 1 in bit position 6, and in the unsigned case 1 is added to bit position 7. Therefore, the 'S558 multiplier has two rounding inputs, $\rm R_S$ and $\rm R_U$. Thus, to get a rounded single-length result, the appropriate R input is tied to $\rm V_{CC}$ (logic High) and the other R input is grounded. If a double-length result is desired, both R inputs are grounded for the 'S558, and the single R input is grounded for the 'S557.

†In general: multiplication of an M-bit operand by an N-bit operand results in an (M + N)-bit product.



NOTES

- (a) In signed (twos-complement) notation, the MSB of each operand is the sign bit, and the binary point is to the right of the MSB. The resulting product has a redundant sign bit and the binary point is to the right of the second MSB of the product. The best eight-bit product is from S₁₄ through S₇, and rounding is performed by adding "1" to bit position S₆.
- (b) In unsigned notation the best 8-bit product is the most significant half of the product and is corrected by adding "1" to bit position S7.

Figure 1. Rounding the Result of Binary Fractional Multiplication

Signed Expansion

The most-significant product bit has both true and complement outputs available. When building larger signed multipliers, the partial products (except at the lower stages) are signed numbers. These unsigned and signed partial products must be added together to give the correct signed product. Having both the true and complemented form of the mostsignificant product bit available assists in this addition. For example, say that two signed partial products must be added and MSI adders are used; we then have the situation of adding together the carry from the previous adder stage plus the addition of the two negative most-significant partial-product bits. The result of adding these variables must be a positive sum and a negative carry (borrow). The equations for this are:

$$S = A \oplus B \oplus C$$

 $C_{OUT} = AB + BC + CA$

where C is the carry-in and A and B are the sign bits of the two partial products.

Now an adder produces the equations:

$$S = A \oplus B \oplus C$$

 $C_{OUT} = AB + BC + CA$

Examining these equations, it can be seen that, if the inversions of A and B are used, then the most significant sum bit of the

ROUNDED RESULT

adder is the sign extension bit

Sign ext = AB +
$$\overline{BC}$$
 + \overline{CA} = \overline{AB} + \overline{BC} + \overline{CA} .

and the sum remains the same.

16x16 Twos-Complement Multiplication

The 16-bit X operand is broken into two 8-bit operands (X7-X0) and X₁₅-X₈), as is the Y operand. Since the situation is that of a cross-product, four partial products are generated as follows:

$$A = X_L * Y_L$$


$$B = X_L * Y_H$$

$$C = X_H * Y_L$$

$$D = X_H * Y_H$$

where the subscript L stands for bits 7-0, ("low or least-significant half), and the subscript H stands for bits 15-8.

Expanded twos-complement multiplication requires a sign extension of the B and C partial products. Thus, B₁₅ and C₁₅ need to be extended eight positions to the left (to align with D₁₅). In this approach two more adders are required. But the complement of the MSB (S15) on the 'S557/8 can be used to save these two adders. Figure 2 shows the implementation of 16x16 signed twos-complement multiplication in this manner.



THESE ARE ADDER BLOCKS USING THE 'S381, A 4-BIT ALU FUNCTION GENERATOR, TO PERFORM A HIGH-SPEED ADD OPERATION. THE 'S182 IS A LOOKAHEAD CARRY GENERATOR AND REDUCES THE PROPAGATION DELAY. ALL OF THE ABOVE PARTS ARE AVAILABLE FROM MONOLITHIC MEMORIES INCORPORATED.

TOTAL MULTIPLY TIME = MULTIPLIER DELAY + ADDER LEVEL 1 DELAY + ADDER LEVEL 2 DELAY = 60 + 44 + 64 = 168 nsec

Figure 2. 16x16 Twos-Complement Signed Multiplication

X15 X14 X13 X12 X11 X10 X9 X8 X7 X6 X5 X4 X3 X2 X1 X0 Y15 Y14 Y13 Y12 Y11 Y10 Y9 Y8 Y7 Y6 Y5 Y4 Y3 Y2 Y1 Y0 B15 B14 B13 B12 B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B₁ Bo D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 Dз D₂ Do A15 A14 A13 A12 A11 A10 A8 A7 A6 A5 A4 A3 A2 A1 A0 C15 C14 C13 C12 C11 C10 C9 C8 C7 C6 C5 C4 C3 C2 C1 \$31 \$30 \$29 \$28 \$27 \$26 \$25 \$24 \$23 \$22 \$21 \$20 \$19 \$18 \$17 \$16 \$15 \$14 \$13 \$12 \$11 \$10 \$9

Figure 3. Unsigned Expansions of the 8x8 Multiplier to 16x16 Multiplication

<u>10</u>

Applications: How to Design Superspeed Cray Multipliers with '558s by Chuck Hastings

Multiplication, as most of us think of it, is performed by repeated addition and shifting. When we multiply using pencil and paper. according to the familiar elementary-school method, we first write down the multiplicand, and then write down the multiplier immediately under it and underline the multiplier. Then we take the least-significant digit of the multiplier, multiply that digit by the entire multiplicand, and record the answer in the top row of our workspace, underneath the line. Then we repeat, using now the second-least-significant multiplier digit, and record that answer below the first one, pushed one digit position (that is, "shifted") to the left. This process continues until we run out of multiplier digits (or out of patience), at which point we add up the constants of the whole diamond-shaped workspace and record at the bottom an answer which consists of either m + n - 1 digits or m + n digits, where there are m digits in the multiplier and n digits in the multiplicand. An example, voila':

	(multiplicand) (multiplier)
875	(7 x 125)
000	(0 x 125, shifted left one digit position)
125	(1 x 125, shifted left two digit positions)
13375	(sum of the above)

Figure 4. Decimal Multiplication

The decimal number system has no monopoly on truth — our ancestors simply happened to have ten fingers at the time when someone came up with the idea of counting. Binary numbers, as you know, are more copacetic than are decimal numbers with digital-logic elements, which like to settle comfortably into one voltage state ("High) or another ("Low"), rather than into one of ten different states. So we can repeat the above example using binary numbers, right? First, we convert our multiplicand and multiplier to binary:

$$125_{10} = 01111101_2$$

 $107_{10} = 01101011_2$

The subscripts 10 and 2 refer to the "base" or "radix" of the number system, 10 for decimal and 2 for binary. (Remember your New Math?) For sneaky reasons to be revealed soon, I've used 8-bit binary numbers, which is one bit more than necessary for my example, and added a leading zero. So, we multiply:

Figure 5. Binary Multiplication

I've left off the remarks this time, but they're just like the remarks in the decimal example, at least in principle. Just in case you doubt this answer, I'll convert it back:

1	1		
1 -	2		
.1	4		
1	8		
1	16		
1	32		
0	0	(64)
0	0	. (128)
0	0	(256)
0	0	(512)
1	1024		
0	0	1 (2048)
1	4096		
1 :	8192		
0	0	(1	6384)
0	0	(3	2768)
	13375		

Figure 6. Binary-to-Decimal Conversion

Now look carefully at the diamond-shaped array of numbers in the workspace in Figure 5. Each row is either the multiplicand 01111101, or else all zeroes. The 01111101 rows correspond to "1" digits in the multiplier, and the all-zero rows to "0" digits in the multiplier. Life does get simpler in some ways when we switch to binary numbers: "multiplying a multiplier digit by the multiplicand" now means just gating a copy of the multiplicand into that position if the digit is "1," and not doing so if the digit is "0."

Seymour Cray, the master computer designer from Chippewa Falls, Wisconsin, whose career has spanned three companies (Univac, Control Data, and now Cray Research) and many inventions, first observed some time in the late 1950s that computers also could actually multiply this way, if one merely provided enough components. This last qualifying remark; in those days when even transistors, let alone integrated circuits. in computers were still a novelty was by no means a trivial one! To prove his point (and satisfy a government contract), Cray designed, and Control Data built, a 48x48 multiplier which operated in one microsecond, about 1960. This multiplier was part of a special-purpose array processor for a classified application, and was so big that a CDC 1604 (then considered a large-scale processor) served as its input/output controller. In principle, such a multiplier at that time would have had to consist of 48 48-bit full adders or "mills," each of which received one input 48-bit number from the outputs of the mill immediately above it in the array, and the other 48-bit number from a gate which either allowed the multiplicand to pass through, or else supplied an all-zero 48-bit number. Actually, these mills have to be somewhat longer than 48 bits. Anyway, that is at least 2304 full adders, and in 1960 a full-adder circuit normally occupied one small plug-in circuit card.

A later version of this multiplier, in the CDC 7600 super-computer, could produce one 48x48 product out every 275 nanoseconds on a pipelined basis. The pipelining was asynchronous, and the entire humungous array of adders and gating logic could have up to three different products rippling down it at a given instant!

Back to the 1980s. Monolithic Memories has for several years produced an 8x8 Cray multiplier, the 57/67558, as a single 600mil 40-pin DIP. After we invented this part, AMD secondsourced it, and by now it has become an industry standard. We now also have faster pin-compatible parts, the 54/74S558 and 54/74S557. Like other West Coast companies 2,000 miles from Wisconsin and Minnesota where Seymour Cray does his inventing, Monolithic Memories previously used the term "combinatorial multiplier" instead of "Cray multiplier" for this type of part. However, "combinatorial multiplier" has nine extra letters and five extra syllables, and also inadvertently implies that the technique involves combinatorial logic rather than arithmetic circuits. Some West Coast designs, including our 67558, use a modified internal array with only half as many fulladder circuits and slightly different interconnections, based on the two-bit "Booth-multiplication" algorithm (see reference 1). plus the "Wallace-tree" or "carry-save adder" technique (see references 2 and 3). Conceptually, however, the entire chip or system continues to operate as a Cray multiplier.

The '558, in particular can be thought of as a static logic network which fits exactly the binary multiplication example of Figure 5. (See now why I insisted on using 8-bit binary numbers?) There are no flipflops or latches whatever in the '558 — it is a "flow-through" device. Its 40 pins are used up as follows:

Use of Pins	Input, Output, or Voltage	Number of Pins
Multiplier	ja sa Prima sa	8
Multiplicand	1	8
Double-Length Product	. 0	16
Complement of Most-	0	1
Significant Bit of Double-		
Length Product		
3-State Output Enable	1	. 1:
Number-Interpretation-	1.	2
Mode Control		
Rounding Control for Product	1. 1. 1. 2. S.	2
Power and Ground	V * • V *	2
		40

Table 1. Use of Pins in the '558

The two number-interpretation-mode control pins, one for the multiplier and one for the multiplicand, allow the format for each of these two 8-bit input numbers to be chosen independently, as follows:

Control Input	Interpretation of 8-bit Input Number	
The Later State	8-bit unsigned	
-	7-bit plus a sign bit	

Table 2. Mode Control Input Encoding

The two rounding control pins allow either integer (right-justified) or fractional (left-justified) interpretation of the 14-bits-plus-sign double-length product of two 7-bits-plus-sign numbers for internal rounding of the double-length result to the most accurate 8-bit number. The control encoding is:

R _S Input	R _U Input	Effect
L Section	Line and	Disable Rounding
L	Н	Round Unsigned
Н	L	Round Signed
Н	H ·	Nonsense (see below)

Table 3. Rounding Control Input Encoding

Rounding is normally disabled if the entire 16-bit double-length product output is to be used. If only an 8-bit subset of this product is to be used, this subset can be either bits 15-8 for unsigned rounding as shown in Figure 7, or bits 14-7 for signed rounding as shown in Figure 8. In either case, a "1" is forced into the '558's internal adder network at the bit position indicated by the arrow; adding a "1" into the bit position below the least-significant bit of the final answer has the effect of rounding, as you can see after a little thought. Obviously, forcing a "1" into both of these adder positions at the same time is a nonsense operation for most applications — it adds a "3" into the middle of the double-length result.




Figure 7. Unsigned Rounding




Figure 8. Signed Rounding

By now you probably have a fairly good idea of what a '558 is, and would like a few hints as to how to use it, right? First of all, there is an occasional application in things like video games for very fast multiplication, either 8x8 or 16x16, controlled by an 8-bit microprocessor, where there would be one '558 per system (see reference 4). More typically, however, the '558 is a building block, and several of them are used within one system; in fact, maybe more than several — "many." In the usual Silicon-Valley jargon, we can cascade a number of '558 (8x8) Cray-multiplier chips to create larger Cray multipliers at the systems level.

For the sake of concreteness, I'll discuss the case of 56x56 multipliers, which are appropriate in-floating-point units which deal with "IBM-long-format" numbers which have a 56-bit mantissa. Any computer which emulates, or uses the same floating-point format as, any of the following computers can use such a multiplier:

IBM 360/370 Amdahl 470 Data General Eclipse Gould/System Engineering SEL 32 Norsk Data 500 (different format)

There are two basic approaches: serial-parallel, and fully parallel. The serial-parallel approach uses seven '558s, and requires seven full multiply-and-add cycles. On the first cycle, the least-significant eight bits of the multiplier are multiplied by the entire multiplicand, and this partial product is saved. On the second cycle, the next-least significant eight bits of the multiplier are multiplied by the multiplicand, and that product (shifted eight bit positions to the left) is added into the first partial product to form the new partial product. And so forth, for five more cycles. It's almost like our decimal-multiplication example of Figure 1, except that instead of base-10 decimal digits we now have base-256 superdigits.

The fully-parallel approach totally applies Cray's usual design philosophy (sometimes characterized as "big, fast, and simple") at the systems level. It uses 49 '558s, in seven ranks; the 'i'th rank performs an operation corresponding to that done during the i'th cycle in the serial-parallel implementation. In principle, a complete mill is used to add the outputs of one rank of '558s to those of the rank above it. Or, alternatively, these mills can be laid out in a "tree" arrangement, such as:




Figure 9. "Tree" Summing Arrangement of Mills for a 56x56 Cray Multiplier

Each letter stands for one rank of '558s, and each "+" stands for a mill of the indicated length. More involved "Wallace-tree" techniques are usually preferable. (See reference 3). If the least-significant half of the double-length product is *never* needed, only 34 'S558s are required. There is one subtlety which needs to be mentioned. If, conceptually, a '558 looks like a diamond —




Figure 10. A Single '558 in "Diamond" Notation

then, the 8x56 multiplier for the serial-parallel configuration (which is also one rank of the fully-parallel configuration, which has seven such ranks) looks like this:




Figure 11. 8x56 Cray Multiplier in "Diamond" Notation

As you may discover after a moment's thought, each slanted double line in Figure 8 calls for addition of the outputs of two '558s — the eight most significant bits of one, and the eight least-significant bits of the next one to the left. There must also be an extra adder (or at least a "half adder") to propagate the carries from this addition all the way over to the left end of the result. The upshot is that an extra 56-bit mill is needed, in addition to the '558s. The eight least-significant bits of the least-significant '558 do not have to go through this mill, since they do not get added to anything else.

One final note: building up a large Cray-multiplier configuration out of '558s requires a *lot* of full adders, or else a lot of something else equivalent to them. Monolithic Memories also makes the 54/74S381 (a 4-bit "ALU" or "Arithmetic Logic Unit") and the 54/74S182 (a carry-bypass circuit which works well with the '381); and two faster ALUs, the 54/74F381 and the 54/74F382 are in design. These ALUs and bypasses are excellent building blocks from which to assemble the mills used for summation within a rank of '558s, and also the mills used for tree-summation of the outputs of all ranks. For how to put together one of these mills using '381s, '382s, and '182s, see reference 1. For how to use PROMs as Wallace trees, see reference 3.

Now you can go ahead, design your Cray multiplier out of '558s, and start multiplying full-length numbers together in a fraction of a microsecond. Sound like fun?

References

- "Doing Your Own Thing in High-Speed Digital Arithmetic," Chuck Hastings, Monolithic Memories Conference Proceedings Reprint CP-102
- "Real-Time Processing Gains Ground with Fast Digital Multiplier," Shlomo Waser and Allen Peterson, *Electronics*, September 29, 1977.
- "Big, Fast and Simple Algorithms, Architecture, and Components for High-End Superminis," Ehud "Udi" Gordon and Chuck Hastings, 1982 Southcon Professional Program, Orlando, Florida, March 23-25, 1982, paper no. 21/3.
- "An 8x8 Multiplier and 8-bit μP Perform 16x16-bit Multiplication," Shai Mor, EDN, November 5, 1979, Monolithic Memories Article Reprint AR-109.

NOTE: All of these references are available as application notes from Monolithic Memories Inc.



	Introduction		
E	Military Products Division		
	PROM		
14	PLE"		
	PAL®/HAL® Circuits		
(3	System Building Blocks/HMSI™		
	FIFO		
:	Memory Support		
<u> </u>	Arithmetic Elements and Logic		
10	Multipliers/Dividers		
111	8-Bit Interface		
12	Double-Density PLUS™ Interface		
13	ECL10KH	/	
14	General Information		
15	Advanced Information		
16	Package Drawings		
	Representatives/Distributors		

Table of Contents 8-BIT INTERFACE

Contents for Section 11	
	11-33
Pick the Right 8-Bit or 16-Bit SN54/74S273 8-Bit Registers with	
Interface Part for the Job	11-33
SN54/74LS210 8-Bit Buffers	Master Reset
SN54/74LS240 8-Bit Buffers	11-33
SN54/74LS241 8-Bit Buffers	11-40
SN54/74LS244 8-Bit Buffers	11-40
SN54/74S210 8-Bit Buffers	11-40
SN54/74S240 8-Bit Buffers	11-40
SN54/74S241 8-Bit Buffers	Clock Enable
SN54/74S244 8-Bit Buffers	or Outputs 11-46
SN54/74LS310 8-Bit Buffers with SN54/74LS533 8-Bit Latch with Inve	erting Outputs 11-50
Schmitt Trigger Inputs 11-23 SN54/74LS534 8-Bit Register with	
Schmitt Trigger Inputs	erting Outputs 11-50
SN54/74LS341 8-Bit Buffers with SN54/74S534 8-Bit Register with	
Schmitt Trigger Inputs 11-23 Inverting Outputs	11-50
	nA Outputs 11-56
	2 mA Outputs 11-56
SN54/74S310 8-Bit Buffers with SN74S535 8-Bit Latch with Inve	
SN54/74S340 8-Bit Buffers with SN74S536 8-Bit Register with Ir	
SN54/74S341 8-Bit Buffers with SN54/74S700/-1 8-Bit Dynamic-RAM	
	Outputs 11-64
SN54/74S344 8-Bit Buffers with SN54/74S700/-1 8-Bit Dynamic-RAM	
	Outputs 11-64
SN54/74LS245 8-Bit Buffer Transceiver	
	Outputs 11-64
SN54/74LS645-1 8-Bit Buffer Transceiver	
ONDATTALOZIO O'DIL NEGISLEIS WILLI MASLEI NESEL WILLI ITTEE SIALE C	Outputs 11-64

8-Bit Interface

PART NU	IMBER	FUNCTION	DOWED	DOL ADITY	FEATURE	
COMMERCIAL	MILITARY	FUNCTION	POWER	POLARITY	PEATURE	
SN74LS241 SN74LS244 SN74LS341 SN74LS344	SN54LS241 SN54LS244 SN54LS341 SN54LS344			Noninvert	— — Schmitt Trigger Schmitt Trigger	
SN74LS210 SN74LS240 SN74LS310 SN74LS340	SN54LS210 SN54LS240 SN54LS310 SN54LS340		LS	Invert		
SN74S241 SN74S244 SN74S341 SN74S344 SN74S731/-1 SN74S734/-1	SN54LS241 SN54S244 SN54S341 SN54S344 SN54S731/-1 SN54S734/-1	Buffer		Noninvert	— Schmitt Trigger Schmitt Trigger Schmitt Trigger MOS Driver MOS Driver	
SN74S210 SN74S240 SN74S310 SN74S340 SN74S700/-1 SN74S730/-1	SN54LS210 SN54S240 SN54S310 SN54S340 SN54S700/-1 SN54S730/-1		S	Invert	— Schmitt Trigger Schmitt Trigger Schmitt Trigger MOS Driver MOS Driver	
SN74LS245 SN74LS645 SN74LS645-1	SN54LS245 SN54LS645 —	Buffer Transceiver		Noninvert	- 48 mA I _{OL}	
SN74LS373	SN54LS373		LS			
SN74LS533	SN54LS533			Invert	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
SN74S373 SN74S531	SN54S373 —	Latch	1 N	Noninvert	_ 32 mA l _{OL}	
SN74S533 SN74S535	SN54S533 —		S	Invert	_ 32 mA l _{OL}	
SN74LS273	SN54LS273	7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		Note that the second	Master Reset	
SN74LS374	SN54LS374	erafickum eraf Paramakan kangas		Noninvert		
SN74LS377	SN54LS377		LS		Clock Enable	
SN74LS534	SN54LS534			Invert		
SN74S273	SN54S273				Master Reset	
SN74S374	SN54S374	Register				
SN74S377	SN54S377	guita di selifi sesso. Senti di di di		Noninvert	Clock Enable	
SN74S383	SN54S383		S		Open Collector	
SN74S532					32 mA l _{OL}	
SN74S534 SN74S536	SN54S534		1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	Invert	_ 32 mA l _{OL}	

Pick the Right 8-Bit — or 16-Bit — Interface Part for the Job

Chuck Hastings and Bernard Brafman

Introduction

A few years ago, 20-pin 8-bit buffers, registers, latches, and transceivers came into existence as a rather haphazard upwards evolution from the MSI devices available in the mid-1970s. As time went on, usage of these parts increased until they became one of the fundamental computer-system building-block "primitives"—the "glue" which holds the entire system together. System designers demanded, and semiconductor manufacturers provided, many refinements such as inverting outputs to reduce parts count in assertive-low-bus systems, high-drive outputs to rescue designs with overloaded buses, Schmitt-trigger inputs to likewise rescue designs troubled with severe bus noise, high-voltage outputs specifically suited for driving MOS inputs, series-resistor outputs for driving highly-capacitive loads such as dynamic-MOS address buses, and so forth.

Today the demands are to reduce component costs and system board area. Reducing parts count achieves both of these objectives at one stroke. With the development of the 300-mil 24-pin SKINNYDIP™ package, it is now possible to effectively incorporate the equivalent of two 20-pin 8-bit interface parts into one 24-pin "16-bit interface" part. The approach is to look for common configurations of pairs of 8-bit parts, and implement the pair as a single chip. Common configurations include back-to-back "registered (or latched) transceivers," with the same options already available in the 20-pin 8-bit parts read back registers or latches, and pipelined registers or latches.


Interface Basics

Where Do Interface Circuits Fit In?

Interface circuits appear as unglamorous bread-and-butter commodity items, as compared to many of the other more complex integrated circuits of today: their sales volume is very high, their average selling price is comparatively low, and essentially interchangeable parts are offered by several suppliers. They have the humble role of being the "glue" which holds digital systems together; they are means rather than ends in themselves.

When preliminary system block diagrams turn into detailed schematics, the *blocks* turn into complex circuits—microprocessors, multipliers/dividers, automatic dynamic-MOSRAM refresh controllers, high-speed FIFOs, programmable-logic circuits, arithmetic-logic units, and so forth. But then, however, the *lines* between those blocks turn into interface circuits, which must be there in the final design but never explicitly get noticed during the conceptual-design stanel

The term "interface" is actually a bit of a misnomer, since it implies that these parts always occur at a boundary between two somewhat different types of logic. That may have been true once, and it is still true that many of the circuits commonly called "interface" have inputs and/or outputs which are different electrically from those of, say, triple three-input NAND gates produced using the identical solid-state-circuit technologies. But a general working definition of "interface circuits" also has to cover some other parts which get used



in similar system roles, but have normal inputs and normal totem-pole or three-state outputs. One such definition, current today at Monolithic Memories, is

"... ultra-high performance integrated circuits which do not lend themselves to higher levels of integration, due either to their parallel data structure or to the electrical properties of their inputs and/or outputs."

Interface circuits get used wherever data must be held, transmitted on demand, power-amplified, level-shifted, read from a noisy bus, inverted, or otherwise operated upon in some simple electrical way. If more complex transformations of the data are called for, of a predominantly mathematical rather than electrical nature, the designer will typically try to perform the required operations with readymade LSI or MSI circuits. Even here, of course, interface circuits often have the inconspicuous but crucial role of performing format conversion so that several LSI circuits can communicate with each other. Still, they are viewed as "overhead," which system designers try to minimize and semiconductor producers often rank well below their top level of corporate priorities.

But interface circuits are here to stay, at least for several more years. And the realization is growing among both users and producers of semiconductors that, since interface parts are not about to vanish soon, they need to be treated as something more than afterthoughts to the design process. Users who select interface circuits shrewdly are achieving real gains in system performance and reliability, and significant reductions in system size, weight, and power consumption. Producers who do a conscientious and professional job of developing and marketing these humble parts are finding increased demand for their wares, even during recessions.

Two major trends currently evident in the world of interface circuits are:

- The emergence of an orderly, matrix-like approach to interface products, so that taken all together they form an array rather than simply a splendid jumble of assorted types.
- A strong emphasis on increasing the number of data bits which can be handled or accomodated by a single interfacecircuit package.

Pick the Right 8-Bit or 16-Bit Interface for the Job

This paper will discuss each of these trends in some detail, and will then go on to present some realistic interface applications based on several actual designs.


What Kinds of Interface Circuits Are There?

Commonly, the label "interface circuit" is applied to any of a diverse collection of miscellaneous devices which don't seem to fit into any other classification. As the term is used here, however, it means either one of three basic 8-bit types—buffers, latches, and registers—which are simple interface circuits, or else one of several 16-bit compound interface circuit types such as transceivers and pipelines.

Buffers merely "pass" or transmit information at increased power levels. Most contemporary buffer circuits, including 20-pin 8-bit buffers, also have an electronically-selectable electrical-isolation capability. Such a *three-state* buffer has a type of output which can be switched into a "hi-Z" (high-impedance) state in which it does not drive, nor appreciably load, the circuit node to which it is attached.

True or noninverting buffers pass the input information along with the same polarity (i.e., conventions in the representation of ones and zeroes by high and low voltages) that it had when it was received. Inverting buffers reverse the polarity of the input information from what was received, complementing all ones to zeroes and all zeroes to ones.

Most buffers feature standard PNP inputs. However, the 'S/LS340/341/344/310 buffers feature Schmitt-trigger inputs, with a guaranteed 300/400-millivolt deadband (typically twice that) centered about the switching threshold voltage. (This notation is shorthand for "54/74S340, 54/74S341, 54/74S344, 54/74S310, 54/74LS340, 54/74LS341, 54/74LS344 and 54/74LS310," and will be used frequently hereafter.) These Schmitt-trigger buffers won't respond to input noise pulses which would make buffers with normal inputs start to switch, as long as the noise pulses do not completely cross the deadband; thus noise immunity is improved.



THE LS340/341/344/310 BUFFERS FEATURE
SCHMITT-TRIGGER INPUTS, WITH A GUARANTEED... DEADBAND..."

Latches and registers have the same basic capability as buffers, but also have the additional capability that they retain stored information as long as power is supplied to them. Each of these circuit types requires an additional control signal in order to perform its system function.

More specifically, *latches* use an *enable* signal. When this signal is on, they store information, and their outputs do not change even if the information presented to their inputs changes. When their enable signal is off, latches act just like buffers. Turning on the enable signal in effect "freezes" in place whatever information was passing through the latch, so that the latch stores it.

Registers use a clock signal instead of an enable signal. When the clock signal goes through a transition from off to on, this "rising edge" causes the information present at the

inputs to be stored in the register, and then to remain present at the register outputs until another rising edge occurs. When the clock is in a steady-state condition (a "level"), either on or off, or even when the clock goes through a transition from on to off (a "falling edge"), the outputs of the register do not change. Thus, unlike latches, registers lack a mode in which they act exactly like buffers and pass information directly from their inputs to their outputs. This lack is a consequence of the control signal being "edge-sensitive" rather than "level-sensitive."

Transceivers are bidirectional interface circuits capable of interconnecting two buses so that information can pass in either direction. Most of the transceiver parts in production today are buffer transceivers-they are like two crosscoupled buffer circuits within a single 20-pin package. A 16-bit buffer transceiver has eight A-bus data pins and eight B-bus data pins. Either the A-to-B buffers may be enabled. or the B-to-A buffers, or neither; if both sets of buffers were to be enabled, obviously there would be a race condition on each of the data lines, and so the control structure of some buffer transceivers specifically disallows that mode of operation. (Some other types do allow it.) Buffers which are not enabled are. of course, in the hi-Z state. Thus each buffer transceiver interface circuit consists of eight logical elements, and each of these logical elements consists of two simple-buffer elements cross-coupled back-to-back so that the input line for one is the output line for the other and conversely.

Latch transceivers and register transceivers are now positioned to become major factors in the marketplace; several semiconductor houses now offer such devices. In particular, Monolithic Memories now supplies several different families of these devices in the 24-pin 300-mil SKINNYDIP® package; some of these families are also supplied by Texas Instruments. A variety of speeds and architectures are available; see section 12 of this Databook for details.

Pipelines are unidirectional interface circuits having more than one full-width internal latch/register or "stage," but typically having just one set of parallel data inputs and one set of parallel data outputs. Two-stage latch pipelines, and both two-stage and four-stage register pipelines, are available. The four-stage devices can store twice as much information per package, but the two-stage devices can be reconfigured more flexibly and have a greater degree of separate control for each stage.

Understanding and Using Interface

How Designers Choose Interface Circuits

In the real world, a digital-logic designer doesn't set out deliberately to use some particular interface circuit whose properties he has carefully learned, in the same way that he might for instance set out to use a bit-slice registered ALU or a multiplier/divider. Rather, as we have said, it is much more likely that it all starts with some innocent-looking little line between two blocks on his preliminary system block diagram which, it turns out, can't really be just a simple little line after all.

Maybe the data which travels on that little line goes away at the source unless the little line is actually also capable of seizing it at the proper time and remembering it. Or maybe the end of the little line is an assertive-low system bus, with enough loads hanging off it to call for almost 30 milliamps of drive capability in whatever contemplates driving the bus, which doesn't quite jibe with the 2-milliamp drive capabilities and assertive-high outputs of the MOS LSI device from which the data is coming.

At this point the designer needs an interface circuit, and—wittingly or unwittingly—he must go through a several-stage decision process to determine what interface circuit he needs to actually implement that little line, before his block diagram can turn into a system. He must also fervently hope that, by the time he gets to the final twig on his decision tree, the interface part he needs will turn out to actually exist. Figure 1 is an example.

A top-down design approach, as illustrated in Figure 1, isn't always wise with integrated circuits, simply because the chances are fairly good that the desperately needed circuit actually won't exist¹. And there was a time, not all that long ago, when only a quasi-random subset of all of the obviously possible variations of the basic interface parts had reached full production status, so that they could be bought and plugged in. The hapless designer just had to memorize what that subset was, and do his design bottom-up from there.

Today, chaos is giving way to order, and enough of the possible interface parts which a designer might want do by now exist (or will exist shortly) that the kind of top-down thought process portrayed in Figure 1 really will work out all right when designing with interface. For instance, the line of interface parts now in production at Monolithic Memories is sufficiently orderly to be organizable into the matrix of the Interface Selection Guide on page 11-3 of this databook. Although this Guide is still somewhat irregular, it is at least recognizable as first-cousin to a logic-design Karnaugh map, and you can actually get your hands on any of the interface parts in the matrix.




Figure 1. Interface-Circuit-Selection Decision Tree

The dimensions of variation for interface parts in any such Karnaugh map are, of course, two-valued "Boolean" variables. It is realistic from both logical and historical viewpoints to consider that all of the interface parts of the Inter-

face Selection Guide have been derived from a very few basic types, by implementing those combinations which make sense of several two-valued properties of interface parts. These are:

- Commercial versus military temperature-range operation.
- High-speed Schottky (S-TTL) or low-power Schottky (LS-TTL) speed/power range.
- Noninverting or inverting outputs.
- No memory capabilities in the logical elements, so that they operate as buffers; or memory capabilities therein, further subdivided according to whether the logical elements operate as latches or registers.
- Compound 16-bit interface circuits or simple 8-bit interface circuits.
- Hi-drive or standard levels of current-sinking capability (I_{OL}) at the outputs.
- Schmitt-trigger or standard inputs.
- For non-three-state parts, master-reset or clock-enable control inputs.
- Series-resistor or standard outputs.

Obviously, not all imaginable combinations of the above properties actually exist as parts, or would even be useful if they did; and semiconductor houses cannot afford for long to offer 2ⁿ interface-circuit part types for rapidly increasing n. Moreover, certain of the properties which in the past have had just two possible major choices (e.g., S-TTL and LS-TTL) today have more than two; for instance, Section 12 of this Databook includes some CMOS parts.

Nevertheless, by now the matrix approach has been fullyenough implemented to offer a very helpful perspective to the working designer.

Part numbers today allow some of the properties of interface circuits to be directly inferred, at least if the part number follows the conventions of the industry-standard "54/74" numbering series. 54/74 part numbers have a well-defined format VVE4TxxxP with the following interpretation:

- VV a prefix which varies somewhat from vendor to vendor.
- E4 a temperature-range environmental specification. "54" implies the military temperature range (-55°C to +125°C), and "74" the commercial temperature range (0°C to +70°C for several vendors, and 0°C to +75°C for Monolithic Memories). In any case, interface circuits must run properly over a very wide temperature range.
- T a solid-state-circuit technology. Upwards of a dozen of these have been promoted, with widely varying success, during the last decade. The earliest one, plain old gold-doped TTL, omitted using any special letter in part numbers. Today, the two dominant technologies are "S" (high-speed Schottky) and "LS" (Low-power Schottky). Others becoming quite important include "F" (for "FAST," a lower-power form of high-speed Schottky); "ALS" (advanced low-power Schottky); and "SC," "HCT" and "ACT" (isoplanar CMOS processed to be fully TTL-voltage-level compatible).
- xxx a two-digit, three-digit, and today sometimes even four-digit number which uniquely specifies the pinout of the part and its "functional behavior" (see the explanation which follows), independent of speed/ power range.





Figure 2. Pinouts for the Three Basic 20-Pin Interface Parts

 P — a package type: plastic, cerdip, flatpack, leadless chip carrier, sidebrazed ceramic, small-outline surface-mount, or whatever.

The functional behavior of a circuit can be defined somewhat circularly as "what a designer needs to know about the circuit in order to construct designs which operate properly using parts from any supplier interchangeably." This definition is akin to one classic definition of computer architecture as "... the structure of the computer a programmer needs to know in order to be able to write any program that will correctly run on the computer." P2



"... INTERFACE CIRCUITS MUST RUN PROPERLY OVER A VERY WIDE TEMPERATURE RANGE ..."

Two parts produced using different solid-state-circuit technologies may exhibit essentially the same functional behavior. If that is the case, and if either part will also satisfy system timing constraints (which is an issue quite separate from that of "functional behavior") and input/output voltage compatibility constraints, the designer does not need to care what kind of internal gates are used within the part – Schottky TTL, ECL, CMOS, NMOS, or water wheels. On the other hand, two parts produced using the same technology may have subtle, or even drastic, differences in their functional behavior; for example, one may have inverting outputs, or hi-drive outputs, or Schmitt-trigger inputs whereas the other does not.

The Matrix of Interface Part Types

The interface parts of the Interface Selection Guide mostly have one of just three different pinouts, shown in Figure 2, in their usual 20-pin plastic or cerdip SKINNYDIP form.

All of the buffers have the same pinout as the 'S240. They differ in speed/power range, in the polarity of the outputs, in the noise-rejection capabilities of the inputs (Schmittrigger or standard), and in enable structure (complementary or assertive-low) as shown in Figure 3, which really is unequivocally a Karnaugh map.




Figure 3. 8-Bit Three-State Buffers

Most of the latches and registers have the same pinout as the 'S374. They differ in whether the memory control line is level-sensitive (latch) or edge-sensitive (register), in speed/power range, in the polarity of the outputs, and in the I_{OL} (current-sinking drive) capability of the outputs as shown in the Karnaugh map of Figure 4.





Figure 4. 8-Bit Three-State Latches and Registers

The three transceivers of the Interface Selection Guide are more specifically buffer transceivers—compound 16-bit interface circuits like two 8-bit buffer circuits cross-coupled 'back-to-back' within a single device. They differ in input-current and output-leakage-current specifications, which here are indistinguishable for test purposes since every data pin is both an input and an output; the 'LS245 specification is tighter. (The 'LS245-1 is also specified as faster, but that is not a difference in "functional behavior.") There is also a difference in I_{OL} capability; the 'LS645-1 is specified as higher. Actually, all three devices undergo identical fabrication, and are separated only at final testing; for instance, those 'LS645s capable of meeting the 48-mA I_{OL} specification in both directions drop into a separate bin.

Upcoming developments in interface parts will tend in many cases to follow the matrix approach, at least partially. Even where the new parts do not fit perfectly into the matrix of existing parts, some attention is likely to be paid to issues of balance and symmetry over the entire interface-circuit




In some cases, new interface parts directly "fill in the holes" in the matrix. For instance, some recent additions to Monolithic Memories' line of interface parts are:

Function	Speed/ Power	Polarity	Feature	Part Number
Register	S	Noninv.	Master Reset	SN54/74S273
Register	s , s	Noninv.	Clock Enable	SN54/74S377 SN54/74S383@
Buffer	S	Noninv.	Series Output Resistor	SN54/74S734*
Buffer	S	Noninv.	Series Output Resistor	SN54/74S731
Buffer	S	Inv.	Series Output Resistor	SN54/74S730#
Buffer	S	Inv.	Series Output Resistor	SN54/74S700

NOTES: @ — The 'S383' differs from the 'S377 only in having open-collector outputs rather than totempole outputs.

- *-The 'S734 is a direct replacement for AMD's Am2966.
- #—The 'S730 is a direct replacement for AMD's Am2965.

Table 1. Recent Additions to the Monolithic Memories Interface-Part-Type Matrix



"... THE 'S273 AND 'S377, LIKE THEIR LS-TTL COUNTER-PARTS, ARE DESIGNED WITH STANDARD TTL 'TOTEM-POLE' OUTPUTS..."

The 'S273 and 'S377 bring to higher-performance TTL systems the same functional behavior which has long been available for medium-performance TTL systems, with the popular 'LS273 and 'LS377 parts. The 'S273 and 'S377, like their LS-TTL counterparts, are designed with standard TTL "totem-pole" outputs. Somehow, in the somewhat more chaotic early days of 8-bit interface, the need for high-speed Schottky versions of these parts got overlooked by most interface producers.

Since the 'S273 and 'S377 are totem-pole-output parts, the control pin which gets used on the 'S374 (whose pinout they otherwise follow) for "Output Enable" for the three-state outputs is available for something else. The 'S273 uses it as a "Master Reset" (MR) input, capable of forcing all of the eight D-type flipflops on the chip into the off (low) state simultaneously, regardless of their previous state—or of the state of the clock line and/or the data-input lines. The 'S377 on the other hand, uses that same pin as a "Clock Enable" (CK EN) input, which in effect either allows the clock signal to reach the eight D-type flipflops on the chip, or else cuts it off from reaching the flipflops so that they are not clocked and just sit there holding whatever information they contained previously. The 'S383 is a slight modification of the 'S377 to provide open-collector rather than totem-pole outputs.

The major applications for these parts are in situations where 'S374s would be difficult to control appropriately. Because of the 'S273's MR input, its forte is control applicationsinstruction registers, microinstruction registers, timingpulse registers, and sequential circuits in general, and sometimes as eight individual separate D-type control flipflops in one package. In all of these applications, there has to be a way to force the system into some proper initial state, so that it "starts off on the right foot" and does not get into some unplanned-for, untestable, unpredictable machinepsycho condition on power-up. The 'S377, on the other hand, because of its CK EN input, is the optimum choice for the highest-performance TTL pipeline paths for data, instructions, microinstructions, and address parameters in "overlapped-architecture" machines such as array processors and high-performance minicomputers. Its opencollector counterpart, the 'S383, can be used to drive opencollector buses or to provide wired-OR or wired-AND logic functions.

The 'S700, 'S730, 'S731, and 'S734 feature a new type of output stage incorporating a series resistor, designed to efficiently drive highly-capacitative loads such as arrays of dynamic-MOSRAM inputs. Rise and fall times are more

ĸ.

symmetric than with 'S240-type buffers, and the latter need an *external* series limiting resistor for their own protection when driving highly capacitative loads.

Consequently, although 'S240-type buffers may exhibit greater speed when tested under light loading conditions, 'S730-type buffers are likely to perform better under realistic system conditions when driving large distributed capacitative loads is a major factor in the application.

Of these four new buffers, two—the 'S730 and 'S734—are second-source versions of the Am2965 and Am2966 respectively, originally introduced by AMD. The other two—the 'S700 and 'S731—are complementary-enable versions of the 'S730 and 'S734 respectively, just as the 'S210 and 'S241 are complementary-enable versions of the 'S240 and 'S244 respectively. Complementary-enable buffers excel in driving buses with two multiplexed sources for the information, such as instruction addresses and data addresses in a bit-slice bipolar microcomputer system.

The four 'S730-type parts may be grouped with Monolithic Memories' line of conventional and Schmitt-trigger-input buffers in a 2x2 matrix chart or Karnaugh map, with the dimensions of this map chosen to be the polarity of the second-buffer-group enable input E₂ (here across the top) and the polarity of the data-buffer logical elements themselves (here down the side), thus:

	Polarit	y of E2*
	E ₂	E ₂
Inverting Polarity	'LS240 'LS340 'S240 'S340 'S730	'LS210 'LS310 'S210 'S310 'S700
of Data Buffers Noninverting	'LS244 'LS344 'S244 'S344 'S734	LS241 LS341 S241 S341 S731

^{*} Since $\overline{E_1}$ is assertive-low for all of these parts, the parts with an assertive-low $\overline{E_2}$ are "assertive-low-enable" parts, whereas the parts with an assertive-high E_2 are "complementary-enable" parts.

Table 2. 8-Bit Buffers Grouped by Polarity and Enable Structure

By this time, many presently-unused SN54/74xxx part numbers have already been reserved for other potential new parts, even though not all of these parts are yet in production. Nevertheless, it was at least possible to part-number these four series-output-resistor buffers in such a way that the relationship among the four types remains the same as for 'S240-type buffers. To state this another way, one can add 490 to the last three digits of the usual buffer part number to get the part number for the corresponding series-output-resistor part, e.g., 'S241 + 490 = 'S731, etc.

Directions In The Evolution of Interface Parts

More Bits per Package

Historically, the first interface parts were 16-pin TTL devices offered during the early 1970s, usually with four or six "logi-

cal elements" per package. One "logical element" handles one data bit; in simple interface parts, a logical element may be a buffer, a latch, or a register (with "register" here implying an edge-triggered flipflop).

As the digital-electronics industry shifted from MSI to LSI integrated circuits, and from the quaint and irregular old-time computer word lengths to word lengths which are multiples of eight bits (most often 8, 16, or 32), 8-bit interface devices became the only way to go for simple electrical data transformations—chip counts got intolerably high with 4-bit devices, and 6-bit devices were awkward misfits in most of the newer designs! And, to have eight input data lines, eight output data lines, power and ground, and two control signals, an integrated-circuit package has to have 20 pins.

To conserve board space, the width of this 20-pin package was chosen to be 300 mils (.300") like that of the overwhelming majority of the then-existing bipolar MSI and SSI devices. Hence, during the 1970s, the present 20-pin 300-mil SKINNYDIP package became the standard for interface circuits. One 20-pin SKINNYDIP takes up only about half as much board space as one of the older 600-mil 24-pin packages, which were then being used for a few early 8-bit interface parts such as the Intel 8212.



"...ONE 20-PIN SKINNYDIP" TAKES UP ONLY ABOUT HALF AS MUCH BOARD SPACE AS ONE OF THE OLDER 600-MIL 24-PIN PACKAGES..."

24-pin interface parts were obviously the next major development to come. In the early 1980s, mechanical packaging problems which previously had inhibited the introduction of a 24-pin 300-mil SKINNYDIP were solved, and this package is now also in widespread use for PROMs, PAL programmable-logic circuits, and so forth. So what might one do with four additional pins in an interface part?

One answer is to spend all four of them for additional *control* signals in order to achieve more flexible parts, such as the Monolithic Memories SN54/74LS380 "multifunction" 8-bit register. (See page 6-16 of this databook.) This part is actually implemented with "hard-array logic" technology, and has an internal structure like one form of PAL.

Another answer is to spend all four of them for additional data signals, equally for inputs and outputs. The result is 10-bit interface parts with functionality similar to that of existing 20-pin 8-bit parts.

A middle-of-the-road answer is to divide them equally between control signals and data signals. This approach leads to 9-bit interface parts with improved functionality.

16-bit "double-density" interface-circuits — dual 8-bit circuits in a single 24-pin SKINNYDIP — are a more farreaching answer than the preceding ones. These circuits use the four extra pins to provide separate control inputs for both 8-bit internal groups, and also to provide improved function ality. The number of data pins is held at 16 by multiplexing the use of two 8-bit groups of input and/or output pins.

The motivation for 16-bit interface parts is, first of all, to cut component counts by replacing two parts with one in as many situations as possible, in order to save board space and assembly costs. Particularly in high-performance computers and array processors, the packaging itself is expensive when it must be designed to provide a proper signal-transmission environment for ultra-fast logic. An almost-50% cut in the board area required for the interface parts—here, as always, the "glue" which holds the whole system together—may result in major indirect savings.

But there are other incentives besides sheer cost reduction which favor cramming as much logic as possible into a given board area. There usually is only one board size in a chassis (or even in a system), and any logic subsystem which cannot fit onto one such board immediately incurs a *speed* penalty attributable to board-to-board communications—extra buffers for noise-free signal transmission, extra signal-path length on each board over to the edge where the connectors are, more extra length in the backplane wiring, and lots of additional inductance and capacitance permeating all of the above.

So, saving board area is very likely to improve *both* system cost *and* system performance, by increasing the probability that a given logic subsystem will fit onto just one board.

Interface-part internal element density has for many years been increasing at a rate which is, to say the least, unspectacular. Going from four to six to eight to sixteen logical elements in an interface-circuit package doesn't seem like a whole lot, compared for instance to going from 1K to 4K to 16K to 64K to 256K bits in a single dynamic-MOSRAM package in roughly the same number of years.

But, consider what a *true* LSI interface circuit would have to look like—one with the same magnitude of "equivalent gate count" being bandied about for today's microprocessors, dynamic MOSRAMs, and so forth. First of all, it would need to have several hundred data inputs and several hundred data outputs, so that the most immediately-plausible mechanical design for a package would resemble a sea urchin! And, if it were implemented using any present-day TTL technology, the part would dissipate enough watts to need cooling fins like a Porsche cylinder head!

And so it has turned out that progress over time in increasing the logical-element density for interface parts has been more or less linear, while progress in increasing the level of integration for microprocessors and dynamic MOSRAMs has been more or less exponential. It is no accident that a basic phrase of the definition for "interface circuits" quoted earlier in this paper is "... which do not lend themslves to higher levels of integration ..." If these same density trends continue, digital electronic systems of the future may actually have a higher proportion of packages allocated to interface circuits than is typical today, which if it happens is likely to surprise quite a few people.

Structure of 16-Bit Interface Circuits

Common configurations of two 8-bit interface parts used together furnish a natural starting point for the definition of useful 16-bit interface parts. When the same configuration tends to occur over and over again, it is natural to "draw a boundary around it and put it all on one chip," unless of course the resulting compound chip turns out to need too many pins.

Figure 5 illustrates three such two-part configurations which are observably very common, and intuitively very plausible:

- "Back-to-back" or "cross-coupled." (Figure 5A).
- "Nose-to-tail" or "pipelined." (Figure 5B.)
- "Side-by-side" or "parallel." (Figure 5C.)




Figure 5A. Back-to-Back Configuration




Figure 5B. Nose-to-Tail Configuration




Figure 5C. Side-by-Side Configuration

Figure 5. Common Configurations of Two 8-Bit Interface Parts

The back-to-back configuration, when applied to simple 8-bit buffers, leads to buffer transceivers such as the 'LS245. The 'LS245 is, of course, still a 20-pin part; the choice was made to change its enable structure from that which would be strictly implied by placing two 'LS244s back-to-back, in order to hold the package size to 20 pins and to disallow having both directions simultaneously enabled. These same statements continue to hold for the 'LS645 and 'LS645-1. The 'LS640 and 'LS640-1 are inverting buffer transceivers, and the 'LS643 and 'LS643-1 incorporate an 8-bit inverting buffer back-to-back with an 8-bit noninverting buffer; there are also open-collector equivalents to these parts and the 'LS645 and 'LS645-1. The entire series features the same

enable structure, with a master enable line E controlling *both* sets of buffers and a direction line DIR to allow just one direction to be enabled at a time.




Figure 6. Two-Stage Pipeline Register Configuration

Applied to 'LS373 latches and 'LS374 registers, the back-to-back configuration leads to the 24-pin 'LS547 latch transceiver and the 'LS546 register transceiver respectively. These parts are just what one would expect them to be, with individual output-enable and clock control inputs for each 8-bit group, except that there are enough pins to also give each group clock-enable control inputs like the 'S377. The 'LS567 and 'LS566 are the corresponding inverting parts.

The nose-to-tail and side-by-side configurations do not lead to anything very interesting with buffers, at least as long as there are only enough pins for one 8-bit input data path and one 8-bit output data path. Latches and registers, however. are entirely another matter. It turns out to be attractive to combine these two configurations, even though at first glance they look quite dissimilar, into a single "two-stage pipeline" configuration as shown in Figure 6. Such a twostage pipeline can operate in either a nose-to-tail mode or a side-by-side mode, according to the setting of the two internal multiplexers shown in Figure 6. Applied to 'LS373' latches and 'LS374 registers, this more powerful configuration leads to the 24-pin 'LS549 latch pipeline and the 'LS548 register pipeline. For these parts, the control inputs are a final-stage output enable, selects for each mux, a common clock (or latch-enable for the 'LS549) input for both stages. and individual clock-enable inputs for each stage.

To clarify the timing control of these parts, the 16-bit register parts ('LS546, 'LS566, and 'LS548) have individual clockenable signals for each 8-bit group, and either individual clock signals ('LS546 and 'LS566) or a common clock signal ('LS548). The 16-bit latch parts ('LS547, 'LS567, and 'LS549). since the "clock" signal turns into a level-sensitive latchenable signal, have two independent ways of enabling storage in each of the two stages. Thus, the 'LS547 and 'LS567 parts feature two separate and equivalent latch-enable control inputs for each 8-bit group, either one of which can cause the group to "latch up" and store information. The 'LS549 part has the same operating mode, except that each 8-bit group has one separate latch-enable control input and there is one more latch-enable input common to both groups. Read-back latches and registers ('LS793 and 'LS794) also have a back-to-back structure; but their "return" element is a buffer (resembling, say, a '244), rather than another latch or register.

As with other TTL 8-bit latches and registers, the part-numbering scheme for all of the parts just mentioned assigns odd numbers to latches and even numbers to registers.

Front-loading latches are one other type of 16-bit interface part. The 'LS646 (noninverting) is to a first approximation an 'LS645 superimposed upon an 'LS546. (The numbering scheme wasn't planned to be that cute—it just happened.) The 'LS648 is a similar inverting part. To clarify what is

meant, each of the eight logical elements of an 'LS646 consists of two back-to-back buffers and two back-to-back flipflops, with a parallelled buffer and flipflop pointing in the A-to-B direction and a similar buffer-flipflop pair pointing in the B-to-A direction. The 'LS646 and 'LS648 are three-state parts: the 'LS647 and 'LS649 are respectively the equivalent open-collector parts. The 'LS651 (inverting) and the 'LS652 (noninverting) are equivalent to the 'LS648 and 'LS646 respectively, but have a different control structure which allows independent enabling of either direction; the 'LS653 and 'LS654 are versions of the 'LS651 and 'LS652 respectively in which the A-direction output buffers are open-collector, and the B-direction buffers are still three-state.

32-bit interface parts are also visible on the horizon. Two four-stage pipelines, the Am29520 and Am29521, are offered by AMD as members of a series of signal-processing parts, and Monolithic Memories is introducing them also as the 'S720 and 'S721. As compared to the 'LS548 and 'LS549, they offer twice as many stored bits per square inch of board, but considerably less flexibility in accessing and controlling register contents.

The matrix approach to classifying various interface parts can be extended to encompass transceivers and pipelines, as is done in Table 3. The correspondence between the various 8-bit simple-interface parts and the 16-bit compound interface parts which are in a sense derived from them, is summarized in Table 4.

Configu-			Front Loading		
ration	Buffers	Latches	Registers	Latches	
Simple	'210 '310 '240 '340 '241 '341 '244 '344	'373 '531 '533 '535	'374 '532 '534 '536		
Back-to- Back	'245 '640 '640-1 '643 '643-1 '645 '645-1	'547 '567	'546 '566	'646 '647 '648 '649 '651 '652 '653 '654	
Two-Stage Pipeline		'549	'548		

Table 3. Matrix Classification Scheme for 8-Bit and 16-Bit Interface Parts

Simple Interface Type	Compound Interface Type	Number Of Pins	Buffer	Latch	Regis ter
· 1775	Transceivers:		1 5 4		
'244	'245 '645 '645-1	20	X		
'240	'640 '640-1	20	Χ		
'240/'244	'643 '643-1	20	X		
'373	'547	24		X	
'374	'546	24			X
'533	'567	24		X	
534	'566	24			X
	Pipelines:				
'373	'549	24		X	
374	'548	24			X

Table 4. Equivalences Between Simple and Compound Interface Types

Various Applications of Interface Parts

Some Logic-Design Examples

Several illustrative designs using various interface parts may suggest some design insights and some creative ways to use interface. The designs presented have generally been excerpted from actual digital systems.

Reading a switch setting to establish an externally-defined system parameter, such as a device address, is a mundane but essential task in many microprocessor-based systems. Figure 7 illustrates how a group of eight switches may conveniently be read using a byte-wide buffer such as the 'LS244. Since the switches must be electrically isolated from the bus, the 'LS244's three-state outputs are disabled by control signals originated by the microprocessor until the time comes to read in the switch settings. Because the 'LS244 can supply up to 24 milliamps of I_{OL} to drive the bus, this simple scheme can be utilized even on heavily-loaded system data buses.

If still more drive capability is needed, an 'S244 in the same configuration can sink up to 64 milliamps. And, if the system is to be operated in an industrial environment and the switch signals entering the buffer inputs are subject to severe noise, the Schmitt-trigger 'LS344 type of buffer can also be substituted for the 'LS224 with no other change to the circuit




Figure 7. Switch-Setting Readin Circuit

Interfacing two separate buses is a very standard application for transceivers. Figure 8 shows an 'LS245, which has a control structure such that one control signal selects the direction of data transfer and the other one independently allows data transfer to be enabled or disabled. Thus, the two buses can be operated totally isolated from each other, or else either one may be made to follow the other. Depending on the drive-capability and polarity requirements of the application, any of the other buffer transceivers might be used here instead. Or, if memory as well as cross-coupling is required, a latch transceiver or register transceiver might also be used in a similar manner.

Driving a dynamic-MOSRAM address bus with a multiplexed row/column address can conveniently be done with an 'S700 as shown in Figure 9. This part is an inverting complementary-enable buffer with a series-resistor output structure, which is an ideal combination of characteristics here.

First of all, a TTL inverting buffer normally has one less transistor — and hence one less delay — in its internal data path than does an equivalent noninverting buffer, and hence is faster. And dynamic MOSRAMs really don't care if their addresses come in "true" or "complemented" form as long as that form never changes.

Second, a complementary-enable buffer can easily multiplex two different address sources to the same set of outputs without introducing extra switching delay, or allowing a momentary "bus fight" condition, if the same control signal (here $\overline{\text{CAS}}$ or "Column Address Strobe") is tied directly to both $\overline{\text{E}}_1$ and $\overline{\text{E}}_2$ and the two 4-bit groups of outputs are tied together.

Finally, because of the internal series resistor in the 'S700's output structure, this part (like the 'S730/1/4) can drive highly capacitative loads, of say up to 70 dynamic-MOSRAM inputs, without the need for external limiting resistors to control undershoot, resulting in a net system speed gain since signal rising and falling transition times remain symmetric. Otherwise, the effective logic delay of the buffer (which is simply the




Figure 8. Interfacing Two Separate Buses




Figure 9. Multiplexed Row/Column Address Drivers

worse of the two transition times) would get degraded, since the use of an external series resistor would have greatly lengthened the low-to-high transition time.

Demultiplexing and holding address and data words for single-bus microprocessors is an application which takes advantage of the strong points of the 'S531 as shown in Figure 10. Since the 'S531 is a "transparent latch" and can operate as a buffer when necessary, the memory system designer can take advantage of the full time slots when the address and data signals are present on the microprocessor outputs. Because the address and data signals are then present for a longer period of time at the 'S531 outputs, it may be possible to use slower (and therefore less expensive!) memory devices than if edge-triggered registers had been used here instead. The three-state outputs of the 'S531 allow the designer to implement bidirectional data buses and DMA address schemes. Variations on this approach can use 'S373s if less drive capability is needed, or 'LS373s if less speed is needed as well; or 'S535s, 'S533s, or 'LS533s under the same respective circumstances if the address and data buses to be driven are assertive-low




Figure 10. Address/Data Demultiplexer for Single-Bus Microprocessors

according to the system definition. If the data-bus interface needs to have latching capability also for data returning to the microprocessor, then 'LS547s are an excellent choice.

Synchronizing the state changes of a PROM-based control sequencer is easily performed using a register with a clock-enable feature, like the 'LS377 shown in Figure 11. In this simple sequencer, a 4-bit counter steps through the PROM addresses. The counter may be reset to address 0000, or loaded with any 4-bit address. The 32 × 8 PROM. with five address lines, allows for one external input as well as the four bits from the counter. The PROM outputs are pipelined using the 'LS377, which eliminates PROM output glitches, synchronizes the state changes of the sequencer with the system clock, and speeds up the effective cycle time. The availability of enable control inputs on both the counter and the 'LS377 allows forcing "wait" states, where both the counter and the register hold their current state for extended periods of time. If a higher-speed implementation of this design is needed, a 74S161 or 93S16 counter can replace the 74LS161, one of Monolithic Memories' new 63S081A ultra-speed 32x8 PROMs (15 nsec worst-case and 9 nsec typical for tAA, instead of 50 and 37 nsec respectively) can replace the 6331-1, and an 'S377 can replace the 'LS377.

Saving Designs at the Last Minute, or Planning Ahead

Designs hanging out over the edge of unworkability can sometimes be salvaged without any redesign effort, by replacing standard interface parts with hi-drive, Schmitt-trigger-input, or even just inverting pin-compatible parts. Hi-drive parts such as the 'S532 or 'LS645-1 get dropped into 'S374 or 'LS645 sockets respectively late in the design cycle, when the designer suddenly discovers that he has hung several too many inputs on his main system bus. Schmitt-trigger-input parts such as the 'LS341 likewise get

dropped into 'LS241 sockets shortly after the designer has recovered from his first observation of his actual bus waveforms on a good laboratory oscilloscope — it's that or back to the old drawing board. And, when he suddenly remembers after laying out a tightly packed board that "Oh, xxxx, that particular bus is assertive-low," it's nice to be able to simply substitute an 'S534 for an 'S374 in a few places rather than having to find room for several inverter packages. So a designer who has learned to think of interface parts in terms of the matrix approach will now and then find a particularly quick route to saving his skin.




Figure 11. Synchronous PROM-Based Control Sequencer

However, an astute designer may use hi-drive, Schmitttrigger-input, and inverting parts guite deliberately in order to gain speed, economy, drive capability, or noise immunity. A number of the industry-standard buses in the microcomputer world are assertive-low; and inverting buffers, latches, and registers are much more appropriate for connecting these to a microprocessor, or to a bit-slice arithmetic unit. than non-inverting parts with extra inverters in series just to make the polarity come out right. Similarly, Schmitt-trigger hex inverters whose only function in the data path is to provide noise immunity can be eliminated by using 'LS340-type buffers, which also provide significant drive capability and three-state outputs. The need to parallel three-state drivers and registers and split drive lines, just for extra drive capability, can be reduced or eliminated by using hi-drive parts. And, in an obvious but not trivial switch, substituting a high-speed Schottky part for a low-power Schottky equivalent part can beef up drive capability considerably.





Figure 12. Flat-Cable Transmission Scheme Using Hi-Drive and Schmitt-Trigger-Input Interface Parts

Board-to-board signal transmission via flat cable is a particularly nice application for both hi-drive and Schmitt-trigger-input interface parts. The 32-milliamp outputs of, say, an 'S532 are better matched to the characteristic impedance of flat cable (usually 100 to 120 ohms) than 20-milliamp outputs would be. An adequate scheme, in many cases, for the

transmission of *data* from board to board uses 3M or similar flat cable. Every second cable wire is grounded at both ends for shielding, so that signal wires alternate with ground wires ("signal-ground-signal-ground"), and there is at least one ground wire at each edge of the cable. Signal wires are driven by 32-mA hi-drive latches or registers, and the receivers are Schmitt-trigger-input buffers, and that's all there is to it—no resistors, capacitors, or black magic. For a strobe, clock, or control signal, a linear receiver such as a National Semiconductor 8837 is used together with a 180-ohm series resistor and a 3300-ohm shunt resistor to V_{CC}, as shown in Figure 12. This overall scheme is compatible with some Digital Equipment Corporation buses, and is good for transmission distances of up to 25 feet.



Conclusion

Interface parts seem primitive alongside of LSI microprocessors and dynamic MOSRAMs, but they are inescapable and smart designers today have learned how to use them astutely. A powerful aid in doing so is to think of the set of interface parts as an array, which fits into a matrix whose dimensions are various circuit properties. Even though the rate of progress seems slow, the bit-density and functionality of interface parts is steadily increasing, and the time is approaching for designers to learn to take the next logical step and use 16-bit interface parts extensively in their systems, in order both to save cost and to improve overall system performance.

References

- r1. "Bottom-Up Design with LSI and MSI Components," Chuck Hastings, Conference Proceedings of the Fourth West Coast Computer Faire. 11-13 May 1979, pages 359-365. Available from the Computer Faire, Suite 110,611 Veterans Boulevard, Redwood City, CA 94063.
- r2. "Architecture of the IBM System/360," G. M. Amdahl, G. A. Blaauw, and F. P. Brooks, IBM Journal of Research and Development, Volume 8 (1964), pages 87-101.
- r3. "The 20-Pin Octal Interface Family—Today's Computer-System Building Blocks," Chuck Hastings, applications note available from Monolithic Memories, Inc. A longer paper written when buffer transceivers were the only visible 16-bit parts, but with more detail on the 8-bit parts.

PAL® and SKINNYDIP® are registered trademarks of Monolithic Memories.

Double-Density Interface™ is a trademark of Monolithic Memories.

SN54/74LS210 SN54/74S210 SN54/74LS240 SN54/74S240 SN54/74LS241 SN54/74S241 SN54/74S244 SN54/74LS244

Features/Benefits

- Three-state outputs drive bus lines
- Low current PNP inputs reduce loading
- 20-pin SKINNYDIP® saves space
- 8-bit data path matches byte boundaries
- · Ideal for microprocessor interface
- Complementary-enable '210 and '241 types combine multiplexer and driver functions

Description

These 8-bit buffers provide high speed and high current interface capability for bus organized digital systems. The threestate drivers will source a termination to ground (up to 133Ω) or sink a pull-up to V_{CC} as in the popular $220\Omega/330\Omega$ computer peripheral termination. The PNP inputs provide improved fan-in with 0.2 mA III on the low-power Schottky buffers and 0.4 mA III on the Schottky buffers.


The '240 and '244 provide inverting and noninverting outputs respectively, with assertive low enables. The '210 and '241 also provide inverting and noninverting outputs respectively, but with complementary (both assertive-low and assertive-high) enables, to allow transceive or multiplexer

All of the 8-bit devices are packaged in the popular 20-pin SKINNYDIP.

Ordering Information

PART NUMBER	PKG	TEMP	ENABLE	POLARITY	POWER
SN54LS210	J,L,W	Mil	High-		
SN74LS210	N,J	Com	Low	Invert	
SN54LS240	J,L,W	Mil	Low	liivert	
SN74LS240	N,J	Com	LOW	4.5	LS
SN54LS241	. J,L,W	Mil	High-		LS
SN74LS241	N,J	Com	Low	Non-	
SN54LS244	J,L,W	Mil	Low	Invert	
SN74LS244	N,J	Com	LOW		
SN54S210	J,L,W	Mil	High-		
SN74S210	N,J	Com	Low	Invart	
SN54S240	J,L,W	Mil	Low	mvert	
SN74S240	N,J	Com	LOW		s
SN54S241	J,L,W	Mil	High-		٥
SN74S241	N,J	Com	Low	Non-	
SN54S244	J,L,W	Mil	1 000	Invert	
SN74S244	N,J	Com	LOW		
	NUMBER SN54LS210 SN74LS210 SN54LS240 SN54LS241 SN74LS241 SN54LS244 SN74LS244 SN54S210 SN74S210 SN54S240 SN74S240 SN74S241 SN54S241 SN54S241 SN54S241	NUMBER PKG SN54LS210 J,L,W SN74LS210 N,J SN54LS240 J,L,W SN74LS240 N,J SN54LS241 J,L,W SN74LS241 N,J SN54LS244 J,L,W SN74LS244 N,J SN54S210 J,L,W SN74S210 N,J SN54S240 J,L,W SN74S241 N,J SN54S241 J,L,W SN74S241 N,J SN54S244 J,L,W	NUMBER PKG IEMP SN54LS210 J,L,W Mil SN74LS210 N,J Com SN54LS240 J,L,W Mil SN74LS240 N,J Com SN54LS241 J,L,W Mil SN74LS241 N,J Com SN54LS244 J,L,W Mil SN74LS244 N,J Com SN54S210 J,L,W Mil SN74S210 N,J Com SN54S240 J,L,W Mil SN74S240 N,J Com SN54S241 J,L,W Mil SN74S241 N,J Com SN54S241 J,L,W Mil SN74S241 N,J Com SN54S241 J,L,W Mil SN74S241 N,J Com	NUMBER	NUMBER

Logic Symbols



SKINNYDIP® is a registered trademark of Monolithic Memories

TWX: 910-338-2376

Function Tables

210

E1	E2	1A	2A	1Y	2Y
L	L	L	Х	Н	Z
L	L	H	Х	L	Z
L	Н	L	L	Н	Н
L	Н	L	Н	Н	L
L	н	н	L.	L	Н
L	H.	н	Н	L	L
H 1	Н	, X	- L	Z	Н
Н	H	X	Н	Z	L
<u> </u>	L /	X	Χ	Z	Ζ

240

E1	E2	1A	2A	1Y	2Y
L	L	L	L	Н	Н
L	L.	L	Н	Н	y at Last
L	L.	Н	L	L	Н
. L	L	н	Н	L	L
· L	Н	L	X	Н	Z
L	Н	Н	X	L	Z
Н	L	X	L.	Z	• н
Н	L	Х	Н	Z	L
Н	н	X	X	Ζ	Z

241


E1	E2	1A	2A	1Y	2Y
L	L	L	Х	L	Z
L	L	Н	Х	Н	Z
L	Н	L	L	L	L
L.	Н	L	Н	L	Н
L	Н	Н	L	н	L
L	H	Н	Н	Н	ıН
н	Н	Х	L	Z	L
H	H	Х	Н	Z	. н
Н	L	X	X	Z	Ζ


'244


	E1	E2	1A	2A	1Y	2Y
	L	L	L	L	L	L
	L	L	L	Н	L	H
	L	L	Н	L	Н	L
	L	L	H	Н	Н	н
	L	Н	L	Х	L	Z
	L,	Н	Н	Х	н	Z
	Н	L	X	L	Ζ	L
	Н	L	X	Н	Z	Н
1	Н	Η	Х	Х	Ζ	Z


11

IEEE Symbols









SN54/74LS210 SN54/74LS240 SN54/74LS241 SN54/74LS244

Absolute Maximum Ratings

Supply voltage V _{CC}	 7 V
Input voltage	 7 V
Off-state output voltage	 5.5 V
Storage temperature	-65° to +150°C

Operating Conditions

SYMBOL	PARAMETER		MILITARY			COMMERCIAL		
	PARAMEIEN	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5.	5.25	٧
TA	Operating free-air temperature	-55		125	0		75	°C

Electrical Characteristics Over Operating Conditions

SYMBOL	DAR	METER	TEST COL	NDITIONS	М	ILITAI	RY	COI	MMER	CIAL	UNIT
STMBUL	PARA	AMEIER	TEST COI	MDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNII
VIL	Low-level inp	out voltage					0.7			0.8	٧
V _{IH}	High-level in	put voltage	âs.		2			2			٧
V _{IC}	Input clamp	voltage	V _{CC} = MIN,	I _I = -18mA			-1.5			-1.5	٧
ΔV _T	Hysteresis (Hysteresis (V _{T+} -V _{T-}) V			0.2	0.4		0.2	0.4		٧
I _{IL}	Low-level in	Low-level input current V _{CC} = MA		V ₁ = 0.4V			-0.2			-0.2	mA
ΙΗ	High-level input current		V _{CC} = MAX,	V ₁ = 2.7V			20			20	μΑ
1 ₁	Maximum in	put current	V _{CC} = MAX,	V _I = 7V			0.1			0.1	mA
Va	Low-level ou	tnut voltage	V _{CC} = MIN, V _{IL} = MAX,	I _{OL} = 12mA			0.4			0.4	V
VOL	Low level output voltage		V _{IH} = 2V	I _{OL} = 24mA						0.5	
			V _{CC} = MIN,	I _{OH} = -3mA	2.4	3.4		2.4	3.4		
VOH	High-level or	ıtput voltage	V _{IL} = 0.5V,	I _{OH} = -12mA	2						V
			V _{IH} = 2V	I _{OH} = -15mA		1 1 1		2			
OZL	Off-state out	out current	V _{CC} = MAX, V _{IL} = MAX,	V _O = 0.4V		-	-20			-20	μΑ
lozh	On state out	put current	V _{IH} = 2V	V _O = 2.7V			20			20	μΑ
los	Output short	-circuit current*	V _{CC} = MAX		-40		-225	-40		-225	mA
		Outputs		LS210, LS240		. 17	27		17	27	
		High	and the second	LS241, LS244		17	27		17	27	
¹cc	Supply	Outputs	V _{CC} = MAX,	LS210, LS240		26	44		26	44	mA
	Current	Low	Outputs open	LS241, LS244		27	46		27	46	
		Outputs		LS210, LS240		29	50		29	50	
		Disabled		LS241, LS244		32	54		32	54	

^{*} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Switching Characteristics V_{CC} = 5 V, T_A = 25°C

SYMBOL	PARAMETER TEST CONDITIONS (See Test Load/Waveforms)		LS210, LS240 MIN TYP MAX		LS241, LS244 MIN TYP MAX			UNIT	
^t PLH	Data to Output delay			9	14		12	18	ns
t _{PHL}	Data to Output delay	$C_1 = 45pF R_1 = 667\Omega$		12	18		12	18	ns
^t PZL	Output Enable delay	O[- 43pr N[- 60/11		20	30		20	30	ns
^t PZH	Output Enable delay			15	23		15	23	ns
^t PLZ	Outside Disable data	O - 5-5 D 0070		15	25		15	25	ns
^t PHZ	Output Disable delay	$C_L = 5pF$ $R_L = 667\Omega$		10	18		10	18	ns

Absolute Maximum Ratings

Supply voltage V _{CC}	
Input voltage	
Off-state output voltage	5.5 V
Storage temperature	

Operating Conditions

SYMBOL	PARAMETER	N	ILITA	RY .	СО	UNIT		
STRIBOL	FANAMEIEN	MIN	TYP	MAX	MIN	TYP	MAX	UNII
v _{CC}	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
TA	Operating free-air temperature	-55	- 3	125	0		75	°C

Electrical Characteristics Over Operating Conditions

SYMBOL	DADAME	ren	TEST OO	NOITIONS	М	ILITAF	RY	CO	MMER	CIAL	
STMBUL	PARAMET	IER	TEST CO	TEST CONDITIONS		TYP	MAX	MIN	TYP	MAX	UNIT
V _{IL}	Low-level input vo	oltage					0.8			0.8	V
V _{IH}	High-level input v	oltage			2		igen in s	2			V
V _{IC}	Input clamp volta	ge	V _{CC} = MIN	I _I = -18mA		- 2.5%	-1.2		1.11	-1.2	V
ΔV_{T}	Hysteresis (V _{T+} -	-V _{T_})	V _{CC} = MIN		0.2	0.4		0.2	0.4	- Alexander	V
^լ լը	Low-level	Any A	V _{CC} = MAX	V ₁ = 0.5V		No.	-0.4			-0.4	mA
TL.	input current	Any E	100	71 0.07			-2		135 Sup	-2	mA
ін і	High-level input o	urrent	V _{CC} = MAX	V _I = 2.7V			50			50	μΑ
l _l	Maximum input c	urrent	V _{CC} = MAX	V ₁ = 5.5V			. 1			1	mA
V _{OL}	Low-level output	voltage	$V_{CC} = MIN$ $V_{IL} = 0.8V$	I _{OL} = 48mA			0.55				V
UL			V _{IH} = 2V	I _{OL} = 64mA						0.55	
			V _{CC} = MIN	I _{OH} = -1mA				2.7			
V _{ОН}	Title level evident	alta aa	V _{IL} = 0.8V	$I_{OH} = -3mA$	2.4	3.4		2.4	3.4		V
OIT	High-level output voltage		V _{IH} = 2V	I _{OH} = -12mA	2						
			VIH - 2V	$I_{OH} = -15mA$				2			
lozL	Off-state output c	urrent	$V_{CC} = MAX$ $V_{IL} = 0.8V$	V _O = 0.5V			-50			-50	μΑ
IOZH			V _{IH} = 2V	V _O = 2.4V			50			50	μΑ
los	Output short-circu	uit current †	V _{CC} = MAX		-50		-225	-50	100 m	-225	mA
		Outputs		S210,S240		80	123		80	135	
		High		S241,S244		95	147	y Destra	95	160	1
¹ cc	Supply Current	Outputs	V _{CC} = MAX	S210,S240		100	145		100	150	mA
	22pp., 20om	Low	Outputs open	S241, S244		120	170		120	180	IIIA
		Outputs		S210,S240		100	145	1	100	150	
		Disabled		S241,S244		120	170		120	180	


†'Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.


Switching Characteristics VCC = 5 V. TA = 25°C


SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load/Waveforms)			10, S2 TYP	240 MAX	S241, S	UNIT	
^t PLH					4.5	7	6	9	ns
t _{PHL}	Data to Output delay				4.5	7	6	9	ns
t _{PZL}	Output Enable delay	C_L = 50pF R_L = 90 Ω			10	15	10	15	ns
^t PZH	Cutput Linusic delay				6.5	10 *	8	12	ns
t _{PLZ}		0 0			10	15	10	15	ns
^t PHZ	Output Disable delay	$C_L = 5pF R_L = 90\Omega$			6	9	6	9	ns


^{*} For the S210 add 2 ns for the E2 (Pin 19) enable

Die Configurations












11

Die Configurations






Test Load




* The "TEST POINT" is driven by the output under test, and observed by instrumentation.

Test Waveforms



Propagation Delay



Enable and Disable

- NOTES: A. C_L includes probe and jig capacitance.
 - B. All diodes are 1N916 or 1N3064.
 - C. For Series 54/74S, $R_O = 1K$, $V_T = 1.5 V$. For Series 54/74LS, $R_O = 5K$, $V_T = 1.3 V$.
 - D. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - E. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
 - F. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_{OUT} = 50\Omega$ and: For Series 54/74S, $t_{\rm P} \leq$ 2.5 ns. $t_{\rm F} \leq$ 2.5 ns. For Series 54/74LS and PALs, $t_{\rm P} \leq$ 15 ns. $t_{\rm F} \leq$ 6 ns.
 - G. When measuring propagation delay times of 3-state outputs, switches S1 and S2 are closed.

8-Bit Buffers with **Schmitt Trigger** Inputs

SN54/74LS310 SN54/74S310 SN54/74LS340 SN54/74S340 SN54/74LS341 SN54/74S341 SN54/74LS344 SN54/74S344

Features

- Schmitt-trigger inputs guarantee high noise margin
- . Three-state outputs drive bus lines
- Typical input and output capacitance ≤10 pf
- Low-current PNP inputs reduce loading
- 20-pin SKINNYDIP® saves space
- 8-bit data path matches byte boundaries
- Ideal for microprocessor interface
- . Complementary-enable '310 and '341 types combine multiplexer and driver functions
- Pin-compatible with SN54/74S210/240/1/4 and SN54/74LS210/240/1/4; can be direct replacement in systems with noise problems

Description

In addition to the standard Schottky and low-power Schottky 8-bit buffers, Monolithic Memories provides full hysteresis with a "true" Schmitt-trigger circuit. The improved performance characteristics are designed (1) for the low-power Schottky buffers, to be consistent with the SN54/74LS14 hex Schmitttrigger inverter, and to guarantee a full 400 mV noise immunity; (2) for the Schottky buffers, to have low propagation delays, and to guarantee a full 500 mV noise immunity. The Schmitt-trigger operation makes these LS/S buffers ideal for bus receivers in a noisy environment.

These 8-bit buffers provide high-speed and high-current interface capability for bus-organized digital systems. The threestate drivers will source a termination to ground (up to 133 Ω) or sink a pull-up to V_{CC} as in the popular $220\Omega/330\Omega$ computer

Ordering Information


PART NUMBER	PKG*	ТЕМР	ENABLE	POLARITY	POWER
SN54LS310	J,F	mil	High-		
SN74LS310	N,J	com	Low	Invert	
SN54LS340	J,F	mil	Low	invert	
SN74LS340	N,J	com	LOW		LS
SN54LS341	J,F	mil	High-		LO
SN74LS341	N,J	com	Low	Non-	
SN54LS344	J,F	mil	Low	Invert	
SN74LS344	N,J	com	LOW		
SN54S310	J,F	mil	High-		
SN74S310	N,J	com	Low	Invert	
SN54S340	J,F	mil	Low	invert	
SN74S340	N,J	com	Low		S
SN54S341	J,F	mil	High-		3
SN74S341	N,J	com	Low	Non-	rs L
SN54S344	J,F	mil	Low	Invert	
SN74S344	N,J	com	LOW		

peripheral termination. The PNP inputs provide improved fan-in with 0.2 mA III for the low-power Schottky buffers and 0.25 mA III for the Schottky buffers.

The '340 and '344 provide inverting and non-inverting outputs respectively, with assertive-low enables. The '310 and '341 also provide inverting and non-inverting outputs respectively, but with complementary (both assertive-low and assertive-high) enables, to allow transceiver or multiplexer operation.

All of the 8-bit devices are packaged in the popular 20-pin SKINNYDIP®.

Logic Symbols




*For other package types, please contact your local sales representative.


SKINNYDIP® is a registered trademark of Monolithic Memories.


TWX: 910-338-2376


Monolithic Memories

IEEE Symbols









Absolute Maximum Ratings

Supply voltage VCC		 	 7 V
Input voltage			 7 V
Off-state output volta	ige	 · · · · · · · · · · · · · · · · · · ·	 5.5 V
Storage temperature	~	 	 -65° to +150°C

Operating Conditions

SYMBOL	PARAMETER	MILITARY MIN TYP MAX		COI	COMMERCIAL MIN TYP MAX			
v _{CC}	Supply voltage	4.5	5	5.5	4.75	5	5.25	٧
TA	Operating free-air temperature	-55		125	0		75	°C

Electrical Characteristics Over Operating Conditions

SYMBOL	PAR	AMETER	TEST C	CONDITIONS		ILITA TYP	RY MAX			CIAL MAX	UNIT
V _{T+}	Positive thre	shold voltage	Any A*		1.5	1.7	2.0	1.5	1.7	2.0	V
V _T -	Negative thr	eshold voltage	Any A*		0.6	0.9	1.1	0.6	0.9	1.1	٧
V _{IC}	Input clamp	voltage	V _{CC} = MIN	I _I = -18 mA			-1.5			-1.5	٧
ΔV_{T}	Hysteresis (V _{T+} -V _{T-})	Any A*		0.4	0.8		0.4	0.8		V
ΔV _{DB}	Dead band v	roltage	Any A*		0.4			0.4			٧
V _{IL}	Input low vo	Itage	Any E*				0.8			0.8	V
VIΗ	Input high v	oltage	Any E*		2.0			2.0			٧
IIL 1	Low-level in	put current	V _{CC} = MAX	V _I = 0.4 V			-0.2			-0.2	mA
Чн	High-level in	put current	V _{CC} = MAX	V _I = 2.7 V			20	1			μА
4	Maximum in	put current	V _{CC} = MAX	V _I = 7 V			0.1			0.1	mA
	Low-level output voltage	V _{CC} = MIN	I _{OL} = 12 mA			0.4			0.4	v	
V _{OL}		V _{T-} = 0.6 V	V _{T+} = 2 V V _{T-} = 0.6 V	IOL = 24 mA						0.5	V
	High-level output voltage	V _{CC} = MIN	I _{OH} = -3 mA	2.4	3.4		2.4	3.4			
V _{OH}		utput voltage	V _{T+} = 2 V	I _{OH} = -12 mA	2						v
			V _{T-} = 0.6 V	I _{OH} = -15 mA				2			
lozL	Off-state out		V _{CC} = MAX V _{T+} = 2 V	V _O = 0.4 V			-20			-20	μА
^I OZH	OII-State ou	ipui current	V _{T-} = 0.6 V	V _O = 2.7 V			20			20	μΑ
los	Output short	-circuit current**	V _{CC} = MAX		-40		-225	-40		-225	mA
		Outputs		'LS310,'LS340		17	27		17	27	
		High		'LS341, 'LS344	N. A.	18	35		18	35	
	Supply	Outputs	Voo = MAX	'LS310, 'LS340		26	44		26	44	mA
lcc	Current	Low	I ACC - MIVY F	'LS341, 'LS344		32	46		32	46	
	Outputs		'LS310, 'LS340		29	50		29	50		
		Disabled		'LS341, 'LS344		34	54		34	54	


^{**} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

[&]quot;A" indicates data input, "E" indicates enable input.

Switching Characteristics $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load/Waveforms)	'LS310, 'LS340 MIN TYP MAX	'LS341, 'LS344 MIN TYP MAX	UNIT	
t _{PLH}	Data to Output delay		19 25	19 25	ns	
t _{PHL}	Data to Output delay	$C_1 = 45 \text{pF}$ $R_1 = 667 \Omega$	19 25	19 25	ns	
tPZL	Output Enable delay	C[-45 PF N[-60711	32 40	25 40	ns	
^t PZH	Output Eliable delay		23 35	24 35	ns	
t _{PLZ}	Output Disable delay	$C_1 = 5 pF$ $R_1 = 667 \Omega$	18 30	21 30	ns	
t _{PHZ}	Output Disable delay	O[- 3 pi n[- 66/12	15 25	18 25	ns	

Die Configurations



Absolute Maximum Ratings

Supply voltage V _{CC}	7.0 V
Input voltage	5.5 V
Off-state output voltage	5.5 V
Storage temperature -65° to +15	50° C

Operating Conditions

SYMBOL	PARAMETER	MILITARY MIN TYP MAX		COMMERCIAL MIN TYP MAX		UNIT	
V _{CC}	Supply voltage	4.5 5	5.5	4.75	5	5.25	V
TA	Operating free-air temperature	-55	125	0		75	°C

Electrical Characteristics Over Operating Conditions

SYMBOL	PARA	METER	TEST C	ONDITIONS	MILITA MIN TYP			IMER TYP	CIAL MAX	UNIT
V _{T+}	Positive thres	hold voltage	Any A*		1.5 1.8	2.05	1.6	1.8	2.0	V
V _{T-}	Negative thre	shold voltage	Any A*		0.8 1.1 1.35		0.8	1.1	1.3	٧
V _{IC}	Input clamp v	oltage	V _{CC} = MIN	I ₁ = -18 mA		-1.2			-1.2	V
ΔV_{T}	Hysteresis (V	_{T+} -V _{T-})	Any A*		0.5 0.7		0.5	0.7		V
ΔV _{DB}	Dead band vo	oltage	Any A*		0.15		0.3			٧
VIL	Input low vol	tage	Any E*			0.8		V ₁	0.8	V
VIH	Input high vo	Itage	Any E*		2.0		2.0			V
l _I L	Low-level inp	ut current	V _{CC} = MAX	V _I = 0.5 V		-0.25			-0.25	mA
lін	High-level inp	out current	V _{CC} = MAX	V _I = 2.7 V		50			50	μА
11	Maximum inp	ut current	V _{CC} = MAX	V _I = 5.5 V		1			. 1	mA
V _{OL}	Low-level output voltage		V _{CC} = MIN V _{T+} = 2 V V _{T-} = 0.8 V	I _{OL} = 48 mA		0.55		eg gw Neferio		v
VOL				IOL = 64 mA			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		0.55	
	High-level output voltage		V _{CC} = MIN V _{T+} = 2 V	I _{OH} = -1 mA			2.7			v
				I _{OH} = -3 mA	2.4 3.4		2.4	3.4		
v _{OH}				I _{OH} = -12 mA	2					
			V _T -= 0.8 V	I _{OH} = -15 mA			2			
lozL			V _{CC} = MAX	V _O = 0.5 V		-50			-50	μΑ
^I OZH	Off-state outp	out current	V _{IH} = 2.0 V V _{IL} = 0.8 V	V _O = 2.7 V		50			50	μА
los	Output short-	circuit current**	V _{CC} = MAX		-50	-225	-50		-225	mA
		Outputs		'S310,'S340	50	80		50	80	
	Supply Outputs Current Low Outputs		'S341, 'S344	80	130		80	130	1	
		Outputs	Outputs open	'S310, 'S340	110	155		100	155	mA
lcc		Low		'S341, 'S344	130	180		130	185	
		Outputs		'S310, 'S340	135	180		135	180	
		Disabled		'S341, 'S344	155	180		150	200	


^{**} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

[&]quot;A" indicates data input, "E" indicates enable input.

Switching Characteristics $v_{CC} = 5 v$, $T_A = 25 ° C$

SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load/Waveforms)	'S310, 'S340 MIN TYP MAX	'S341, 'S344 MIN TYP MAX	UNIT	
^t PLH	Data to Output delay		11 15	16 22	ns	
t _{PHL}	Data to Output delay	C = 50 = F = 000	16 22	10 15	ns	
t _{PZL}			$C_L = 50 pF$ $R_L = 90 \Omega$	8 15	10 15	ns
t _{PZH}	Output Enable delay		6 12	7 12	ns	
tPLZ	Output Disable delay	$C_L = 5 pF$ $R_L = 90 \Omega$	10 15	10 15	ns	
tPHZ	Output Disable delay		7 12	7 12	ns	

Die Configurations



11

Function Tables

310

E ₁	E ₂	1Y OUTPUTS	2Y OUTPUTS
н	Н	Z	Enabled (Inverting)
н	L	Z	Z
L	н	Enabled (Inverting)	Enabled (Inverting)
L	L	Enabled (Inverting)	Z

'340

Ē ₁	E ₂	1Y OUTPUTS	2Y OUTPUTS
н	Н	Z	z
Н	L	z	Enabled (Inverting)
L	н	Enabled (Inverting)	Z
L	L	Enabled (Inverting)	Enabled (Inverting)

'341


E ₁	E ₂	1Y OUTPUTS	2Y OUTPUTS
Н	Н	Z	Enabled
н	L	Z	Ζ
L	н	Enabled	Enabled
L	L	Enabled	Z


'344

E ₁	1 E ₂ 1Y OUTPU		2Y OUTPUTS
Н	Н	Z	Z
н	L	Z	Enabled
L	H	Enabled	Ζ
L	L	Enabled	Enabled


Z ≡ High impedance (output off).


INPUT VS OUTPUT VOLTAGE TRANSFER CHARACTERISTIC






THRESHOLD VOLTAGE VS OPERATING TEMPERATURE






^{*} Dead Band: The hysteresis is guaranteed at any operating temperature and voltage.


Test Load



* The "TEST POINT" is driven by the output under test, and observed by instrumentation.

Test Waveforms





Propagation Delay

Enable and Disable

NOTES: A. C_L includes probe and jig capacitance.

- B. All diodes are 1N916 or 1N3064.
- C. For Series 54/74S310/340/341/344 R_O = 5K, V_T = V_{T+} = 1.8 V for low-to-high input transition. For Series 54/74S10/340/341/344 R_O = 5K, V_T = V_{T+} = 1.1 V for high-to-low input transition. For Series 54/74LS310/340/341/344 R_O = 5K, V_T = V_{T+} = 1.7 V for low-to-high input transition. For Series 54/74L310/340/341/344 R_O = 5K, V_T = V_{T+} = 0.9 V for high-to-low input transition.
- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- E. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
- F. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, $Z_{OUT} = 5\Omega\Omega$ and: For Series 54/74S, $t_R \geq 2.5$ ns, $t_F \leq 2.5$ ns. For Series 54/74LS and PALs, $t_R \leq 15$ ns. $t_F \leq 6$ ns.
- G. When measuring propagation delay times of 3-state outputs, switches S1 and S2 are closed. (Propagation delays are measured from the inputs crossing V $_{T+}$, V $_{T-}$ to the outputs crossing V $_{T}$)

8-Bit Buffer Transceiver SN54/74LS245

FOR MORE DETAIL SEE SECTION 12

Features/Benefits

- . Three-state outputs drive bus lines
- . Low current PNP inputs reduce loading
- Symmetric -- equal driving capability in each direction
- 20-pin SKINNYDIP® saves space
- 8-bit data path matches byte boundaries
- Ideal for microprocessor interface
- Pin-compatible with SN54/74LS645 -- Improved speed, I_{|L} and I_{OZL} specifications

Ordering Information

PART NUMBER	TYPE	ТЕМР	POLARITY	POWER
SN54LS245	J,L,W	Mil	Non-	1.0
SN74LS245	N,J	Com	invert	LS


Description

These 8-bit bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation minimizes external timing requirements.

The device allows data transmission from the A bus to the B bus, or from the B bus to the A bus depending upon the logic level at the direction control (\overline{DIR}) input. The enable input (E) can be used to disable the device, so that the buses are affectively isolated

All of the 8-bit devices are packaged in the popular 20-pin SKINNYDIP.

Logic Symbol




SKINNYDIP® is a registered trademark of Monolithic Memories.

Function Table

ENABLE Ē	DIRECTION CONTROL DIR	OPERATION		
L	La	B data to A bus		
L	Н	A data to B bus		
H	×	Isolated		

IEEE Symbol



Monolithic MM Memories

8-Bit Buffer Transceiver SN54/74LS645 SN74LS645-1

FOR MORE DETAIL SEE SECTION 12

Features/Benefits

- Three-state outputs drive bus lines
- Low current PNP inputs reduce loading
- Symmetric equal driving capability in each direction
- 20-pin SKINNYDIP® saves space
- 8-bit data path matches byte boundaries
- Ideal for microprocessor interface
- SN74LS645-1 rated at IOI = 48 mA

Ordering Information

PART NUMBER	TYPE	TEMP	POLARITY	POWER
SN54LS645	J,L,W	Mil	Nan	
SN74LS645	N,J	Com	Non- invert	LS
SN74LS645-1	J	Com	invert	

Description

These 8-bit bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation minimizes external timing requirements.


The device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction control (DIR) input. The enable input (E) can be used to disable the device so that the buses are effectively isolated.

All of the 8-bit devices are packaged in the popular 20-pin SKINNYDIP.

Function Table

ENABLE Ē	DIRECTION CONTROL DIR	OPERATION
L	L	B data to A bus
L	н	A data to B bus
Н	X	Isolated

Logic Symbol



IEEE Symbol

'LS645/645-1 3EN1 (BA) 3EN2 (AB) V 1 ◁ 2 ▽

8-Bit Registers with Master Reset or Clock Enable

SN54/74LS273 SN54/74LS377

SN54/74S273 SN54/74S377

Features/Benefits

- 20-Pin SKINNYDIP® saves space
- 8-bit data path matches byte boundaries
- Ideal for microprogram instruction registers
- · Ideal for microprogram interface
- · Suitable for pipeline data registers
- . Useful in timing, sequencing, and control circuits
- Three '273s may replace four '174s
- Three '377s may replace four '378s/Am25S07s

Description

These 8-bit registers contain eight D-type flip-flops, they feature very low ICC (17 mA typical) on the low-power Schottky devices and very-high-speed operation on the Schottky devices. The '273 register is loaded on the rising edge of the clock (CK) and asyn-

Ordering Information

PART NUMBER	PKG	TEMP	POLA- RITY	CONTROL OPTION	POWER
SN54LS273 SN74LS273	J,F,L,W N,J,L	Mil Com	Non-	Master Reset	LS
SN54LS377 SN74LS377	J,F,L,W N,J,L	Mil Com	invert	Clock Enable	Lo
SN54S273 SN74S273	J,F,L,W N,J,L	Mil Com	Non-	Master Reset	٠
SN54S377 SN74S377	J,F,L,W N,J,L	Mil Com	invert	Clock Enable	S

chronously cleared whenever the master reset line, MR, is low. The '377 register is loaded on the rising edge of the clock provided that the clock enable line, CK EN, is low.

All of the 8-bit devices are packaged in the popular 20-pin SKINNYDIP.

Function Table '273


	INPUTS		OUTPUT
MR	CLOCK	DATA	Q
	X	X	
h h	î	Ĥ	i i i i i i i i i i i i i i i i i i i
н		Ļ	L. L.
Н	L or H or ↓	X	Qn

Function Table '377


	OUTPUT	
CK EN	CLOCK DATA	Q
H	X X	Q _O H
L X	† L LorHor↓ X	L Q ₀

Logic Symbols

8-Bit Register with Master Reset



8-Bit Register with Clock Enable



SKINNYDIP® is a registered trademark of Monolithic Memories.

2175 Mission College Blvd. Santa Clara, CA 95054-1592 Tel: (408) 970-9700 TWX: 910-338-2374

TWX: 910-338-2376





SN54/74LS273 SN54/74LS377 SN54/74S273 SN54/74S377

Absolute Maximum Ratings

Supply voltage V _{CC}	 	 7 V
Input voltage		
Off-state output voltage		
Storage temperature range		

IEEE Symbols





Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS (See Interface, Test Load/Waveforms)	FIGURE	MILITARY MIN TYP MAX	COMMERCIAL MIN TYP MAX	UNIT
Vcc	Supply voltage			4.5 5 5.5	4.75 5 5.25	٧
TA	Operating free-air temper	rature		-55 125	0 75	°C
	Width of clock	High-t _{WH}	1	00	00	
t _W	width of clock	Low-t _{WL}		20	20	ns
t _{WMR}	Width of Master Reset ('LS273 only)	Low-t _{WMRL}	2	20	20	ns
t _{rec}		MR to CK ('S273 only)	2	25 f	25 f	ns
		Data input to CK	3	20 t	20 t	
t _{su}	Setup time	Low CK EN to CK ('LS377 only)		25 †	25 f	
		High CK EN to CK ('LS377 only)	4	10 1	10 t	ns
		Data input	3	5 t	51	
th	Hold time	Low CK EN to CK ('LS377 only)		5 †	5 t	
		High CK EN to CK ('LS377 only)	4	5 †	5 t	ns

¹¹ The arrow indicates the transition of the clock/enable input used for reference. 1 for the low-to-high transition. 1 for the high-to-low transition.

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS		PARAMETER TEST CON		MILITAR MIN TYP	• •	COMME MIN TYP		UNIT
V _{IL}	Low-level input voltage				0.7		0.8	٧		
V _{IH}	High-level input voltage			2		2		٧		
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18 mA		-1.5	A STATE OF THE	-1.5	٧		
lıL.	Low-level input current	V _{CC} = MAX	V _I = 0.4 V		-0.4		-0.4	mA		
ΊΗ	High-level input current	V _{CC} = MAX	V _I = 2.7 V		20	10.00	20	μА		
. l _i	Maximum input current	V _{CC} = MAX	V _I = 7 V		0.1		0.1	mA		
v _{OL}	Low-level output voltage	V _{CC} = MIN V _{IL} = MAX	I _{OL} = 4 mA	0.25	0.4	0.25	5 0.4	V		
VOL	Low-level output voltage	VIH = 2 V	IOL = 8 mA			0.3	5 0.5] *		
^V он	High-level output voltage	V _{CC} = MIN V _{IL} = MAX V _{IH} = 2 V	I _{OH} = -400μA	2.5 3.4		2.7 3.4		V		
los	Output short-circuit current*	V _{CC} = MAX		-20	-100	-20	-100	mA		
loo	Supply current†	V _{CC} = MAX	LS273	17	27	17	27	mA		
lcc	cappiy darroint	Outputs open	LS377	17	28	17	28			

^{*} Note more than one output should be shorted at a time and duration of the short-circuit should not exceed one second

Switching Characteristics V_{CC} = 5V, T_A = 25°C

SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load/Waveforms)	LS273 MIN TYP MA	LS37	7 MAX	UNIT
fMAX	Maximum Clock frequency		30 40	35 40		MHz
^t PLH	Clock to Output delay	Control of the second of the second		27	27	ns
t _{PHL}	Clock to Output delay	C_L = 15 pF R_L = 2K Ω		27	27	ns
t _{PHL}	Master Reset to output delay ('LS273 only)	en levely in the two levels in the property of the second		27		ns

[†] ICC is measured after first a momentary ground, and then 4.5 V is applied to clock, while the following other input conditions are held:

⁽a) for the 'LS273 — 4.5 V on all data and master-reset inputs.

⁽b) for the 'LS377 - ground on all data and clock-enable inputs.

Absolute Maximum Ratings

Supply voltage V _{CC}	 		7 V
Input voltage	 		5.5 V
Off-state output voltage			
Storage temperature range	 	• • • • • • • • • • • • • • • • • • • •	65° C to + 150° C

Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS (See Interface, Test Load/Waveforms)	FIGURE	MILITARY MIN TYP MAX	COMMERCIAL MIN TYP MAX	UNIT
V _{CC}	Supply voltage			4.5 5 5.5	4.75 5 5.25	٧
TA	Operating free-air temper	ature		-55 125	0 75	°C
	Width of clock	High-t _{WH}		7	7	
t _W	Width of Clock	Low-t _{WL}		,		ns
^t WMR	Width of Master Reset ('S273 only)	Low-t _{WMRL}	2	10	10	ns
t _{rec}		MR to CK ('S273 only)	2	71	7 t	ns
		Data input to CK	3	51	51	
t _{su}	Setup time	Low CK EN to CK ('S377 only)	4	91	91	ns
		High CK EN to CK ('S377 only)	4	91	9†	
		Data input	3	31	31	
^t h	Hold time	Low CK EN to CK ('S377 only)	4	31	3†	ns ns
		High CK EN to CK ('S377 only)		01	01	

¹¹ The arrow indicates the transition of the clock/enable input used for reference. 1 for the low-to-high transition, 1 for the high-to-low transition.

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CO	ONDITIONS	MILITARY MIN TYP MAX	COMMERCIAL MIN TYP MAX	UNIT
V _{IL}	Low-level input voltage			0.8	0.8	V
v _{IH}	High-level input voltage		garana yayan da	2	2	V
VIC	Input clamp voltage	V _{CC} = MIN	I _I = -18 mA	-1.2	-1.2	٧
l _{IL}	Low-level input current	V _{CC} = MAX	V _I = 0.5 V	-250	-250	μА
I _{IH}	High-level input current	V _{CC} = MAX	V _I = 2.7 V	50	50	μА
l _l	Maximum input current	V _{CC} = MAX	V _I = 5.5 V	1	1	mA
V _{OL}	Low-level output voltage	V _{CC} = MIN V _{IL} = MAX V _{IH} = 2 V	I _{OL} = 20 mA	0.5	0.5	V
v _{OH}	High-level output voltage	V _{CC} = MIN V _{IL} = MAX V _{IH} = 2 V	I _{OH} = -1mA	2.5 3.4	2.7 3.4	v
los	Output short-circuit current*	V _{CC} = MAX		-40 -100	-40 -100	mA
¹ CC	Supply current†	V _{CC} = MAX	'S273	150	150	mA
.00	cappi, canoni	Outputs open	'S377	160	160	"

^{*} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one secon

Switching Characteristics V_{CC} = 5V, T_A = 25°C

SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load/Waveforms)	MIN	'S273 TYP	MAX	MIN	'S377 TYP	MAX	UNIT
fMAX	Maximum Clock frequency		75	110		75	110	N .	MHz
^t PLH	Clock to Output delay			6	15		6	15	ns
^t PHL	Clock to Output delay	$C_L = 15 \text{ pF R}_L = 280\Omega$	1 4.4	9	15		9	15	ns
t _{PHL}	Master Reset to output delay ('S273 only)			13	22				ns

SN54/74LS273 SN54/74LS377 SN54/74S273 SN54/74S377

CLOCK PULSE WIDTH AND CLOCK TO OUTPUT DELAYS




Figure 1

MASTER RESET PULSE WIDTH, MASTER RESET TO OUTPUT DELAY AND MASTER RESET TO CLOCK RECOVERY TIME FOR 'S273






Figure 2

Test Waveforms





PROPAGATION DELAY

DATA SET-UP AND HOLD TIMES






Figure 3

CLOCK ENABLE SETUP AND HOLD TIMES FOR 'S377





Figure 4

Test Load




* The "TEST POINT" is driven by the output under test, and observed by instrumentation.

LOAD CIRCUIT FOR BI-STATE TOTEM-POLE OUTPUTS

NOTES: A. C_L includes probe and jig capacitance

- B. All diodes are 1N916 or 1N3064.
- C. For Series 54/74S, $V_T = 1.5 \text{ V}$. For Series 54/74LS, $V_T = 1.3 \text{ V}$.
- D. In the examples above the phase relationships between inputs and outputs have been chosen arbitrarily.
- E. All input pulses are supplied by generators having the following characteristics: PRR \leq 1MHz, Z_{OUT} = 50Ω and: For Series 54/74S, $t_R \leq$ 2.5 ns, $t_F \leq$ 2.5 ns.

Die Configurations



Die Size: 56x87 mil²

8-Bit Latches, 8-Bit Registers

SN54/74LS373 SN54/74S373 SN54/74LS374 SN54/74S374

Features/Benefits

- . Three-state outputs drive bus lines
- 20-pin SKINNYDIP® saves space
- . 8-bit data path matches byte boundaries
- · Hysteresis improves noise margin
- Low current PNP inputs reduce loading
- · Ideal for microprocessor interface

Description

The latch passes eight bits of data from the inputs (D) to the outputs (Q) when the gate (G) is high. The data is "latched" when the gate (G) goes low. The register loads eight bits of input data and passes it to the output on the "rising edge" of the clock.


The three-state outputs are active when OE is low, and high-

Function Tables

'373 8-Bit Latch

ŌĒ	G	D	Q
L	Н	Н	Н
Ľ	Н	Ĺ	L
L	L	X	Q ₀
н	X	X	_ Z

Logic Symbols



SKINNYDIP® is a registered trademark of Monolithic Memories.

Ordering Information

				100	
PART NUMBER	PKG	TEMP	POLARITY	TYPE	POWER
SN54LS373 SN74LS373	J,L,W N,J	Mil Com		Latch	LS
SN54LS374 SN74LS374	J,L,W N,J	Mil Com	Non-	Register	
SN54S373 SN74S373	J,L,W N,J	Mil Com	invert	Latch	S
SN54S374 SN74S374	J,L,W N,J	Mil Com		Register	3


impedance when \overline{OE} is high. Schmitt-trigger buffers at the gate/clock inputs improve system noise margin by providing typically 400 mV of hysteresis.

All of the 8-bit devices are packaged in the popular 20-pin SKINNYDIP.


'374 8-Bit Register


ŌĒ	СК	D	Q
L	1	Н	Н
L	1 1	L	L
L	L or H or ↓	X	Q_0
H	X	Χ	Z





IEEE Symbols





SN54/74LS373 SN54/74LS374

Absolute Maximum Ratings

Supply voltage V _{CC}	. 7 V
Input voltage	. 7 V
Off-state output voltage	5.5 V
Storage temperature65° to +1	50° C

Operating Conditions

SYMBOL	PARAMETER			ILITAF TYP	RY MAX	CON	MERO TYP	CIAL MAX	UNIT
V _{CC}	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
TA	Operating free-air temperature		-55		125	0 .		75	°C
	t _w Width of Clock/Gate	High	15			15			
ι _w		Low	15			15			ns
	Catura tima	LS373	5↓			5↓			
^T su	Setup time	LS374	201			201			ns
+.	Hold time	LS373	201			201			ns
^t h	Hold time	LS374	01			01			"

¹¹ The arrow indicates the transition of the clock input used for reference. 1 for the low-to-high transition, 1 for the high-to-low transition.

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CO	NDITIONS	MIN	ILITAI TYP	RY	CO	MMER	CIAL MAX	UNIT
VIL	Low-level input voltage					0.7	101114		0.8	V
VIH	High-level input voltage			2			2			٧
VIC	Input clamp voltage	V _{CC} = MIN	I _I = -18mA			-1.5			-1.5	V
1 _{IL}	Low-level input current	V _{CC} = MAX	V _I = 0.4V			-0.4			-0.4	mA
¹ıн	High-level input current	V _{CC} = MAX	V ₁ = 2.7V			20			20	μΑ
l _l	Maximum input current	V _{CC} = MAX	V _I = 7V			0.1			0.1	mA
VOL	Low-level output voltage	V _{CC} = MIN V _{II} = MAX	I _{OL} = 12mA		0.25	0.4		0.25	0.4	v
YOL	Low lover output voltage	V _{IH} = 2V	I _{OL} = 24mA					0.35	0.5	V
VOH	High-level output voltage	V _{CC} = MIN V _{IL} = MAX	I _{OH} = -1mA	2.4	3.4					V
·OH	riigir lever eatpat veitage	V _{IH} = 2V	I _{OH} = -2.6mA	-			2.4	3.1		V
lozL	Off-state output current	V _{CC} = MAX	V _O = 0.4V			-20			-20	μΑ
lozh	On-state output current	V _{IH} = 2V	V _O = 2.7V	-		20			20	μΑ
los	Output short-circuit current *	V _{CC} = MAX		-30		-130	-30		-130	mA
	Supply current	V _{CC} = MAX	LS373		24	40		24	40	mA
loc loc	Supply current	Outputs open	LS374		27	40		27	40	1117

^{*} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Switching Charcteristics $V_{CC} = 5 V, T_A = 25 ^{\circ}C$

SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load/Waveforms)	LS373 MIN TYP MA)	LS374 MIN TYP MAX	UNIT
fMAX	Maximum Clock frequency			35 50	MHz
[†] PLH	Data to Output delay		12 18		ns .
^t PHL	Data to Output delay	0 45 5 B 0070	12 18		ns
[†] PLH	011-(0-+-+++-+	$C_L = 45pF R_L = 667\Omega$	20 30	15 28	ns
[†] PHL	Clock/Gate to output delay		18 30	19 28	ns
^t PZL	Output Enghis dolor		25 36	21 28	ns
^t PZH	Output Enable delay		15 28	20 28	ns
[†] PLZ	Output Disable delay	$C_1 = 5pF$ $R_1 = 667\Omega$	15 25	14 25	ns
^t PHZ	Output Disable delay	$C_L = 5pF$ $R_L = 667\Omega$	12 20	12 20	ns

Absolute Maximum Ratings

Supply voltage V _{CC}	7.0 V
Input voltage	5.5 V
Off-state output voltage	5.5 V
Storage temperature65° to +1	50°C

Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS		MILITARY MIN TYP MAX	COMMERCIAL MIN TYP MAX	UNIT
v _{cc}	Supply voltage			4.5 5 5.5	4.75 5 5.25	V
TA	Operating free-air temperature		111	-55 125	0 75	°C
	NAT: -44	High		6	6	
ιw	Width of Clock/Gate	Low		7.3	7.3	ns
		S373		01	01	ne
^t su	Setup time	S374		51	51	ns
		S373	1, 1, 1	101	101	ne
^t h	Hold time	S374		21	21	ns

[†] The arrow indicates the transition of the clock input used for reference. † for the low-to-high transition, ‡ for the high-to-low transition.


Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST C	ONDITIONS	MIN	IILITA TYP	RY MAX	CO	MMER TYP	CIAL MAX	UNIT
V _{IL}	Low-level input voltage					0.8			0.8	V
v_{IH}	High-level input voltage			2	1		2			V
ViC	Input clamp voltage	V _{CC} = MIN	I _I = -18mA			-1.2		at let the	-1.2	V
IIL .	Low-level input current	V _{CC} = MAX	V _I = 0.5V			-0.25			-0.25	mA
!ін	High-level input current	V _{CC} = MAX	V _I = 2.7V		100	50			50	μΑ
11	Maximum input current	V _{CC} = MAX	V _I = 5.5V			1			1	mA
V _{OL}	Low-level output voltage	V _{CC} = MIN V _{IL} = 0.8V V _{IH} = 2V	I _{OL} = 20mA			0.5			0.5	٧
V _{ОН}	High-level output voltage	V _{CC} = MIN V _{IL} = 0.8V	I _{OH} = -2mA	2.4	3.4					V
		V _{IH} = 2V	I _{OH} = -6.5mA				2.4	3.1		,
^I OZL	Off-state output current	V _{CC} = MAX V _{IL} = 0.8V	V _O = 0.5V			-50			-50	μΑ
lozh	On-state output current	V _{IH} = 2V	V _O = 2.4V			50			50	μΑ
los	Output short-circuit current*	V _{CC} = MAX		-40		-100	-40		-100	mA
loo	Supply current	V _{CC} = MAX	S373		105	160		105	160	
¹ CC		Outputs open	S374		90	140		90	140	mA

^{*} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.


Switching Characteristics V_{CC} = 5 V, T_A = 25°C


SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load/Waveforms)	MIN	S373 TYP	MAX	MIN	S374 TYP	MAX	UNIT
fMAX	Maximum Clock frequency					75	100		MHz
^t PLH	Data to Output delay			7	12				ns
t _{PHL}	Data to Output delay			7	12				ns
^t PLH	Clask/Cata to autout delay	$C_L = 15pF R_L = 280\Omega$		7	14	100	8	15	ns
t _{PHL}	Clock/Gate to output delay			12	18		11	17	ns
^t PZL	Output Enable delay			11	18		11	18	ns
t _{PZH}	Output Eriable delay			8	15		8	15	ns
^t PLZ	Output Disable delay	$C_1 = 5pF R_1 = 280\Omega$		8	12		7	12	ns
^t PHZ	Output Disable delay	$C_L = 5pF$ $R_L = 280\Omega$	111.00	6	9		5	9	ns




'373 Timing Diagrams

'374 Timing Diagrams






Test Waveforms



V_T = 1.5 V



Enable and Disable

- NOTES: A. C₁ includes probe and jig capacitance.
 - B. All diodes are 1N916 or 1N3064.
 - C. For Series 54/74S, $R_O = 1K$, $V_T = 1.5 V$. For Series 54/74LS, $R_O = 5K$, $V_T = 1.3 V$.
 - D. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - E. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
 - F. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_{OUT} = 50Ω and: For Series 54/74S, $t_{p}\leq$ 2.5 ns, $t_{F}\leq$ 2.5 ns. For Series 54/74LS and PALs, $t_{p}\leq$ 15 ns. $t_{F}\leq$ 6 ns.
 - G. When measuring propagation delay times of 3-state outputs, switches S1 and S2 are closed.

8-Bit Register With Clock Enable and Open-Collector Outputs SN54/74S383

Features

- 20-Pin SKINNYDIP® Saves Space
- 8-bit data path matches byte boundaries
- Only available TTL open-collector-output register
- Ideal for certain microprocessor system buses
- Suitable for pipeline data registers
- Excellent for multiple, physically-separated connections to buses in microprocessor-based systems
- Wired-OR or wired-AND logic with outputs

Description

This 8-bit register contains 8 D-type flip-flops and features very fast switching. The 'S383 register is loaded on the rising edge of the clock provided that the clock enable line, $\overline{CK\ EN}$, is low. Like other 8-bit interface devices, the 'S383 is packaged in the popular 20-pin SKINNYDIP.

Ordering Information


PART NUMBER	PKG	ТЕМР	POLAR- ITY	CONTROL OPTIONS	POWER
SN54S383	J,L,W	Mil	Non-	Clock	
SN74S383	N,J	Com	invert	Enable	S

Function Table '\$383

	INPUTS		OUTPUT
CK EN	CLOCK	DATA	Q
Н	X	X	Qn
L	. †	Н	Н
L	1	L	L
X	L or H or	X	Q_0


Logic Symbol

8-Bit Register with Clock Enable and Open-Collector Outputs 'S383



*Indicates Open-Collector Output

IEEE Symbol



Absolute Maximum Ratings

Supply voltage V _{CC}	7.0 V
Input voltage	5.5 V
Off-state output voltage	5.5 V
Storage temperature -65° to +	150°C

Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS (See Interface, Test Load/Waveforms)	FIGURE		LITA TYP	RY MAX	MIN.		CIAL MAX	UNIT
Vcc	Supply voltage			4.5	5	5.5	4.75	5	5.25	V
TA	Operating free-air temper	ature		-55		125	0		75	V
	Width of clock	High-t _{WH}		7			7			
tw	Width of Clock	Low-t _{WL}	'	'			1 ~.			ns
		Data input to CK		5 f			51		A Salaria	
t _{su}	Setup time	Low CK EN to CK	2	91			91			ns
		High CK EN to CK		91			91]
1.0		Data input	100	3 1			3 1			
th	Hold time	Low CK EN to CK	2	31			31		A.	ns
		High CK EN to CK		0 1			01			

¹¹ The arrow indicates the transition of the clock/enable input used for reference: 1 for the low-to-high transition, 1 for the high-to-low transition.


Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST C	ONDITIONS	MILITA MIN TYP	RY MAX	COM MIN	MERC TYP	MAX	UNIT
V _{IL}	Low-level input voltage				0.8			0.8	٧
V _{IH}	High-level input voltage			2		2			V
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18mA		-1.2			-1.2	V
l _{IL}	Low-level input current	V _{CC} = MAX	V _I = 0.5V		-250			-250	μΑ
ΊΗ	High-level input current	V _{CC} = MAX	V ₁ = 2.7V		50		έμη a Villa	50	μΑ
4.	Maximum input current	V _{CC} = MAX	V _I = 5.5V		1			1	mA
V _{OL}	Low-level output voltage	V _{CC} = MIN V _{IL} = MAX V _{IH} = 2V	I _{OL} = 24mA		0.5	w t		0.5	٧
ГОН	High-level output current	V _{CC} = MIN V _{IL} = MAX V _{IH} = 2V	V _{OH} = 5.5 V		250			250	μΑ
loo	Supply current	V _{CC} = MAX	Outputs HIGH		160			160	
'cc	Supply Culterit	Outputs open	Outputs LOW		160			160	mA

Switching Characteristics V_{CC} = 5 V, T_A = 25°C

SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load/Waveforms)	MIN	'S383 TYP	MAX	UNIT
fMAX	Maximum Clock frequency		75	110		MHz
t _{PLH}	Clock to output delay	C _L = 15 pF R _L = 280Ω		10	17	ns
^t PHL	Clock to output delay			14	22	ns

Test Waveforms




DATA AND CLOCK ENABLE

SETUP AND HOLD TIMES

Figure 1

Test Load



* The "TEST POINT" is driven by the output under test, and observed by instrumentation.

LOAD CIRCUIT FOR OPEN-COLLECTOR OUTPUTS


- A. Includes probe and jig capacitance.
- In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
- All input pulses are aupplied by generators having the following characteristics: PRR

 \leq 1 MHz, $Z_{OUT} = 50\Omega$ and:

For Series 54/74S, $t_{\rm P} \le 2.5$ ns, $t_{\rm F} \le 2.5$ ns.

Die Configuration


Die Size: 58x93 mil²



Open Collector Bus Application Information For Determination of R_L For Wired-And Applications

1. CALCULATE RI (Min):

$$\begin{split} R_L(\text{Min}) = & \frac{V_{CC} - V_{OL}(\text{Max})}{I_{OL} - (\text{TOTAL }I_{IL})} \\ \text{where } I_{OL} = 24 \text{ mA at} \\ V_{OL}(\text{Max}) = 0.5 \text{ V} \end{split}$$




2. CALCULATE R_I (Max):


$$R_{L}(Max) = \frac{V_{CC} - V_{OH}(Min)}{(TOTAL I_{OH} + TOTAL I_{IH})}$$

$$where I_{OH} = 250 \ \mu A \ at$$

$$V_{OH}(Min) = 2.5V$$



 SELECT a value for R_L in the range of R_L (Min) to R_L (Max), based on power consumption and speed requirements:



RL vs. Tp FOR SN54/74S383

8-Bit Latches, 8-Bit Registers with Inverting Outputs

SN54/74LS533 SN54/74S533 SN54/74LS534 SN54/74S534

Features/Benefits

- Inverting outputs
- Three-state outputs drive bus lines
- 20-pin SKINNYDIP® saves space
- 8-bit data path matches byte boundaries
- · Hysteresis improves noise margin
- Low current PNP inputs reduce loading
- · Ideal for microprocessor interface
- Pin-compatible with SN54/74LS373/4 or SN54/74S373/4 can be direct replacement when bus polarity must be changed

Description

In addition to the standard S and LS latches and registers, Monolithic Memories provides inverting outputs instead of non-inverting outputs. The inverting outputs are intended for bus applications that require inversion as in interfacing the Am2901A 4-bit slice to an assertive-low bus.

The latch passes eight bits of data from the inputs (D) to the outputs (Q) when the gate (G) is high. The data is "latched"


Function Tables

'533 8-Bit Latch (Inverting)

ŌĒ	G	D	Q
L	Н	Н	L
L	Н	L	H
L	L	X	Q ₀
Н	Х	Χ	Z

Logic Symbols

'533 8-Bit Latch (Inverting)



Ordering Information

·			and the second second second		
PART NUMBER	PKG	ТЕМР	POLARITY	TYPE	POWER
54LS533 74LS533	J,W,L N,J	Mil Com		Latch	LS
54LS534 74LS534	J,W,L N,J	Mil Com	Invert	Register	LS
54S533 74S533	J,W,L N,J	Mil Com	mvert	Latch	s
54S534 74S534	J,W,L N,J	Mil Com		Register	

when the gate (G) goes low. The register loads eight bits of input data and passes it to the output on the "rising edge" of the clock.


The three-state outputs are active when \overline{OE} is low, and high-impedance when \overline{OE} is high. Schmitt-trigger buffers at the gate/clock inputs improve system noise margin by providing typically 400 mV of hysteresis.

All of the 8-bit devices are packaged in the popular 20-pin SKINNYDIP.

'534 8-Bit Register (Inverting)

ŌĒ	СК	D	ā
L	t	Н	Н
L	†	L	L
L	L or H or ↓	Χ	Q_0
Н	Х	Χ	z

'533 8-Bit Register (Inverting)





SKINNYDIP® is a registered trademark of Monolithic Memories.

TWX: 910-338-2376 2175 Mission College Blvd. Santa Clara, CA 95054-1592 Tel: (408) 970-9700 TWX: 910-338-2374



IEEE Symbols





SN54/74LS533 SN54/74LS534

Absolute Maximum Ratings

Supply voltage V _{CC}	7 V
Input voltage	
Off-state output voltage	5.5 V
Storage temperature	65° to +150° C

Operating Conditions

SYMBOL	PAF	1	_ITAR TYP	Y MAX	COI	MMERO TYP	CIAL Max	UNIT	
v _{CC}	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
TA	Operating free-air temperature		-55		125	0		75	°C
	Width of Clock/Gate	High	15			15			ns
^T w		Low	15			15			
		LS533	3↓			3↓			ns
t _{su}	Setup time	LS534	201			201		100]
t _h	2.11.14 At. 2.27	LS533	101			10↓			ns
	Hold time	LS534	Of	5		01			

^{↑↓} The arrow indicates the transition of the clock/enable input used for reference. ↑ for the low-to-high transition, ↓ for the high-to-low transition.

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CO	ONDITIONS	MIN	IILITAI TYP	RY MAX	CO MIN	MMER(CIAL MAX	UNIT
V _{IL}	Low-level input voltage	1				0.7			0.8	٧
V _{IH}	High-level input voltage			2			2			٧
V _{IC}	Input clamp voltage	VCC = MIN	I _I = -18mA			-1.5			-1.5	٧
1 _{IL}	Low-level input current	V _{CC} = MAX	V _I = 0.4V			-0.4			-0.4	mA
IН	High-level input current	V _{CC} = MAX	V _I = 2.7V			20			20	μΑ
1	Maximum input current	V _{CC} = MAX	V _I = 7V			0.1			0.1	mΑ
V _{OL}	Low-level output voltage	V _{CC} = MIN V _{IL} = MAX	I _{OL} = 12mA		0.25	0.4		0.25	0.4	· ·
		V _{IH} = 2V	I _{OL} = 24mA					0.35	0.5	,
Vон	High-level output voltage	V _{CC} = MIN V _{IL} = MAX	I _{OH} = -1mA	2.4	3.4					V
*OH	riigir level output voltage	V _{IH} = 2V	I _{OH} = -2.6mA				2.4	3.1		٧
IOZL	Off state output ourrent	V _{CC} = MAX V _{IL} = MAX	V _O = 0.4V						-20	μΑ
lozh	Off-state output current	V _{IH} = 2V	V _O = 2.7V			20			20	μΑ
los	Output short-circuit current *	V _{CC} = MAX		-30		-130	-30		-130	mΑ
1	Supply current	V _{CC} = MAX	LS533		36	48		36	48	mA
lcc l	Supply current	Outputs open	LS534		27	48		27	48	

^{*} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Switching Characteristics V_{CC} = 5 V, T_A = 25°C

SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load/Waveforms)	MIN	LS533 TYP	MAX	MIN	LS534 TYP	MAX	UNIT
fMAX	Maximum Clock frequency					35	50		MHz
t _{PLH}	Data to Output delay		100	17	25				ns
t _{PHL}	Data to Output delay			12	25				ns
t _{PLH}	Clask/Cata to autout dalay	C_L = 45pF R_L = 667 Ω		20	35		19	30	ns
t _{PHL}	Clock/Gate to output delay			18	35		15	30	ns
t _{PZL}	Output Enable delay			25	36		21	30	ns
^t PZH	Output Enable delay			17	30		20	30	ns
t _{PLZ}	Output Disable delay	C - 505 D - 6670		18	29		18	29	ns
^t PHZ	Output Disable delay	utput Disable delay $C_L = 5pF R_L = 667\Omega$		16	24		16	24	ns

Absolute Maximum Ratings

Supply voltage V _{CC}		7 V
Input voltage		5.5 V
Off-state output voltage	***********	5.5 V
Storage temperature		65° to +150°C

Operating Conditions

SYMBOL		PARAMETER		MILITA MIN TYP		MIN .	MERC TYP	IAL MAX	UNIT
v _{cc}	Supply voltage		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	4.5 5	5.5	4.75	5	5.25	V
TA	Operating free-air temperat			-55	125	0		75	°C
t _w	Width of Clock/Gate	High		6	18.4	6			
		Low		7.3		7.3		735	ns
	Setup time	S533		01		01			ns
^t su	Setup time	S534		51		51			
t _h		S533	79.0	101		101			ns
	Hold time S534		51		51			113	

¹¹ The arrow indicates the transition of the clock/enable input used for reference. 1 for the low-to-high transition, 1 for the high-to-low transition.

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CO	ONDITIONS		LITAF TYP	RY MAX	CO MIN	MMER TYP	CIAL MAX	UNIT
V _{IL}	Low-level input voltage					0.8			0.8	V
VIH	High-level input voltage			2		1.44	2	19 13		٧
V _{IC}	Input clamp voltage	V _{CC} = MIN,	I _I = -18mA		rational a	-1.2			-1.2	٧
I _{IL}	Low-level input current	V _{CC} = MAX,	V _I = 0.5V			-0.25			-0.25	mA
ΊΗ	High-level input current	V _{CC} = MAX,	V ₁ = 2.7V			50		1,772.3	50	μΑ
1	Maximum input current	V _{CC} = MAX,	V ₁ = 5.5V	. A 30 A		. 1			1	mA
v _{OL}	Low-level output voltage	V _{CC} = MIN, V _{IL} = 0.8V, V _{IH} = 2V	I _{OL} = 20mA			0.5			0.5	٧
V _{ОН}	High-level output voltage	V _{CC} = MIN, V _{IL} = 0.8V,	I _{OH} = -2mA	2.4	3.4					v
OI.		V _{IH} = 2V	I _{OH} = -6.5mA				2.4	3.1		
IOZL	O#	$V_{CC} = MAX,$ $V_{II} = 0.8V,$	V _O = 0.5V			-50			-50	μΑ
lozh	Off-state output current	V _{IL} = 0.8V, V _{IH} = 2V	V _O = 2.4V			50			50	μΑ
los	Output short-circuit current *	V _{CC} = MAX		-40		-100	-40		-100	mA
	Supply current	V _{CC} = MAX,	S533	1,454	105	160		105	160	mA
lcc	Supply current	Outputs open	S534		90	140		90	140	UIA


^{*} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Switching Characteristics V_{CC} = 5 V, T_A = 25°C


SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load/Waveforms)	MIN	S533 TYP	MAX	MIN	S534 TYP	MAX	UNIT
fMAX	Maximum Clock frequency					75	100		MHz
t _{PLH}	Data to Output delay			9	18			A 40 TO	ns
tPHL	Data to Output delay			5	16				ns
tPLH	Clask/Cata to autout dalay	C_L = 15pF R_L = 280 Ω		12	22		11	20	ns
tPHL	Clock/Gate to output delay			7	20		8	18	ns
^t PZL	Output Enable delay	일당 함께 다양하는 않는 이 다		11	20		11	20	ns
^t PZH	Output Enable delay			8	17		8	17	ns
t _{PLZ}	Output Disable delay	C - 5pE B - 2000		8	16		7	16	ns
^t PHZ	Output Disable delay	$C_L = 5pF$ $R_L = 280\Omega$		6	13		5	13	ns

Die Configurations 'LS533 'LS534 VCC vcc 80 3Q -'3D-3D ⁻ 4D 1 Ġ GND CK 5Q GND ŠQ. Die Size: 76x87 mil² **'S**533 2Q -3Q G 5Q GND СК 5Q 4Q GND 4Q Die Size: 63x100 mil²

Test Waveforms



Test Load



- * The "TEST POINT" is driven by the output under test, and observed by instrumentation.
- NOTES: A. CL includes probe and jig capacitance.
 - B. All diodes are 1N916 or 1N3064.
 - C. For Series 54/74S, $R_O = 1K$, $V_T = 1.5 V$. For Series 54/74LS, $R_O = 5K$, $V_T = 1.3 V$.
 - D. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - E. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
 - F. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_{OUT} = 50Ω and: For Series 54/74S, $t_{R} \leq$ 2.5 ns. $t_{F} \leq$ 2.5 ns. For Series 54/74LS and PALs, $t_{R} \leq$ 15 ns. $t_{F} \leq$ 6 ns.
 - G. When measuring propagation delay times of 3-state outputs, switches S1 and S2 are closed.

8-Bit Latch, 8-Bit Register with 32 mA Outputs SN74S531 SN74S532

Features/Benefits

- High drive capability (IOI = 32 mA)
- . Three-state outputs drive bus lines
- 20-pin SKINNYDIP® saves space
- 8-bit data path matches byte boundaries
- · Hysteresis improves noise margin
- . Low current PNP inputs reduce loading
- Ideal for microprocessor interface
- Pin-compatible with SN74S373/4 can be a direct replacement when high drive capability is required

Description

In addition to the standard S and LS latches and registers, Monolithic Memories provides increased output sink current (I_{OL}) from the standard Schottky I_{OL} of 20 mA to an improved 32 mA.


The higher I_{OL} is intended for upgrading systems which presently satisfy 32-mA requirements with the SN54/74365A/366A/367A/368A hex buffers.

Function Tables

'S531 8-Bit Latch

ŌĒ	G	D	Q
L	Н	Н	Н
L	H	L	L
L	L	X	Q ₀
H	X	X	Z

Logic Symbols



Ordering Information

PART NUMBER	PKG	TEMP	POLARITY	TYPE	POWER
SN74S531	N,J	com	Non-	Latch	
SN74S532	N,J	com	invert	Register	S

The latch passes eight bits of data from the inputs (D) to the outputs (Q) when the gate (G) is high. The data is "latched" when the gate (G) goes low. The register loads eight bits of input data and passes it to the output on the rising edge of the clock.


The three-state outputs are active when \overline{OE} is low, and high-impedance when \overline{OE} is high. Schmitt-trigger buffers at the gate/clock inputs improve system noise margin by providing typically 400 mV of hysteresis.

All of the 8-bit devices are packaged in the popular 20-pin SKINNYDIP®.

'S532 8-Bit Register

ŌĒ	СК	D	Q
L	1	Н	. H
L	1	L	L
L	L or H or ↓	Χ	Q_0
H	X	X	Z

'S532 8-Bit Register




SKINNYDIP® is a registered trademark of Monolithic Memories.

TWX: 910-338-2376


Monolithic MM Memories

IEEE Symbols


	'S531		
OE 1 G 11	EN 		
1D3	—1D ▷ ▽	2	_1Q
2D4		5	- 2Q
3D7		6	- 3Q
4D8		9	- 4Q
5D 13		12	- 5Q
6D 14		15	- 6Q
7D17		16	- 7Q
8D 18		19	- 8Q



Die Configurations



Die Size: 63x100 mil²



Die Size: 66x106 mil²

Absolute Maximum Ratings

Supply voltage V _{CC}	V.
Input voltage	٧
Off-state output voltage	٧
Storage temperature	С

Operating Conditions

SYMBOL	PAR/	AMETER	MIN	COMMERCIAL TYP	MAX	UNIT
VCC	Supply voltage		4.75	5	5.25	٧
TA	Operating free air temperature		0		75	°C
	Width of Clock/Enable	High	6	6		
ı, M	Width of Clock/Enable	Low	7.3	7.3		ns
	Satura dima	S531	01	Ot		
t _{su}	Setup time	S532	51	51	4,	ns
	Hold time	S531	101	10↓		
th t	Hold time	S532	21	21	· · · · · · · · · · · · · · · · · · ·	ns

¹¹ The arrow indicates the transition of the clock/enable input used for reference. 1 for the low-to-high transition, 1 for the high-to-low transition.

Electrical Characteristics Over Operating Conditions

07/14001	DADAMETED	TEOT 00	MOITIONS		COMMERCI	AL	UNIT
SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP	TYP MAX	
VIL	Low-level input voltage				- 37,1,1	8.0	V
VIH	High-level input voltage			2			V
VIC	Input clamp voltage	V _{CC} = MIN,	I _I = -18mA			-1.2	V
I _I L	Low-level input current	V _{CC} = MAX,	V _I = 0.5V			-0.25	mA
^I IH	High-level input current	V _{CC} = MAX,	$V_1 = 2.7V$		garage and a	50	μΑ
11	Maximum input current	V _{CC} = MAX,	V _I = 5.5V			1	mA
V _{OL}	Low-level output voltage	V _{CC} = MIN, V _{IL} = 0.8V, V _{IH} = 2V	I _{OL} = 32mA			0.5	V
V _{ОН}	High-level output voltage	V _{CC} = MIN, V _{IL} = 0.8V, V _{IH} = 2V	I _{OH} = -6.5mA	2.4	3.1		V
lozL		V _{CC} = MAX, V _{IL} = 0.8V,	V _O = 0.5V			-50	μΑ
lozh	Off-state output current	V _{IH} = 2V	V _O = 2.4V			50	μΑ
los	Output short-circuit current *	V _{CC} = MAX,		-40		-100	mA
¹ CC	Supply current	V _{CC} = MAX, Outputs open	S531 S532		105 90	160 140	mA


^{*}Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Switching Characteristics V_{CC} = 5 V, T_A = 25°C


SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load/Waveforms)	MIN	S531 TYP	MAX	MIN	S532 TYP	MAX	UNIT
fMAX	Maximum Clock frequency					75	100		MHz
t _{PLH}	Data to Output delay			7	12				ns
t _{PHL}	Data to Output delay			7	12				ns
t _{PLH}	Ol- 1 (O-t- t t- t- t- dalay	C_L = 15pF R_L = 280 Ω	1	7	14	100	8	15	ns
t _{PHL}	Clock/Gate to output delay			12	18		11	17	ns
^t PZL	Output Frankla dalay			11	18		11	18	ns
tpzH	Output Enable delay			8	15		8	15	ns
tPLZ	Output Disable delay	C 5pE P 2800		8	12		7	12	ns
^t PHZ	Output Disable delay	$C_L = 5pF$ $R_L = 280\Omega$		6	9		5	9	ns

'S531 Timing Diagrams

'S532 Timing Diagrams




Test Load




* The "TEST POINT" is driven by the output under test, and observed by instrumentation.

OUTPUT

Test Waveforms





Propagation Delay

V_T = 1.3 V

Enable and Disable

- NOTES: A. C_L includes probe and jig capacitance.
 - B. All diodes are 1N916 or 1N3064.
 - C. For Series 54/74S, $R_0 = 1K$, $V_T = 1.5 V$.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - E. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
 - F. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, $Z_{OUT}=50\Omega$ and: For Series 54/74S, tp ≤ 2.5 ns, tp ≤ 2.5 ns. For Series 54/74LS and PALs, tp ≤ 15 ns. tp ≤ 6 ns.
 - G. When measuring propagation delay times of 3-state outputs, switches S1 and S2 are closed.

8-Bit Latch, 8-Bit Register with Inverting, 32 mA Outputs

SN74S535 SN74S536

Features/Benefits

- Inverting outputs
- High-drive capability (IOI = 32 mA)
- . Three-state outputs drive bus lines
- 20-pin SKINNYDIP® saves space
- · 8-bit data path matches byte boundaries
- · Hysteresis improves noise margin
- . Low current PNP inputs reduce loading
- Ideal for microprocessor interface
- Pin-compatible with SN74S533/4 can be a direct replacement when high-drive capability is required

Description

In addition to the standard S and LS latches and registers, Monolithic Memories provides increased output sink current (I_{OL}) from the standard Schottky I_{OL} of 20 mA to an improved 32 mA; also, inverting outputs instead of the standard noninverting outputs.

The higher IOI is intended for upgrading systems which pres-


Function Tables

'S535 8-Bit Latch (Inverting)

ŌĒ	G D	Q
L	н н	L
L	H L	н
L	L X	Q_0
Н	l x x	Z

Logic Symbols

'S535 8-Bit Latch (Inverting)



Ordering Information

PART NUMBER	PKG	TEMP	POLARITY	TYPE	POWER
SN74S535	N,J	Com	Invert	Latch	e e
SN74S536	N,J	Com	invert	Register	3

ently satisfy 32-mA requirements with the SN54/74365/366/367/368 hex buffers. The inverting outputs are intended for bus applications that require inversion as in interfacing the Am2901A 4-bit slice to an assertive low.

The latch passes eight bits of data from the inputs (D) to the outputs (Q) when the gate (G) is high. The data is "latched" when the gate (G) goes low. The register loads eight bits of input data and passes it to the output on the rising edge of the clock.


The three-state outputs are active when \overline{OE} is low, and high-impedance when \overline{OE} is high. Schmitt-trigger buffers at the gate/clock inputs improve system noise margin by providing typically 400 mV of hysteresis.

All of the 8-bit devices are packaged in the popular 20-pin SKINNYDIP®.

'S536 8-Bit Register (Inverting)

	_		
ŌĒ	СК	D	Q
L	1	Н	L
L	1	L	Н
L	LorHor	X	Q_0
н	X	X	7

'S536 8-Bit Register (Inverting)





SKINNYDIP® is a registered trademark of Monolithic Memories.

TWX: 910-338-2376


Monolithic MM Memories


IEEE Symbols





Die Configurations





Die Size: 66x106 mil²

Absolute Maximum Ratings

Supply voltage V _{CC}	/
Input voltage	/
Off-state output voltage	/
Storage temperature -65° to +150°C	

Operating Conditions

SYMBOL	PARA	METER		MIN	COMMERCIAL TYP	MAX	UNIT
v _{cc}	Supply voltage			4.75	5	5.25	٧
TA	Operating free air temperature			0		75	°C
	Width of Clock/Enable	High		6	6		
t _w	Width of Clock/Enable	Low		7.3	7.3		ns
	Catura tima	S535		01	Of		
t _{su}	Setup time	S536	¥U.	5t	51		ns
	Hald time	S535		101	10↓		
t _h	Hold time	S536		51	21		ns

Electrical Maximum Ratings Over Operating Conditions

04400					COMMERCIA	\L	
SYMBOL	PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
VIL	Low-level input voltage					0.8	V
VIH	High-level input voltage			2			V
V _{IC}	Input clamp voltage	V _{CC} = MIN	I _I = -18mA			-1.2	V
1 _L	Low-level input current	V _{CC} = MAX	V ₁ = 0.5V			-0.25	mA
¹ IH	High-level input current	V _{CC} = MAX	V _I = 2.7V			50	μΑ
Ч	Maximum input current	V _{CC} = MAX	V ₁ = 5.5V			1	mA
V _{OL}	Low-level output voltage	V _{CC} = MIN V _{IL} = 0.8V V _{IH} = 2V	I _{OL} = 32mA			0.5	V
V _{ОН}	High-level output voltage	V _{CC} = MAX V _{IL} = 0.8V V _{IH} = 2V	I _{OH} = -6.5mA	2.4	3.1		V
lozL	04	V _{CC} = MIN. V _{IL} = 0.8V	V _O = 0.5V			-50	μΑ
lozh	Off-state output current	V _{IH} = 2V	V _O = 2.4V			50	μΑ
los	Output short-circuit current *	v _{CC}	54.5	-40		-100	mA
	Supply current	V _{CC} = MAX	S535		105	160	mA
ICC .	Supply culterit	Outputs open	S536		90	140	mA


^{*}Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.


Switching Charcteristics $V_{CC} = 5 V$, $T_A = 25 ^{\circ}C$

SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load/Waveforms)	S535 MIN TYP MAX	S536 MIN TYP	MAX	UNIT
fMAX	Maximum Clock frequency			75 100		MHz
^t PLH	Data to Output delay		9 18			ns
tPHL	Data to Output delay		5 16			ns
t _{PLH}	Clask/Eachle to autout delay	$C_L = 15pF$ $R_L = 280\Omega$	12 22	11	20	ns
^t PHL	Clock/Enable to output delay		7 20	8	18	ns
^t PZL	Output Enghis dalay		11 20	11	20	ns
^t PZH	Output Enable delay		8 17	8	17	ns
tPLZ	Output Disable delay	C ₁ = 5pF R ₁ = 280Ω	8 16	7	16	ns
t _{PHZ}	Output Disable delay	$C_L = 5pF$ $R_L = 280\Omega$	6 13	5	13	ns


'S535 Timing Diagrams

'S536 Timing Diagrams






Test Load




* The "TEST POINT" is driven by the output under test, and observed by instrumentation.

Test Waveforms



Propagation Delay



Enable and Disable

- NOTES: A. C_L includes probe and jig capacitance.
 - B. All diodes are 1N916 or 1N3064.
 - C. For Series 54/74S, RO = 1K, VT = 1.5 V.
 - D. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - E. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
 - F. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_{OUT} = 50Ω and: For Series 54/74S, $t_R \leq$ 2.5 ns. $t_F \leq$ 2.5 ns. $t_F \leq$ 6 ns.
 - G. When measuring propagation delay times of 3-state outputs, switches S1 and S2 are closed.

8-Bit Dynamic-RAM Drivers with Three-State Outputs

FOR MORE DETAIL SEE SECTION 8

SN54/74S700/-1 SN54/74S730/-1 SN54/74S731/-1 SN54/74S734/-1

Features/Benefits:

- Provides MOS voltage levels for 16 K and 64 K D-RAMs
- Undershoot of low-going output is less than -0.5 V
- · Large capacitive drive capability
- · Symmetric rise and fall times due to balanced output impedance
- · Glitch-free outputs at power-up and power-down
- 20-pin SKINNYDIP® saves space
- · 8-bit data path matches byte boundaries
- 'S730/734 are exact replacement for the Am2965/66
- 'S700/730/731/734 are pin-compatible with 'S210/240/241/244, and can replace them in many applications
- 'S700-1/730-1/731-1/734-1 have a larger resistor in the output stage for better undershoot protection
- Commercial devices are specified at $V_{CC} \pm 10\%$.

Description:

The 'S700, 'S730, 'S731, and 'S734 are buffers that can drive multiple address and control lines of MOS dynamic RAMs. The 'S700 and 'S730 are inverting drivers and the 'S731 and 'S734 are non-inverting drivers. The 'S700/731 are pin-compatible with the 'S210/241 and have complementary enables. The 'S730 is pin-compatible with the 'S240 and an exact replacement for the Am2965. The 'S734 is pin-compatible with the 'S244 and an exact replacement for the Am2966.

These devices have been designed with an additional internal resistor in the lower output driver transistor circuit, unlike regular 8-bit buffers. This resistor serves two purposes: it causes a slower fall time for a high-to-low transition, and it limits the undershoot without the use of an external series resistor.

The 'S700, 'S730, 'S731, and 'S734 have been designed to drive the highly-capacitive input lines of dynamic RAMs. The drivers provide a guaranteed V_{OH} of V_{CC} - 1.15 volts, limit undershoot

Ordering Information

PART NUMBER	PKG	TEMP	ENABLE	POLARITY	POWER
SN54S700/-1	J,W,L	Mil	High-	ver .	
SN74S700/-1	N,J	Com	Low	Invert	
SN54S730/-1	J,W,L	Mil	Low	invert	
SN74S730/-1	N,J	Com	LOW		S
SN54S731/-1	J,W,L	Mil	High-)
SN74S731/-1	N,J	Com	Low	Non-	
SN54S734/-1	J,W,L	Mil	Low	Invert	
SN74S734/-1	N,J	Com	Low		


to 0.5V, and exhibit a rise time symmetrical to their fall time by having balanced outputs. These features enhance dynamic RAM performance.


For a better-controlled undershoot for lightly capacitive-loaded circuits the 'S700-1, 'S730-1, 'S731-1 and 'S734-1 provide a larger resistor in the lower output stage. Also an improved undershoot volatge of -0.3 V is provided in the 'S700-1 series.


A typical fully-loaded-board dynamic-RAM array consists of 4 banks of dynamic-RAM memory. Each bank has its own \overline{RAS} and \overline{CAS} , but has identical address lines. The \overline{RAS} and \overline{CAS} inputs to the array can come from one driver, reducing the skew between the \overline{RAS} and \overline{CAS} signals. Also, only one driver is needed to drive eight address lines of a dynamic RAM. The propagation delays are specified for 50pf and 500pf load capacitances, and the commercial-range specifications are extended to $V_{CC} \pm 10\%$.

All of the octal devices are packaged in the popular 20-pin SKINNYDIP $^{\mbox{\tiny M}}.$

Logic Symbols







SKINNYDIP® is a registered trademark of Monolithic Memories.

Monolithic MM Memories

8-Bit Diagnostic Register SN54/74S818

FOR MORE DETAIL SEE SECTION 12

Features/Benefits

- High-drive capability: I_{OL} = 32 mA (Com), 24 mA (Mil)
- . Assists on-line and off-line system diagnostic testing
- . Swaps the content of shadow register and output register
- · Shadow register for diagnostic testing
- Edge-triggered "D" registers
- Cascadable for wide control words for use in microprogramming
- Features RAM write-back for writable control store initialization
- PNP inputs for low-input current
- 24-pin SKINNYDIP® saves space

Applications

- Register for microprogram control store
- Status register
- Data register
- Instruction register
- Address register
- · Interrupt mask register
- · Pipeline register
- · General purpose register
- Parallel-serial/Serial-parallel converter

Description

The SN54/74S818 is an 8-bit register with diagnostic features. There is a shadow register in each diagnostic register. Diagnostic data is shifted in serially into the shadow register (S7-S0), while the output register is loaded with either the content of the shadow register or the input data (D7-D0). Moreover, D7-D0 can also be used as the outputs from the shadow register to the data bus, while the outputs (B7-B0) can also be converted to inputs when disabled.

Ordering Information

PART NUMBER	PACKAGE	TEMPERATURE
SN54S818	JS,F,L	Mil
SN74S818	NS,JS	Com

NOTE: L package here is L28. The other packages are 24-pin.

REGISTER

B7-B0

Function Table

INPUTS				OUTPUTS				SEE
MODE	SDI	CLK	DCLK	B7-B0	S7-S0	SDO	OPERATION	FIG.
L	Х	1	*	Bn ← Dn	HOLD	S7	Load output register from input bus	1
L	X	* .		HOLD	Sn← Sn-1 S0← SDI	S7	Shift shadow register data	2
L	x	1	1	Bn ← Dn	Sn ← Sn-1 S0 ← SDI	S7	Load output register from input bus while shifting shadow register data	1 & 2
Н	Х	1	*	Bn ← Sn	HOLD	SDI	Load output register from shadow register	2,3,4
Н	L	*	t	HOLD	Sn ← Bn	SDI	Load shadow register from output bus	3
Н	L	1	t	Bn ← Sn	Sn ← Bn	SDI	Swap shadow register and output register	
н	н	*	t	HOLD	HOLD	SDI	Enable D7-D0 as outputs for RAM write-back	4


^{*} Clock must be steady or falling

SKINNYDIP® is a registered trademark of Monolithic Memories


TWX: 910-338-2376 2175 Mission College Blvd. Santa Clara, CA 95054-1592 Tel: (408) 970-9700 TWX: 910-338-2374




Test Load



LOAD CIRCUIT FOR THREE-STATE OUTPUTS




LOAD CIRCUIT FOR BI-STATE TOTEM-POLE OUTPUTS




* The "TEST POINT" is driven by the output under test and observed by instrumentation.

LOAD CIRCUIT FOR OPEN-COLLECTOR OUTPUTS


Test Waveforms




SETUP AND HOLD



PULSE WIDTH



PROPAGATION DELAY



ENABLE AND DISABLE

- NOTES: A. C_L includes probe and jig capacitance.
 - B. All diodes are 1N916 or 1N3064.
 - C. For Series 54/74S, $R_O=1K$, $V_T=1.5V$.

 For Series 54/74LS, $R_O=5K$, $V_T=1.3V$ excepting 54/74LS310, 340, 341, 344.

 For Series 54/74LS310/340/341/344 $R_O=5K$, $V_T=V_{T+}=1.7$ V for low-to-high input transition. For Series 54/74LS310/340/341/344 $R_O=5K$, $V_T=V_{T-}=0.9$ V for low-to-high input transition.
 - D. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when
 - disabled by the output control.

 E. In the examples above, the phase relationships between inputs and outputs have been
 - chosen arbitrarily. F. All input pulses are supplied by generators having the following characteristics: PRR $\leq 1 \, \text{MHz}$, $Z_{\text{out}} = 50 \Omega$ and:

For Series 54/74S, $t_R \le 2.5 \,\text{ns}$, $t_F \le 2.5 \,\text{ns}$.

For Series 54/74LS and PALs, $t_R \le 15$ ns, $t_F \le 6$ ns.

G. When measuring propagation delay times of 3-state outputs, switches S1 and S2 are closed.

	그는 그를 가는 그는 그는 그는 그를 그를 그는 그를 그를 그는 그를 그를 그를 그를 그 그를 그를 그를 그를 그 그를 그를 그를 그를	
2	Military Products Division	
3	PROM	
4	PLE™.	(1944년 1 2 5년년) 4 125년 - 42년 (1944년) 1945년 (1944년)
5	PAL®/HAL® Circuits	
6	System Building Blocks/HMSI™	
7	FIFO	
8	Memory Support	
9	Arithmetic Elements and Logic	
10	Multipliers/Dividers	
11	8-Bit Interface	
12	Double-Density PLUS™ Interface	
13	ECL10KH	
12	General Information	
15	Advanced Information	
16	Package Drawings	
Account to the second second second	그는 사람들도 보는 그 이 모든 그들은 그들은 그래 시간에서 모든 아이를 다 살아가고 있다면 하는 것이 없어 살아 없었다. 점점 살아서 하는 이 사람들은 사람들이 모든 사람들이 되었다.	

Representatives/Distributors

Introduction

Table of ContentsDOUBLE-DENSITY PLUS™ INTERFACE

DOODEL DENO.		702
Contents for Section 12 12-2	SN54/74LS652	8-Bit Bus Front-Loading-Latch
Double-Density PLUS Selection Guide 12-2	2	Transceiver 12-47
Small But Mighty; New Components Give You		8-Bit Bus Front-Loading-Latch
More Logic in Less Chips 12-3	3	Transceiver 12-47
SN54/74LS245 8-Bit Buffer Transceiver 12-6	SN54/74LS654	8-Bit Bus Front-Loading-Latch
SN54/74LS645 8-Bit Buffer Transceiver 12-10)	Transceiver 12-47
SN54/74LS645-1 8-Bit Buffer Transceiver 12-10	SN54/74LS548	8-Bit Two-Stage
SN54/74LS546 8-Bit Bus Register Transceiver 12-14		Pipelined Register/Latch 12-62
SN54/74LS547 8-Bit Bus Register Transceiver 12-14	SN54/74LS549	8-Bit Two-Stage
SN54/74LS566 8-Bit Bus Register Transceiver 12-14	,	Pipelined Register/Latch 12-62
SN54/74LS567 8-Bit Bus Register Transceiver 12-14	SN54/74LS793	8-Bit Latch/Register
SN54/74LS646 8-Bit Bus Front-Loading-Latch		with Readback 12-74
Transceiver 12-34	SN54/74LS794	8-Bit Latch/Register
SN54/74LS647 8-Bit Bus Front-Loading-Latch		with Readback 12-74
Transceiver 12-34	SN74S818	8-Bit Diagnostic Register 12-79
SN54/74LS648 8-Bit Bus Front-Loading-Latch	54/74ACT646	8-Bit Bus Front-Loading Latch Transceivers
Transceiver	54/74ACT648	Advanced CMOS-TTL Compatible 12-91
SN54/74LS649 8-Bit Bus Front-Loading-Latch	54/74ACT651	8-Bit Bus Front-Loading Latch Transceivers
Transceiver	54/74ACT652	Advanced CMOS-TTL Compatible 12-102
SN54/74LS651 8-Bit Bus Front-Loading-Latch		
Transcriver 12.4	,	


Double-Density PLUS™ Selection Guide

PART NUMBER		P	ART DESCRIP	TION			OUTDUT	IOL(COM
COMMERCIAL	MILITARY	ARCHITECTURE	FUNCTION	FEATURE	POWER	POLARITY	ARITY OUTPUT	
74LS245	54LS245							
74LS645	54LS645		Buffer	Direction control				24 mA
74LS645-1	, <u> </u>	in the second of		Control		Noninvert		48 mA
74LS546	54LS546						T h	
74LS566	54LS566	en e	Register	Independent		Invert	Three-state	20 4
74LS547	54LS547			enable controls		Noninvert		32 mA
74LS567	54LS567	e Profes	Latch		Invert	N S _j		
74LS646	54LS646				LS		7 1 1	
74LS647	54LS647			Direction		Noninvert	Open-collector	1
74LS648	54LS648	Transceiver		control			Three-state	
74LS649	54LS649					Invert	Open-collector	1
74LS651	54LS651							24 mA
74LS652	54LS652		Front-loading latch	Independent enable controls	ere eran ere jass In	Noninvert	Three-state	
74LS653	54LS653					Invert	A: Open-collector	1
74LS654	54LS654			18 N.			B: Three-state	
74ACT646	54ACT646		2 - 5 - 6	Direction		Noninvert		
74ACT648	54ACT648			control	01400			12 mA
74ACT651	54ACT651			Independent	CMOS	Invert		12 MA
74ACT652	54ACT652			enable controls				
74LS793	54LS793	Deadheat	Latch	Readback			Three-state	24 mA
74LS794	54LS794	Readback	Desiste	enable control	LS	Naminus		24 MA
74LS548	54LS548	Two-stage	Register	Input, Output	LS	Noninvert		
74LS549	54LS549	pipeline	Latch	individual select controls				32 mA
74\$818	54\$818	Diagnostic	Register	Mode controls	S			

Small But Mighty; New Components Give You More Logic in Less Chips*

Chuck Hastings and Suneel Rajpal

Interface circuits are generally thought of as unglamorous bread-and-butter items. They have the humble role of being the "glue" which holds digital systems together. Contemporary custom-LSI wizards often claim to be on the point of getting rid of all these bothersome little low-complexity circuits, and yet more interface circuits are sold with each passing year. According to recent estimates, during 1983 the personal computer industry alone consumed one-fourth as many interface circuits as all users consumed during 1982. Figure 1 graphically portrays a realistic scenario for interface for the next few years - everything else will shrink. so interface will grab an increasing share of board area in the future!



What this means to you is that, if interface does its part and does some shrinking too, you'll get some major shrinkage in your overall system. Interface is low-complexity stuff to start with, and over the years it has stubbornly resisted being shrunk. Nonetheless, today Monolithic Memories offers a broad line of interface parts which arose from commonly-encountered circumstances, and which — where they fit your design — shrink parts count by a factor of 2:1. Unsurprisingly, they are called "Double-Density PLUS Interface." Actually, under optimal conditions certain of these parts can shrink your parts count by as much as 4:1.

Double-Density PLUS™ Interface can do wonders to compress the physical size of your logic. Consider, for example, a simple sychronous cross-connection between two 8-bit microprocessor buses, capable of transferring information in either direction one byte at time. This crossconnection can be implemented using two 'LS374 8-bit

noninverting registers, connected "back-to-back" - that is, each 'LS374 has all of its eight outputs tied respectively to the eight inputs of the other one. Together, these two parts total 40 pins and 2 $(0.6^*1.1) = 2(0.66) = 1.32$ square inches, allowing for 100 mils end clearance and 300 mils side clearance as is common practice in board layout.



TO COMPRESS THE PHYSICAL SIZE OF YOUR LOGIC ...

You may notice that, when these two parts are considered as a functional block, far fewer than 40 pins go to the outside world; there are only the 16 data pins corresponding to the two 8-bit buses, two clock pins, two output-enable pins, and power and ground. Now, since Monolithic Memories also noticed back-to-back 'LS374s as an attractive low-pin-count combination a couple of years ago, today you have the option of replacing both of these 'LS374's with a single 24-pin, 300-mil "SKINNYDIP®" 'LS546, which takes up only (0.6*1.3) = 0.78 square inches of your board — slightly more than half as much board area as the two 'LS374s. To summarize:

DESIGN	BOA	RD AREA	WIRE ENDS		
SOLUTION	Sq. In.	Normalized	Pin Count	Normalized	
Two 'LS374s	1.32	1.00	40	1.00	
One 'LS546	0.78	0.59	24	0.60	

Table 1. Board Area and Wire Savings Using 'LS546

*Note: This article is a portion of Monolithic Memories Conference Paper CP-112, which may be found in its entirety in the second edition of the Systems Design Handbook.

SKINNYDIP® is a registered trademark of Monolithic Memories.

TWX: 910-338-2376




Figure 1. Logic Distribution on a Typical Board

You also pick up some other benefits along the way making this swap. The two registers within the 'LS546 are appreciably faster than the 'LS374s, and also have a higher output drive — 32 mA sinking current instead of 24 mA. The 'LS546 and 'LS566 have clock enables which operate independently for each register. The 'LS546 also has a cleaned-up "structured" pinout with the 8 pins for each data bus together, each bus having its own side of the 24-pin dual-inline package.

The 'LS546 is comprised of two non-inverting edge-triggered registers. If you are dealing with assertive-low buses and need inverting registers, use an 'LS566. If you prefer latches to registers, use either an 'LS547 (non-inverting) or an 'LS567 (inverting). All of these parts have a common "backto-back" internal architecture, as shown in Figure 2.




Figure 2. The 546/547/566/567 Block Diagram

Two more families of back-to-back parts also come in the same pinout: the 'LS646/7/8/9 family, and the 'LS651/2/3/4 family. These differ from each other in enable structure; the 'LS646 et. al. have a "direction-control line" so that you can't perform certain operations on both sides of the part simultaneously, whereas the 'LS651 et. al. have generally independent operations on both sides. In each of these families there are two non-inverting parts and two inverting parts; in each case, there is a three-state part and an open-collector part. All of the parts from both families are comprised of "front-loading-latch" individual elements (see



BACK-TO-BACK CONFIGURATION

Figure 3); a front-loading latch is an edge-triggered flipflop in parallel with a buffer, so that the data can be piped through the buffer to reach the output rapidly and then can be *subsequently* recorded in the flipflop. It is also possible, in a front-loading-latch structure, to pipe data temporarily around the flipflop to the output without *ever* recording it in the flipflop. The 'LS646/7/8/9 feature hysteresis on their data inputs as well as on their control inputs, which makes them function well in high-noise environments. The 'LS653/4 are open-collector in one direction, but three-state in the other direction.




Figure 3. The '646-Series/'651-Series Block Diagram

Then there are two "readback" parts, which consists of a latch or register back-to-back with a buffer: the 'LS793 readback latch, and the 'LS794 readback register. Both of these are just 20-pin, and hence offer a full 2:1 saving in board area as well as in parts count. They have structured pinouts compatible with those of the 'LS573 and 'LS574, but a very different internal architecture; each of the 8 elements (latch or flipflop) has 2 outputs, one of which is totem-pole and goes to the presumed "output pin" of that element, and the other of which is three-state and goes back to the "input pin" for the element (see Figure 4). Thus, it is possible to read the contents of an 'LS793 or 'LS794 from its *input* lines by enabling its three-state outputs.




Figure 4. The '793/'794 Block Diagram

The 'LS793 and 'LS794 are intended for use in decentralized systems, for instance industrial-control systems in which a large number of slowly-changing setpoints and displays are under the control of a central microprocessor. The readback feature permits reading one of these, updating it, and replacing it. Without the readback feature, the system would have to keep a *redundant* copy of the setpoint or display value in main memory, which could cause additional system overhead due to the time-slicing of the microprocessor's activities, or even due to virtual-memory page-faulting in larger systems. Moreover, there is the reliability issue of whether the alleged redundant copy always agrees exactly with the real thing out there in the register controlling the actuator or the display, and what happens whenever it doesn't.

CONFIGURATION	BUFFERS	LATCHES	REGISTERS
Back-to-Back B/L/R	'245(244) '645/-1('244)	'547('373) '567('533)	'546('374) '566('534)
Back-to-Back Front-Loading Latches			'646/7('374) '648/9('534) '652/4('374 '651/3('534)
Readback B/L/R		'793('373)	'794('374)

Table 2. The Back-to-Back and Other Double-Density PLUS Interface Products from Monolithic Memories

Note that the bracketed part numbers represent the element inside the Double-Density PLUS Interface. For example, a '245 can replace two '244s, a '547 can replace two '533s, and a '546 can replace two '374s. The same holds true for the '646 and '651 series. However the '793/794 are the equivalent of a '373/'374 and a readback buffer such as a '244.

Although they are not brand-new parts, it should also be mentioned that the 'LS245 and 'LS640/1/2/3/4/5 (and their "-1" high-drive options) are likewise in principle Double-Density PLUS™ Interface parts with a back-to-back architecture.

Table 2 is a summary of the back-to-back Double-Density PLUS™ Interface presently available from Monolithic Memories.

Two other common and intuitively-plausible combinations of a couple of 8-bit latches or registers are "nose-to-tail" (one after the other), and "side-by-side" (alternate). If two registers are used in a nose-to-tail combination, for instance, data from the inputs enters the first register when it is clocked, and the outputs of the first register are the inputs of the second register, and thus the same data finally reach the outputs of the combination when the second register is subsequently clocked. And, if two registers are used in a side-by-side combination, their inputs come from the same input bus, and their outputs go to the same output bus, but they can be controlled separately and the output bus can be driven from either one.

Although the nose-to-tail configuration and the side-by-side configuration seem quite different, with the provision of some internal multiplexing the same Double-Density PLUS™ Interface part can satisfy both requirements. Such a part is called a pipeline — register or latch, as the case may be. The internal architecture of a two-level pipeline is shown in Figure 5.




Figure 5. The '548/9 Block Diagram

The 'LS548, with the edge-triggered registers, and the 'LS549, with latches, follow the Figure 5 block diagram exactly. Their pinouts resemble those of 'LS546, 'LS646, and 'LS651 families. Their speeds are similar, and they also feature 32-mA-I_{OL} outputs.

Typical applications for Double-Density PLUS Interface include computer peripherals, minicomputers, and microcomputers. Applications for the open-collector parts are in the telecommunication and games areas. The drive of these parts enables them to drive heavily-loaded buses, and flat cables.

8-Bit Buffer Transceiver SN54/74LS245

Features/Benefits

- Three-state outputs drive bus lines
- Low current PNP inputs reduce loading
- Symmetric equal driving capability in each direction
- 20-pin SKINNYDIP® saves space
- 8-bit data path matches byte boundaries
- Ideal for microprocessor interface
- • Pin-compatible with SN54/74LS645 — improved speed, I_{IL} and I_{OZL} specifications

Ordering Information

PART NUMBER	TYPE	TEMP	POLARITY	POWER
SN54LS245	J,L,W	Mil	Non-	1.0
SN74LS245	N,J	Com	invert	LS

Description


These 8-bit bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation minimizes external timing requirements.

The device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The enable input (\overline{E}) can be used to disable the device so that the buses are effectively isolated.


All of the 8-bit devices are packaged in the popular 20-pin SKINNYDIP.

Function Table

ENABLE E	DIRECTION CONTROL DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
H		Isolated



IEEE Symbol



SKINNYDIP® is a registered trademark of Monolithic Memories.

TWX: 910-338-2376

Monolithic MMI Memories

Absolute Maximum Ratings

Supply voltage V _{CC}	7.0 V
Input voltage	7.0 V
Off-state output voltage	5.5 V
Storage temperature -65° to +1	50° C

Operating Conditions

SYMBOL	PARAMETER		MILITARY			COMMERCIAL		
STMBOL	FANAMETEN	MIN	MIN TYP MAX MIN TYP M		MAX	UNIT		
V _{CC}	Supply voltage	4.5	5	5.5	4.75	5	5.25	٧
TA	Operating free-air temperature	-55		125	0		75	°C

Electrical Characteristics Over Operating Conditions

SYMBOL	DADAS	AETED	TEST OO	NOITIONS	M	ILITA	RY	CO	MMER	CIAL	11817
STMBUL	PARAN	MEIER	IESI CO	TEST CONDITIONS		TYP	MAX	MIN	TYP	MAX	UNIT
٧ _{IL}	Low-level inpu	t voltage					0.7		***************************************	0.8	V
VIH	High-level inpu	ut voltage			2			2			V
V _{IC}	Input clamp vo	oltage	V _{CC} = MIN,	I _I = -18mA			-1.5			-1.5	٧
ΔV _T	Hysteresis (V	Γ ₊ -V _{T_}) A or B	V _{CC} = MIN		0.2	0.4		0.2	0.4		٧
1 _L	Low-level inpu	t current	V _{CC} = MAX,	V ₁ = 0.4V		78 - 11.	-0.2			-0.2	mA
ΊΗ	High-level inpu	ut current	V _{CC} = MAX,	V ₁ = 2.7V			20			20	μΑ
11	Maximum input current	A or B	V _{CC} = MAX,	V ₁ = 5.5V V ₁ = 7.0V			0.1			0.1	mA
v _{OL}	Low-level outp	out voltage	V _{CC} = MIN, V _{IL} = MAX,	I _{OL} = 12mA		0.25	0.4		0.25	0.4	V
OL.			V _{IH} = 2V	I _{OL} = 24mA					0.35	0.5	
			V _{CC} = MIN,	I _{OH} = -3mA	2.4	3.4		2.4	3.4		
Vон	High-level outp	out voltage	V _{IL} = MAX,	I _{OH} = -12mA	2			2			V
			V _{IH} = 2V	I _{OH} = -15mA				2			
lozL	Off-state outpu	it current	V _{CC} = MAX, V _{IL} = MAX,	V _O = 0.4V			-200			-200	μΑ
lozh			V _{IH} = 2V	V _O = 2.7V			20			20	μΑ
los	Output short-c	ircuit current *	V _{CC} = MAX		-40		-225	-40		-225	mΑ
		Outputs High				48	70		48	70	
lcc l	C Supply Outputs Low VCC = MAX, O		Outputs open		62	90		62	90	mA	
		Outputs Disabled				64	95		64	95	


^{*}Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Switching Characteristics V_{CC} = 5 V, T_A = 25°C

SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load/Waveforms)	A to B DIRE	CTION MAX	B to A DIRE	CTION MAX	UNIT
^t PLH	Data to Output delay		8	12	8	12	ns
t _{PHL}	Data to Output delay	0 - 45-5 B - 6670	8	12	8	12	ns
t _{PZL}	Outro A Frankla dala	$C_L = 45pF R_L = 667\Omega$	27	40	27	40	ns
t _{PZH}	Output Enable delay		25	40	25	40	ns
^t PLZ	Outro A Disable dele	0 - 5-5 D - 0070	15	25	15	25	ns
^t PHZ	Output Disable delay	$C_L = 5pF R_L = 667\Omega$	15	25	15	25	ns


Die Configuration






Die Size: 65x111 mil²

Test Load



Test Waveforms



OUTPUT CONTROL (Low-level ńν **tPLZ** enabling) -tpzL S1 and 4 5V S2 closed S1 closed WAVEFORM 1 1.5V S2 open (See Note D) VOL tPHZ 0.5V de termination de la company de la compa 0.5V ¥ VOH WAVEFORM 2 1.50 S1 open S2 closed S1 and (See Note D) OV S2 closed

Propagation Delay

VT = 1.3 V

Enable and Disable

NOTES: A. C_L includes probe and jig capacitance.

- B. All diodes are 1N916 or 1N3064.
- C. For Series 54/74LS, R_O = 5K, V_T = 1.3 V.
- D. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- E. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
- F. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_{OUT} = 50Ω and: For Series 54/74S, tp \leq 2.5 ns, tp \leq 2.5 ns. For Series 54/74LS and PALs, tp \leq 15 ns. tp \leq 6 ns.
- G. When measuring propagation delay times of 3-state outputs, switches S1 and S2 are closed.

8-Bit Buffer Transceivers \$N54/74L\$645 \$N74L\$645-1

Features/Benefits

- Three-state outputs drive bus lines
- . Low current PNP inputs reduce loading
- Symmetric equal driving capability in each direction
- 20-pin SKINNYDIP® saves space
- 8-bit data path matches byte boundaries
- Ideal for microprocessor interface
- SN74LS645-1 rated at I_{OL} = 48 mA

Ordering Information

PART NUMBER	TYPE	TEMP	POLARITY	POWER
SN54LS645	J,L,W	Mil	Non-	
SN74LS645	N,J	Com	invert	LS
SN74LS645-1	J	Com	T IIIVert	

Description

These 8-bit bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation minimizes external timing requirements.


The device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The enable input (E) can be used to disable the device so that the buses are effectively isolated.

All of the 8-bit devices are packaged in the popular 20-pin SKINNYDIP.


Function Table

	ENABLE Ē	DIRECTION CONTROL DIR	OPERATION
	L	L	B data to A bus
i	L	н	A data to B bus
	Н	, X	Isolated

Logic Symbol



IEEE Symbol



Absolute Maximum Ratings

Supply voltage V _{CC}	7.0 V	1
Input voltage		1
Off-state output voltage	5.5 V	
Storage temperature	65° to +150° C	;

Operating Conditions

SYMBOL		MILITARY			COMMERCIAL			UNIT	
STMBUL		PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNII
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	٧
TA	Operating free-air te	mperature	-55	N.	125	0		75	°C

Electrical Characteristics Over Operating Conditions

0/44001					M	ILITA	RY	CO	MMER	CIAL		
SYMBOL	PAR	AMETER	TEST CO	TEST CONDITIONS			MAX	MIN	MIN TYP MAX		UNIT	
VIL	Low-level inp	ut voltage					0.5			0.6	V	
V _{IH}	High-level inp	ut voltage			2	Q.		2			V	
V _{IC}	Input clamp v	oltage	V _{CC} = MIN,	I _I = -18mA			-1.5			-1.5	V	
	Hysteresis (V	T ₊ -V _{T_}) A or B	V _{CC} = MIN		0.1	0.4		0.2	0.4		V	
1 _L	Low-level inp	ut current	V _{CC} = MAX,	V _I = 0.4V			-0.4			-0.4	mA	
ЧН	High-level inp	out current	V _{CC} = MAX,	V ₁ = 2.7V			20			20	μΑ	
l _l	Maximum	A or E	3 V MAY	V _I = 5.5V			0.1	9.0		0.1		
	input current DIR or		$V_{CC} = MAX$ $V_{I} = 7V$				0.1			0.1	mA	
	Low-level output voltage		V _{CC} = MIN,	I _{OL} = 12mA	<i>b</i>	0.25	0.4		0.25	0.4		
V _{OL}			V _{IL} = MAX,	I _{OL} = 24mA		No.			0.35	0.5	V	
			V _{IH} = 2V	I _{OL} = 48mA†	# 1 h				0.4	0.5		
	High-level output voltage		V _{CC} = MIN,	I _{OH} = -3mA	2.4	3.4		2.4	3.4			
VOH			V _{IL} = MAX,	I _{OH} = -12mA	2						V	
			V _{IH} = 2V I _{OH} = -15mA					2			<u> </u>	
IOZL	Off-state outp	ut current	V _{CC} = MAX, V _{IL} = MAX,	V _O = 0.4V			-400			-400	μΑ	
^I OZH	on out out		V _{IH} = 2V	V _O = 2.7V			20			20	μΑ	
los	Output short-	circuit current *	V _{CC} = MAX		-4 0	3.75 30.75	-225	-40		-225	mA	
		Outputs High				48	70		48	70		
'cc	Supply Current	Outputs Low	V _{CC} = MAX, C	Outputs open		62	90		62	90	mA	
		Outputs Disabled				64	95		64	95		

^{*}Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.


Switching Characteristics V_{CC} = 5 V, T_A = 25°C

SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load/Waveforms)	A TO B DIRECTION MIN TYP MAX			B TO A DIRECTION			UNIT
tPLH	Data to Output dolay			8	15		8	15	ns
tPHL	Data to Output delay	C _L = 45pF R _L = 667Ω		11	15		11	15	ns
t _{PZL}	Output Enghla dalay			31	40		31	40	ns
^t PZH	Output Enable delay			26	40		26	40	ns
t _{PLZ}		0 5-5 0 - 0070		15	25		15	25	ns
^t PHZ	Output Disable delay	$C_L = 5pF R_L = 667\Omega$		15	25		15	25	ns

[†]This specification applies only to the SN74LS645-1.


Die Configuration

'LS645, 'LS645-1




Die Size: 65x111 mil²

Test Load



Test Waveforms



NOTES: A. C_L includes probe and jig capacitance.

- B. All diodes are 1N916 or 1N3064.
- C. For Series 54/74LS, R_O = 5K, V_T = 1.3 V.
- D. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- E. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
- F. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_{OUT} = 50Ω and: For Series 54/74S, tp \leq 2.5 ns, tp \leq 2.5 ns. For Series 54/74LS and PALs, tp \leq 15 ns. tp \leq 6 ns.
- G. When measuring propagation delay times of 3-state outputs, switches S1 and S2 are closed.

12

8-Bit Bus Register Transceivers and Latch Transceivers SN54/74LS546 SN54/74LS547 SN54/74LS566 SN54/74LS567

Features/Benefits

- · Bidirectional transceivers utilizing registers or latches
- Faster than other LS-TTL registers/latches
- Independent registers/latches for A bus and B bus
- Data can be swapped between internal registers/latches
- 8-bit data paths match byte boundaries
- 'LS546/547/566/567 can replace two 'LS374/373/534/533
- Independent clock/gate enables for rank A and rank B
- High drive capability: IOI = 32 mA (COM), 24 mA (MIL)
- 24-pin SKINNYDIP® saves space
- · Three-state outputs drive bus lines
- The clock, clock-enable, and latch-enable inputs typically have 300 mV hysteresis

There are independent clock and clock enable controls for the two directions namely CKA, CKB, CKEA, CKEB for 'LS546/ 'LS566, and independent gate enable control GA1, GA2, GB1 and GB2 for 'LS547/'LS567. The CKA/B and CKEA/B can control the internal registers A/B to load data or hold data. Similarly, the GA1, GA2, GB1 and GB2 can govern the internal latches, A/B to pass or hold data.

Description

These devices are comprised of a pair of 8-bit registers ('LS546. 'LS566), or a pair of 8-bit latches ('LS547, 'LS567).

The direction of operation is controlled by OEAB and OEBA. When OEAB is Low and OEBA is High, the operation of the registers/latches is A-to-B direction; when OEAB is High and OEBA is low, the operation of the registers/latches is B-to-A direction; when OEAB and OEBA both are High, the A, B buses both are inputs, data will be stored into registers/latches; when OEAB and OEBA both are Low, the A, B buses both are outputs, data will transfer from internal registers/latches to A, B buses.

There are independent clock and clock enable controls for the two directions: namely CKA, CKB, CKEA and CKEB for 'LS546/'LS566, and independent gate enable control GA1, GA2, GB1 and GB2 for 'LS547/'LS567. The CKA/B and CKEA/B can control the internal registers A/B to load data or hold data. Similarly, the GA1, GA2, GB1 and GB2 govern the internal latches, A/B to pass or hold data.


The 'LS546/'547 provide non-inverting polarity; the 'LS566/'LS567 provide inverting polarity. The 'LS546/'LS547/'LS566/'LS567 all have 3-state outputs, and have 32-mA output drive IOI (COM) over the commercial temperature range and 24-mA output drive IOI (MIL), over the military temperature range.


All of the devices are packaged in the popular 24-pin SKIN-NYDIP package.


Ordering Information


PART NUMBER	PACKAGE	TEMPERATURE	POLARITY	TYPE	POWER
SN54LS546	JS, W, L	Mil		Di.	
SN74LS546	NS, JS	Com		Register	
SN54LS547	JS, W, L		Non-invert	Latab	
SN74LS547	NS, JS	Com		Latch	
SN54LS566	JS, W, L	Mil	Fig. 1. Cash San	Denistan	LS
SN74LS566	NS, JS	Com	grand a lag transport	Register	
SN54LS567	JS, W, L	Mil	Invert	Lotob	
SN74LS567	NS, JS	Com		Latch	

NOTE: L package here is L28. The other packages are 24-pin.











Block Diagrams


'LS546 (Non-inverting)




'LS547 (Non-inverting)




'LS566 (Inverting)





'LS567 (Inverting)




IEEE Symbols









Function Table Nomenclature Description

A0-A7:

Eight input/output pins on the A side.

B0-B7:

Eight input/output pins on the B side.

γ.

Hor L state irrelevant ("Don't Care" conditions).

GA1/GA2:

Gate enables for rank A of 'LS547/'LS567.

GB1/GB2:

Gate enables for rank B of 'LS547/'LS567.

QoA/QoB:

Previous data of the internal rank A/B.

GA1	GA2	RANK A	GB1	GB2	RANK B
L	L	Enabled (Flush)	L	L	Enabled (Flush)
L	L	Enabled (Flush)	L	Н	Disabled (Freeze)
L	L	Enabled (Flush)	Н	X	Enabled (Flush)
L	Н	Disabled (Freeze)	Н	X	Enabled (Flush)
L	Н	Disabled (Freeze)	L	L	Enabled (Flush)
L	Н	Disabled (Freeze)	L	Н	Disabled (Freeze)
н	x	Enabled (Flush)	L	L	Enabled (Flush)
н х		Enabled (Flush)	L	Н	Disabled (Freeze)
Н	x	Enabled (Flush)	Н	×	Enabled (Flush)

	the second second second	
: Clock enable for		

CKA/CKB:

Clock for rank A/B of 'LS546/'LS566.

UC:

H or L or ↓ case (nonclocked operation).

t:

Positive edge of CK causes clocking, if clock

enable is asserted.

CKA	CKEA	RANK A	СКВ	CKEB	RANK B
UC	х	Disabled	UC	х	Disabled
1.	L	Enabled	1	L	Enabled
1	L	Enabled	1	Н	Disabled
†	Н	Disabled	1	L	Enabled
1	Н	Disabled	t.	Н	Disabled

OEAB:


To enable the A-to-B operation.

OEBA:

To enable the B-to-A operation.

OEAB	OEBA	OPERATION DIRECTION
L	L	A, B buses both are outputs (Transfer stored data to bus stored)
L	Н	A-to-B
Н	L	B-to-A
Н	Н	A, B buses both are inputs (storage)

Pin Configuration



OPERATION	DIRECTION CONTROL		DAT	A I/O	BLOCK DIAGRAM		GATE ENABLE (A)		RANK A	GATE ENABLE (B)		RANK B
O' EIIA I ON	OEAB	OEBA	A0-A7	B0-B7	DLOOK DIP	IGITAIN .	CKA	CKEA	nank a	СКВ	CKEB	HAIR D
							UC	Х	QoA	UC	Х	QoB
	5 199		2.00				UC	Х	QoA	1	L	B bus
					A		UC	X	QoA	1	Н	QoB
					BUS [RANK	1	L	A bus	UC	Х	QoB
Storage	Н	н	Input	Input	· │ ┌─┐└	В	1	L	A bus	1	L	B bus
					RANK A		t	L	A bus	1	Н	QoB
						B BUS	1	Н	QoA	UC	Х	QoB
							1	Н	QoA	t	L	B bus
			100				1	Н	QoA	1	Н	QoB
						Property of	UC	X	QoA	UC	X	QoB
	1, 1, 1						UC	X	QoA	t	L	B bus
				e, tr	A BUS F		UC	Х	QoA	1	Н	QoB
			Output			RANK B	1	L	Rank B	UC	X	QoB
B-to-A Operation	Н	i Little	of	Input	RANK		1	L	Rank B	t ·	L	B bus
Operation		1 199	Rank B			В	1	L	Rank B	S. T	Н	QoB
						BUS	1	Н	QoA	UC	х	QoB
							1	Н	QoA	1	L	B bus
							1	Н	QoA	ı	H	QoB
							UC	X	QoA	UC	X	QoB
							UC	Х	QoA	t	L	Rank A
		-	100		A CA THE STATE OF		UC	Х	QoA	1	Н	QoB
				Output	BUS	RANK B	1	L	A bus	UC	X	QoB
A-to-B Operation	L	Н	Input	of	RANK	<u>-</u>	1	L	A bus	t	L	Rank A
Operation	71-11			Rank A	A A	- -}	1	L	A bus	1	Н	QoB
						BUS	t	Н	QoA	UC	Х	QoB
Section 5							t	Н	QoA	t	L	Rank A
							1	Н	QoA	1	Н	QoB
							UC	X	QoA	uc	X	QoB
							UC	X	QoA	t	L	Rank A
					A Bus F		UC	X	QoA	t	Н	QoB
Transfer			Output	Output	F	RANK B	t	L	Rank B	UC	Х	QoB
Stored	L	L	of	of	RANK		t	L	Rank B	1	L	Rank A
Data			Rank B	Rank A	A		1	L	Rank B	Ť	Н	QoB
						BUS	T T	Н	QoA	UC	х	QoB
							1	Н	QoA	t	L	Rank A
	11-22			Tivas.			1	Н	QoA	1	Н	QoB

OPERATION		CTION	DAT	A I/O	BLOCK DIAGRAM		ATE SLE (A)	RANK A	GATE ENABLE (B)		RANK B
	OEAB	OEBA	A0-A7	B0-B7	DEGOK BIAGILAM	GA1	GA2		GB1	GB2	MAIN D
						L	Н	QoA	L	Н	QoB
						L	Н	QoA	Н	Х	B bus
	4				A BUS	L	Н	QoA	Х	L	B bus
					BUS RANK B	Н	X	A bus	L	Н	QoB
Storage	Н	Н	Input	Input	RANK	Н	Х	A bus	Н	Х	B bus
					 	Н	х	A bus	Х	L	B bus
					BUS	X	L	A bus	, L	Н	QoB
						X	L	A bus	Н	Х	B bus
						X	L	A bus	Х	L	B bus
						L	Н	QoA	L	Н	QoB
						L	Н	QoA	Н	X	B bus
						L	Н	QoA	Х	L	B bus
			Output	out	A BUS RANK	Н	Х	Rank B	L	Н	QoB
B-to-A Operation	Н	L	of	Input		Н	Х	Rank B	Н	Х	B bus
Opoidilon	3 - 1		Rank B	3	RANK A	н	Х	Rank B	Х	L	B bus
					BUS	Х	L	Rank B	L	Н	QoB
Arg M			100			Х	L	Rank B	Н	Х	B bus
	28 15 44 1 1 1					Х	L	Rank B	Х	L	B bus
7.3.						L	Н	QoA	L	Н	QoB
	e e la companya di seriesa di ser Ny faranza di seriesa					L	Н	QoA	Н	X	Rank A
					A Bus	L	Н	QoA	X	L	Rank A
				Output	BUS RANK B ◀┐	Н	х	A bus	L	Н	QoB
A-to-B Operation	L	н	Input	of	RANK	Н	х	A bus	Н	Х	Rank A
Орогалон				Rank A		Н	Х	A bus	Х	L	Rank A
					BUS	Х	L	A bus	L	Н	QoB
			1			X	L	A bus	Н	Х	Rank A
						X	L	A bus	Х	L	Rank A
						L	Н	QoA	L	Н	QoB
						L	Н	QoA	Н	Х	Rank A
					A BUS	L	Н	QoA	Х	L	Rank A
Transfer			Output	Output	RANK B	Н	Х	Rank B	L	Н	QoB
Stored	L	L	of	of	RANK	H*.	х	Rank B	Н	х	Rank A
Data			Rank B	Rank A	A B BUS	H*	Х	Rank B	Х	L	Rank A
					BUS	х	L	Rank B	L	Н	QoB
							L	Rank B	Н	Х	Rank A
						X*	L	Rank B	Х	L	Rank A

^{*} NOTE: These controls for OEAB, OEBA, GA1, GA2, GB1 and GB2 can cause race conditions.

OPERATION	DIRECTION CONTROL		DAT	A I/O	BLOCK DIAGRAM		OCK BLE (A)	RANK A	CLOCK ENABLE (B)		RANK B
OFERATION	OEAB	OEBA	A0-A7	B0-B7	BLOCK DIAGRAM	CKA	CKEA	DANNA	СКВ	CKEB	NAIN L
						UC	Х	QoA	uc	Х	QoB
						UC	Х	QoA	t	L	B bus
			a Sy		A BUS	UC	Х	QoA	t	Н	QoB
					RANK	1	L	A bus	UC	Х	QoB
Storage	Н	Н	Input	Input		1	, L	A bus	1	L	B bus
					RANK A	1	L	A bus	1	Н	QoB
					BUS	t	Н	QoA	UC	Х	QoB
						1	Н	QoA	t	L	B bus
						1	Н	QoA	t	Н	QoB
			1.34			UC	Х	QoA	UC	X	QoB
		1.5				UC	Х	QoA	1. 1	L	B bus
					A	UC	Х	QoA	i t	Н	QoB
			0		BUS RANK	1	L	Rank B	UC	X	QoB
B-to-A	Н	L	Output of	Input		1	L	Rank B	1	L	B bus
Operation			Rank B		RANK	1	L	Rank B	1	Н	QoB
					Bus	1	Н	QoA	UC	X	QoB
						1	Н	QoA	1	L	B bus
						1	Н	QoA	1	Н	QoB
						UC	X	QoA	UC	Х	QoB
						uc	X	QoA	1	L	Rank A
					A	UC	X	QoA	1	Н	QoB
				0	BUS RANK	1	L	A bus	UC	X	QoB
A-to-B	L	Н	Input	Output of	B	t	L	A bus	1	L	Rank A
Operation				Rank A	RANK A DO	1	L	A bus	1	Н	QoB
					BUS	t	Н	QoA	UC	X	QoB
						1	Н	QoA	1	L	Rank A
			1 3 3 3 4			1	Н	QoA	1	Н	QoB
						UC	X	QoA	UC	Х	QoB
						UC	X	QoA	1	L	Rank A
						UC	X	QoA	1	Н	QoB
					BUS RANK	1	L	Rank B	UC	X	QoB
Transfer Stored	E A L.	L	Output of	of	В	1	L	Rank B	1	L	Rank A
Data			Rank B		RANK A	1	L	Rank B	1	H	QoB
			■ BUS	1	Н	QoA	UC	X	QoB		
						1	Н	QoA	1	T L	Rank A
						1	Н	QoA	1	H	QoB

OPERATION	DIRECTION CONTROL		DATA I/O		BLOCK DIAGRAM	1	ATE BLE (A)	RANK A	GATE ENABLE (B)		RANK E
OI LIIAIIOIT	OEAB	OEBA	A0-A7	B0-B7	DECOK DIAGNAM	GA1	GA2	I I AIVIN A	GB1	GB2	, partic
						L	Н	QoA	L	Н	QoB
						L	Н	QoA	Н	Х	B bus
	1.00				A BUS	L	Н	QoA	Х	L	B bus
	н				BUS RANK B	Н	X.	A bus	L	Н	QoB
Storage		Ĥ	Input	Input	RANK	Н	Х	A bus	Н	Х	B bus
					A	Н	Х	A bus	X	L	B bus
					BUS	Х	L	A bus	L	Н	QoB
						X	L	A bus	Н	Х	B bus
						Х	L	A bus	Х	L	B bus
						L	Н	QoA	L	Н	QoB
						L	Н	QoA	Н	X	B bus
					A BUS	L	Н	QoA	х	L	B bus
B-to-A Operation			Output		RANK B	Н	Х	Rank B	L	н	QoB
	Н	L	of .	Input	RANK	Н	Х	Rank B	Н	Х	B bus
			Rank B			Н	х	Rank B	Х	L	B bus
					BUS	Х	L	Rank B	L	н	QoB
						Х	L	Rank B	Н	Х	B bus
						Х	L	Rank B	Х	L	B bus
		Н		Output of Rank A		L	Н	QoA	L	Н	QoB
						L	Н	QoA	н	Х	Rank A
					A BUS	L	Н	QoA	Х	L	Rank A
			Input		RANK B	Н	Х	A bus	L	Н	QoB
A-to-B Operation	L				RANK	Н	Х	A bus	Н	Х	Rank A
					A Do B	Н	Х	A bus	Х	L	Rank A
					BUS	X	L	A bus	L	Н	QoB
						Х	L	A bus	Н	Х	Rank A
						Х	L	A bus	х	L	Rank A
						L	Н	QoA	L	н	QoB
						L	Н	QoA	Н	Х	Rank A
					A BUS	L	н	QoA	Х	L	Rank A
Transfer			Output	Output	BUS RANK B	Н	Х	Rank B	L	Н	QoB
Stored	L	L	of	of	RANK	H*	Х	Rank B	Н	Х	Rank A
Data			Hank B	Rank A		Н*	Х	Rank B	Х	L	Rank A
					BUS	Х	L	Rank B	L	Н	QoB
						X*	L	Rank B	Н	Х	Rank A
						X*	L	Rank B	Х	L	Rank A

^{*} NOTE: These controls for OEAB, OEBA, GA1, GA2, GB1 and GB2 can cause race conditions.

SN54/74LS546 SN54/74LS547 SN54/74LS566 SN54/74LS567

Absolute Maximum Ratings

Supply voltage V _{CC}	7.0 V
Input voltage	7.0 V
Off-state output voltage	5.5 V
Storage temperature ——65° to +	

Operating Conditions

SYMBOL	PA	RAMETER			MIN	IILITA TYP	RY MAX		MER TYP	CIAL MAX	UNIT
v _{CC}	Supply voltage	·			4.5	5	5.5	4.75	5	5.25	V
TA	Operating free-air tempera	ture			-55		125	0		75	°C
		11 OF 46 11 OF 66	High	CK	11			8			
-	Width of clock/gate	'LS546, 'LS566	Low	СК	19			15]
™		'LS547, 'LS567	High	GA1,GB1	10			8			ns
			Low	GA2,GB2	18			16			
i i	Setup time	'LS546	CKA, C	СКВ	141			111			
		'LS547	GA1, 0	GB1	51		5↓				
		L3347	GA2, 0	3B2	151		7	151			ns
T _{su}		'LS566	CKA, CKB		141			111			113
0.7		'LS567	GA1, 0	BB1	131			13↓			
45.00		23307	GA2, GB2		221			221		1	
		'LS546	CKA,	СКВ	01			O†			
		'LS547	GA1, 0	GB1	131			13↓]
T .	Hold time	L3347	GA2, C	BB2	51			51			ns
T _h	Hold tillle	'LS566	CKA, (СКВ	01			Ot			115
		'LS567	GA1, 0	BB1	111			11↓			
		L3301	GA2, GB2		51			51			
T _{suce}	Setup time for CKEA, CKE	B, ('LS546, 'LS566	only)		151			111			ns
T _{hce}	Hold time for CKEA, CKEB	('LS546, 'LS566 o	nly)		51			41			ns

[†] the arrow indicates the transition of the clock/gate input used for reference:

for the low-to-high transitions.

for the high-to-low transitions.

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAME	TER	TEST CO	NDITIONS		ILITARY TYP MAX		ERCIAL P MAX	UNIT
VIL	Low-level input v	oltage				0.8		0.8	V
V _{IH}	High-level input	/oltage					2		V
V _{IC}	Input clamp volta	ıge	V _{CC} = MIN I _I = -18 mA			-1.5		-1.5	V
1	Low-level input current		V _{CC} = MAX	A or B		-250		-250	μΑ
IL.			V _I = 0.4 V	All others	-400		-400		μ,
ΊΗ	High-level input	current	V _{CC} = MAX	V _I = 2.7 V		20		20	μΑ
L	Maximum input	A or B $V_{CC} = MAX$ $V_I = 5.5 V$		0.1			mA		
tr.	current	All others	VCC - IVIAA	V _I = 7.0 V		0.1			
	Low-level		V _{CC} = MIN V _{IL} = MAX	I _{OL} = 24 mA		0.5			V
V _{OL}	output voltage VIL - N	V _{IL} = IVIAX V _{IH} = 2V	I _{OL} = 32 mA			0.35 0.5			
	High-level VCC = MII	V _{CC} = MIN V _{IL} = MAX	I _{OH} = -1 mA	2.4 3.4					
VOH	output voltage		V _{IL} = MAX V _{IH} = 2V	I _{OH} = -2.6 mA			2.4 3.1		V
lozL	044 - 1-1-1			V _O = 0.4 V	-250 20			-250	
lozh	Off-state output of	current	V _{CC} = MAX	V _O = 2.4 V				20	μΑ
los	Output short-circuit current* V _{CC}		V _{CC} = MAX		-30	-130	-30	-130	mA
				'LS546		180		180	
	Supply current		V _{CC} = MAX	'LS547	1.7.5	180		180	
lcc			Outputs open	'LS566		180		180	mA
				'LS567	180		180		

^{*} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

SN54/74LS546 SN54/74LS547

Switching Characteristics Over Operating Conditions

	e de la companya de l	To December 1995	MILI	TARY	СОММІ	ERCIAL	
SYMBOL	PARAMETER	TEST CONDITIONS	'LS546 MIN MAX	'LS547 MIN MAX	'LS546 MIN MAX	'LS547 MIN MAX	UNIT
fMAX	Maximum clock frequency		33		43		MHz
t _{PLH} /t _{PHL}	CK to output delay ('LS546 only)	C _L = 45 pF R _L = 280 Ω	26		21		ns
t _{PLH} /t _{PHL}	GA1, GA2, GB1 or GB2 to output delay ('LS547 only)	OE = L		27		24	ns
t _{PLH} /t _{PHL}	Data D to output delay ('LS547 only)			23		18	ns
^t PZL ^{/t} PZH	Output enable delay	C _L = 45 pF R _L = 280 Ω	25	25	21	21	ns
^t PLZ ^{/t} PHZ	Output disable delay	C _L = 5 pF R _L = 280 Ω	22	22	19	19	ns

Switching Characteristics $V_{CC} = 5 \text{ V}, T_A = 25 ^{\circ}\text{C}$

SYMBOL	PARAMETER	TEST CONDITIONS	'LS546 MIN MAX	'LS547 MIN MAX	UNIT
fMAX	Maximum clock frequency		50		MHz
^t PLH ^{/t} PHL	CK to output delay ('LS546 only)		19		ns
^t PLH ^{/t} PHL	GA1, GA2, GB1 or GB2 to output delay ('LS547 only)	$C_L = 45 \text{ pF} R_L = 280 \Omega$ $\overline{\text{OE}} = L$		23	ns
tPLH/tPHL	Data D to output delay ('LS547 only)			17	ns
tPZL/tPZH	Output enable delay	C _L = 45 pF R _L = 280 Ω	19	19	ns
^t PLZ ^{/t} PHZ	Output disable delay	C _L = 5 pF R _L = 280 Ω	17	17	ns


Switching Characteristics Over Operating Conditions

			MILI	TARY	СОММ	ERCIAL	UNIT
SYMBOL	PARAMETER	TEST CONDITIONS	'LS566 MIN MAX	'LS567 MIN MAX	'LS566 MIN MAX	'LS567 MIN MAX	
fMAX	Maximum clock frequency		33		43		MHz
t _{PLH} /t _{PHL}	CK to output delay ('LS566 only)	C _L = 45 pF R _L = 280 Ω	26		21		ns
t _{PLH} /t _{PHL}	GA1, GA2, GB1 or GB2 to output delay ('LS567 only)	OE = L		26		24	ns
t _{PLH} /t _{PHL}	Data D to output delay ('LS567 only)			29		23	ns
^t PZL ^{/t} PZH	Output enable delay	$C_L = 45 \text{ pF} R_L = 280 \Omega$	25	25	21	21	ns
^t PLZ ^{/t} PHZ	Output disable delay	C _L = 5 pF R _L = 280 Ω	22	22	19	19	ns


Switching Characteristics V_{CC} = 5 V, T_A = 25°C

SYMBOL	PARAMETER	TEST CONDITIONS	'LS566 MIN MAX	'LS567 MIN MAX	UNIT
f _{MAX}	Maximum clock frequency		50		MHz
^t PLH ^{/t} PHL	CK to output delay ('LS566 only)		19		ns
t _{PLH} /t _{PHL}	GA1, GA2, GB1 or GB2 to output delay ('LS567 only)	$C_L = 45 \text{ pF} R_L = 280 \Omega$ $\overline{OE} = L$		21	ns
t _{PLH} /t _{PHL}	Data D to output delay ('LS567 only)			19	ns
tPZL/tPZH	Output enable delay	C_L = 45 pF R_L = 280 Ω	19	19	ns
^t PLZ ^{/t} PHZ	Output disable delay	C _L = 5 pF R _L = 280 Ω	17	17	ns


Definition of Waveforms




Definition of Waveforms








Test Load



* The "TEST POINT" is driven by the output under test, and observed by instrumentation.




ENABLE AND DISABLE


NOTES: A. C₁ includes probe and jig capacitance.

- B. All diodes are 1N916 or 1N3064.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.


 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
- E. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_{out} = 50 Ω and $t_R \leq$ 15 ns $t_F \leq$ 6 ns.
- F. When measuring propagation delay times of 3-state outputs, switches S1 and S2 are closed.


Die Configurations





Die Size: 100x147 mil²





8-Bit Bus Front-Loading-Latch **Transceivers**

SN54/74LS646 SN54/74LS648

SN54/74LS647 SN54/74LS649

Features/Benefits

- · Bidirectional bus transceivers and registers
- . Independent registers for A and B buses
- · Real-time data transfer or stored data transfer
- 24-pin SKINNYDIP® saves space
- 8-bit data path matches byte boundaries
- Three-state or open-collector outputs drive bus lines

Ordering Information

PART NUMBER	PKG	ТЕМР	POLARITY	O/P	POWER
SN54LS646	JS,W,L	Mil		0	
SN74LS646	NS,JS	Com	Non-	3-state	
SN54LS647	JS,W,L	Mil	invert	Open-	
SN74LS647	NS,JS	Com		collector	
SN54LS648	JS,W,L	Mil		0 -4-4-	LS
SN74LS648	NS,JS	Com	lavant	3-state	
SN54LS649	JS,W,L	Mil	Invert	Open-	
SN74LS649	NS,JS	Com		collector	

NOTE: L package here is L28. The other packages are 24-pin.

Description

The 8-bit bus transceivers with 3-state ('LS646, 'LS648) or opencollector ('LS647, 'LS649) outputs have 16 D-type flip-flops and multiplexers. The bus-oriented pinout of the parts is shown in the Pin Configuration. The internal gate-level hardware configurations for the 'LS646/647 and 'LS648/649 are given in their respective Logic Diagrams. The basic repeated element, consisting of an edge-triggered flip-flop paralleled with a bypassing path or "feed-through" into a two-way mux, is sometimes called a "frontloading latch."


A pair of multiplexers are used to distribute two bytes of data through the part. The data-routing combinations offered by the multiplexers provide flexibility in directing data to or from either bus, and/or either register. Data is loaded into registers A or B upon the rising edge of the appropriate clock signals. CKA clocks register A, which receives data from the B bus directly at its inputs. Similarly, CKB clocks register B, which has the A bus available directly at its inputs. Control of the multiplexers is provided by two select lines (one per register), SRA and SRB. Command of the outputs is performed by enable line E, and direction line DIR.

When E is High data from the buses can be stored into register A and B. When \overline{E} is Low and DIR is High, the direction of operation is from A to B; when E and DIR are LOW, the direction of operation is from B to A.

SRA is used to select between register A and the B bus, and then to route the data to a controlled buffer connected to the A bus. Likewise, SRB selects between register B and the A bus, and then routes the data to the B bus through a controlled buffer.

Pin Configuration


'LS646/647/648/649 8-Bit Bus Front-Loading-Latch Transceivers



Logic Diagrams


SN54/74LS646

'LS646/647 (Non-Inverting)




* For the 'LS646 devices, the A and B bus outputs are 3-state. For the 'LS647 devices, the A and B bus outputs are open-collector.


'LS648/649 (Inverting)





* For the 'LS648 devices, the A and B bus outputs are 3-state. For the 'LS649 devices, the A and B bus outputs are open-collector.

IEEE Symbols










Block Diagrams

'LS646/647 (Non-Inverting)

A BUS СКВ REGISTER DATA SELECT MUX MUX DATA SELECT REGISTER CKA B BUS

'LS648/649 (Inverting)



* For the 'LS646/648 devices, the A and B bus outputs are 3-state. For the 'LS647/649 devices, the A and B bus outputs are open-collector.

Function Table Nomenclature Description

Ē:

To enable the A-to-B or B-to-A operation.

To select the direction of operation.

Ē	DIR	OPERATION DIRECTION
L	L	B-to-A
L	Н	A-to-B
Н	X	A and B buses both are inputs (storage)

SRA/SRB: To select the output data coming from the A/B

register if SRA/SRB is a High level; otherwise,

directly from the input data bus.

A0-A7: Eight input/output pins on the A side.

B0-B7: Eight input/output pins on the B side.

CKA/CKB: Clock for Register A/B.

X: H or L state irrelevant ("Don't Care" conditions).

1: Positive edge of CK causes clocking, if clock enable

is asserted.

UC: H or L or L case (nonclocked operation).

RGTR: Register.

Bus Operation for 'LS646/647

OPERATION		CON	TROL		DAT	A I/O	DI OOK DIA ODATA		OCK BLE	11.0040/047
OPERATION	Ē	DIR	SRA	SRB	A0-A7	B0-B7	BLOCK DIAGRAM	CKA	СКВ	'LS646/647
	1.41		. 6 .				A []	UC	UC	No operation
	et t						BUS RGTR	UC	1	Real time A bus data → RGTR B
Storage	Н	Х	Х	х	Input	Input	RGTR B B	ıt	UC	Real time B bus data → RGTR A
, No.							СКВ СКА	1	2	Real time A bus data → RGTR B Real time B bus data → RGTR A
17 17 1								UC	UC	Real time B bus data → A bus
Real time							BUS RGTR	UC	1	Real time B bus data → A bus Real time B bus data → RGTR B
B-to-A	L	L	L	X	Output	Input	RGTR B BUS	1	UC	Real time B bus data → A bus Real time B bus data → RGTR A
Operation				se se	Engly on the co	ta i tyri e	CKB CKA	t	1.	Real time B bus data — A bus Real time B bus data — RGTR A Real time B bus data — RGTR B
								UC	UC	RGTR A data → A bus
Stored data					y Grand Carl	ing no	BUS RGTR	UC	t	RGTR A data → A bus RGTR A data → RGTR B
B-to-A	L	L	н	x	Output	Input	RGTR B BUS	1	uc	Real time B bus data → RGTR A RGTR A data → A bus
Operation							СКВ СКА	1	1	Real time B bus data → RGTR A RGTR A data → A bus RGTR A data → RGTR B
	41.441							UC	UC	Real time A bus data - B bus
Real time			niga. Paga	i i i i i i jeda		Mile No	BUS RGTR A	UC	1.	Real time A bus data → B bus Real time A bus data → RGTR B
A-to-B	L	Н	x	Ĺ	Input	Output	RGTR	1	uc	Real time A bus data → B bus Real time A bus data → RGTR A
Operation			r se të par e i	1 - 61 113 - 9	ida) nga nyaét		CKB CKA		1 × 5€ + 1 21 • 1 31 • 1.	Real time A bus data → B bus Real time A bus data → RGTR A Real time A bus data → RGTR B
			a politic				Liber Committee	UC	UC	RGTR B data → B bus
Stored data						9.4	BUS RGTR	uc	- 16 g	Real time A bus data → RGTR B RGTR B data → B bus
A-to-B	L	Н	х	Н	Input	Output	RGTR	1	uc	RGTR B data → B bus RGTR B data → RGTR A
Operation		· .					BUS CKA	1	t	Real time A bus data → RGTR B RGTR B data → B bus RGTR B data → RGTR A

Bus Operation for 'LS648/649

OPERATION		CON	TROL		DATA I/O		BLOCK DIAGRAM		DCK BLE	'LS648/649
OPERATION	Ē	DIR	SRA	SRB	A0-A7	B0-B7	BLOCK DIAGRAM	CKA	СКВ	L3040/049
								UC	UC	No operation
							BUS RGTR	UC	t	Real time A bus data → RGTR E
Storage	Н	X	x	х	Input	Input	RGTR B	1	uc	Real time B bus data → RGTR A
							CKB CKA	t	1	Real time A bus data → RGTR E Real time B bus data → RGTR A
								UC	UC	Real time B bus data → A bus
Real time							BUS RGTR A	uc	1	Real time $\overline{\underline{B}}$ bus data \rightarrow A bus Real time $\overline{\underline{B}}$ bus data \rightarrow RGTR $\overline{\underline{B}}$
B-to-A	L	L	L	х	Output	Input	RGTR B	1	uc	Real time B bus data → A bus Real time B bus data → RGTR A
Operation							CKB CKA	1	• !	Real time B bus data → A bus Real time B bus data → RGTR A Real time B bus data → RGTR B
								UC	UC	RGTR A data → A bus
Stored data							A BUS RGTR	uc	1	RGTR Ā data → A bus RGTR Ā data → RGTR B
B-to-A	L	L	н	х	Output	Input	RGTR B BUS	1	uc	Real time B bus data → RGTR A RGTR Ā data → A bus
Operation							скв ска	t	1	Real time B bus data → RGTR A RGTR Ā data → A bus RGTR Ā data → RGTR B
								UC	uc	Real time A bus data → B bus
Real time							BUS RGTR	uc	1	Real time A bus data → B bus Real time A bus data → RGTR E
A-to-B	L	н	х	L	Input	Output	RGTR B	1	UC	Real time $\overline{\underline{A}}$ bus data \rightarrow B bus Real time $\overline{\underline{A}}$ bus data \rightarrow RGTR $\underline{\underline{A}}$
Operation							CKB CKA	1	1	Real time A bus data → B bus Real time A bus data → RGTR A Real time A bus data → RGTR E
								uc	UC	RGTR B data → B bus
Stored data							A BUS RGTR A	uc	t,	Real time A bus data → RGTR B RGTR B data → B bus
A-to-B	L	н	x	H	Input	Output	RGTR B B B DUE	ı	UC	RGTR B data → B bus RGTR B data → RGTR A
Operation							BUS	ı	1	Real time A bus data → RGTR E RGTR B data → B bus RGTR B data → RGTR A

SN54/74LS646 SN54/74LS648

Absolute Maximum Ratings

Supply voltage, V _{CC}	 	7.0 V
Off-state output voltage	 	5.5 V

Operating Conditions

SYMBOL		ARAMETER	MIN	ILITA TYP	RY MAX	COI	MMER TYP	CIAL MAX	UNIT
VCC	Supply voltage	en e	4.5	5	5.5	4.75	5	5.25	٧
TA	Operating free air tempe	rature	-55		125	0		75	°C
	VAC data of all and	High	20			20			
t _w	Width of clock	Low	20			20			ns
	Cohin Aima	'LS646	20 t			20 1			
^t su	Setup time	'LS648	20 1			20 t			ns
		'LS646	0 1			0 1			
^t h	Hold time	'LS648	0 1			0 1			ns
^I ОН	High-level output curren				-12			-15	mA
loL	Low-level output current				12			24	mA

^{1 \} The arrow indicates the transition of the clock input used for reference. 1 for the low-to-high transitions. 1 for the high-to-low transitions.

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMET	ER		TEST	CONDITIONS		ILITAI TYP			MER(UNIT	
VIL	Low-level input vo	ltage						0.7			0.8	V	
V _{IH}	High-level input ve	oltage			-	2			2			٧	
V _{IC}	Input clamp voltag	je	V _{CC}	= MIN	I _I = -18 mA			-1.5			-1.5	٧	
∆ VT	Hysteresis (V _{T+} -V	T-)	V _{CC} =	MIN	1	0.1	0.4		0.2	0.4		٧	
կլու	Low-level input cu	ırrent	VCC	= MAX	V _I = 0.4 V			-0.4			-0.4	mΑ	
I _{IH}	High-level input c	urrent	VCC	= MAX	V _I = 2.7 V			20			20	μΑ	
Ιį	Maximum input	A or B	Vooi	= MAX	V _I = 5.5 V			0.1			0.1	mA	
'	current	All others			V _I = 7. V]		0.1			0.1	1117.	
V	The surface of the section of the se		V _{CC}	= MIN = MAX = 2 V	I _{OL} = 12 mA		0.25	0.4		0.25	0.4		
VOL	Low-level output v	ronage	VIH	= MAX = 2 V	I _{OL} = 24 mA					0.35	0.5	V	
	I link in all and a	14	Vcc	= MIN	I _{OH} = -3 mA	2.4	3.4		2.4	3.4			
VOH	High-level output	voitage	VIL	= MAX = 2 V	IOH = MAX	2			2 .			V	
lozL	6			= MAX = MAX = 2 V	V _O = 0.4 V	. The same		-400			-400	μА	
lozh	Off-state output c	urrent	VIH !	= 2 V	V _O = 2.7 V			20			20	μΑ	
los	Output short-circu	uit current*		= MAX		-40		-225	-40		-225	mA	
					Outputs High			145			145		
	ar elimination of the property of a			'LS- 646	Outputs Low		. 1 10 00 00	165		51.00	165	-6-	
			VCC=	i .	Outputs Disabled			165			165	mA	
lcc	Supply current		V _{CC} =		Outputs High			145			145	IIIA	
			1	'LS- 648	Outputs Low			165			165		
				0.10	Outputs Disabled			165			165		

^{*} Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

Switching Characteristics V_{CC} = 5 V, T_A = 25°C

SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load/Waveforms)	'LS646 MIN MAX	'LS648 MIN MAX	UNIT
^t PLH	Data to output delay		18	18	ns
^t PHL	Data to output delay		20	25	ns
^t PLH	Clock to output delay		25	25	ns
t _{PHL}	Clock to output delay		35	40	ns
t _{PLH}	Select to output delay	$C_1 = 45pF R_1 = 667\Omega$	40	55	ns
t _{PHL}	(data input High)	O[- 450F N[- 66/11	35	40	ns
^t PLH	Select to output delay		50	40	ns
t _{PHL}	(data input Low)		25	40	ns
^t PZL	Output enable delay		65	55	ns
^t PZH	Output enable delay		55	50	ns
t _{PLZ}	Output disable delay	C - 505 D - 6670	35	35	ns
^t PHZ	Output disable delay	$C_L = 5pF R_L = 667\Omega$	35	45	ns
t _{PŽL}	Direction enable delay	C - 45pF B - 6670	60	45	ns
^t PZH	Direction enable delay	$C_L = 45pF$ $R_L = 667\Omega$	45	40	ns
^t PLZ	Direction disable delay	C 50E D 6670	30	30	ns
^t PHZ	Direction disable delay	$C_L = 5pF R_L = 667\Omega$	30	35	ns

Switching Characteristics Over Operating Range

		TEST CONDITIONS	M	IL .	C		
SYMBOL	PARAMETER	(See Test Load/Waveforms)	'LS646 MIN MAX	'LS648 MIN MAX	'LS646 MIN MAX	'LS648 MIN MAX	UNIT
^t PLH	Data to output delev		25	18	25	18	ns
^t PHL	Data to output delay		25	25	25	25	ns
t _{PLH}	Clock to outsit dolor.		28	25	28	25	ns
t _{PHL}	Clock to output delay		35	40	35	40	ns
t _{PLH}	Select to output delay †	O - 4555 B - 6670	40	55	40	55	ns
t _{PHL}	(data input High)	$C_L = 45pF R_L = 667\Omega$	35	40	35	40	ns
t _{PLH}	Select to output delay †		50	40	50	40	ns
t _{PHL}	(data input Low)		30	40	30	40	ns
tPZL	0.45.4.5.515.4515.		65	55	65	55	ns
t _{PZH}	Output enable delay		55	50	55	50	ns
t _{PLZ}	0.44 disable data.	0 5 5 0 0070	45	35	45	35	ns
t _{PHZ}	Output disable delay	$C_L = 5pF$ $R_L = 667\Omega$	45	50	45	50	ns
tPZL	Direction analysis dalay	0 - 45-5 B - 0070	60	45	60	45	ns
t _{PZH}	Direction enable delay	$C_L = 45pF$ $R_L = 667\Omega$	45	40	45	40	ns
t _{PLZ}	Direction disable delay	O - 5-5 D - 2220	40	30	40	30	ns
t _{PHZ}	Direction disable delay	$C_L = 5pF R_L = 667\Omega$	45	45	45	45	ns

[†] See Figure 4.

Absolute Maximum Ratings

Supply voltage, V _{CC}	7.0 V	!
Off-state output voltage	5.5 V	,
	65° to +150° C	

Operating Conditions

SYMBOL	P	ARAMETER	MIN	IILITA TYP	RY MAX	COI	MMER TYP	CIAL	UNIT
v _{CC}	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
TA	Operating free air tempe	rature	-55		125	0		75	°C
	Width of clock	High	20			20			
t _w	Width of clock	Low	20			20			ns
	Cabina Mara	'LS647	201			20 1			
^t su	Setup time	'LS649	201			20 1			ns
	I I a I d P	'LS647	01			01			
t _h	Hold time	'LS649	01			01			ns
Vон	High-level output voltage	9			5.5			5.5	٧
loL	Low-level output current				12			24	mA

^{† ↓} The arrow indicates the transition of the clock input used for reference. † for the low-to-high transitions. ↓ for the high-to-low transitions.

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMET	ER		TEST	CONDITIONS	MILITARY MIN TYP MAX	COMMERCIAL MIN TYP MAX	
VIL	Low-level input vo	ltage				0.7	0.8	V
VIH	High-level input ve	oltage				2	2	٧
V _{IC}	Input clamp voltaç	ge	V _C C [™]	MIN	I _I = -18 mA	-1.5	-1.5	V
ΔV _T	Hysteresis (V _{T+} -V	T-)	Vcc=	MIN		0.1 0.4	0.2 0.4	V
Ι _Ι Γ	Low-level input cu	ırrent	V _{CC}	= MAX	V _I = 0.4 V	-0.4	-0.4	mA
Ήн	High-level input c	urrent	V _{CC}	= MAX	V _I = 2.7 V	20	20	μΑ
l _l	Maximum input current	A or B All others	V _{CC}	= MAX	V _I = 5.5 V V _I = 7 V	0.1	0.	mA
VOL	Low-level output v	oltage	VII :	= MIN = MAX	I _{OL} = 12 mA	0.25 0.4		- v
0.			ViH =	= 2 V	IOL = 24 mA	1.71	0.35 0.9	
^Г ОН	High-level output	current	V _{CC} ¹ V _{IL} ¹ V _{IH} ¹	= MIN = MAX = 2 V	V _{OH} = 5.5 V	100	100	μΑ
					Outputs High	130	130)
			i.,	'LS- 647	Outputs Low	150	150	
			VCC=	-	Outputs Disabled	150	150	mA
^I cc	Supply current		MAX		Outputs High	130	130	
				'LS- 649	Outputs Low	150	150	
en e				373	Outputs Disabled	150	150	

^{*} Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

Switching Characteristics V_{CC} = 5 V, T_A = 25°C


SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load/Waveforms)	'LS647 MIN MAX	'LS649 MIN MAX	UNIT
t _{PLH}	Data to output delay		26	25	ns
t _{PHL}	Data to output delay		27	30	ns
t _{PLH}	Clock to output dolor		35	30	ns
^t PHL	Clock to output delay		45	45	ns
t _{PLH}	Select to output delay†		50	55	ns
t _{PHL}	(data input High)	C = 45=5 D = 6670	45	45	ns
t _{PLH}	Select to output delay†	$C_L = 45pF$ $R_L = 667\Omega$	60	45	ns
t _{PHL}	(data input Low)		30	40	ns
tPLH	Output enable delay		40	40	ns
t _{PHL}	Output enable delay	the state of the state of	50	50	ns
t _{PLH}	Direction enable delay		35	30	ns
tPHL	Direction enable delay		40	45	ns

Switching Characteristics Over Operating Range


		TEST CONDITIONS		М	IL MARKET	C	ОМ	
SYMBOL	PARAMETER	(See Test Load/Waveforms)	'LS647 MIN MA	47 'LS649 MAX MIN MAX		'LS647 MIN MAX	'LS649 MIN MAX	UNIT
t _{PLH}	Data to output delay		3	32	35	32	35	ns
t _{PHL}	Data to output delay		2	27	30	27	30	ns
t _{PLH}	Clock to output delay		3	35	40	35	40	ns
^t PHL	Clock to output delay	A STATE OF THE STA	4	45	45	45	45	ns
t _{PLH}	Select to output delay†			50	55	50	55	ns
t _{PHL}	(data input High)	C = 45=5 D = 6670	4	15	45	45	45	ns
^t PLH	Select to output delay†	$C_L = 45pF$ $R_L = 667\Omega$	(30	50	60	50	ns
^t PHL	(data input Low)		3	30	40	30	40	ns
t _{PLH}	Output anable dalay		4	40	45	40	45	ns
t _{PHL}	Output enable delay			50	50	50	50	ns
t _{PLH}	Direction analysis delay		1	40	45	40	45	ns
t _{PHL}	Direction enable delay		_	40	45	40	45	ns

[†] See Figure 4.

Test Waveforms



CK To Bus Output Propagation Delay Time



NOTES: 1. When SRA/SRB is low, the input data will transfer to output bus.


2. When SRA/SRB is high, the data of register will transfer to output bus

DATA

3. For the inverting devices, the timing is similar, but the output is opposite to that for the non-inverting devices.

Enable/Disable/Direction-Change Delay

SN54/74LS646





VT = 1.3 V

SN54/74LS648

Figure 5

Test Loads






Load Circuit For Open-Collector Outputs

Load Circuit For Three-State Outputs

- * The "TEST POINT" is driven by the output under test, and observed by instrumentation.
- NOTES: 1. C₁ includes probe and jig capacitance.
 - 2. All diodes are 1N916 or 1N3064.
 - 3. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - 4. In the examples above the phase relationships between inputs and outputs have been chosen arbitrarily.
 - 5. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz Z $_{out}$ = 50Ω and t_{R} = 15 ns $t_{F} \leq$ 6 ns
 - 6. When measuring propagation delay times of 3-state outputs, switches S1 and S2 are closed.





12

8-Bit Bus Front-Loading-Latch Transceivers SN54/74LS651 SN

SN54/74LS652 SN54/74LS654

Features/Benefits

- Bidirectional bus transceivers and registers
- Independent registers for A and B buses

SN54/74LS653

- Real-time data transfer or stored data transfer
- · Simultaneous outputs on both buses
- 24-pin SKINNYDIP® saves space
- 8-bit data path matches byte boundaries
- Three-state or open-collector outputs drive bus lines
- 'LS653/4 are open-collector in A direction, three-state in B direction

Description

These 8-bit bus transceivers with 3-state ('LS651, 'LS652) or open-collector ('LS653, 'LS654) outputs have 16 D-type flip-flops and multiplexers. The bus-oriented pinout of the parts is shown in the Pin Configuration. The internal gate-level hardware configurations for the 'LS651/653 and 'LS652/654 are given in their respective Logic Diagrams. The basic repeated element, consisting of an edge-triggered flip-flop paralleled with a bypassing path or "feed-through" into a two-way mux, is sometimes called a 'front-loading latch."

A pair of multiplexers are used to distribute two bytes of data through the part. The data-routing combinations offered by the multiplexers provide flexibility in directing data to or from either bus, and/or either register. Data is loaded into registers A or B upon the rising edge of the appropriate clock signals. CKA clocks register A, which receives data from the B bus directly at its inputs. Similarly, CKB clocks register B, which has the A bus available directly at its inputs. Control of the multiplexers is provided by two select lines (one per register), SRA and SRB. Command of the outputs is performed by two enable lines, GAB and GBA.

When GAB is Low and \overline{GBA} is High, data from the buses can be loaded into registers A and B. When \overline{GBA} is Low, the A bus is configured for output. When GAB is High, the B bus is configured for output. The A and B buses can be enabled at the same time, to operate as outputs simultaneously.

SRA is used to select between register A and the B bus, and then to route the data to a controlled buffer connected to the A bus. Likewise, SRB selects between register B and the A bus, and then routes the data to the B bus through a controlled buffer.


Ordering Information

_	-				
PART NUMBER	PKG	ТЕМР	POLARITY	OUTPUTS	POWER
SN54LS651	JS,F,L	Mil	Invert		
SN74LS651	NS,JS	Com	mvert	3-state	
SN54LS652	JS,F,L	Mil	Non-	3-State	1
SN74LS652	NS,JS	Com	invert		LS
SN54LS653	JS,F,L	Mil	Invert	A bus open-	
SN74LS653	NS,JS	Com	IIIVEIL	collector;	
SN54LS654	JS,F,L	Mil	Non-	B bus	
SN74LS654	NS,JS	Com	invert	three-state	1.00

NOTE: L package here is L28. The other packages are 24-pin.

Pin Configuration

'LS651/652/653/654 8-Bit Bus Front-Loading-Latch Transceivers



SKINNYDIP® is a registered trademark of Monolithic Memories.

TWX: 910-338-2376 2175 Mission College Blvd. Santa Clara, CA 95054-1592 Tel: (408) 970-9700 TWX: 910-338-2374


Monolithic Minimum

SN54/74LS654

Logic Diagrams


SN54/74LS651

'LS652/654 (Non-Inverting)



* For the 'LS652 devices, the A bus outputs are 3-state.
For the 'LS654 devices, the A bus outputs are open-collector.
The B bus outputs are 3-state for both devices.

'LS651/653 (Inverting)




* For the 'LS651 devices, the A bus outputs are 3-state.

For the 'LS653 devices, the A bus outputs are open-collector.


The B bus outputs are 3-state for both devices.

IEEE Symbols


'LS651




'LS653



'LS652




'LS654




Block Diagrams

'LS652/654 (Non-Inverting)



'LS651/653 (Inverting)



For the 'LS651/652 devices, the A bus outputs are 3-state.
For the 'LS653/654 devices, the A bus outputs are open-collector.
The B bus outputs are 3-state for both devices.

Function Table Nomenclature Description

GAB: To enable the A-to-B operation. **GBA:** To enable the B-to-A operation.

GAB	GBA	OPERATION DIRECTION
L	L	B to A
L	Н	A and B buses both are inputs (storage)
н	L	A and B buses both are outputs (Transfer stored data to bus)
Н	Н	A to B

SRA/SRB: To select the output data coming from the A/B

register if SRA/SRB is High level; otherwise, directly

from the input data bus.

A0-A7: Eight input/output pins on the A side.

B0-B7: Eight input/output pins on the B side.

CKA/CKB: Clock for Register A/B.

X: H or L state irrelevant ("Don't Care" conditions).

: Positive edge of CK causes clocking, if clocking

enable is asserted.

UC: H or L or L case (nonclocked operation).

RGTR: Register.

Bus Operation for 'LS651/653

OPERATION		CON	TROL		DAT	A I/O	BLOCK DIAGRAM		DCK BLE	'LS651/653
OPERATION	GAB	GBA	SRA	SRB	A0-A7	B0-B7	BLOCK DIAGRAM	СКА	СКВ	LS051/653
								UC	UC	No operation
							BUS RGTR A	uc	1	Real time A bus data → RGTR B
Storage	L	н	Х	Х	Input	Input	RGTR B	1	UC	Real time B bus data → RGTR A
							CKB CKA	t	•	Real time A bus data → RGTR B Real time B bus data → RGTR A
								uc	UC	Real time B bus data → A bus
Real time							BUS RGTR	uc	1	Real time $\overline{\underline{B}}$ bus data \rightarrow A bus Real time $\overline{\underline{B}}$ bus data \rightarrow RGTR B
B-to-A	L	Ĺ	L	х	Output	Input	RGTR B	t	uc	Real time \overline{B} bus data \rightarrow A bus Real time B bus data \rightarrow RGTR A
Operation							CKB CKA	1	i	Real time \overline{B} bus data \rightarrow A bus Real time \overline{B} bus data \rightarrow RGTR A Real time \overline{B} bus data \rightarrow RGTR B
								UC	UC	RGTR A data → A bus
Stored data							BUS	UC	t	RGTR A data → A bus RGTR A data → RGTR B
B-to-A	L	L	н	х	Output	Input	RGTR B BUS	1	UC	Real time B bus data → RGTR A RGTR A data → A bus
Operation							CKB CKA	1	1	Real time B bus data → RGTR A RGTR A data → A bus RGTR A data → RGTR B
					E NAS			UC	UC	Real time A bus data → B bus
Real time			y				A BUS RGTR	uc	t	Real time \overline{A} bus data \rightarrow B bus Real time A bus data \rightarrow RGTR B
A-to-B	H	Н	x	L	Input	Output	RGTR B	1	uc	Real time \overline{A} bus data \rightarrow B bus Real time \overline{A} bus data \rightarrow RGTR A
Operation							BUS CKB CKA	1	1	Real time $\overline{\underline{A}}$ bus data \to B bus Real time $\overline{\underline{A}}$ bus data \to RGTR A Real time A bus data \to RGTR B
								UC	UC	RGTR B data → B bus
Stored data							BUS RGTR A	uc	t	Real time A bus data → RGTR B RGTR B data → B bus
A-to-B	н	I	x	Н	Input	Output	RGTR	1	uc	RGTR B data → B bus RGTR B data → RGTR A
Operation							CKB CKA	1	t	Real time A bus data → RGTR B RGTR B data → B bus RGTR B data → RGTR A
								UC	UC	RGTR A/B data → A/B bus
Transfer							BUS RGTR	uc	1	RGTR A/B data → A/B bus RGTR A data → RGTR B
Stored	н	L	н	н	Output	Output	RGTR B	t,	SC	RGTR A/B data → A/B bus RGTR B data → RGTR A
Data							BUS CKA	t	†	RGTR A/B data → A/B bus RGTR A data → RGTR B RGTR B data → RGTR A

Bus Operation for 'LS652/654

OPERATION		CON.	TROL		DAT	A I/O	BI OCK DIACBAM		DCK BLE	'1 CCE2/CEA
OPERATION	GAB	GBA	SRA	SRB	A0-A7	B0-B7	BLOCK DIAGRAM	CKA	СКВ	'LS652/654
							A	UC	UC	No operation
							BUS RGTR A	UC	1	Real time A bus data → RGTR B
Storage	L	Н	Х	Х	Input	Input	RGTR B B BUS	1	UC	Real time B bus data → RGTR A
							CKB CKA	t	t	Real time A bus data → RGTR B Real time B bus data → RGTR A
								UC	UC	Real time B bus data → A bus
Real time							BUS RGTR	UC	t	Real time B bus data → A bus Real time B bus data → RGTR B
B-to-A	L	L	L	х	Output	Input	RGTR	1.1	uc	Real time B bus data → A bus Real time B bus data → RGTR A
Operation							CKA CKA	1	t	Real time B bus data — A bus Real time B bus data — RGTR A Real time B bus data — RGTR B
	1							UC	UC	RGTR A data → A bus
Stored data							A BUS RGTR	UC	t	RGTR A data → A bus RGTR A data → RGTR B
B-to-A	L	L	н	х	Output	Input	RGTR	1	uc	Real time B bus data → RGTR A RGTR A data → A bus
Operation							CKB CKA	t	t	Real time B bus data → RGTR A RGTR A data → A bus RGTR A data → RGTR B
								UC	UC	Real time A bus data → B bus
Real time							BUS RGTR A	UC	t	Real time A bus data → B bus Real time A bus data → RGTR B
A-to-B	н	н	х	L	Input	Output	RGTR	1	uc	Real time A bus data → B bus Real time A bus data → RGTR A
Operation							CKB CKA	t	1	Real time A bus data → B bus Real time A bus data → RGTR A Real time A bus data → RGTR B
								UC	UC	RGTR B data → B bus
Stored data							A BUS RGTR A	UC	t	Real time A bus data → RGTR B RGTR B data → B bus
A-to-B	н	н	х	н	Input	Output	RGTR	1	uc	RGTR B data → B bus RGTR B data → RGTR A
Operation							BUS CKA	t	t	Real time A bus data → RGTR B RGTR B data → B bus RGTR B data → RGTR A
								UC	UC	RGTR A/B data → A/B bus
Transfer							BUS RGTR	UC	t	RGTR A/B data → A/B bus RGTR A data → RGTR B
Stored	н	L	Н	н	Output	Output	RGTR	1	uc	RGTR A/B data → A/B bus RGTR B data → RGTR A
Data							BUS CKA	įt	i t	RGTR A/B data → A/B bus RGTR A data → RGTR B RGTR B data → RGTR A

Absolute Maximum Ratings

Supply voltage, V _{CC}	 	 	
Input voltage,	 	 	7.0 V
Off-state output voltage			
Storage temperature		 	65° to +150°C

Operating Conditions

SYMBOL	PAI	MILITARY MIN TYP MAX			COMMERCIAL MIN TYP MAX			UNIT	
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
TA	Operating free air temperat	ure	-55		125	0		75	°C
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Width of clock	High	20			20			
t _w	Width of clock	Low	20			20	100		ns
	Cotup time	'LS651	20 t			20 t			
^t su	Setup time	'LS652	20 t			20 t			ns
	Hold time	'LS651	0 1			0 †			
t _h	Hold time	'LS652	0,1			0.1			ns
loн	High-level output current				-12			-15	mA
loL	Low-level output current				12			24	mA

¹ The arrow indicates the transition of the clock input used for reference. 1 for the low-to-high transitions. 1 for the high-to-low transitions.

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMET	ΓER		TEST	CONDITIONS		ILITARY TYP MAX		MMERC TYP		UNIT
V _{IL}	Low-level input v	oltage				T	0.7			0.8	V
V _{IH}	High-level input v	oltage				2		2			٧
V _{IC}	Input clamp volta	ge	VCC	= MIN	I _I = -18 mA		-1.5			-1.5	٧
IIL]	Low-level input c	urrent	Vcc	= MAX	V _I = 0.4 V		-0.4			-0.4	mA
liH .	High-level input of	urrent	Vcc	= MAX	V _I = 2.7 V		20			20	μΑ
	Maximum input	A or B	1,,	1447	V _I = 5.5 V						
1	current	All others	vcc.	= MAX	V _I = 7 V	1	0.1			0.1	mA
			VCC	= MIN	I _{OL} = 12 mA		0.25 0.4		0.25	0.4	
VOL	Low-level output	voltage	쌞	= MAX = 2 V	I _{OL} = 24 mA		7		0.35	0.5	٧
			VCC	= MIN	I _{OH} = -3 mA	2.4	3.4	2.4	3.4		
VOH	High-level output	voitage	VIH	= MAX = 2 V	IOH = MAX	2		2			V
lozL			Vcc	= MAX = MAX	V _O = 0.4 V		-400			-400	μА
lozh	Off-state output of	urrent	VIH	= 101AX = 2 V	V _O = 2.7 V		20	1.50	1348	20	μА
los	Output short-circ	uit current*		= MAX		-40	-225	-40		-225	mΑ
					Outputs High		145			145	
				'LS- 651	Outputs Low		165			165	
	CC Supply current	V _{CC} =	1 1 2 2 2 2 2	Outputs disabled	1 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 -	165			165		
lcc		MAX MAX		Outputs High	145		145		mA		
				'LS- 652	Outputs Low		165			165	
				332	Outputs disabled		165			165	

^{*} Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

Switching Characteristics $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load/Waveforms)	'LS651 MIN MAX	'LS652 MIN MAX	UNIT
t _{PLH}	Data to cutout dalay		15	15	ns
^t PHL	Data to output delay	The second secon	15	20	ns
tPLH	Clock to output delay	. 4	20	20	ns
t _{PHL}	Clock to output delay		30	30	ns
t _{PLH}	Select to output delay †	$C_{1} = 45pF R_{1} = 667\Omega$	35	35	ns
tPHL	(data input High)	O[- 40pr H[- 00/11	20	25	ns
t _{PLH}	Select to output delay †		35	35	ns
^t PHL	(data input Low)		30	20	ns
t _{PZL}	GBA to		25	25	ns
^t PZH	A bus output enable delay		20	20	ns
tPLZ	GBA to	$C_l = 5pF R_l = 667\Omega$	25	25	ns
t _{PHZ}	A bus output disable delay	O[- 3pi N[- 00/12	35	35	ns
t _{PZL}	GAB to	$C_1 = 45pF R_1 = 667\Omega$	30	30	ns
^t PZH	B bus output enable delay	O[- 40p1 N[- 00111	25	25	ns
^t PLZ	GAB to	$C_L = 5pF R_L = 667\Omega$	25	25	ns
^t PHZ	B bus output disable delay	O[35: 11[- 00/13	35	35	ns

[†] See Figure 4.

Switching Characteristics Over Operating Range

		TEST CONDITIONS	M	IL	CC	OM .	
SYMBOL	PARAMETER	(See Test Load/Waveforms)	'LS651 MIN MAX	'LS652 MIN MAX	'LS651 MIN MAX	'LS652 MIN MAX	UNIT
^t PLH	Data to output dolay		20	20	15	20	ns
^t PHL	Data to output delay		20	25	17	22	ns
^t PLH	Clask to autout dalay		25	25	22	22	ns
t _{PHL}	Clock to output delay		35	35	30	30	ns
^t PLH	Select to output delay †	C - 45pE B - 6670	40	40	35	35	ns
t _{PHL}	(data input High)	$C_L = 45pF R_L = 667\Omega$	25	30	25	28	ns
^t PLH	Select to output delay †		40	40	35	35	ns
^t PHL	(data input Low)		35	25	30	22	ns
tPZL	GBA to		30	30	25	25	ns
^t PZH	A bus output enable delay		25	25	20	20	ns
tPLZ	GBA to	0 5 5 8 0070	35	30	30	28	ns
^t PHZ	A bus output disable delay	$C_L = 5pF R_L = 667\Omega$	40	45	40	40	ns
tPZL	GAB to		35	35	30	32	ns
^t PZH	B bus output enable delay	$C_L = 45pF R_L = 667\Omega$	30	30	25	25	ns
t _{PLZ}	GAB to	0 - 5-5 0 - 6070	35	35	30	30	ns
t _{PHZ}	B bus output disable delay	$C_L = 5pF R_L = 667\Omega$	40	45	35	40	ns

See Figure 4

12

Absolute Maximum Ratings

Supply voltage, V _{CC}	 	 7.0 V
Input voltage,	 	
Off-state output voltage	 	 5.5 V
l .		

Operating Conditions

SYMBOL	PARAN	MIN	LITA TYP	RY MAX	COI	MMER TYP	CIAL MAX	UNIT	
v _{CC}	Supply voltage	National Land	4.5	5	5.5	4.75	5	5.25	V
TA	Operating free air temperature		-55		125	0		75	°C
1 14	Width of clock	High	20			20			
^t w	Width of clock	Low	20			20	Politica de		ns
	0-4	'LS653	20 †			20 ↑			
^t su	Setup time	'LS654	20 t			20 t			ns
	I I I I I I I	'LS653	0 †			0 1			
^t h	Hold time	'LS654	01		1.1.	01			ns
v _{OH}	High-level output voltage (A bu	s only)			5.5			5.5	٧
loн	High-level output current (B bu	s only)			-12		1 2	-15	mA
loL	Low-level output current				12			24	mA

^{1 1.} The arrow indicates the transition of the clock input used for reference. 1 for the low-to-high transitions, 1 for the high-to-low transitions.

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMET	ER	TEST		CONDITIONS		ILITARY TYP MAX	COMMERCIAL MIN TYP		UNIT
٧ _L	Low-level input vo	oltage					0.7		0.8	V .
V _{IH}	High-level input v	oltage				2		2		V
V _{IC}	Input clamp voltag	ge	V _{CC} =	MIN	I _I = -18 mA		-1.5		-1.5	٧
I _{IL}	Low-level input cu	urrent	V _{CC}	MAX	V _I = 0.4 V		-0.4		-0.4	mA
^I IН	High-level input c	urrent	V _{CC} =	= MAX	V _I = 2.7 V		20		20	μΑ
	Maximum input	A or B	V	- NAA V	V _I = 5.5 V		0.1	ed. Zev	0.1	mA
1	current	All others	VCC	= MAX	V _I = 7 V	e, e. e.	0.1		0.1	IIIA
٧	Low-level output v	voltage	V _{CC}	= MIN	I _{OL} = 12 mA		0.25 0.4	0.25	0.4	- v
V _{OL}	Low-level output	voitage	V _{IL} = MAX V _{IH} = 2 V		IOL = 24 mA			0.35	0.5] '
Voн	High-level output	voltage	V _{CC} = MIN V _{IL} = MAX		I _{OH} = -3 mA	2.4	3.4	2.4 3.4		v
₹ОН	(B bus only)	(B bus only)		= MAX = 2 V	IOH = MAX	2		2] V
^I он	High-level output (A bus only)	current	V _{CC} =	= MIN = MAX	V _{OH} = 5.5 V		100		100	μΑ
IOZL	Off-state output cu	rrent	v _{CC} =	MAX	V _O = 0.4 V		-400		-400	μА
lozh	(B bus only)		V _{IL}	= MAX = 2 V	V _O = 2.7 V (B bus only)		20		20	μΑ
los	Output short-circu (B bus only)	uit current*	v _{CC}	= MAX		-40	-225	-40	-225	mA
					Outputs High		145		145	
	I _{CC} Supply current		653	'LS-	Outputs Low		165		165	
		Supply current			Outputs disabled		165		165	1
lcc			Supply current MAX	V _{CC} =		Outputs High		145		145
-				'LS- 654	Outputs Low		165		165]
					Outputs disabled		165		165	

^{*} Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

12

Switching Characteristics V_{CC} = 5 V, T_A = 25°C

SYMBOL	PARAMETER	TEST CONDITIONS* (See Test Load/Waveforms)	'LS653 MIN MAX	'LS654 MIN MAX	UNIT
^t PLH	Data to A bus output delay		25	25	ns
^t PHL	Data to A bus output delay		20	25	ns
^t PLH	Date to B bus output delay		15	15	ns
tPHL	Data to B bus output delay		15	20	ns
^t PLH	Clock to A bus output delay		30	30	ns
t _{PHL}	Clock to A bus output delay		30	30	ns
t _{PLH}	Clask to B bus output date:		20	20	ns
tPHL	Clock to B bus output delay	High) $C_L = 45pF R_L = 667\Omega$	30	30	ns
^t PLH	Select to A bus †		45	45	ns
^t PHL	output delay (data input High)		25	30	ns
tPLH	Select to A bus †		40	45	ns
t _{PHL}	output delay (data input Low)		30	25	ns
^t PLH	Select to B bus †		35	35	ns
t _{PHL}	output delay (data input High)		25	25	ns
t _{PLH}	Select to B bus †		35	35	ns
t _{PHL}	output delay (data input Low)		30	20	ns
t _{PLH}	GBA to		35	35	ns
^t PHL	A bus output enable delay		25	30	ns
^t PZL	GAB to		30	30	ns
t _{PZH}	B bus output enable delay		25	25	ns
t _{PLZ}	GAB to	O - 5-5 D - 6670	25	25	ns
t _{PHZ}	B bus output disable delay	$C_L = 5pF R_L = 667\Omega$	35	35	ns

^{*} For A bus, the test load will refer to the open-collector test load. See Figure 6.
For B bus, the test load will refer to the three-state test load. See Figure 7.

[†] See Figure 4.

Switching Characteristics Over Operating Range

		TEST CONDITIONS*	М	IL	CC	OM .	
SYMBOL	PARAMETER	(See Test Load/Waveforms)	'LS653 MIN MAX	'LS654 MIN MAX	'LS653 MIN MAX	'LS654 MIN MAX	UNIT
tPLH	B-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1		30	30	28	30	ns
t _{PHL}	Data to A bus output delay		25	30	23	28	ns
tPLH	Data to Division to data.		20	20	18	18	ns
tPHL	Data to B bus output delay		20	25	18	20	ns
tPLH	Clock to A hus sutnut dalay		40	40	35	35	ns
tPHL	Clock to A bus output delay		40	40	35	35	ns
^t PLH	Clock to B bus output delay		25	25	23	23	ns
tPHL	Clock to B bus output delay		35	35	30	30	ns
t _{PLH}	Select to A bus output †		50	50	45	48	ns
t _{PHL}	delay (data input High)	$C_1 = 45pF R_1 = 667\Omega$	30	40	25	35	ns
t _{PLH}	Select to A bus output †	C[-45pr N[-66/11	45	55	43	50	ns
t _{PHL}	delay (data input Low)	***	35	30	30	28	ns
t _{PLH}	Select to B bus output †		40	35	35	35	ns
^t PHL	delay (data input High)		25	35	25	30	ns
t _{PLH}	Select to B bus output †		40	45	35	40	ns
t _{PHL}	delay (data input Low)		35	25	30	23	ns
t _{PLH}	GBA to		40	35	35	35	ns
t _{PHL}	A bus output enable delay		30	40	28	35	ns
^t PZL	GAB to		35	35	30	33	ns
^t PZH	B bus output enable delay		30	30	25	28	ns
t _{PLZ}	GAB to	$C_1 = 5pF R_1 = 667\Omega$	35	35	30	30	ns
t _{PHZ}	B bus output disable delay	OL OPI NE - 30/11	40	45	38	40	ns


^{*} For A bus, the test load will refer to the open-collector test load. See Figure 6.
For B bus, the test load will refer to the three-state test load. See Figure 7.

[†] See Figure 4.

Test Waveforms



Bus Data To Bus Output Delay







Figure 1.

Figure 2.

1





Select To Output Delay




Figure 4


NOTES: 1. When SRA/SRB is low, the input data will transfer to output bus.

- 2. When SRA/SRB is high, the data of register will transfer to output bus.
- 3. For the inverting devices, the timing is similar, but the output is opposite to that for the non-inverting devices.

VOH

VOL


Enable/Disable Delay




SN54/74LS652

Figure 5

Test Loads





Load Circuit For Open-Collector Outputs


Load Circuit For Three-State Outputs


- * The "TEST POINT" is driven by the output under test, and observed by instrumentation.
- NOTES: 1. C₁ includes probe and jig capacitance.
 - 2. All diodes are 1N916 or 1N3064.
 - 3. Waveform 1 is for an output with internal conditions such that output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that output is high except when disabled by the output control.

- 4. In the examples above the phase relationships between input and outputs have been chosen arbitrarily.
- 5. All input pulses are supplied by generators having the follow characteristics: PRR \leq 1 MHZ $t_R \leq$ 15 ns $t_F \leq$ 6 ns Z_{out} = 50Ω
- 6. When measuring propagation delay times of 3-state outputs, switches S1 and S2 are closed.

Die Configurations





8-Bit Two-Stage Pipelined Register/Latch

SN54/74LS548 SN54/74LS549

Feature/Benefits

- Two 8-bit high-speed registers/latches
- Faster than other LS-TTL registers/latches
- Three-state outputs drive bus lines
- 24-pin SKINNYDIP® saves space
- · 8-bit data path matches byte boundaries
- . Multiplexer selects either rank at input/output
- Output can drive bus directly: IOI 32 mA (com), 24 mA (mil)
- Registers/latches configurable for nose-to-tail or side-byside operation
- Individual clock/gate enables for each rank

Applications

- Registers for pipelined arithmetic units or digital signal processors
- Bus monitor for popular 8-bit microprocessors to restart instructions upon virtual memory page fault
- · Video display character/attribute pipelined registers
- Sequence/state generator for systems: dual-rank registers/ latches allow storing a backup previous state for redundancy, or diagnostics
- Two-stage buffer for pipelined interfacing input/output

Description

The 54/74LS548 and 54/74LS549 contain a pair of high-speed 8-bit registers ('LS548) or latches ('LS549) which perform various pipeline storage functions. Two control pins govern a pair of internal multiplexers, as shown in the block diagrams; using these, several useful data paths can be configured. The input selection multiplexer determines the source of data to the second register/latch, as controlled by the INSEL line. In this way, data from either the D7-D0 inputs, or the outputs of the first register/latch, are stored in the second register/latch. The output selection multiplexer determines the source of data that will be sent to the outputs Y7-Y0. This multiplexer is controlled by the OUTSEL line, and allows either the first or second register/latch data to be output. The outputs are fully buffered, provide high-drive current, and allow three-state control through the OE line.

The arrangement of registers/latches within the 'LS548/'LS549 can be thought of a two 8-bit storage ranks, rank 1 and rank 2. The 'LS548 has a common clock line CK, and separate clock enables CKE1 and CKE2 for rank 1 and rank 2 respectively. In contrast, the 'LS549 operates as a flow-through latch, and has separate latch enables G1 and G2 for each rank, as well as a common latch-enable input G.

In the 'LS548, data present at the D7-D0 inputs are stored in rank 1 on the positive edge of CK, if CKE1 has been previously


Ordering Information

PART NUMBER	PKG	TEMP	TYPE	POWER
SN54LS548	JS,F,L	Mil		
SN74LS548	NS,JS	Com	Register	
SN54LS549	JS,F,L	Mil		LS
SN74LS549	NS,JS	Com	Latch	

* NOTE: L package here is L28. The other packages are 24-pin. asserted. Data for rank 2 are stored similarly, if CKE2 is asserted prior to the clock. In the 'LS549, data pass through the latches when the latch controls (G1 or G2) for either rank are enabled simultaneously with the common latch enable G. Data remain in a rank when the latch controls are disabled, or 'unasserted'.

The clock/gate control lines are used with the INSEL and OUT-SEL controls for flexible data storage and movement operations. Two representative examples are shown in Figure 1 (a) and 1 (b). The first example is a classical 2-stage pipelined register, or 'nose-to-tail' configuration. Data at D7-D0 are first stored in rank 1, then stored in rank 2 on the next clock/gate. If the clock/gate enable for either rank becomes unasserted, then the previously-stored data are simply retained. In the second example, data at D7-D0 are stored in either or both ranks if the respective clock/gate enable signals are asserted. In this 'side-by-side' configuration, data sent to the Y7-Y0 outputs are selected from either rank 1 or rank 2, under control of the OUTSEL line.

Pin Configuration




SKINNYDIP® is a registered trademark of Monolithic Memories


TWX: 910-338-2376




12


Block Diagrams





Typical Configurations





(a) Nose-to-Tail

(b) Side-by-Side

Figure 1

Function Table Nomenclature **Description**

Rank 1-Q or Rank 2-Q = Data available at the internal flipflop/latch outputs for the 8 rank 1 or rank 2 registers/latches respectively.

D = Data at the D0-D7 input pins.

Y = Data at the Y0-Y7 output pins.

X = H or L state irrelevant ("don't care" conditions)

Q₀ = Previous states of the internal register/latch data are retained.

Z = Indicates that the Y0-Y7 outputs are in high-impedance state.

INSEL = Input select mux control pin; determines the source of input data for rank 2.

INSEL	RANK 2 INPUT
L	Rank 1
Н	D

OUTSEL = Output select mux control pin; selects either rank 1 or rank 2 for output.

OUTSEL	OUTPUT
L	Rank 2
Н	Rank 1

OE = Output enable pin.

ŌĒ	OUTPUT
L	Rank 1 or Rank 2
Н	Hi-Z

t = Positive edge of CK causes clocking, if clocking is enabled.

CK = The common clock line for the 54/74LS548.

CKE1/CKE2 = Clock enable line for the rank 1/ rank 2 register in the 54/74LS548.

СК	CKE1	CKE2	RANK 1	RANK 2
L or H or↓	х	х	Disabled	Disabled
1	L	L	Enabled	Enabled
t	L	Н	Enabled	Disabled
t	Н	L	Disabled	Enabled
X	Н	Н	Disabled	Disabled

G = The common latch control line for the 54/74LS549.

G1/G2 = Latch enable line for the rank 1/rank 2 latch in the 54/74LS549.

G	G1	G2	RANK 1	RANK 2
L	L	L	Enabled (Flush)	Enabled (Flush)
L	L	н	Enabled (Flush)	Disabled (Freeze)
L	Н	L	Disabled (Freeze)	Enabled (Flush)
L	Н	н	Disabled (Freeze)	Disabled (Freeze)
н	X	X	Enabled (Flush)	Enabled (Flush)

12

'LS548 Function Table

СК	CKE1	RANK 1	CKE2	INSEL	RANK 2
L or H or I	X	Q0	×	x	Q0
†	Н	Q0	Н	х	Q0
†	L	D	Н	Х	Q0
1,1	L	D	Ĺ	. L	Rank 1-Q
Ť,	L	D	L	Н	D
↑ ,	Н	Q0	L	L	Rank 1-Q
1	Н	Q0	L	н	D

'LS549 Function Table


G	G1	RANK 1	G2	INSEL	RANK 2
L.	L	D	L	L	Rank 1-Q
L	L	D	L	н	D
L	L	D	Н	х	Q0
L	Н	Q0	L L	L	Rank 1-Q
L	Н	Q0	L	Н	D
L	Н	Q0	Н	Х	Q0
Н	Х	D	X	Х	D

'LS548/549 Output Function Table

OUTSEL	ŌĒ	Y
L.	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Rank 2-Q
Н	L	Rank 1-Q
X	Н	Hi-Z


Logic Diagram

54/74LS548 Pipelined Register





Logic Diagram

54/74LS549 Pipelined Latch





Pin Configurations





IEEE Symbols





12

Absolute Maximum Ratings

Supply voltage V _{CC}	7.0 V
Input voltage	
Off-state output voltage	5.5 V
Storage temperature	65° to +150°C

Operating Conditions

SYMBOL	PARAMETER					MILITARY MIN TYP MAX		COMMERCIAL MIN TYP MAX			UNIT
v _{cc}	Supply voltage	Supply voltage				5	5.5	4.75	5	5.25	٧
TA	Operating free-air temperature						125	0	\$ 150	75	°C
			'LS548	СК	- 15		11			ns	
	WE #15 -4 OK O 07 00	High	'LS549	G							
^t w	Width of CK, G, G1, G2		'LS548	СК	15			11			
		Low	'LS549	<u>G</u> 1, <u>G</u> 2	18			16			ns
t _{su} Setup time for D, G, G		J. Garage	'LS548	СК	201			151			
	Setup time for D, G, GX			G	101			61			ns
	보이 하나 하는 사람이 많은 사람들을 보다. 스 사람들 바꾸는 사람들은 사람들이 되었다.	'LS549		G1, G2	171		41				
			'LS548	СК	Of			Of			
th	Hold time for D, G, GX		1 9549	G	12↓	1.4.1.		10↓			ns
				G1, G2	51			5			
^t su-CKEX	Setup time for clock enables CKE1, CKE2 ('LS548 only)				151			10t			ns
th-CKEX	Hold time for clock enable CKE1, CKE2, ('LS548 only)				81			51			ns
^t su-INSEL	Setup time for INSEL ¹				30			25			ns
t _{h-INSEL}	Hold time for INSEL ²				0			0			ns

NOTES: 1. This is the minimum setup time needed for INSEL prior to the rising edge of the clock/GX, and to the falling edge of the G, to ensure data transfer to rank 2.

^{2.} This is the minimum hold time needed for INSEL after the rising edge of the clock/ \overline{GX} , and to the falling edge of the G, to ensure data transfer to rank 2.

¹¹ the arrow indicates the transition of the clock/gate input used for reference:

for the low-to-high transitions,

I for the high-to-low transitions.

Electrical Characteristics Over Operating Conditions


SYMBOL	PARAMETER TEST CONDITIONS		MILITARY MIN TYP MAX	COMMERCIAL MIN TYP MAX	UNIT		
V _{IL}	Low-level input v	oltage			0.8	0.8	٧
V _{IH}	High-level input	voltage			2	2	٧
V _{IC}	Input clamp volta	ıge	V _{CC} = MIN	I _I = -18 mA	-1.5	-1.5	V
	Low lovel input a	urront	V _{CC} = MAX V _I = 0.4 V	D or Y	-250	-250	μΑ
IL	Low-level input of	urrent	V _I = 0.4 V	All others	-400	-400	
I _{IH}	High-level input	current	V _{CC} = MAX	V _I = 2.7 V	20	20	μΑ
1.	Maximum input	D or Y	V = MIN	V _I = 5.5 V	0.1	0.1	mA .
i i i	current	All others	V _{CC} = MIN	V _I = 7 V	0.1	0.1	1117
	Law laval aviani		V _{CC} = MIN	I _{OL} = 32 mA		0.35 0.5	
V _{OL}	Low-level output	voitage	V _{IL} = MAX V _{IH} = 2 V	I _{OL} = 24 mA	0.5		V
	High-level output voltage		V _{CC} = MIN	I _{OH} = -1 mA	2.4 3.4		V
Vон	nigri-level outpu	voitage	V _{IL} = MAX V _{IH} = 2 V	I _{OH} = -2.6 mA		2.4 3.1	
l _{OZL}			V _{CC} = MAX	V _O = 0.4 V		00	
lozh	Off-state output	current	V _{IL} = MAX V _{IH} = 2 V	V _O = 2.7 V	-20	-20	μΑ
los	Output short-circuit current*		V _{CC} = MAX		-30 -130	-30 -130	mA
1	V _{CC} = MAX	V _{CC} = MAX	'LS548	150	150	mA	
lcc	Supply current	Supply current		'LS549	160	160	IIIA


^{*} Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load/Waveforms)	'LS548 MIN MAX	'LS549 MIN MAX	UNIT
f _{MAX}	Maximum clock frequency		50		MHz
t _{PLH} /t _{PHL}	CK, G1, or G2 to output delay		18	22	ns
t _{PLH} /t _{PHL}	G to output delay ('LS549)	$C_L = 45 pF, R_L = 280 \Omega$		23	ns
t _{PLH} /t _{PHL}	Data D to output delay ('LS549)	OE = L		16	ns
t _{PLH} /t _{PHL}	Output multiplexer control OUTSEL to output delay		20	20	ns
^t PZL ^{/t} PZH	Output enable delay	$C_L = 45 pF, R_L = 280 \Omega$	18	18	ns
t _{PLZ} /t _{PHZ}	Output disable delay	C_L = 5 pF, R_L = 280 Ω	15	15	ns

Switching Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load/Waveforms)	N	IIL	CC		
			'LS548 MIN MAX	'LS549 MIN MAX	'LS548 MIN MAX	'LS549 MIN MAX	UNIT
fMAX	Maximum clock frequency		33		45		MHz
^t PLH ^{/t} PHL	CK, G1 or G2 to output delay		25	26	20	24	ns
t _{PLH} /t _{PHL}	G to output delay ('LS549)	C _L = 45 pF		28		25	ns
t _{PLH} /t _{PHL}	Data D to output delay ('LS549)	R _L = 280Ω OE = L		24		18	ns
t _{PLH} /t _{PHL}	Output multiplexer control OUTSEL to output delay		27	27	22	22	ns
^t PZL ^{/t} PZH	Output enable delay	C _L = 45 pF R _L = 280 Ω	23	23	20	20	ns
t _{PLZ} /t _{PHZ}	Output disable delay	C _L = 5 pF R _L = 280 Ω	20	20	17	17	ns






Load Circuit for Three-state Outputs

- * The "TEST POINT" is drived by the output under test, and observed by instrumentation.
- NOTES: A. C₁ includes probe and Jig capacitance.
 - B. All diodes are 1N916 or 1N3064.
 - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- D. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
- E. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_{Out} = 50 Ω and:
- F. When measuring propagation delay times of 3-state outputs, switches S1 and S2 are closed.



8-Bit Latch/Register with Readback


SN54/74LS793 SN54/74LS794

Features/Benefits

- I/O port configuration enables output data back onto input bus
- 20-pin SKINNYDIP® saves space
- . 8-bit data path matches byte boundaries
- Ideal for microprocessor interface

Description

These 8-bit latches/registers are useful for I/O operations on a microprocessor bus. An image of the output data can be read back by the CPU. This operation is important in control algorithms which make decisions based on the previous status of output controls. Rather than storing a redundant copy of the output data in memory, simply reading the register as an I/O port allows the data to be retrieved from where it has been stored in an 'LS793/4. for verification and/or updating.



The data is loaded in the registers on the low-to-high transition of the clock (CK), for the 'LS794. The data is passed through the 'LS793 when the gate, (G), is High, and it is "latched" when G changes to Low. The output enable, $\overline{\text{OE}}$ is used to enable data on D7-D0. When $\overline{\text{OE}}$ is low the output of the latches/registers is enabled on D0-D7, enabling D as an output bus so that the host can perform a read operation. When $\overline{\text{OE}}$ is High, D7-D0 are inputs to the latches/registers configuring D as an input bus.

The output drive of these commercial parts for any output pin is I_{OL} = 24 mA. They are available in the popular 20-pin SKINNYDIP® package.

'LS793 Function Table

G .	ŌĒ	Q	D
L	L	Q ₀ **	Output, Q
L H [†]	H L	Q ₀ ** D*	Input Output, Q*
н	H	D	Input


- In this case the output of the latch feeds the input, and a "race" condition results.
- " Q represents the previous "latched" state.
- † This transition is not a normal mode of operation and may produce hazards.

Ordering Information

PART NUMBER	PKG	ТЕМР	POLARITY	TYPE	POWER
SN54LS793 SN74LS793	J,W,L N,J	Mil Com	Non-	Latch	LS
SN54LS794 SN74LS794	J,W,L N,J	Mil Com	invert	Register	

 W (Cerpak), D (Side-brazed ceramic dual-in-line) packages are also available for both parts.

Logic Symbols




'LS794 Function Table


CK.	ŌĒ	Q	D
L or H or ↓ L or H or ↓ 1	L +H L H	Q ₀ Q ₀ Q ₀ D	Output, Q Input Output, Q* Input

In this case the output of the register is clocked to the inputs and the overall Q output is unchanged at Q₀.



IEEE Symbols





12

Absolute Maximum Ratings

Supply voltage V _{CC}	7.0 V
Input voltage	7.0 V
Off-state output voltage	
Storage temperature	

Operating Conditions

SYMBOL	PARAM	MIN	ILITA TYP	RY MAX	COM	MER TYP	CIAL MAX	UNIT		
V _{CC}	Supply voltage			4.5	5	5.5	4.75	5	5.25	٧
TA	Operating free air temperature			-55		125	0		75	°C
	High			15			15			
t _w	Width of Clock/Gate	')	15			15			ns	
	***		'LS793	15↓			-10↓			
t _{su}	Setup time		'LS794	151	*		151			
t _h			'LS793	10↓			10↓		1.2	ns
	Hold time			of			of			

¹ The arrow indicates the transition of the clock/gate input used for reference. 1 for the low-to-high transitions, 1 for the high-to-low transitions.

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAME	TER	TEST C	ONDITIONS	MILITARY MIN TYP MAX	COMMERCIAL MIN TYP MAX	UNIT
VIL	Low-level input vo	Itage	25 - 2		0.7	0.8	V
٧ _{IH}	High-level input vo	oltage	An V		2	2	V
V _{IC}	Input clamp voltag	je	V _{CC} = MIN	I _I = -18 mA	-1.5	-1.5	٧
IIL	Low-level input cu	rrent	V _{CC} = MAX	V _I = 0.4 V	-2.50	-2.50	μА
ΙΗ	High-level input cu	urrent	V _{CC} = MAX	V _I = 2.7 V	40	40	μΑ
L.	Maximum input	D or Q	V - MAY	V _I = 5.5 V	0.1	0.1	mA
'1	current All others	V _{CC} = MAX	V _I = 7 V	0.1	0.1	IIIA	
			V _{CC} = MIN	I _{OL} = 12 mA	0.25 0.4	0.25 0.4	
VOL	Low-level output v	oltage	V _{IL} = MAX V _{IH} = 2 V	I _{OL} = 24 mA		0.35 0.5	V
V	High-level output	voltage	V _{CC} = MIN	I _{OH} = -1 mA	2.4 3.4		V
VOH	High-level output	voitage	V _{IL} = MAX V _{IH} = 2 V	I _{OH} = -2.6 mA		2.4 3.1] '
lozL	0# -1-1-		V _{CC} = MAX	V _O = 0.4 V	-250	-250	
^l OZH	Off-state output cu	urrent	$V_{IL} = MAX$ $V_{IH} = 2 V$	V _O = 2.7 V	40	40	μΑ
los	Output short-circu	it current*	V _{CC} = MAX		-30 -130	-30 -130	mA
1	Supply ourrent			'LS793	120	120	mA
lcc l	Supply current		V _{CC} = MAX Outputs open	'LS794	120	120	'''^


^{*} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Switching Characteristics V_{CC} = 5V, T_A = 25°C


SYMBOL	PARAMETER	TEST CONDITIONS (See Interface Test Load/Waveforms)	MIN	LS79: TYP	MAX	MIN	LS794	MAX	UNIT
f _{MAX}	Maximum clock frequency					35	50		MHz
^t PLH	Data to output delay			12	18				ns
t _{PHL}	Data to output delay	O -45-F D - 200 O		12	18				ns
t _{PLH}	Clock/gate to output delay	$C_L = 45 pF R_L = 280 \Omega$	100	17	25		9	20	ns
t _{PHL}	Clock/gate to output delay			12	25		14	20	ns
^t PZL	Output enable delay [†]			15	20		15	20	ns
^t PZH	Output enable delay			11	20		11	20	ns
^t PLZ	Output disable delay [†]	C - 5-5 D - 000 O		8	20		8	20	ns
t _{PHZ}	Output disable delay	$C_L = 5pF R_L = 280 \Omega$		9	20		9	20	ns

[†] For the 'LS793, G should remain LOW during these tests.

'LS793 Timing Diagrams



'LS794 Timing Diagrams



The case when gate is HIGH and data flows through the part is specified as Data to Output delay in the Switching Characteristics table. (V_T = 1.3V).

Test Loads

FOR D OUTPUTS-ENABLE AND DISABLE TEST POINT FOR DI*

FOR Q OUTPUTS

TEST POINT FOR QI*


R_L = 280 Ω

5V

* The "TEST POINT" is drived by the output under test, and observed by instrumentation.

PULSE WIDTH HIGH-LEVEL PULSE LOW-LEVEL PULSE VT VT VT VT


ENABLE AND DISABLE WAVEFORMS




For the 'LS793, the latch control "G" should be low while testing the enable and disable times, so that the output (Q) does not change. ($V_T = 1.3V$).

NOTES: A. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

Die Configurations





8-Bit Diagnostic Register SN74S818

Features/Benefits

- High drive capability: I_{OL} = 32 mA (Com), 24 mA (Mil)
- Assists on-line and off-line system diagnostic testing
- . Swaps the content of shadow register and output register
- Shadow register for diagnostic testing
- Edge-triggered "D" registers
- · Cascadable for wide control words as used in microprogramming
- Features RAM write-back for writable control store initialization
- PNP inputs for low-input current
- 24-pin SKINNYDIP® saves space
- 8-bit data path matches byte boundaries

Applications

- Register for microprogram control store
- Status register
- Data register
- Instruction register
- Address register
- Interrupt mask register
- Pipeline register
- General purpose register
- Parallel-serial/serial-parallel converter

Description

The SN74S818 is an 8-bit register with diagnostic features. There is a shadow register in each diagnostic register. Diagnostic data is shifted in serially into the shadow register (S7-S0), while the output register is loaded with either the content of the shadow register or the input data (D7-D0). Moreover, D7-D0 can also be used as the outputs from the shadow register to the data bus, while the outputs (B7-B0) can also be converted to inputs when disabled.

Ordering Information

F	PART NUMBER	PACKAGE	TEMPERATURE
	SN74S818*	NS, JS	Com

^{*} Contact the factory for miliatry version.

Block Diagram D7-D0 8-BIT DCLK SHADOW SDO REGISTER MODE MULTIPLEXER 8-BIT REGISTER

Function Table


	INPUTS				OUTPUTS	d a h	00-04-04	SEE	
MODE	SDI	CLK	DCLK	B7-B0	S7-S0	SDO	OPERATION	FIG.	
L	х	t	*	Bn ← Dn	HOLD	S7	Load output register from input bus	1	
L	х	*	1	HOLD	Sn← Sn-1 S0← SDI	S7	Shift shadow register data	2	
L	х	t		Bn ← Dn	Sn ← Sn-1 S0 ← SDI	S7	Load output register from input bus while shifting shadow register data	1 & 2	
Н	Х	T T	*	Bn ← Sn	HOLD	SDI	Load output register from shadow register	2,3,4	
Н	L	*	1	HOLD	Sn ← Bn	SDI	Load shadow register from output bus	3	
Н	L	1	1	Bn ← Sn	Sn ← Bn	SDI	Swap shadow register and output register		
Н	Н	*	1	HOLD	HOLD	SDI	Enable D7-D0 as outputs for RAM write-back	4	

Clock must be steady or falling.

SKINNYDIP® is a registered trademark of Monolithic Memories Diagnostic On-Chip™ and DOC™ are trademarks of Monolithic Memories



Logic Diagram



Absolute Maximum Ratings Operating Supply voltage V_{CC} 7.0 V Input voltage. 5.5 V Off-state output voltage 5.5 V Storage temperature -65 to +150° C

Operating Conditions

SYMBOL		PARAMETER	MI	COMMERCIA N TYP	AL MAX	UNIT
v _{CC}	Supply voltage		4.7	75 5	5.25	V
TA	Operating free-air	temperature	0		75	°C
	Midth of CLK	High	12			ns
t _w Width of CLK	Low	13			ns	
	MENT - COOK	High	20			ns
^T wd	t _{wd} Width of DCLK	Low	20			ns
t _{suc}	Setup time from M	ODE to CLK	17	1		ns
thc	Hold time from CL	K to MODE	01			ns
t _{sud}	Setup time from da	nta to CLK	14	t		ns
t _{hd}	Hold time from CL	K to data	0 1			ns
tsudc	Setup time from Si	DI, MODE to DCLK	20	t		ns
thdc	Hold time from DC	LK to SDI, MODE	0 1			ns
t _{sudq}	Setup time from or	itput to DCLK	18	†		ns
thdq	Hold time from DL	CK to output	0 1			ns

¹ Larrow indicates the transition of the clock/gate input used for reference: 1 for the low-to-high transitions. Larrow for the high-to-low transitions.

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAME	TER	TEST CONDITIONS		MIN	COMMERCIAL TYP	MAX	UNIT
VIL	Low-level input v	oltage					0.8	V
V _{IH}	High-level input	voltage			2			V
VIC	Input clamp volta	ige	V _{CC} = MIN	I _I = -18 mA			-1.2	V
IιL	Low-level input o	urrent	V _{CC} = MAX	V _I = 0.5 V		-	-0.25	mA
l _{IH}	High-level input	current	V _{CC} = MAX	V _I = 2.7 V			50	μΑ
	Maximum input	D or B	- MAY	V _I = 5.5 V		A SAME OF THE		
4	current	All others	$V_{CC} = MAX$ $V_{I} = 7 V$					mA
		D7 D0		I _{OL} = 32 mA			0.5	
V-	Low-level	B7-B0	V _{CC} = MIN	I _{OL} = 24 mA] _v
VOL	output voltage	SDO	V _{IL} = MAX V _{IH} = 2 V	I _{OL} = 8 mA			0.5) '
		D7-D0	1 111	I _{OL} = 4 mA				
	High-level	B7-B0	V _{CC} = MIN	I _{OH} = 6.5 mA		,	:	
VOH	output voltage	SDO D7-D0	V _{IL} = MAX V _{IH} = 2 V	I _{OH} = -2 mA	2.4			V
lozL	Off-state	**	V _{CC} = MAX	V _O = 0.5 V			-250	μΑ
lozh	output current		V _{IL} = MAX V _{IH} = 2 V	V _O = 2.4 V		Marine Control	50	μΑ
los	Output short-circ	uit current*	V _{CC} = MAX		-40		-100	mA
^I cc	Supply current		V _{CC} = MAX.	Outputs open		115	145	mA

^{*} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Switching Characteristics $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

SYMBOL	PARAMETER		TEST CONDITIONS (See Test Load/Waveforms)	MIN	MAX	UNIT
fMAX	Maximum output clock frequency		C _L = 50 pF R _L = 280Ω OE = L	40		MHz
		Cascaded	0 - 50-F B - 0 KO	20		MHz
[†] MAXD	Maximum diagnostic clock frequency	Uncascaded	$C_L = 50 \text{ pF R}_L = 2 \text{ K}\Omega$	25		IVIT12
^t CLK	CLK to output delay		$C_L = 50 \text{ pF } R_L = 280\Omega \overline{OE} = L$		14	ns
t _{SS}	SDI to SDO delay (MODE = HIGH)				12	ns
tMS	MODE to SDO delay		C _L = 50 pF R _L = 2 KΩ		17	ns
t _{DS}	DCLK to SDO delay (MODE = LOW)				28	ns
^t DEZL					25	ns
^t DEZH	SDI to SDO delay (MODE = HIGH) MODE to SDO delay DCLK to SDO delay (MODE = LOW) DCLK to D7-D0 enable delay DCLK to D7-D0 disable delay DCLK to CLK separation		$C_L = 50 \text{ pF R}_L = 2 \text{ K}\Omega$		20	ns
tDDLZ					36	ns
^t DDHZ	DCLK to D7-D0 disable delay		$C_L = 5 pF R_L = 2 K\Omega$		60	ns
^t DC	DCLK to CLK separation		0 - 50 - 5 D - 0000 OF - 1	22		ns
tCD	CLK to DCLK separation		- C _L = 50 pF R _L = 280Ω OE = L	35		ns
t _{PZL}			O - 50 - 5 D - 0000		19	ns
^t PZH	Output enable delay		C _L = 50 pF R _L = 280Ω		13	ns
t _{PLZ}			O - 5 - 5 D - 0000		12	ns
t _{PHZ}	Output disable delay		C _L = 5 pF R _L = 280Ω		22	ns

Switching Characteristics Over Operating Range

SYMBOL	PARAMETER		PARAMETER TEST CONDITIONS (See Test Load/Waveforms)		AL MAX	UNIT
f _{MAX}	Maximum output clock frequency		C _L = 50 pF R _L = 280Ω OE = L	40		MHz
	Maximum diagnostic Cascaded		0 - 50 - 5 D - 0 KO	20		MHz
†MAXD	clock frequency	Uncascaded	$C_L = 50 \text{ pF R}_L = 2 \text{ K}\Omega$	25		7 MHZ
tCLK	CLK to output delay		C _L = 50 pF R _L = 280Ω OE = L		14	ns
tss .	SDI to SDO delay (MODE = HIGH)				15	ns
^t MS	MODE to SDO delay DCLK to SDO delay (MODE = LOW)		C _L = 50 pF R _L = 2 KΩ		18	ns
t _{DS}					30	ns
^t DEZL					25	ns
^t DEZH	DCLK to D7-D0 enable	e delay	$C_L = 50 \text{ pF R}_L = 2 \text{ K}\Omega$		25	ns
t _{DDLZ}	DCLK to D7 D0 disabl	- dalah	C - 5 - 5 - 2 KO		45	ns
^t DDHZ	DCLK to D7-D0 disabl	e delay	$C_L = 5 \text{ pF R}_L = 2 \text{ K}\Omega$		80	ns
t _{DC}	DCLK to CLK separati	on	C - 50 - 5 D - 2000 OF - 1	30		ns
t _{CD}	CLK to DCLK separation		C _L = 50 pF R _L = 280Ω OE = L	40		ns
^t PZL	Output enable delay		O - FO - F D - 2000		20	ns
^t PZH	Output enable delay		$C_L = 50 \text{ pF R}_L = 280\Omega$		15	ns
t _{PLZ}	0.4-4-4-1-4-1-		C - F of D - 2000		15	ns
^t PHZ	Output disable delay		$C_L = 5 pF R_L = 280\Omega$		25	ns

Timing Waveforms




Figure 1. Switching waveforms for typical register applications (OE = L)




Figure 2. Switching waveforms for shift-in followed by diagnostic load

Timing Waveforms






Figure 3. Switching waveforms for data bus (D7-D0) disabling

Enable/Disable Delay



Test Load



- * The "TEST POINT" is drived by the output under test, and observed by instrumentation.
- NOTES: A. C_L includes probe and jig capacitance.
 - B. All diodes are 1N916 or 1N3064.
 - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. In the examples above the phase relationships between inputs and outputs have been chosen arbitrarily.
 - E. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz Z_{out} = 50Ω and for series 54/748 tp = 2.5 ns tp \leq 2.5 ns.
 - F. When measuring propagation delay times of 3-state outputs, switches S1 and S2 are closed.

G.

	B7-B0	D7-D0, SDO
RO	1 ΚΩ	5 ΚΩ

Basics of Diagnostics

The basic theory of diagnostics is to insert test data to the inputs of a typical system and sample the test results from certain nodes of the circuits. For a combinatorial circuit, testing is very easy since the circuit has no memory of the previous states. But for a sequential circuit, the data to be sampled at a node depends not only on the inputs, but also on the current state it is in. If the previous state contains some error, it will possibly perform an illegal jump. In that case, depending on which state the system is currently in, the next state may be different. After several illegal jumps, it will be quite impossible to keep track of the jumps which it performs.

A way to solve the problem is by converting a sequential circuit to a combinatorial one. A sequential circuit can often be viewed as a network with a clock and a number of inputs and outputs, with some outputs being routed back to the inputs (see Figure 5a). If the loop is broken and inputs which are fed back from the outputs are instead fed in from some external sources (see Figure 5b), the system can be viewed as combinatorial and system testing will be easier. The "shadow register" concept involves shifting in serial data to the hidden register (the shadow register) and then loading test data to the output register. Together with other system inputs, the test results will appear on the output end of the network and can be sampled and analyzed. and analysed.



Figure 5a. A typical digital system




Figure 5b. The feedback of figure 5a is broken to convert the system to a non-sequential one

Diagnostic On-Chip™ (DOC™) Using Shadow Register

The diagnostic register is an 8-bit register with two levels of registers—a shadow register and an output register. A shadow register is basically a buried register with shift capability. There is also an output register whose outputs appear to the rest of the system. There is an output flipflop to each shadow flipflop. An output flipflop drives a three-state output buffer before going to the output pin. If the output is disabled, the output pin may be converted to an input pin. This feature is very important if the output is driving a bus and sampling of data on the bus is desired.

The input to a bit of the shadow register is a multiplexer which can select from one of the following nodes:

- a) Output of the preceding bit of the shadow register (or SDI for the least significant bit).
- b) Output of the same bit of the shadow register.
- c) Data on the output pin of the same bit. This data may be the output of the corresponding bit of the output register if there is no output enable pin and the output is enabled, or the input to that pin if there is an output enable pin and output is disabled. Refer to Figure 6 for some general information on a typical diagnostic functional part with output enable (\overline{OE}) .




Figure 6. A typical functional block diagram for a diagnostic part

The input to any bit of the output register is also selected from one of the following nodes:

- a) Corresponding input bit.
- b) Corresponding output bit of the shadow register.

The reasons why a shadow register is preferred, as compared to shifting in diagnostic data directly to the output register, are:

- a) The output register contains control signals for the system. Certain bits of this register may control different ports which are driving the same bus. As diagnostic data is shifted in, these bits become random and the ports they are controlling may drive a bus simultaneously. Invalid data may appear and worst of all, with a low-impedance path between the power supply, severe damage may be done to these ports.
- b) As a diagnostic word is shifted in, the system is performing different tasks from what it is supposed to do. For example, when an ALU is performing an addition, diagnostic data is shifted in. The ALU then performs some other functions. The status of the system keeps changing. In some cases, illegal states may appear which produces unpredictable test results; for example, a flag may appear unpredictably.
- c) The shadow register enables diagnostic data to be shifted in as background data without holding up the processor operation.

The diagnostic register is one part in a series of diagnostic products which follows a new standard for diagnostics. The basic standard is described in Figure 6 and the table on page one. This standard implies that all diagnostic parts in this series are cascadable.

Diagnostic Pins

There are several pins in the diagnostic register in addition to the regular 8-bit inputs and outputs:

- 1) Diagnostic Clock (DCLK)—The diagnostic clock is used to clock the shadow register.
- 2) MODE—This pin is used in selecting the data to the registers. For the output register, MODE = LOW indicates that the output register is being used as a normal register; MODE = HIGH means that the next state of the output register will be obtained from the shadow register. For the shadow register, MODE = LOW indicates serial data from SDI (see below) is shifted in every diagnostic clock; MODE = HIGH switches SDI from a data input to a control input. See below for details.
- 3) Serial Data In (SDI)—When MODE = LOW, this pin is for shifting serial data in. When MODE = HIGH, SDI serves as a control pin. If MODE = HIGH and SDI = LOW, data from the output pins will be loaded to the shadow register on the next DCLK. MODE = HIGH and SDI = HIGH indicate a reserved operation. The data from the diagnostic clock is held the same. This reserved operation will be very significant when more operations than what is described are needed. The diagnostic register gives an example of how it can be used.
- 4) Serial Data Out (SDO)—When MODE = LOW, this pin carries the shift-out bit of the shadow register. When MODE = HIGH, the SDI becomes a control pin and the control signal should be passed along if several diagnostic parts are connected together serially. So SDO should carry SDI along in this case.

Write-Back to RAMs

Due to the applications of a diagnostic register in a writable microprogram control store, this part also includes an additional feature to initialize the control RAMs; when necessary, the input data pins to the register can be operated as output pins. In short, a diagnostic register is an 'asymmetric register transceiver' with shift capability. The term 'asymmetric register transceiver' means that there are two bidirectional registered ports on a chip, and these ports are enabled with different methodologies and have different timings. One port is still primarily for inputs (D7-D0), while the other is primarily for outputs (B7-B0).

When MODE and SDI are both HIGHs, the D7-D0 will be converted to an output port on the rising edge of the next DCLK by enabling the three-state buffers driving the D7-D0. The input for the three-state buffers is from the outputs of the shadow register (S7-S0).

Applications

This part can be used as a: microprogram control store register, data register, status register, address register, instruction register, interrupt mask register, interrupt vector, program counter, stack pointer, and for other general purposes.

If the diagnostic registers are used in a system using microprogram control words, status registers, and instruction registers, etc., one way to connect them together is shown in Figure 7. There is only one data input and one data output to the diagnostic parts. When serial data is shifted in or shifted out, data has to be passed from one diagnostic chip to another. Since SDI must be passed from chip-to-chip if it is used for control, it is necessary for logic designers to make sure the fall-through time of SDI to the last chip and the setup time from SDI to DCLK are satisfied.




Figure 7. One way diagnostic registers can be linked together

The diagnostic registers are basically used for diagnostic purposes, although they may also function as parallel-to-serial and serial-to-parallel converters.

Two examples of how the diagnostic parts can be built into a system are shown in Figures 8, 9. The diagnostic registers are used to substitute the instruction register, memory data registers, status register, memory address registers, and the registers for a non-writable (Figure 8) or a writable (Figure 9) microprogram control store. The only additional block to a typical system without diagnostic features is the diagnostics controller. The diagnostics controller should be able to supply the system with signals like MODE, SDI, DCLK, and the register clock (CLK). In order words, the diagnostics controller in itself is a supercontroller of the processing unit. It should also be noted that all sequential paths, except for the register files, should be converted to combinatorial paths if all the diagnostic parts are to break the sequential loops.




Figure 8. An application example of using diagnostic registers in a CPU using non-writable control store




Figure 9. An application example of using diagnostic registers in a CPU using writable control store

In normal operation, the diagnostic controller will make the diagnostic feature inactive by setting MODE = LOW and disabling DCLK and have the CLK free running.

When diagnostics are needed, the following sequence is performed:

- 1) Shift in diagnostic test data bit-by-bit. In order to perform this operation, CLK is disabled; MODE remains LOW; SDI contains the bit to be shifted in, and the diagnostic clock is enabled. This will continue until a full test vector is shifted into the shadow register.
- 2) MODE switches to HIGH. Then DCLK is disabled and CLK is enabled. The contents of the shadow register, which is the test vector, will be loaded into the output register.
- 3) The test result is set up at the inputs of the diagnostic registers. MODE switches to LOW again. DCLK is still disabled and CLK is still enabled. The test result will be clocked into the output register.
- 4) With MODE HIGH and DCLK enabled and CLK disabled, the test result will be clocked to the shadow register.
- 5) With MODE held LOW and DCLK still enabled and CLK still disabled, the test result can be shifted out and analyzed while another test vector is shifted in.

A block diagram of such a diagnostics controller is shown in Figure 10. The central control unit of this controller may be a disk-based unit or even a diagnostic PROM. Note that, in normal operation, MODE remains LOW and only CLK is active.

Figure 9 is an example with writable programmable control store where initialization of the control RAMs is necessary. This can be done by loading in a seguence of data and address

through the diagnostics controller. What this controller must be able to do, in addition to what is described above (see Figure 10), is to disable the outputs from the microprogram sequencer and feed in the address through another diagnostic register. There is a switch, S1, which switches the SDI to the registers of the writable control store from some other register (in Figure 9, it is the memory address register) to the diagnostic 'control store address' register. The initialization data is shifted into the shadow register by resetting MODE to LOW and enabling DCLK. After all data is shifted into the shadow register, MODE and SDI are set HIGH and then followed by a CLK, a DCLK, and a write to control store. The CLK loads the present control store address in the output registers of the 'control store address' register, and the MODE = HIGH and SDI = HIGH will enable the inputs to the diagnostic register as outputs. so that the data in the shadow register can be written back to the control store.





Figure 10. A diagnostic controller unit

Die Configuration



Die Size: 92x112 mil²

8-Bit Bus Front-Loading Latch Transceivers — **Advanced CMOS-TTL Compatible** 54/74ACT646 54/74ACT648

Features/Benefits

- Bidirectional bus transceiver and register
- Independent registers for A and B buses
- Real-time data transfer or stored data transfer
- 24-pin SKINNYDIP® saves space
- . Three-state outputs drive bus lines
- Low quiescent supply current of <10 μA (typical)
- · Active supply current at about 20% LS equivalent
- Wide commercial operating supply and temperature ranges 4.5 V to 5.5 V; -40°C to +85°C

Description

This 8-bit bus transceiver with three-state outputs has sixteen D-type flip-flops and multiplexers. The bus-oriented pinout of the part is shown in the Pin Configuration. The internal gatelevel hardware configurations for the 'ACT646/648 are given in the Logic Diagram. The basic repeated element, consisting of an edge-triggered flip-flop paralleled with a bypassing path, or "feed-through", into a two-way multiplexer is sometimes called a "front-loading latch."

A pair of multiplexers are used to distribute two bytes of data through the part. The data-routing combinations offered by the multiplexers provide flexibility in directing data to or from either bus, and/or either register. Data is loaded into registers A or B upon the rising edge of the appropriate clock signals. CKA

Ordering Information

		1		7.	
PART NUMBER	PKG	TEMP	POLARITY	OUTPUT	TECH
54ACT646	JS,W, L28	Mil	Non-invert	l Santak	
74ACT646	NS,JS	Com		3-state	CMOS
54ACT648	JS,W, L28	Mil	Invert	o-state	CIVIOS
74ACT648	NS,JS	Com			


clocks register A, which receives data from the B bus directly at its inputs. Similarly, CKB clocks register B, which has the A bus available directly at its inputs. Control of the multiplexers is provided by two select lines (one per register), SRA and SRB. Command of the outputs is performed by enable line E, and direction line DIR.

When \overline{E} is High, data from the buses can be stored into register A and B. When E is Low and DIR is High, the direction of operation is from A to B, when E and DIR are Low, the direction of operation is from B to A.

SRA is used to select between register A and the B bus, and then to route the data to a controlled buffer connected to the A bus. Likewise, SRB selects between register B and the A bus, and then routes the data to the B bus through a controlled buffer.

Pin Configuration

'ACT646/648 8-Bit Bus Front-Loading Latch Transceiver




SKINNYDIP® is a registered trademark of Monolithic Memories.


Monolithic Memories

Logic Diagrams


'ACT646 (Non-Inverting)




'ACT648 (Inverting)





IEEE Symbols





Block Diagrams





Function Table Nomenclature Description

Ē:

To enable A-to-B or B-to-A operation.

DIR:

To select the direction of operation.

Ē	DIR OPERATION DIRECTION			
L	L	B-to-A		
, L	н	A-to-B		
Н	x	A and B buses both are inputs (Storage)		

SRA/SRB:

To select the output data coming from the A/B

register if SRA/SRB is a High level; otherwise,

directly from the input data bus.

A0-A7:

Eight input/output pins on the A side.

B0-B7:

Eight input/output pins on the B side.

CKA/CKB:

Clock for Register A/B.

X:

H or L state irrelevant ("Don't Care" condition).

Positive edge of clock causes clocking, if clock

enable is asserted.

UC:

H or L or I case (nonclocked operation).

RGTR:

Register.

Bus Operation for 'ACT646

OPERATION		CONTROL		DATA I/O		BLOCK DIAGRAM		BLE	'ACT646	
	E	DIR	SRA	SRB	A0-A7	B0-B7		CKA	СКВ	
								UC	UC	No operation
							BUS RGTR	UC	1	Real time A bus data → RGTR E
Storage	Н	×	X	Х	Input	Input	RGTR B	1	UC	Real time B bus data → RGTR A
							CKB CKA	1	•	Real time A bus data → RGTR E Real time B bus data → RGTR A
								UC	UC	Real time B bus data → A bus
Real time							BUS RGTR	uc	t	Real time B bus data → A bus Real time B bus data → RGTR B
B-to-A	L	L	L	x	Output	Input	RGTR B	ı, t	uc	Real time B bus data → A bus Real time B bus data → RGTR A
Operation							BUS CKA	1	1	Real time B bus data → A bus Real time B bus data → RGTR A Real time B bus data → RGTR B
								UC	uc	RGTR A data → A bus
Stored data		4.75 S					BUS RGTR	uc	1	RGTR A data → A bus RGTR A data → RGTR B
B-to-A	L	L	Н	х	Output	Input	RGTR B BUS	at.,	UC	Real time B bus data → RGTR A RGTR A data → A bus
Operation							СКВ СКА	1	ì	Real time B bus data → RGTR A RGTR A data → A bus RGTR A data → RGTR B
					15.54			UC	UC	Real time A bus data → B bus
Real time							BUS RGTR A	UC	t	Real time A bus data → B bus Real time A bus data → RGTR B
A-to-B	L	н	x	L	Input	Output	RGTR B B	†v _N	uc	Real time A bus data → B bus Real time A bus data → RGTR A
Operation							CKB CKA	1	1	Real time A bus data → B bus Real time A bus data → RGTR A Real time A bus data → RGTR E
		751						UC	UC	RGTR B data → B bus
Stored data							A BUS RGTR	uc	t	Real time A bus data → RGTR E RGTR B data → B bus
A-to-B	L	H	x	н	Input	Output	RGTR B	1	uc	RGTR B data → B bus RGTR B data → RGTR A
Operation							BUS CKA	1	1	Real time A bus data → RGTR B RGTR B data → B bus RGTR B data → RGTR A

Bus Operation for 'ACT648

OPERATION		CON	TROL		DAT	A I/O	BLOCK DIAGRAM		OCK BLE	'ACT648
	Ē	DIR	SRA	SRB	A0-A7	B0-B7	a salah	CKA	СКВ	
								UC	UC	No operation
	1,124						BUS RGTR	UC	t	Real time A bus data → RGTR B
Storage	Н	X	×	Х	Input	Input	RGTR B B	1	UC	Real time B bus data → RGTR A
	(4.5) 924.91						CKB CKA	t	İ	Real time A bus data → RGTR B Real time B bus data → RGTR A
		140						UC	UC	Real time B bus data → A bus
Real time							A BUS RGTR	UC	1	Real time $\overline{\underline{B}}$ bus data \rightarrow A bus Real time $\overline{\underline{B}}$ bus data \rightarrow RGTR B
B-to-A	L	Ĺ	L	X	Output	Input	RGTR B	7 10	uc	Real time B bus data → A bus Real time B bus data → RGTR A
Operation							CKB CKA	1	t	Real time \overline{B} bus data \rightarrow A bus Real time B bus data \rightarrow RGTR A Real time \overline{B} bus data \rightarrow RGTR B
1.950								UC	UC	RGTR Ā data → A bus
Stored data							BUS RGTR	UC	t	RGTR A data → A bus RGTR A data → RGTR B
B-to-A	L	L	н	x	Output	Input	RGTR B BUS	1	uc	Real time B bus data → RGTR A RGTR A data → A bus
Operation						v e nev	скв ска	1	1	Real time B bus data → RGTR A RGTR A data → A bus RGTR A data → RGTR B
	, i							UC	UC	Real time A bus data → B bus
Real time							BUS RGTR A	UC	1.	Real time A bus data → B bus Real time A bus data → RGTR B
A-to-B	L.	н	x	L	Input	Output	RGTR B B	1	uc	Real time $\overline{\underline{A}}$ bus data \rightarrow B bus Real time $\overline{\underline{A}}$ bus data \rightarrow RGTR A
Operation							CKB CKA	1	1	Real time \overline{A} bus data \rightarrow B bus Real time \overline{A} bus data \rightarrow RGTR A Real time A bus data \rightarrow RGTR B
								UC	uc	RGTR B data → B bus
Stored data							A RGTR	uc	1	Real time A bus data → RGTR B RGTR B data → B bus
A-to-B	L	н	X	н	Input	Output	RGTR B	1	uc	RGTR B data → B bus RGTR B data → RGTR A
Operation							CKB CKA	1	1	Real time A bus data → RGTR B RGTR B data → B bus RGTR B data → RGTR A

Absolute Maximum Ratings

Supply voltage, V _{CC}	0.5 V to 7.0 V
Supply voltage, V _{CC} DC input voltage, V _I DC output voltage, V _O	0.5 V to V _{CC} +0.5 V
DC output voltage, V _O	0.5 V to V _{CC} +0.5 V
DC output source/sink current per output pin, IO	±35 mA
DC V _{CC} or ground current, I _{CC} or I _{GND}	± 100 mA
DC V _{CC} or ground current, I _{CC} or I _{GND}	
V _L <0	20 mA
V ₁ >V _{CC}	+20 mA
Output diode current, I _{OK} :	-20 m∆
Vo >V _{CC}	+20 mA
Storage temperature	65 to +150°C

Operating Conditions

SYMBOL	PARAI	MIN	MILITARY MIN TYP MAX			COMMERCIAL MIN TYP MAX			
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
TA	Operating free-air temperature	-55		125	-40		85	°C	
	Width of clock	High	20			20			
t _w Width of clock		Low	20		albari	20			ns
t _{su}	Set up time	g and produced the second of t	301		Production	251			ns
t _h	Hold time		Of			Of			ns
t _r	Input rise time at V _I = 4.5 V		0	al val	500	0		500	ns
t _f	Input fall time at V _I = 4.5 V		0		500	0		500	ns
^I ОН	High-level output current			-6			-6	mA	
loL	Low-level output current				12		in in the second	12	mA

¹ The arrow indicates the Low-to-High transition of the clock input used as reference.

Electrical Characteristics Over Operating Conditions


SYMBOL	PARAMETER	TEST CO	NDITIONS	MIN	25°C TYP MAX	MILITARY MIN TYP MAX	COMMERCIAL MIN TYP MAX	UNIT
VIL	Low-level input voltage				0.8	0.7	. 0.8	٧
v _{IH}	High-level input voltage			2		2	2	٧
IN	Input Current	V _{CC} = MAX	V _I = V _{CC} or GND		±1.0	±1.0	±1.0	μΑ
		Vcc = MIN	I _{OL} = 20 μA		0.1	0.1	0.1	
VOL	Low-level output voltage	VIL = MAX	I _{OL} = 6 mA		0.32	0.4	0.37	٧
		V _{IH} = MIN	I _{OL} = 12 mA		0.4	0.4	0.4	
V	High lovel autout valtage	V _{CC} = MIN	I _{OH} = -20 μA	3.4		3.4	3.4	v
VOH	High-level output voltage	V _{IL} = MAX V _{IH} = MIN	I _{OH} = -6 mA	2.4		2.4	2.4	
loz	Off-state output current	V _{CC} = MAX	V _O = V _{CC} or GND		±10	±50	±30	μА
lcc	Quiescent supply current	V _{CC} = MAX	V _I = V _{CC} or GND		10	80	40	μΑ
	Maximum quiescent	V _{CC} = MAX	Only one input at 2.4 V		1.5	2.0	1.9	m A
ပ	supply current	V _I = 2.4 V or 0.5 V	All inputs at 2.4 V		25	35	33	mA

Switching Characteristics


SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load/Waveform)	COM/MIL T _A = 25°C MIN MAX	MILITARY MIN MAX	COMMERCIAL MIN MAX	UNIT
^t PLH	Data to output delay		35	55	45	Ī
^t PHL	Data to output delay		35	55	45	ns
^t PLH	Clock to output dolov		30	44	38	
t _{PHL}	Clock to output delay	C ₁ = 50 pF	30	44	38	ns
^t PLH	Select to output delay*	J 50 p.	28	40	35	
t _{PHL}	(data input high)		28	40	35	ns
^t PLH	Select to output delay*		28	40	35	
^t PHL	(data input low)		28	40	35	ns
t _{PZL}	0.4		40	50	45	
^t PZH	Output enable delay		40	50	45	ns
t _{PLZ}			35	45	40	
^t PHZ	Output disable delay	$R_I = 1K\Omega$	35	45	40	ns
tPZL		R _L = 1KΩ C _L = 50 pF	40	50	45	
^t PZH	Direction enable delay		35	45	40	ns
t _{PLZ}	B		30	40	35	
t _{PHZ}	Direction disable delay		30	40	35	ns

^{*} See Figure 4.


Test Waveforms



CK To Bus Output Propagation Delay Time



되는 말로 하는 것이 하는 사람



- NOTES: 1. When SRA/SRB is low, the input data will transfer to output bus.
 - 2. When SRA/SRB is high, the data of register will transfer to output bus.
 - 3. For the inverting devices, the timing is similar, but the output is opposite to that for the non-inverting devices.

Figure 4.

Enable/Disable/Direction-Change Delay




Figure 5.

Test Load




Figure 6.


NOTES 1. CL includes probe and jig capacitance.

- 2. When measuring tpLZ and tpZL, S_1 is tied to V_{CC} . When measuring tpHZ and tpZH, S_1 is tied to ground.
 - When measuring propagation delay times of three-state outputs, S_1 is open, i.e., not connected to V_{CC} or ground.
- Waveform 1 is for an output with internal conditions such that the output is Low except when disabled by the output control.
 - Waveform 2 is for an output with internal conditions such that the output is High except when disabled by the output control.
- 4. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
- 5. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_{OUt} = 50~\Omega$.

Die Configurations

54/74ACT646

54/74ACT648



Die size: 87x107 mil²

8-Bit Bus Front-Loading Latch Transceivers — **Advanced CMOS-TTL Compatible**

54/74ACT651

54/74ACT652

Features/Benefits

- Bidirectional bus transceiver and register
- Independent registers for A and B buses
- Real-time data transfer or stored data transfer
- · Simultaneous outputs on both buses
- 24-pin SKINNYDIP® saves space
- Three-state outputs drive bus lines
- Low quiescent supply current of <10 μ A (typical)
- Active supply current at about 20% LS equivalent
- Wide commercial operating supply and temperature ranges 4.5 V to 5.5 V; -40°C to +85°C

Description

This 8-bit bus transceiver with three-state outputs has sixteen D-type flip-flops and multiplexers. The bus-oriented pinout of the part is shown in the Pin Configuration. The internal gatelevel hardware configurations for the 'ACT651/652 are given in the Logic Diagrams. The basic repeated element, consisting of an edge-triggered flip-flop paralleled with a bypassing path, or "feed-through", into a two-way multiplexer is sometimes called a "front-loading latch."

A pair of multiplexers are used to distribute two bytes of data through the part. The data-routing combinations offered by the multiplexers provide flexibility in directing data to or from either bus, and/or either register. Data is loaded into registers A or B upon the rising edge of the appropriate clock signals. CKA clocks register A, which receives data from the B bus directly at

Ordering Information

PART NUMBER	PKG	TEMP	POLARITY	OUTPUT	TECH
54ACT651	JS,W, L28	Mil	Invert		
74ACT651	NS,JS	Com			CMOC
54ACT652	JS,W, L28	Mil	Non-invert	3-state	CMOS
74ACT652	NS,JS	Com			

its inputs. Similarly, CKB clocks register B, which has the A bus available directly at its inputs. Control of the multiplexers is provided by two select lines (one per register), SRA and SRB. Command of the outputs is performed by two enable lines, GAB and GBA.


When GAB is low and GBA is high, data from the buses can be loaded into registers A and B. When GBA is low, the A bus is configured for output. When GAB is high, the B bus is configured for output. The A and B buses can be enabled at the same time, to operate as outputs simultaneously.

SRA is used to select between register A and the B bus, and then to route the data to a controlled buffer connected to the A bus. Likewise, SRB selects between register B and the A bus, and then routes the data to the B bus through a controlled buffer.

Pin Configuration

'ACT651/652


8-Bit Bus Front-Loading Latch Transceiver




SKINNYDIP® is a registered trademark of Monolithic Memories

TWX: 910-338-2376


Logic Diagrams




'ACT652 (Non-Inverting)





IEEE Symbols





Block Diagrams





Function Table Nomenclature Description

GAB: To enable A-to-B operation.

GBA: To enable B-to-A operation.

GAB	GBA	OPERATION DIRECTION
L	L	B-to-A
L	н	A and B buses both are inputs (Storage)
Н	L	A and B buses both are outputs (Transfer stored data to bus)
Н	Н	A-to-B

SRA/SRB: To select the output data coming from the A/B

register if SRA/SRB is a High level; otherwise,

directly from the input data bus.

A0-A7: Eight input/output pins on the A side.

B0-B7: Eight input/output pins on the B side.

CKA/CKB: Clock for register A/B.

X: H or L state irrelevant ("Don't Care" condition).

Positive edge of CK causes clocking, if clock enable

is asserted.

UC: H or L or I case (nonclocked operation).

RGTR: Register.

1:

Bus Operation for 'ACT651

OPERATION		CON	TROL		DATA I/O		BLOCK DIAGRAM	CLOCK ENABLE		'ACT651
	GAB	GBA	SRA	SRB	A0-A7	B0-B7		CKA	СКВ	
							A []	UC	UC	No operation
							BUS RGTR	UC	1	Real time A bus data → RGTR B
Storage	L	Н	X	Х	Input	Input	RGTR B B BUS	1	UC	Real time B bus data - RGTR A
							СКВ СКА	1	†	Real time A bus data — RGTR B Real time B bus data — RGTR A
								UC	UC	Real time B bus data → A bus
Real time							BUS RGTR A	uc	t	Real time $\overline{\underline{B}}$ bus data \rightarrow A bus Real time $\overline{\underline{B}}$ bus data \rightarrow RGTR B
B-to-A	L	L	L	×	Output	Input	RGTR B	1	UC	Real time B bus data → A bus Real time B bus data → RGTR A
Operation	V.			e de la companya de l			CKB CKA	. t	1	Real time B bus data → A bus Real time B bus data → RGTR A Real time B bus data → RGTR B
	1.0							UC	ÜC	RGTR Ā data → A bus
Stored data	·						A BUS RGTR	uc	t.	RGTR Ā data → A bus RGTR Ā data → RGTR B
B-to-A	L	L	н	х	Output	Input	RGTR B BBUS	1	UC	Real time B bus data → RGTR A RGTR Ā data → A bus
Operation					i i		CKB CKA	f	t	Real time B bus data → RGTR A RGTR Ā data → A bus RGTR Ā data → RGTR B
								UC	uc	Real time A bus data → B bus
Real time							A BUS RGTR	uc	†	Real time A bus data → B bus Real time A bus data → RGTR B
A-to-B	Н	Н	X	L	Input	Output	RGTR	1	UC	Real time $\overline{\underline{A}}$ bus data $\overline{}$ B bus Real time $\overline{\underline{A}}$ bus data $\overline{}$ RGTR A
Operation							CKB CKA	1	t	Real time A bus data → B bus Real time A bus data → RGTR A Real time A bus data → RGTR B
			1 4 5					UC	UC	RGTR B data → B bus
Stored data							A BUS RGTR A	uc	1	Real time A bus data → RGTR B RGTR B data → B bus
A-to-B	Н	Н	x	Н	Input	Output	RGTR B	t	uc	RGTR B data → B bus RGTR B data → RGTR A
Operation							CKA CKA	1.	1	Real time A bus data → RGTR B RGTR B data → B bus RGTR B data → RGTR A
						7. V.		UC	UC	RGTR Ā/Ē data → A/B bus
Transfer							BUS RGTR	uc	1	RGTR Ā/Ē data → A/B bus RGTR Ā data → RGTR B
Stored	Н	L	н	Н	Output	Output	RGTR	1	uc	RGTR Ā/Ē data → A/B bus RGTR Ē data → RGTR A
Data							BUS CKA	1	.	RGTR Ā/Ē data → A/B bus RGTR Ā data → RGTR B RGTR Ē data → RGTR A

Bus Operation for 'ACT652

OPERATION		CON.	TROL		DATA I/O		BLOCK DIAGRAM	CLOCK ENABLE		'ACT652
	GAB	GBA	SRA	SRB	A0-A7	B0-B7		CKA	СКВ	
								uc	UC	No operation
							BUS RGTR	UC	1	Real time A bus data - RGTR B
Storage	L	Н	Х	Х	Input	Input	RGTR B	1.	UC	Real time B bus data → RGTR A
							CKB CKA	1	1	Real time A bus data → RGTR B Real time B bus data → RGTR A
								UC	uc	Real time B bus data → A bus
Real time							BUS RGTR A	uc	•	Real time B bus data → A bus Real time B bus data → RGTR B
B-to-A	L	L	L	х	Output	Input	RGTR	1	uc	Real time B bus data — A bus Real time B bus data — RGTR A
Operation							B Bus	J	1	Real time B bus data → A bus Real time B bus data → RGTR A Real time B bus data → RGTR B
								uc	UC	RGTR A data → A bus
Stored data							A BUS RGTR	uc	t	RGTR A data → A bus RGTR A data → RGTR B
B-to-A Operation	L	L	Н	x	Output	Input	RGTR B	1	uc	Real time B bus data → RGTR A RGTR A data → A bus
							BUS CKA	1	is	Real time B bus data — RGTR A RGTR A data — A bus RGTR A data — RGTR B
								uc	uc	Real time A bus data → B bus
Real time							BUS RGTR	UC.	1	Real time A bus data — B bus Real time A bus data — RGTR B
A-to-B	н	н	x	L	Input	Output	RGTR B	ı	uc	Real time A bus data → B bus Real time A bus data → RGTR A
Operation							CKB CKA	1	.	Real time A bus data → B bus Real time A bus data → RGTR A Real time A bus data → RGTR B
								uc	uc	RGTR B data → B bus
Stored data							BUS RGTR	uc	ţ	Real time A bus data → RGTR B RGTR B data → B bus
A-to-B Operation	Н	H	X	Н	Input	Output	RGTR B	1	uc	RGTR B data → B bus RGTR B data → RGTR A
							CKB CKA		1	Real time A bus data → RGTR B RGTR B data → B bus RGTR B data → RGTR A
								UC	uc	RGTR A/B data → A/B bus
Transfer							BUS RGTR	uc	1	RGTR A/B data → A/B bus RGTR A data → RGTR B
Stored Data	H	L	Н	Н	Output	Output	RGTR	1	uc	RGTR A/B data → A/B bus RGTR B data → RGTR A
							BUS CKA	1	1	RGTR A/B data → A/B bus RGTR A data → RGTR B RGTR B data → RGTR A

54/74ACT651 54/74ACT652

Absolute Maximum Ratings

Supply voltage, V _{CC}	· · · · · · · · · · · · · · · · · · ·	• • • • • • • • • • • • • • • • • • • •		0.5 V to 7.0 V
DC input voltage, V _I				-0.5 V to Vac +0.5 V
DC output voltage, Vo	그림 경우 보이 집에 되는 것이다.			-0.5 V to Voo+0.5 V
DC output source/sink current per output pin, IO				±35 mA
DC output source/sink current per output pin, IODC VCC or ground current, ICC or IGND		• • • • • • • • • • • • • • • • • • • •	· · · · · · · · · · · · · · · · · · ·	± 100 mA
Input diode current, I _{IK} :				
V ₁ <0				20 mA
V ₁ >V _{CC}				+20 mA
Output diode current, IOK:				
V _O <0				20 mA
V _O > V _{CC}				+20 mA
VO >VCCStorage temperature				65 to +150°C

Operating Conditions

SYMBOL	PARAM	ETER	MIN	ILITAI TYP	YY MAX	COM	MMER TYP	CIAL MAX	UNIT
v _{CC}	Supply voltage	*	 4.5	5	5.5	4.5	5	5.5	V
TA	Operating free-air temperature		 -55		125	-40		85	°C
	Width of clock	High	 20			20			
t _w	Width of clock	Low	20			20			ns
t _{su}	Set up time		301			251		4 (2.3)	ns
t _h	Hold time		Ot		7	Of		-	ns
t _r	Input rise time at V _I = 4.5 V		0		500	0		500	ns
t _f	Input fall time at V _I = 4.5 V		0		500	0		500	ns
ГОН	High-level output current				-6	-		-6	mA
loL	Low-level output current		·		12		-	12	mA

[†] The arrow indicates the Low-to-High transition of the clock input used as reference.

Electrical Characteristics Over Operating Conditions


SYMBOL	PARAMETER	TEST CO	NDITIONS	MIN	25°C TYP			ILITARY TYP MAX		MER TYP	CIAL MAX	UNIT
VIL	Low-level input voltage					0.8		0.7			0.8	V
v _{IH}	High-level input voltage			2			2		2			٧
I _{IN}	Input Current	V _{CC} = MAX	V _I = V _{CC} or GND			±1.0		±1.0			±1.0	μΑ
		V _{CC} = MIN	I _{OL} = 20 μA			0.1		0.1			0.1	1.5%
VOL	Low-level output voltage	V _{IL} = MAX				0.32		0.4	1.5		0.37	V
		V _{IH} = MIN	I _{OL} = 12 mA			0.4		0.4			0.4	
Vou	High-level output voltage	V _{CC} = MIN	I _{OH} = -20 μA	3.4			3.4		3.4			
VOH	Trigit-level output voitage	V _{IL} = MAX V _{IH} = MIN	I _{OH} = -6 mA	2.4			2.4		2.4			٧
loz	Off-state output current	V _{CC} = MAX	V _O = V _{CC} or GND			±10		±50			±30	μΑ
lcc	Quiescent supply current	V _{CC} = MAX	V _I = V _{CC} or GND			10	4.7 4.7	80			40	μΑ
la.	Maximum quiescent	V _{CC} = MAX	Only one input at 2.4 V			1.5		2.0	14.4		1.9	
'c	supply current	V _I = 2.4 V or 0.5 V	All inputs at 2.4 V			25		35			33	mA

Switching Characteristics

SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load/Waveform)	COM/MIL T _A = 25°C MIN MAX	MILITARY MIN MAX	COMMERCIAL MIN MAX	UNIT	
^t PLH	Date to outside delay		39	53	48		
^t PHL	Data to output delay		30	48	42	ns	
t _{PLH}	Clask to autout dalay		35	50	44		
tPHL	Clock to output delay	C _I = 50 pF	30	44	40	ns	
t _{PLH}	Select to output delay*	La Caracteria de la Car	32	44	40		
t _{PHL}	(data input high)			32	44	40	ns
t _{PLH}	Select to output delay*		35	50	44	14.5	
t _{PHL}	(data input low)		30	40	36	ns	
t _{PZL}	GBA to A bus		25	35	32		
t _{PZH}	output enable delay			25,	35	32	ns
t _{PLZ}	GBA to A bus		25	35	32		
t _{PHZ}	output disable delay	R _L = 1KΩ	35	40	38	ns	
t _{PZL}	GAB to B bus	CL = 50 pF	30	35	33		
t _{PZH}	output enable delay		25	35	32	ns	
t _{PLZ}	GAB to B bus		25	35	32		
t _{PHZ}	output disable delay		35	40	38	ns	

^{*} See Figure 4.

Test Waveforms



CK To Bus Output Propagation Delay Time




Figure 3

Select To Output Delay DATA OF BUS DATA OF REGISTER 2 (2) SRA/SRB 2 1 VOH OUTPUT ³ VOL (NON-INVERTING **DEVICES ONLY)** INPUT DATA LOW INPUT DATA HIGH

- NOTES: 1. When SRA/SRB is low, the input data will transfer to output bus.
 - 2. When SRA/SRB is high, the data of register will transfer to output bus.
 - 3. For the inverting devices, the timing is similar, but the output is opposite to that for the non-inverting devices.

Figure 4

12

Enable/Disable/Direction-Change Delay




Figure 5

Test Load




Figure 6

NOTES 1. C_L includes probe and jig capacitance.

2. When measuring tp_Z and tpZL, S_1 is tied to VCC. When measuring tpHZ and tpZH, S_1 is tied to ground.

When measuring propagation delay times of three-state outputs, S_1 is open, i.e., not connected to V_{CC} or ground.

Waveform 1 is for an output with internal conditions such that the output is Low except when disabled by the output control.


Waveform 2 is for an output with internal conditions such that the output is High except when disabled by the output control.

- 4. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
- 5. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_{Out} = 50~\Omega$.

Die Configurations



54/74ACT652



Die Size: 87x107 mil²

	Introduction	1
어 있는 것이 되었습니다. 그 그 그 그 그 그 그 등으로 (경향점) [
	Military Products Division	2
	PROM	3
	· nom	
	PLE™	4
요. 그리고 그 사람이 그 시간 누리가 함께 현지 1925년 보이 보이 가족 취임이 보는 것으로 유명하는 것으로 있다.		
- Tomor - 함께 여기 있는 사람이 기업을 통해 및 모양 	PAL®/HAL® Circuits	5
	System Building Blocks/HMSI™	L 6
	System building blocks/ HIVISI	
	FIFO	7
	Memory Support	8
i Turkaria eta 18a ilarea (h. 1841). 18a - Aria Barraria (h. 18a - 1	Arithmetic Elements and Logic	9
- 이 경기에 가는 아래 보는 수 있는 것이 하는 것이다. 	Anumetic Elements and Logic	
	Multipliers/Dividers	10
	8-Bit Interface	
	Double-Density PLUS™ Interface	
	Double-Density PLOS Interface	12
	ECL10KH	13
	General Information	14
	Advanced Information	15
	Package Drawings	16
	a to the constant of the const	
	Representatives/Distributors	17
	. 17 (17)	

in the state of t

Table of ContentsECL10KH

ECL10KH Selection Guide

DEVICE	FUNCTION	PACKAGE	PINS
	NOR Gate		
MC10H102	Quad 2-Input		
MC10H211	Dual 3-Input, 3-Output		
	OR Gate		
MC10H103	Quad 2-Input		
MC10H210	Dual 3-Input, 3-Output		
	AND Gates		
MC10H104	Quad AND		
	Complex Gates		
MC10H101	Quad OR/NOR		
MC10H105	Triple 2-3-2 Input OR/NOR	J, N	16
MC10H107	Triple Exclusive OR/NOR		
	Flip-Flop Latches		
MC10H130	Dual Latch		
MC10H131	Dual D Master Slave Flip-Flop		
	Data Selector Multiplexer		
MC10H158	Quad 2-Input Multiplexers (Non-inverting)		
MC10H159	Quad 2-Input Multiplexers (Inverting)		
MC10H173	Quad 2-Input Multiplexer Latch		
	Special Function		
MC10H141	Universal Shift Register		

13

ECL10KH for High Performance System Design.

The designer of high-performance digital systems now has new alternatives with the introduction of Monolithic Memories' ECL 10KH family of Logic. Monolithic Memories' ECL 10KH devices are completely equivalent to Motorola's MECL 10KH. This means that the system designer can take advantage of the high performance of ECL 10KH logic, and eliminate the woe of having a sole-sourced logic family.

ECL logic is used in a broad range of applications that demand high speed and a stable system environment. ECL 10KH represents a particular optimization of semiconductor technology towards ease of use in systems. A summary of the advantages of ECL 10KH may be of use to the system designer.

ECL 10KH, in general, is compatible with 10K ECL logic, but it is faster, offers better noise margin, and operates at equal power as compared to MECL 10K logic. Propagation delays, and clock

speeds are 100% better, and noise immunity is improved 75% over the MECL 10K series. The basic power dissipation of 25 mW/Gate is comparable to MECL 10K.

To obtain better circuit speeds, new semiconductor processing is used with ECL 10KH. Smaller transistors result from this processing, allowing greater speed. Other design changes are employed in ECL 10KH, over the basic MECL 10K gate structure, which yield better DC performance as well. ECL 10KH is a voltage-compensated logic family, allowing guaranteed DC and AC parameters over a $\pm 5\%$ power supply range. Voltage-compensation allows for smaller semiconductor die sizes for a given function as compared with ECL devices employing both voltage compensation and temperature compensation. Smaller die sizes translate into a lower production cost, which in turn means a lower cost to the end user.

ECL10KH High-Speed Emitter-Coupled Logic Family MC10H101 Quad OR/NOR Gate

PRELIMINARY INFORMATION

This document contains specifications and information which are subject to change.

Features/Benefits

- Propagation delay, 1 ns typical
- Power dissipation 25 mW/gate
- Noise margin 150 mV
- Voltage compensated
- ECL 10K-compatible.

Ordering Information

PART NUMBER	PACKAGE	TEMPERATURE
MC10H101	J, N	СОМ


Description

The MC10H101 is a member of Monolithic Memories' ECL family. This ECL 10KH part is a functional/pinout duplication of the


standard ECL 10K family part, with 100% improvement in propagation delay, and no increase in power-supply current.

Pin Configuration

MC10H101 Quad OR/NOR Gate



MC10H101



Portions of this Data Sheet reproduced with the courtesy of Motorola, Inc.

Monolithic MMI Memories

13

Absolute Maximum Ratings

Supply voltage V _{FF} (V _{CC} = 0)	 	8.0 to 0 V _{dc}
Input voltage V _I (V _{CC} = 0)	 	0 V _{dc} to VEE
Output Current:		
		and the first of the first of the second control of the
Continuous	 	50 mA

Operating Conditions

SYMBOL		PARAMETER	COMMERC MIN TYP		UNIT
VEE	Supply voltage		-5.46 -5.2	-4.94	٧
TA	Operating temperature range		0	75	°C
-	Ctorono tomonostimo romas	Plastic	-55	150	°c
TSTG	Storage temperature range	Ceramic	-55	165	

Electrical Characteristics V_{EE} = -5.2 V ± 5% (See note)

SYMBOL	A SOLUTION AND A	RAMETER	(٥٥	2	5°	7	5°	
SIMBUL			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
ŀΕ	Power supply current		_	29	T -	26	_	29	mA
		MC10H101	-	425	-	265	_	265	
linH	Input current high	MC10H101 (Pin 12 only)	-	850	_	535	-	535	μΑ
linL	Input current LOW		0.5	-	0.5	-	0.3		μА
VOH	HIGH output volta	ge	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
V _{OL}	LOW output voltage	ge	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
VIΗ	HIGH input voltag	е	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	LOW input voltage		-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

Switching Characteristics V_{EE} = -5.2 V \pm 5% (See note)

0/440.01		0	0°C		25° C		75° C	
SYMBOL PARAMETER	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
^t pd	Propagation delay	0.7	1.6	0.7	1.5	0.7	1.7	ns
t _r	Rise time (20%-80%)	0.7	2.2	0.7	2.0	0.7	2.2	ns
tf	Fall time (80%-20%)	0.7	2.2	0.7	2.0	0.7	2.2	ns

NOTE: Each ECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 V.

ECL 10KH High-Speed Emitter-Coupled Logic Family MC10H103 Quad 2-Input OR Gate

PRELIMINARY INFORMATION

This document contains specifications and information which are subject to change.

Features/Benefits

- Propagation delay, 1.0 ns typical
- Power dissipation 25 mW/gate
- . Noise margin 150 mV
- Voltage compensated
- ECL 10K compatible

Ordering Information


PART NUMBER	PACKAGE	TEMPERATURE
MC10H103	J,N	Com

Logic Diagram

Description


The MC10H103 is a member of Monolithic Memories' ECL family. This ECL 10KH part is a functional/pinout duplication of the standard ECL 10K family part with 100% improvement in propagation delay, and no increase in power-supply current.

And the second second second



MC10H103

Pin Configuration



Portions of this Data Sheet reproduced with the courtesy of Motorola, Inc.

Monolithic MM Memories

Supply voltage VEE (V	CC = 0)		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	8.0 V to 0 V _{dc}
Continuous				50 mA
Surge	•••••	• • • • • • • • • • • • • • • • • • • •		100 mA

Operating Conditions

SYMBOL		PARAMETER				
VEE	Supply voltage		-5.46 -5.2 -4.94	٧		
TA	Operating temperature range		0 75	°C		
-	Storage temperature range	Plastic	-55 150			
ISTG	Storage temperature range	Ceramic	-55 165	- °C		

Electrical Characteristics V_{EE} = -5.2 V ±5% (See Note)

0.445.01		0°		25°		75°		UNIT
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNI
lE	Power supply current		29	-	26		29	mA
linH	Input current HIGH		425		265	-	265	μА
linL	Input current LOW	0.5	-	0.5	-	0.3	-	μΑ
V _{OH}	HIGH output voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	LOW output voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
ν _{IH}	HIGH input voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
VIL	LOW input voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

Switching Characteristics $V_{EE} = -5.2V \pm 5\%$ (See Note)

CVMBOL)°	2	5°	7:	5°	T
SYMBOL PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
t _{pd}	Propagation delay	0.7	1.6	0.7	1.5	0.7	1.7	ns
t _r	Rise time (20%-80%)	0.7	2.2	0.7	2.0	0.7	2.2	ns
t _f	Fall time (80%-20%)	0.7	2.2	0.7	2.0	0.7	2.2	ns

NOTE: Each ECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 V.

ECL 10KH High-Speed Emitter-Coupled Logic Family

PRELIMINARY INFORMATION

This document contains specifications and information which are subject to change.

TEMPERATURE

COM

MC10H102/Quad 2-Input NOR Gate MC10H105/Triple 2-3-2 Input OR/NOR Gate

Features/Benefits


- Propagation delay, 1 ns typical
- Power dissipation 25 mW/gate
- Noise margin 150 mV
- Voltage compensated
- ECL 10K compatible.

Description

The MC10H102 and MC10H105 are members of Monolithic Memories new ECL family. These ECL 10KH parts are functional/ pinout duplications of the standard ECL 10K family parts, with 100% improvement in propagation delay, and no increase in power-supply current.

Pin Configurations

MC10H102 **Quad 2-Input NOR Gate**



Cout

Ordering Information


PACKAGE

J.Ň

PART NUMBER

MC10H102

MC10H105




MC10H105

Triple 2-3-2 Input OR/NOR Gate


Logic Diagrams

MC10H102



Quad 2-Input NOR Gate

MC10H105



Triple 2-3-2 input OR/NOR Gate

Portions of this Data Sheet reproduced with the courtesy of Motorola Inc.

Supply voltage V _{EE} (V _{CC} = 0)	 		8.0 V to 0 V _{dc}
Supply voltage V_{EE} ($V_{CC} = 0$) Input voltage V_{I} ($V_{CC} = 0$)		 	0 V _{dc} to V _{FF}
Output Current:			
Continuous			
Surge	 	 •	100 mA

Operating Conditions

SYMBOL		PARAMETER	COMMERCIAL MIN TYP MAX	UNIT
VEE	Supply voltage		-5.46 -5.2 -4.94	V
TA	Operating temperature range		0 75	°C
	Storage temperature range	Plastic	-55 150	°c
TSTG	Storage temperature range	Ceramic	-55 165	

Electrical Characteristics v_{EE} = -5.2V \pm 5% (See Note)

CVMBOL	MBOL PARAMETER		0°		2	5°	75	•	UNIT
STMBUL			MIN	MAX	MIN	MAX	MIN	MAX	UNII
		MC10H102		29	V - 3.3	26	-	29	T.
I _E Power supply current	MC10H105	_	23		21		23	mA.	
l _{in} H	Input current HIGH			425	-	265		265	μА
l _{in} L	Input current LOW		0.5		0.5		0.3	. - .	μА
V _{ОН}	HIGH output voltage		-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
V _{OL}	LOW output voltage		-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
v_{IH}	HIGH input voltage		-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	LOW input voltage		-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

Switching Characteristics v_{EE} = -5.2V \pm 5% (See Note)

CVMDOI		0°		25°		75°		LINIT
SYMBOL PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
t _{pd}	Propagation delay	0.7	1.6	0.7	1.5	0.7	1.7	ns
t _r	Rise time (20%-80%)	0.7	2.2	0.7	2.0	0.7	2.2	ns
t _f	Fall time (80%-20%)	0.7	2.2	0.7	2.0	0.7	2.2	ns

NOTE: Each ECL 10 KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established.

The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 V.

ECL 10KH High-Speed Emitter-Coupled Logic Family MC10H104/MC10H107 Quad 2-Input AND Gate/Triple 2-Input Exclusive OR/NOR Gate

PRELIMINARY INFORMATION

This document contains specifications and information which are subject to change.


Features/Benefits


- · Propagation delay, 1 ns typical
- Power dissipation 35 mW/gate typical
- Noise margin 150 mV
- Voltage compensated
- ECL 10K-compatible

Description

The MC10H104 and MC10H107 are members of Monolithic Memories' new ECL family. These ECL 10KH parts are functional/pinout duplications of the standard ECL 10K family parts with 100% improvement in propagation delay, and no increase in power-supply current.

Pin Configurations






Ordering Information

PART NUMBER	PACKAGE	TEMPERATURE
MC10H104 MC10H107	J,N	Com


Logic Diagrams

MC10H104



Quad 2-Input AND Gate

MC10H107



Triple 2-Input
Exclusive OR/NOR Gate

Portions of this Data Sheet reproduced with the courtesy of Motorola Inc.

TWX: 910-338-2376



Power supply V _{EE} (V _{CC} = 0)	 	8.0 V to 0 Vdc
Input voltage V _I (V _{CC} = 0)		
Output current:		이 그러워 가장 가장 하는데 이 그래.
Continuous		50 mA
Surge		100 mA

Operating Conditions

SYMBOL	PARAMET	MIN	OMMERCI TYP	AL MAX	UNIT	
٧ _{EE}	Supply Voltage		-5.46	-5.2	-4.94	V
TA	Operating temperature range		0	i i kake	+75	°C
11	Storage temperature range	Plastic	-55)) (* 4.4 a.3	+150	°c
T _{stg} Storage temperature range		Ceramic	-55		+165	

Electrical Characteristics V_{EE} = -5.2 V ± 5% (See Note)

SYMBOL	PARAMETER			0°		25°		75°	
STWIDUL	FARAWEI		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
ΙE	Power supply current	MC10H104 MC10H107		39 31		35 28	= :	39 31	mA
linH	Input current HIGH			425	=	265		265	μΑ
l _{inL}	Input current LOW		0.5	-	0.5	-	0.3		μΑ
VOH	HIGH output voltage		-1.02	-0.84	-0.98	-0.81	-0.92	0.735	Vdc
VOL	LOW output voltage		-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
v _{IH}	HIGH input voltage		-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	LOW input voltage		-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

Switching Characteristics V_{EE} = -5.2 V \pm 5% (See Note)

CVMDOL			0	jo.	2	5°	7:	5°	
SYMBOL	PARAMETER		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
^t pd	Propagation delay	MC10H104 MC10H107	0.7 0.7	2.2 2.0	0.7 0.7	2.0 1.9	0.7 0.7	2.2 2.0	ns
t _r	Rise time		0.7	2.2	0.7	2.0	0.7	2.2	ns
tf	Fall time		0.7	2.2	0.7	2.0	0.7	2.2	ns

ECL 10KH High-Speed Emitter-Coupled Logic Family Dual Latch MC10H130

PRELIMINARY INFORMATION

This document contains specifications and information which are subject to change.

Features/Benefits

- Propagation delay, 1 ns typical
- Power dissipation, 155 mW typical
- Noise margin 150 mV
- Voltage compensated
- ECL 10K-compatible

Description

The MC10H130 is a dual latch which has two different mechanisms to retain data through latch control signals. Each latch can be operated separately by holding the common latch control signal (\overline{C}) LOW, then switching an individual latch control signal (\overline{C} E1/ \overline{C} E2) from LOW to HIGH to cause retention of data in the relevant latch. If simultaneous operation of both latches is required, \overline{C} E1 and \overline{C} E2 are held LOW and the common latch control C is switched from LOW to HIGH.

For either latch, data present at the inputs (D1/D2) will be seen at the outputs (Q1/Q1 and Q2/Q2) when both latch control signals are LOW. This condition allows data to be setup within the latch, after which time causing a positive transition to the HIGH state on either or both latch control signals causes data retention. After either or both of these signals are HIGH, subsequent changes in data at an input are ignored by the latch, provided the hold time requirement is met.

An alternative means to load data in the latches is to use the direct set and reset (S1/S2 and R1/R2, respectively) lines. These inputs do not override the latch controls, or the D inputs. Instead, set or reset are only effective when either \overline{C} , $\overline{CE1/CE2}$ or both, are HIGH. Note that this relationship is different than the case for a similar part, the MC10H131, which is a Dual Master-Slave D-type Flip-Flop.

Function Table


D	c	CE1/CE2	R	s	Q _{n=1}
L	L	i kang Landig	Х	X	L
. н	L	L	Х	Х	Н
X	Н	X	L	L	Q _n
X	Н	Χ	L	Н	Н
Х	Н	X	Н	L	L
Х	Н	Х	Н	Н	N.D.
Х	Х	Н	L	L	Qn
Х	Х	Н	L	Н	Н
х	Х	н	Н	L	L
Х	X	Н	Н	Н	N.D.

N.D. = Not Defined


Ordering Information

PART NUMBER	PACKAGE	TEMPERATURE
MC10H130	J,N	Com.

Logic Diagram



Pin Configuration



Portions of this data sheet reproduced with the courtesy of Motorola Inc.



Supply voltage V _{EE} (V _{CC} = 0))	 	 8.0 V to 0V _{dc}
Input voltage V ₁ (V _{CC} = 0)		 	 0Vdo to VEE
Output Current:			UC EE
Continuous		 	 50 mA
Surge		 	 100 mA

Operating Conditions

SYMBOL	PARAME	TER	1.	MERCIAL Typ Max	UNIT
v _{EE}	Supply voltage		-5.46	-5.2 -4.94	٧
+	Storage temperature	Plastic	-55	+150	°C
stg	Storage temperature	Ceramic	-55	+165]
TA	Operating temperature range		0	+75	°C

Electrical Characteristics V_{EE} = -5.2 V ±5% (See note)

0/44001	PARAMETER		0° 25°		75°				
SYMBOL			MIN	N MAX	MIN	MAX	MIN	MAX	UNIT
ľΕ	Power supply current			38		35		38	mA
		Pins 6, 11		468		275		275	e Cyreli
l _{inH}	Input current HIGH	Pins 7, 9, 10		545	30	320	-	320	μΑ
		Pins 4, 5, 12, 13	-	434	-	255		255	
l _{inL}	Input current LOW		0.5	-	0.5	<u> </u>	0.3		μΑ
VOH	HIGH output voltage		-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
V _{OL}	LOW output voltage		-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
ν _{IH}	HIGH input voltage		-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	LOW input voltage		-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

Switching Characteristics V_{EE} = -5.2V, $\pm 5\%$ (See note)

CVMDOL	PARAMETER		0°		25°		75°		
SYMBOL			MIN	MAX	MIN ,	MAX	MIN	MAX	UNIT
	Propagation delay Clock Data, Set, Reset	Clock	0.7	2.2	0.7	2.1	0.7	2.2	ns
^t pd		0.7	2.0	0.7	1.8	0.7	2.0	113	
t _r	Rise time (20%-80%)		0.7	2.2	0.7	2.0	0.7	2.2	ns
t _f	Fall time (80%-20%)		0.7	2.2	0.7	2.0	0.7	2.2	ns
t _{set}	Setup time		2.2		2.2		2.2	t o sylv <u>trad</u> elesse vi	ns
^t hold	Hold time		0.7		0.7		0.7		ns

NOTE: Each ECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 500 resistor to -2.0 V.

ECL 10KH High-Speed Emitter-Coupled Logic Family MC10H131 **Dual Master-Slave Type D Flip-Flop**

PRELIMINARY INFORMATION

This document contains specifications and information which are subject to change.

Features/Benefits

- Propagation delay, 1 ns typical
- · Power dissipation, 235 mW typical
- Noise margin of 150 mV
- Voltage compensated
- ECL 10K-compatible

Description

The MC10H131 is a member of Monolithic Memories' ECL family. The MC10H131 is a dual master-slave D-type flip-flop. Asynchronous Set (S) and Reset (R) override Clock (CC) and Clock Enable (CE) inputs. Each flip-flop may be clocked separately by holding the common clock in the low state and using the enable inputs for the clocking fuction. If the common clock is to be used to clock the flip-flop, the Clock Enable inputs must be in the low state. In this case, the enable inputs perform the function of controlling the common clock.

The output states of the flip-flop change on the positive transition of the controlling input(s). A change in the information present at the data (D) input will not affect the data output at any other time due to master slave construction.

This ECL 10KH part is a functional/pinout duplication of the standard ECL 10K family part, with 100% improvement in clock speed and propagation delay and no increase in power supply current.

Function Tables

R-S TRUTH TABLE

R	S	Q _{n + 1}
		Qn
L	н	н
H	L	L
н	H	N.D.

N.D. = Not Defined.

CLOCKED TRUTH TABLE


С	D	Q _{n + 1}
L ;	X	Q _n
Hİ		L.
Hİ	н	н

X = Don't Care.

Ordering Information

	PART NUMBER	PACKAGE	TEMPERATURE
-	MC10H131	J,N	Com.


Logic Diagram



> : denotes edge triggered clock

Pin Configuration

MC10H131 **Dual Master-Slave Type D Flip-Flop**



Portions of this Data Sheet reproduced with the courtesy of Motorola Inc.

Monolithic Memories

C = CE + CC.

13

Absolute Maximum Ratings

Supply voltage V _{EE} (V _{CC} = 0)		8.0 to 0 V _{dc}
Input voltage V _I (V _{CC} = 0)	· · · · · · · · · · · · · · · · · · ·	0 V _{dc} to V _{FF}
Output Current:	그 이 하셨습니까 그 그 그리 전 그는 다 된다.	
Continuous		50 mA
Surge		100 mA

Operating Conditions

SYMBOL		PARAMETER	COMMERCIAL MIN TYP MAX	UNIT
VEE	Supply voltage		-5.46 -5.2 -4.94	٧
TA	Operating temperature range		0 75	°C
Taa	Storage temperature range	Plastic	-55 150	·c
TSTG	Storage temperature range	Ceramic	-55 165] `

Electrical Characteristics $V_{EE} = -5.2 \text{ V} \pm 5\%$ (See note)


0744001		PARAMETER		0°		25°		75°	
SYMBOL	PAKAM			MAX	MIN	MAX	MIN	MAX	UNIT
1E	Power supply current			62		56	_	62	mA
	Pins 6, 11 Pin 9 Pins 7, 10 Pins 4, 5, 12, 13	Pins 6, 11	_	530	_	310		310	
		Pin 9	-	660	-	390		390	μΑ
linH		Pins 7, 10		485	-	285		285	
		Pins 4, 5, 12, 13	-	790		465	J -	465	
l _{inL}	Input current LOW		0.5	-	0.5	-	0.3	-	μА
v _{OH}	HIGH output voltage		-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
V _{OL}	LOW output voltage		-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
V _{IH}	HIGH input voltage		-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
VIL	LOW input voltage		-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc


Switching Characteristics v_{EE} = -5.2 V $\pm 5\%$ (See note)


CVMDOI	PARAMETER		0°		25°		75°		UNIT
SYMBOL	PAKAMI	= = 	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Propagation delay	Clock to Q	0.7	2.0	0.7	2.0	0.7	2.1]
^t pd	Set, Reset to Q	0.7	2.0	0.7	2.0	0.7	2.1	ns	
tr	Rise time (20%-80%)		0.7	2.3	0.7	2.3	0.7	2.5	ns
tf	Fall time (80%-20%)		0.7	2.3	0.7	2.3	0.7	2.5	ns
t _{set}	Setup time		0.7		0.7		0.7	, c., -a.	ns
^t hold	Hold time		0,7		0.7	=	0.7	-	ns
f _{tog}	Toggle frequency		250		250	-	250	-	MHz


NOTE: Each ECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50Ω resistor to -2.0 V.

Switching Time Comparison ECL 10KH versus ECL 10K









NOTE: t_r and t_f measured from the 20% to the 80% level of the output signal swing. t_{pd} is measured from the 50% level of the input to the 50% level of the output.

13

ECL 10KH High-Speed Emitter-Coupled Logic Family MC10H141 Four-Bit Universal Shift Register

PRELIMINARY INFORMATION

This document contains specifications and information which are subject to change.

Features/Benefits

- Shift frequency, 250 MHz min
- Power dissipation, 425 mW typical
- Noise margin 150 mV
- Voltage compensated
- ECL 10K-compatible

Description

The MC10H141 is a four-bit universal shift register which performs shift-left, or shift-right, serial/parallel in, and serial/parallel out operations with no external gating. Inputs S1 and S2 control

(See following page)

Function Table

SELECT			OUT	PUTS				
S 1.	S2	Q0 _{n-1}	Q1 _{n-1}	Q2 _{n-1}	Q3 _{n-1}	OPERATION		
L	L	D0	D1	D2	D3	Parallel entry		
L	Н	Q1 _n	Q2 _n	Q3 _n	DR	Shift right*		
Н	, L	DL	Q0 _n	Q1 _n	Q2 _n	Shift left*		
н	L	Q0 _n	Q1 _n	Q2 _n	Q3 _n	Stop shift		


^{*} Outputs as exist after pulse appears at "C" input with input conditions as shown (Pulse Positive transition of clock input).

Ordering Information


PART NUMBER	PACKAGE	TEMPERATURE
MC10H141	J, N	Com

Pin Configuration

MC10H141 Four-Bit Universal Shift Register



Logic Diagram



Monol

Monolithic Minemories

Supply voltage, V _{EE} (V _{CC} = 0)		7 7 8 8 8 9 8 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1	erender Bergereren	8.0 V to 0 V _{dc}
Input voltage, V _I (V _{CC} = 0)	 			0 V _{dc} to V _{EE}
Output Current:				UCL
Continuous	 			50 mA
Surge	 			100 mA

Operating Conditions

SYMBOL		PARAMETER	MILITARY MIN TYP MAX	UNIT
V _{EE}	Supply voltage		-5.46 -5.2 -4.94	٧
TA	Operating free-air temperature		0 75	°C
_		Plastic	-55 150	
⊤STG	Storage temperature range	Ceramic	-55 165	°C

Electrical Characteristics V_{EE} = -5.2 V ±5% (See Note)

CVMDOL	PARAMETER		0°		25°		75°		
SYMBOL			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
IE .	Power supply curre	ent	_	— 112		102	<u> </u>	112	mA
		Pins 5, 6, 9, 11, 12, 13	_	405	_	255	\$ 10 miles	255	
l _{in} H	Input current HIGH	Pins 7, 10	_	416		260	_	260	μА
		Pins 4,	_	510	_	320	_	320	
linL	Input current LOW		0.5	-	0.5	_	0.3	_	μА
VOH	HIGH output voltag	je	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	LOW output voltage	9	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
٧ _{IH}	HIGH input voltage		-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
٧ _{IL}	LOW input voltage		-1.95	-1.48	-1.95	-1.48	-0.95	-1.45	Vdc

Switching Characteristics V_{EE} = -5.2 V ±5% (See Note)

CVMDOL	CHARACTERISTIC		0°		25°		75°		LINUT
SYMBOL			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
^t pd	Propagation delay		1.1	2.0	1.0	1.9	1.1	2.1	ns
^t hold	Hold time		1.0		1.0		1.0	-	ns
		Data	1.5		1.5		1.5	-	
^t set	Setup time Select	Select	3.0	-	3.0		3.0	_	— ns
t _r	Rise time (20%-80%)		0.7	2.4	0.7	2.2	0.7	2.4	ns
tf	Fall time (80%-20%)		0.7	2.4	0.7	2.2	0.7	2.4	ns
f _{shift}	Shift frequency		250		250		250	-	MHz

NOTE: Each ECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 500 resistor to -2.0 V.

Description (Continued)

the four possible operations of the register without external gating of the clock. The flip-flops shift information on the positive edge of the clock. The four operations are stop shift, shift-left, shift-right, and parallel entry of data. The other six inputs are all data

type inputs; four for parallel entry data, and one for shifting in from the left (DL) and one for shifting in from the right (DR). This device is a functional/pinout duplication of the standard ECL 10K part, with 100% improvement in propagation delay and operation frequency and no increase in power supply current.

ECL 10KH High-Speed Emitter-Coupled Logic Family MC10H158 **QUAD 2-Input Multiplexer**

PRELIMINARY INFORMATION

This document contains specifications and information which are subject to change.

Features/Benefits

- Propagation delay, 1.5 ns typical
- · Power dissipation, 197 mW typical
- Noise margin 150 mV
- Voltage compensated
- ECL 10K-Compatible

Description

The MC10H158 is a member of Monolithic Memories' ECL Family. The MC10H158 is a quad 2-input multiplexer. When the select line (SELECT) is LOW D_1 data appear at the outputs (Q3-Q0). Conversely, when the select input is HIGH, D_0 data appear at the outputs. This ECL part is a functional/pinout duplication of the standard ECL 10K family part, with 100% improvement in propagation delay and no increase in powersupply current.

MC10H158 Function Table

SELECT	D_0*	D_1*	Q
	X X L H	L H X X	L H L H

D_0/D_1 indicate each of four bit positions for the "zero" or "one" inputs.

as controlled by the select line.


Pin Configuration


Ordering Information

PART NUMBER	PACKAGE	TEMPERATURE
MC10H158	J, N	сом

Logic Diagram







NC-No connection

Portions of this data sheet reproduced with the courtesy of Motorola Inc.

TWX: 910-338-2376

X = Don't care.

Supply voltage, V _{EE} (V _{CC} = 0)	 	 8.0 to 0 V _{dc}
Input voltage, V _I (V _{CC} = 0)	 	 0 V _{dc} to V _{EE}
Output Current:		
Continuous	. Daga Syangya Madaya	50 mA
Surge	 	 100 mA

Operating Conditions

SYMBOL		PARAMETER		COMMEI MIN TYP		UNIT
VEE	Supply Voltage			-5.46 -5.2	2 -4.94	٧
TA	Operating temperature range			0	75	°C
TSTG	Storage temperature range	Plastic		-55	150	°C
SIG	c.c.ago tomporaturo rango	Ceramic	ariawa a sana a sana a sana a sana a sana a sana a sana a sana a sana a sana a sana a sana a sana a sana a san	-55	165	

Electrical Characteristics V_{EE} = -5.2 V $\pm 5\%$ (See note)

0,440.01	PARAMETER		C)°	25°		75	5°	
SYMBOL			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
lΕ	Power supply curren	t		53	-	48	-	53	mA
1	Input current HIGH Pin 9 Pins 3-6 and 10-13	Pin 9		475		295		295	μА
'inH		_	515	·	320	— 32	320		
linL	Input current LOW		0.5	_	0.5	_	0.3		μΑ
VOH	HIGH output voltage		-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
V _{OL}	LOW output voltage		-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
v _{IH}	HIGH input voltage		-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
VIL	LOW input voltage		-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

Switching Characteristics v_{EE} = 5.2 V $\pm 5\%$ (See note)

OVALDO	PARAMETER		()°	25°		75°		
SYMBOL	PAKAN	METER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t	Propagation delay Data Select	Data	1.0	1.9	1.0	1.8	1.0	2.0	ns
^t pd		1.0	2.9	1.0	2.7	1.0	2.9		
t _r	Rise time (20%-80%)		0.7	2.2	0.7	2.0	0.7	2.2	ns
t _f	Fall time (80%-20%)		0.7	2.2	0.7	2.0	0.7	2.2	ns

NOTES: Each ECL 10 KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established.

The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50Ω resistor to -2.0 V.

ECL 10KH High-Speed Emitter-Coupled Logic Family MC10H159

PRELIMINARY INFORMATION

This document contains specifications and information which are subject to change.

Quad 2-Input Inverting Multiplexer with Enable

Features/Benefits

- · Propagation delay, 1.5 ns typical
- Power dissipation, 218 mW typical
- Noise margin 150 mV
- Voltage compensated
- ECL 10K-compatible

Description

The MC10H159 is a member of Monolithic Memories' ECL family. The MC10H159 is a quad 2-input inverting multiplexer with enable. A HIGH level on the enable input (ENABLE) overrides the select input (SELECT) and forces all of the outputs (Q3-Q0) to the LOW level. A LOW level on the enable input allows multiplexer action, which is controlled by the select input. When the select input is LOW, D_1 data appear at the outputs. Conversely, when the select input is HIGH, D_0 data appear at the outputs.

MC10H159 Function Table

ENABLE	SELECT	D0	D1	Q
TOLU	L L H X	X X L H X	L H X X X	FILFE


D_0/D_1 indicate each of 4 bit positions for the "zero" or "one" inputs, as controlled by the select line

Ordering Information

PART NUMBER	PACKAGE	TEMPERATURE
MC10H159	J, N	СОМ

Logic Diagram






V_{CC} Pin 16

Pin Configuration

MC10H159

Quad 2-Input Inverting Multiplexer with Enable



Portions of this Data Sheet reproduced with the courtesy of Motorola, Inc.

Monolithic

X = Don't care.

Supply voltage VEE (VCC =	= 0)	 	 8.0 to 0 V _{dc}
Input voltage V _I (V _{CC} = 0)		 	 0 V _{dc} to V _{FF}
Output Current:			
Continuous		 	 50 mA
Surge		 	 100 mA

Operating Conditions

SYMBOL		PARAMETER	COMMERCIAL MIN TYP MAX	UNIT
٧ _{EE}	Supply voltage		-5.46 -5.2 -4.94	٧
TA	Operating temperature range		 0 75	°C
· ·	Storage temperature renge	Plastic	-55 150	°C
stg	Storage temperature range	Ceramic	-55 165	

Electrical Characteristics V_{EE} = -5.2 V $\pm 5\%$ (See Note)

074501	PARAMETER		0°		25°		75°		LINUT
SYMBOL			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
ĪΕ	Power supply currer	nt		58		53		58	mA
le_re	Input current HIGH Pin 9 Pins 3-7 and 10-13	Pin 9	_	475	7	295	_	295	
linH		Pins 3-7 and 10-13	1 5 -	515	77	320	_	320	μΑ
l _{inL}	Input current LOW		0.5		0.5		0.3	_	μА
VOH	HIGH output voltage)	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	LOW output voltage		-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
v _{IH}	HIGH input voltage		-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	LOW input voltage		-1.95	-1.48	-1.95	-1.48	-1.75	-1.45	Vdc

Switching Characteristics V_{EE} = -5.2 V, ±5% (See Note)

0.00			()°	2	5°	75°		
SYMBOL	PARAME"		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
		Data	1.0	2.2	1.0	2.0	1.0	2.2	
t _{pd}	Propagation delay	Select	1.0	3.2	1.0	3.0	1.0	3.2	ns
		Enable	1.0	3.2	1.0	3.0	1.0	3.2	
t _r	Rise time (20%-80%)		0.7	2.2	0.7	2.0	0.7	2.2	ns
t _f	Fall time (80%-20%)		0.7	2.2	0.7	2.0	0.7	2.2	ns

NOTE: Each ECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 V.



ECL 10KH High-Speed Emitter-Coupled Logic Family MC10H173 **QUAD 2-Input Multiplexer With Latch**

PRELIMINARY INFORMATION

This document contains specifications and information which are subject to change.

Features/Benefits

- Propagation delay, 1.5 ns typical
- Power dissipation, 275 mW typical
- Noise margin 150 mV
- Voltage compensated
- ECL 10K-compatible

Description


The MC10H173 is a guad 2-input multiplexer with latch. This device is a functional/pinout duplication of the standard ECL 10K part, with 100% improvement in propagation delay and no increase in power-supply current.

It incorporates common clock and common data select inputs. The select input determines which data input is enabled. A high (H) level enables data inputs D00, D10, D20, and D30 and a low (L) level enables data inputs D01, D11, D21, D31. Any change on the data input will be reflected at the outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the data outputs.

Ordering Information

 PART NUMBER	PACKAGE	TEMPERATURE
MC10H173	J, N	Com

Logic Diagram




MC10H173 Function Table

SELECT	CLOCK	Q _{n = 1}
н	L	D00
		,D01
×	H	Q0 _n

X = Don't care

Pin Configuration

MC10H173 **Quad 2-Input Multiplexer with Latch**



Portions of this Data Sheet reproduced with the courtesy of Motorola Inc.

TWX: 910-338-2376

Supply voltage, VFF (VCC	= 0)		8.0 to 0 V _{dc}
Output Current:		진사 선생님들이 얼마 하는 것 그렇게 하는	
Continuous		*******	50 mA
Surge	The transfer of the second section of the section of	n de la composition de la composition de la composition de la composition de la composition de la composition La composition de la	100 mA

Operating Conditions

SYMBOL	PAR	AMETER	COMMERCIAL MIN TYP MAX	UNIT
V _{EE}	Supply voltage		-5.46 -5.2 -4.94	٧
TA	Operating temperature range		0 75	°C
_	2.00	Plastic	-55 150	°C
тsтG	Storage temperature range	Ceramic	-55 165	

Electrical Characteristics V_{EE} = -5.2 V \pm 5% (See Note)

		14.74 14.14	0	•	2	5°	75	504	
SYMBOL	PARAME	:TER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
ΙΕ	Power supply current		_	73	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	66	1 + <u>24</u> () 1	73	mA
1	Input current HIGH	Pins 3-7 and 10-13	<u> </u>	510		320		320	μА
linH	input current midin	Pin 9		475	_	300		300	μΛ
l _{inL}	Input current LOW		0.5	T. 10	0.5	-	0.3		μΑ
v _{OH}	HIGH output voltage		-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
VOL	LOW output voltage		-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
ν _{IH}	HIGH input voltage		-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
VIL	LOW input voltage		-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

Switching Characteristics V_{EE} = 5.2 V \pm 5% (See Note)

CYMBOL	PARAM	<u> </u>)°	2	:5°	75	5° - 1° - 1° - 1°	
SYMBOL	PARAM	ejen Projektor	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
		Data	0.7	2.3	0.7	2.1	0.7	2.3	
^t pd	Propagation delay	Clock	1.0	3.7	1.0	3.5	1.0	3.7	ns
		Select	1.0	3.6	1.0	3.4	1.0	3.6	
	C-1 - 1	Data	0.7	_	0.7	_	0.7		
^t set	Setup time	Select	1.0	_	1.0		1.0	-	ns
	112124	Data	0.7		0.7		0.7	· -	
^t hold	Hold time	Select	1.0		1.0		1.0		ns
t _r	Rise time (20%-80%)		0.7	2.4	0.7	2.1	0.7	2.4	ns
tf	Fall time (80%-20%)		0.7	2.4	0.7	2.1	0.7	2.4	ns

NOTE: Each ECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established.

The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50Ω resistor to -2.0 V.

ECL 10 KH High-Speed Emitter-Coupled Logic Family MC10H210/MC10H211 3-Input, 3-Output OR/NOR Gates

PRELIMINARY INFORMATION

This document contains specifications and information which are subject to change.

Features/Benefits


- Propagation delay, 1.0 ns typical
- · Power dissipation, 160 mW typical
- Noise margin 150 mV (over operating voltage and temperature range)
- Voltage compensated
- ECL 10K-compatible

Ordering Information

	PART NUMBER	PACKAGE	TEMPERATURE
	MC10H210	J	Com
7	MC10H211	N	Com


Description


The MC10H210 and MC10H211 are members of Monolithic Memories' ECL family. These devices are dual 3-input, 3-output "OR" and "NOR" gates respectively. These ECL 10KH parts are functional/pinout duplications of the standard ECL 10KH family parts, with 100% improvement in propagation delay and no increase in power supply current.



Pin Configurations


MC10H210 3-INPUT 3-OUTPUT OR GATE





^{*} Pins 1 and 15 internally connected

MC10H211 3-INPUT 3-OUTPUT NOR GATE



^{*} Pins 1 and 15 internally connected

Portions of this Data Sheet reproduced with the courtesy of Motorola Inc.

Monolithic Memories

Supply voltage, V _{EE} (V _{CC} = 0)			 8.0 V to 0 V _{dc}
Input voltage, V _I (V _{CC} = 0)			 0 Vac to Vee
Output Current:	그 그 사람들은 회사 사람들이다.		······································
Continuous			 50 mA
Surge		a fri validika, milita	100 mA

Operating Conditions

SYMBOL	PARAMETER	COMMERCIAL MIN TYP MAX	UNIT
V _{EE}	Supply voltage	-5.46 -5.2 -4.94	٧
TA	Operating free-air temperature	0 75	°C

Electrical Characteristics v_{EE} = -5.2 V $\pm 5\%$ (See Note)

OVERDO		0	0	2	5°	7	5°	
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
ΙE	Power supply current		42		38	_	42	mA
linH	Input current HIGH	-	720	_	450	* <u>-</u>	450	μΑ
l _{inL}	Input current LOW	0.5	_	0.5	<u> </u>	0.3	_	μΑ
v _{OH}	HIGH output voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
V _{OL}	LOW output voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
V _{IH}	HIGH input voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
VIL	LOW input voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

Switching Characteristics V_{EE} -5.2 V, \pm 5%,

0/4501		0	0	2	5°	7	5°	
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _{pd}	Propagation delay	0.7	1.6	0.7	1.5	0.7	1.7	ns
t _r	Rise time (20%-80%)	0.7	2.2	0.7	2.0	0.7	2.2	ns
t _f	Fall time (80%-20%)	0.7	2.2	0.7	2.0	0.7	2.2	ns

NOTES: Each ECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established.

The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50Ω resistor to -2.0 V.

Military Products Division	
PROM	
PLE™	
PAL®/HAL® Circuits	
System Building Blocks/HMSI™	
FIFO	
Memory Support	
Arithmetic Elements and Logic	
Multipliers/Dividers	
8-Bit Interface	
Double-Density PLUS™Interface	
ECL10KH	
General Information	
Advanced Information	
Package Drawings	
Representatives/Distributors	
	PROM PLE™ PAL®/HAL® Circuits System Building Blocks/HMSI™ FIFO Memory Support Arithmetic Elements and Logic Multipliers/Dividers 8-Bit Interface Double-Density PLUS™ Interface ECL10KH General Information Advanced Information Package Drawings

Introduction

Setup Time

Setup time, tau

The time interval between the application of a signal that is maintained at a specified input terminal and a consecutive active transition at another specified input terminal.

- NOTES: 1. The setup time is the actual time between two events and may be insufficient to accomplish the setup. A minimum value is specified that is the shortest interval for which correct operation of the logic element is guaranteed.
 - The setup time may have a negative value in which
 case the minimum limit defines the longest interval
 (between the active transition and the application of
 the other signal) for which correct operation of the
 logic element is guaranteed.

Voltage

High-level input voltage, VIH

An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables.

NOTE: A minimum is specified that is the least positive value of high-level voltage for which operation of the logic element within specification limits is guaranteed.

High-level output voltage, VOH

The voltage at an output terminal with input conditions applied that according to the product specification will establish a high level at the output.

Input clamp voltage, VIC

An input voltage in a region of relatively low differential resistance that serves to limit the input voltage swing.

Low-level input voltage, VIL

An input voltage level within the less positive (more negative) of the two ranges of values used to represent the binary variables.

NOTE: A maximum is specified that is the most positive value of low-level input voltage for which operation of the logic element within specification limits is guaranteed.

Low-level output voltage, VOL

The voltage at an output terminal with input conditions applied that according to the product specification will establish a low level at the output.

Negative-going threshold voltage, VT

The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage falls from a level above the positive-going threshold voltage, V_{T+}

Positive-going threshold voltage, VT+

The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage rises from a level below the negative-going threshold voltage, V_{T-}

Truth Table Explanations

H = high level (steady-state)

= low level (steady-state)

transition from low to high level

= transition from high to low level

X = irrelevant (any input, including transitions)

Z = off (high-impedance) state of a 3-state output

a..h = the level of steady-state inputs at inputs A through H respectively

Q₀ = level of Q before the indicated steady-state input conditions were established

 $\overline{\mathbb{Q}}_0$ = complement of \mathbb{Q}_0 or level of $\overline{\mathbb{Q}}$ before the indicated steady-state input conditions were established

 Q_n = level of Q before the most recent active transition indicated by \downarrow or \uparrow

If, in the input columns, a row contains only the symbols H, L, and/or X, this means the indicated output is valid whenever the input configuration is achieved and regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.

If, in the input columns, a row contains H, L, and/or X together with \uparrow and/or \downarrow , this means the output is valid whenever the input configuration is achieved but the transition(s) must occur following the achievement of the steady-state levels. If the output is shown as a level (H, L, Q0, or $\overline{\rm Q0}$), it persists so long as the steady-state input levels and the levels that terminate indicated transitions are maintained. Unless otherwise indicated, input transitions in the opposite direction to those shown have no effect at the output.

Clock Frequency

Maximum clock frequency, fmax

The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause changes of output logic level in accordance with the specification.

Current

High-level input current, IIH

The current into * an input when a high-level voltage is applied to that input.

High-level output current, IOH

The current into * an output with input conditions applied that according to the product specification will establish a high level at the output.

High-level output current, ICEX

The high-level leakage current of an open collector output.

Low-level input current, IIL

The current into * an input when a low-level voltage is applied to that input.

Low-level output current, IOI

The current into * an output with input conditions applied that according to the product specification will establish a low level at the output.

Off-state (high-impedance-state) output current (of a three-state output), IOZ

The current into * an output having three-state capability with input conditions applied that according to the product specification will establish the high-impedance state at the output.

Short-circuit output current, los

The current into * an output when that output is short-circuited to ground (or other specified potential) with input conditions applied to establish the output logic level farthest from ground potential (or other specified potential).

Supply current, ICC

The current into * the VCC supply terminal of an integrated circuit.

*Current out of a terminal is given as a negative value.

Hold Time

Hold time, th

The interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal.

- NOTES: 1. The hold time is the actual time between two events and may be insufficient to accomplish the intended result. A minimum value is specified that is the shortest interval for which correct operation of the logic element is guaranteed.
 - The hold time may have a negative value in which case the minimum limit defines the longest interval (between the release of data and the active transition) for which correct operation of the logic element is guaranteed.

Output Enable and Disable Time

Output enable time (of a three-state output) to high level, tpzH (or low level, tpzL)

The propagation delay time between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined high (or low) level.

Output enable time (of a three-state output) to high or low level, tpzx

The propagation delay time between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to either of the defined active levels (high or low).

Output disable time (of a three-state output) from high level, tpHZ (or low level, tpLZ)

The propagation delay time between the specified reference points on the input and output voltage waveforms with the three-state output changing from the defined high (or low) level to a high-impedance (off) state.

Output disable time (of a three-state output) from high or low level, tpxz

The propagation delay time between the specified reference points on the input and output voltage waveforms with the three-state output changing from either of the defined active levels (high or low) to a high-impedance (off) state.

tea is the output enable access time of memory devices.

tea is the output disable (enable recovery) time of memory devices.

Propagation Time

Propagation delay time, tpD

The time between the specified reference points on the input and output voltage waveforms with the output changing from one defined level (high or low) to the other defined level.

Propagation delay time, low-to-high-level output, tol H

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level.

Propagation delay time, high-to-low-level output, tphL

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level.

tAA is the address (to output) access time of memory devices.

Pulse Width

Pulse width, tw

The time interval between specified reference points on the leading and trailing edges of the pulse waveform.

14

AVAILABLE LITERATURE

Military Products Division Brochure
Monolithic Memories Inc. Annual Report
PROM Cross-Reference Guide
SHRP—Super High Reliability Products Brochure
PROM/Programmer's Reference Guide
Leadless Brochure

BOOKS

LSI Data Book PAL Handbook System Design Handbook PLE Handbook

APPLICATION NOTES

(Standalone)

AN-100

PROMS, PALS, FIFOS, AND MULTIPLIERS TEAM UP TO IMPLEMENT SINGLE-BOARD HIGH-PERFORMANCE AUDIO SPECTRUM ANALYZER

(System Handbook, Section 1)

The teamwork of a logic device (PAL), a memory device (PROM), a buffer (FIFO), and multiplier chips makes cost-effective and efficient digital signal processing (DSP). This idea is illustrated through the audio spectrum analyzer, but is not limited to that use. Creative designers will soon develop low cost/high performance architectures that can perform as well as the example given.

AN-115 THE DESIGN AND APPLICATION OF A HIGH-SPEED MULTIPLY/DIVIDE BOARD FOR THE STD BUS. Northcon/82 Session 15 (System Design Handbook, Section 5)

A fundamental limitation in most microcomputer systems is highspeed arithmetic computing speed, especially when multiplications or divisions are required. A hardware multiply/divide board designed to work efficiently with a STD BUS microcomputer in an industrial control system is presented.

The described includes the simultaneous calculation of several digitally-controlled servo loops which allow control of machinery to within the resolution of servo position sensors at a bandwidth that software alone cannot accomplish.

AN-118 PSEUDO RANDOM NUMBER GENERATOR (A DISGUISED PAL) (System Design Handbook, Section 9)

Due to their interesting properties, Pseudo Random Numbers (PRN) are useful across a wide spectrum of applications, including secure communication, test pattern generation, scramblers, and radar ranging systems. For the requirements of a given application, a "customized" PRN generator is readily implemented using PALs.

AN-123 SHADOW REGISTER ARCHITECTURE SIMPLIFIES DIGITAL DIAGNOSIS

(System Design Handbook, Section 2)

A series of new devices including register and PROMs with diagnostics now make it easier for system designers to include diagnostic circuitry in microprogrammed systems. When in the diagnostic mode, these devices allow for complete system controllability and observability with a minimum of additional hardware. Other schemes such as embedding diagnostic code in a digital system and LSSD (Level-Sensitive Scan Design) have been used in the pass but these techniques have their drawbacks. This new series of products as well as microprogrammed architectures using these products will be explored in this paper.

AN-126 PROMS AND PLES: AN APPLICATION PERSPECTIVE

Programmable Read Only Memories are widely used in digital systems, both as a memory device, as well as a Programmable Logic Element (PLE™). This document describes the use of PROMs and PLEs in many practical applications ranging from Diagnostic Microsequencers, to M-Bit Parallel CRC. The concept of testability and built-in Diagnostics in the PROMs is also illustrated.

AN-127 DIAGNOSTIC DEVICES AND ALGORITHMS FOR TESTING DIGITAL SYSTEMS

A new concept called Diagnostics On Chip™ (DOC™) was introduced in the industry recently. A series of new products with shadow register diagnostic capability is coming. These new products use this new concept and will provide a cost-effective solution to the issue of testability for digital systems.

AN-128 THE THIRD WAVE HITS SILICON VALLEY

High-technology products and industries are not exempt from the effects of major long-term social trends. Some of today's trends are customization or "de-massification," decentralization, self-help, user-friendliness or "high touch," and appropriate scale. These trends are already affecting the ways in which semiconductors are designed and used, and such human-factors issues will be crucially important in the near future.

AN-129 HIGH-SPEED PROMS WITH ON-Chip REGISTERS AND DIAGNOSTICS

A family of High-Speed Registered and Diagnostic PROMs offer new savings for system designers. The Registered PROM family features on-chip "D"-type output registers which are useful in pipelined systems and state machines. In addition to output registers, the Diagnostic PROMs feature a Shadow Register which makes it easier for system designers to include diagnostics in microprogrammed systems. Architectures and applications for these devices are discussed in this paper.

AN-130 NEXT GENERATION PROGRAMMABLE LOGIC

Programmable logic devices have evolved from simple combinatorial arrays to devices with features and densities that rival gate arrays. This paper opens with a description of second generation PALs; specifically, MegaPALs and Registered-Asynchronous PALs. Then a new concept in programmable logic, called PLE, is introduced. A discussion of design methodology for programmable logic devices follows. The paper closes with a description of present and next generation software tools, PALASM2 and PLEASM, including several application examples using these software tools.

AN-131

NEW PAL® ARCHITECTURE PROVIDES SYNCHRONOUS AND ASYNCHRONOUS FEATURES IN A SINGLE PACKAGE

The new PAL20RA10 is the ultimate general purpose tool for integrating random logic system "glue" and asynchronous control/handshake circuitry. Both synchronous and asynchronous circuits may be integrated within the same PAL, with a considerable reduction of package count.

AN-132 ARITHMETIC COMPUTING FOR INDUSTRIAL CONTROL

The availability of various new multiplier/divider integrated circuits has enabled inexpensive microprocessor systems to perform real-time control tasks that previously required high-performance minicomputers. By joining the speed of a multiplier with the versatility of a microprocessor, real-time control tasks can be implemented with reasonable cost and good performance. Such real-time applications include motion-control, tool positioning and other related servo-loop control functions.

This paper describes a hypothetical control system for an industrial process that currently exists. The concept of an arithmetical ded microprocessor is presented mindful of this real application, and the subject is developed tutorially. By reviewing the various issues of a real system and the benefits provided by the composite of math IC and microprocessor in this manner, new applications should become evident.

AN-134 DYNAMIC RAM CONTROLLER AND PAL® SIMPLIFY MC6809E TO 64K DRAM INTERFACE

Most microprocessor systems use dynamic RAM for data and program storage because it is still the most effective way of realizing large memory array configurations with a relatively small total component cost. Compared with static RAM, dynamic RAM requires more complex interface and refresh control circuitry, representing an increase in chip count on dynamic RAM boards. Fortunately, this problem of interface and refresh has been reduced by the availability of a number of dedicated LSI dynamic RAM controller chips. Also, with the application of PAL Programmable Array Logic, microprocessor and DRAM controller interface may be simplified.

CONFERENCE PROCEEDINGS

CP-113

SERIALIZING FIFO AND BURST ERROR PROCESSOR TEAM UP TO ENHANCE SERIAL DATA RELIABILITY

In high-speed serial data transmission, as in state-of-the-art disk drives and data communication there is a growing need for data reliability.

The Single Burst Error Recovery chip, SiBER, can correct 5, 8, or 11-bit bursts of error or detect double burst errors in high-speed serial data bit streams. This paper describes serial-data error detection and correction in host independent and peripheral-independent environments. The SiBER implements the standard CCITT CRC polynomial and a computer generated polynomial in one 24-pin bipolar LSI chip.

CP-114

A DSP ARCHITECTURE FOR A 4800BPS MODEM

This paper describes a hardware configuration of a multiplier chip, the 74S516 and an 8-bit microprocessor, the 8051, and together with other IC's they form a digital signal processor.

This DSP is used to build a modern where the main task is to convert the received signal into a 48-bits/second serial stream.

CP-115 MEMORY ALIASING TO IMPROVE MATH PROCESSOR PERFORMANCE*

During the past few years, microprocessors have found applications in almost every field. However, those areas requiring highspeed mathematical operations have been limited by the relatively slow multiply and divide operations. The recent introduction of high-speed multipliers and multiplier/dividers has helped to alleviate this problem. In many cases, more time is now spent getting data to and from these devices than is used for the actual computation. This paper presents a method called "Memory Aliasing" that reduces the data flow time to half of the nominal value. A discussion of what constitutes memory aliasing and how to use it is provided. A case study illustrates the performance improvements using a Z8002B microprocessor and a Monolithic Memories' 745516 multiplier/divider.

CP-116 SYSTEM SOLUTIONS FOR A HIGH-SPEED PROCESSOR USING INNOVATIVE ICS

The need for high-speed building blocks for pipelined processors is prevalent. The following article is a description of the elements of a high speed processor design that uses an instruction lookahead unit, control store unit and floating point adders, subtracters and multiplier.

CP-117 LSI CONTROL AND ERROR CORRECTION FOR DYNAMIC RAMS

Dynamic Random Access Memories (DRAMs) take a leading place as a semiconductor volatile storage medium. Formerly used strictly for moderate-performance low-cost applications, dynamic memories today are more attractive for high-end applications due to greater density and better AC performance, and they draw more designers to cope with the more complicated access and refresh schemes needed for the dynamic RAMs.

The purpose of this paper is to present several LSI solutions for DRAM control and Error Detection and Correction (EDC) along with examples to show their place in a system.

CP-118 (Will be available soon.) THE A B C OF DYNAMIC RAMS

Dynamic Random Access Memories (DRAMs), being dense and cost effective, take a leading place as semiconductor volatile

4

storage medium. Formerly used strictly for moderate-performance low-cost applications, dynamic RAMS today get faster and become more attractive for high end applications as well. In order to take advantage of the cost efficiency of the dynamic RAMs, more designers are willing to cope with the more complicated access and refresh schemes.

The purpose of this paper is to introduce the dynamic RAMs to the designer unfamiliar with this form of memory. A short comparison between static and dynamic RAMs is followed by descriptions of access and refresh cycles for the dynamic RAMs. Several refresh strategies are discussed and a system solution is presented.

CP-119 (Will be available soon.) The A-TO-Z OF HIGH-SPEED PRIORITY ENCODERS: ARBITRATION TO ZERO DETECTION

Priority encoders are classical "Medium-Scale Integration" (MSI) logic-operator devices. They were originally developed for parallel scanning of interrupts and status signals. Subsequently, they have been used for normalization scanning in hgh-performance floating-point adders/subtractors, for control of digital-system buses and other centralized resources, and for other specialized applications which assume the same basic logical form.

Today very-high-speed TTL-compatible priority encoders are finally available, in both totem-pole-output and three-state-output forms. The cascadable architecture of these parts allows for economical and convenient scanning of any number of inputs.

CP-120 (Will be available soon.) LSI CONTROL AND ERROR CORRECTION FOR DYNAMIC RAMS

Dynamic Random Access Memories (DRAM), take a leading place as semiconductor volatile storage medium. Formerly used strictly for moderate-performance low-cost applications, dynamic memories today are more attractive for high-end applications due to the greater density and better AC performance, and draw more designers to cope with the more complicated access and refresh schemes needed for the dynamic RAMs.

The purpose of this paper is to present several LSI solutions for DRAM control and Error Detection and Correction (EDC) along with examples to show their place in a system.

CP-122 HIGH-PERFORMANCE DIGITAL MUSIC SYNTHESIS

The goal of presenting the digital synthesizer in this paper is to demonstrate a more unified system for a variety of situations. The synthesizer is useful for many artistic explorations besides traditional musical concerts. This design is aimed at new application areas where the interface requirements preclude effective use of present machines. It maintains the broad capabilities at a low cost. Part of the development of this project is research into sound

Part of the development of this project is research into sound generation methods. The primary signal processing technique for the system is CORDIC. The CORDIC algorithm is introduced in this paper along with a short history.

An expanding bibliography is included for the benefit of new research. We hope that new applications will result from some of the information.

CP-123

MULTIPROCESSING ARCHITECTURES: A NEW FRONTIER FOR VLSI APPLICATIONS

Except for special application areas, computer performance has generally been enhanced and achieved by the requirements of Von Neumann's basic concepts. Advances in semiconductor components have had more influence on computer performance than any other single factor.

Over the last few decades, the major thrust in computer technology has been to increase the raw computing power of large machines. For complex applications, high-speed number crunching, and new innovative applications, there is a demand for multiple microprocessor systems to provide additional computing power.

In this paper we will discuss the architecture of a typical system which has a main microprocessor doing decision jobs and number crunching, etc., while being helped by four other I/O processors. In other words, this paper deals with hardware building blocks for a multiprocessing system.

ARTICLE REPRINTS

AR-100

PAL SHRINKS AUDIO SPECTRUM ANALYZER (PART 1 OF 2)

Using an audio spectrum analyzer as the example, the author demonstrates how PALs can reduce board space, maximize performance, save money, and improve quality for DSP. Specific diagrams offer ways a designer can build versatility into the microprogram to create other applications.

AR-101

PAL SPECTRUM ANALYZER IMPROVES PERFORMANCE (PART 2 OF 2)

Continuing the idea from the first part of this two part paper (AR-100), the author adds ideas from the reality of high performance to the use of PALs in DSP architecture. Control logic is the key to success since PALs have flexibility coding. Simplified tables and diagrams round out the author's illustration.

AR-108 STATE-OF-THE-ART IN HIGH SPEED ARITHMETIC INTEGRATED CIRCUITS

Use of bipolar technology to construct arithmetic ICs has resulted in devices with increasing switching speed and gate density and low power dissipation. Future technological advances should have an even greater impact on product performance through larger wafer diameters and sharper pattern fabrication.

AR-109 AN 8 x 8 MULTIPLIER AND 8-BIT MICROPROCESSOR

PERFORM 16 x 16 BIT MULTIPLICATION

A special algorithm implemented in software doubles an 8 x 8-bit multiplier's usual capabilities, permitting efficient 16 x 16 multiplications of signed, unsigned or mixed two's-complement numbers. The article presents this requisite multiplication algorithm as it is implemented on a Z80 μ P utilizing the SN74S558.

AR-110 REAL-TIME PROCESSING GAINS GROUND WITH FAST DIGITAL MULTIPLICATION

Refinements in algorithm and hardware have improved the speed and power of single-chip multipliers. These chips can speed the complex operations needed for digital treatment which previously could be carried out off line using large computers. Functions like autocorrelation and fast Fourier transforms necessary for digital time using these new multipliers. Algorithms and specific applications for these new multipliers are given in this paper.

AR-116 ON-CHIP CIRCUITRY REVEALS SYSTEM'S LOGIC STATES

As computer and data processing systems grow in size and complexity, designers must continue to refine the methods needed to test them. One method, based on serial scan diagnostics, affords a systematic diagnostic technique for pinpointing hardware failures in a digital system. The diagnostic capability is implemented in a system by adding special hardware that enables key test points to be sampled and important control signals to be stimulated. Systems containing the diagnostic hardware are simple to test and are usually more reliable. This diagnostic technique and the two families of devices which incorporate this diagnostic hardware (Diagnostic PROMs and 8-Bit Register) are the subject of this paper.

AR-117 SINGLE-CHIP CONTROLLERS COVER RAMS

As dynamic RAMs become widely used, demand is growing for automatic sequencing of RAM access signals and refresh controls. NSC's DP8408 and DP8409 are single-chip dynamic RAM controllers available also from Monolithic Memories as the 74S408/9 series.

A short description of dynamic RAM operation is provided and both devices are described in several applications.

AR-118 PROGRAMMING CHIPS ON PERSONAL COMPUTERS

Programmable Array Logic chips are fast becoming an economical alternative to custom integrated circuits. Personal computers can assist in the design of programmable arrays, further reducing the cost of developing custom electronic logic. PALASM, the CAD tool for PALs, which was previously available only for mainframes and minicomputers, is now available for many popular personal computers. This article outlines the design process for PALs using PALASM and personal computers.

AR-119 BIPOLAR ARITHMETIC CHIP SPEEDS 68000's MATH THROUGHPUT

Although no 68000-family coprocessor is yet available to help the 16-bit processor perform double-precision and floating-point operations, a general-purpose multiplier/divider can, without significantly boosting the system cost.



1	Introduction		
2	Military Products Division		
E	PROM		
4	PLE™		
[5	PAL®/HAL® Circuits		
6	System Building Blocks/HMSI™		
7	FIFO		
8	Memory Support		
9	Arithmetic Elements and Logic		
10	Multipliers/Dividers		
	8-Bit Interface		
12	Double-Density PLUS™Interface		
13	ECL10KH		
14	General Information		
15	Advanced Information		
16	Package Drawings		
17	Representatives/Distributors	/	

Advanced Information Section

Products listed in this section were due for imminent release at the time of printing. Please contact Monolithic Memories for current availability and full parametric specifications.

Table of Contents ADVANCED INFORMATION

Contents for Section 15
53/63S880 1024x8 bit PROM 15-
S881 1024x8 bit PROM 15-
S881A 1024x8 bit PROM 15-
53/63S6481 8192x8 bit PROM 15-
S6481A 8192x8 bit PROM 15-
54/74S419 FIFO RAM Controller 15-
SN74S480 SiBER (Single Burst Error Recovery IC) 15-
PAL20B Series 15-
PAL® Series 20AP w/Programmable Output Polarity 15-
PAL® Series 24AP w/Programmable Output Polarity 15-1
10HPAL 20P8 (ECL PAL)
ZHAL™ 20 CMOS Hard Array Logic Devices 15-1

Features/Benefits

- 8192-bit memory
- Reliable titanium-tungsten fuses (Ti-W) guarantees greater than 98% programming yields
- · Low voltage generic programming
- Pin-compatible with standard Schottky PROMs
- . PNP inputs for low input current
- Open collector and three-state outputs :--
- 24-pin SKINNYDIP® package and 28-pin plastic chip carrier for high board density

Description


The 53/63S880 and 53/63S881/A are 1Kx8 bipolar PROMs featuring low input current PNP inputs, full Schottky clamping with open collector or three-state outputs. The titanium-tungsten fuses store a logical low and are programmed to the high-state. Special on-chip circuitry and extra fuses provide preprogramming testing which assures high programming yields and high reliability.

The 63 series is specified for operation over the commercial temperature and voltage range. The 53 series is specified for the military ranges.

Programming

The 53/63S880 and 53/63S881/A PROMs are programmed with the same programming algorithm as all other Monolithic Memories' generic Ti-W PROMs. For details refer to Monolithic Memories' LSI Data Book.

Block Diagram




Applications

- Microprogram control stores
- Microprocessor program store
- Look-up table
- Character generator
- Code converter
- Programmable Logic Element (PLE™) with ten inputs, eight outputs and 1024 product terms per output

Preliminary Data

t_{AA} = 35 ns t_{EA}/t_{ER} = 25 ns I_{CC} = 175 mA

Pin Configurations



PAL® is a registered trademark of Monolithic Memories. PALASM™ is a trademark of Monolithic Memories.

PALASM™ is a trademark of Monolithic Memories. TWX: 910-338-2376
2175 Mission College Bivd. Santa Clara, CA 95054-1592 Tel: (408) 970-9700 TWX: 910-338-2374

Monolithic MM Memories 1E

Features/Benefits

- 65536-bit memory
- Greater than 99% programming yields
- Low voltage generic programming
- Pin-compatible with standard Schottky PROMs
- . PNP inputs for low input current
- Three-state output enable
- . 8-bit wide output
- 24-pin standard DIP package and 28-pin plastic chip carrier for high board density


Description

The 53/63S6481 and 53/63S6481A are high-speed 8Kx8 PROMs which use industry standard pinouts.

The family features low-current PNP inputs, full Schottky clamping, and three-state outputs. The fuses store a logical low and are programmed to the high state. Special on-chip circuitry and extra fuses provide preprogramming testing which assures high programming yields and high reliability.

The 63 series is specified for operation over the commercial temperature and voltage range. The 53 series is specified for the military ranges.

Block Diagram




Typical Applications


- Microprogram control store
- Microprocessor program store
- Look-up table
- Character generator
- Code converter
- Programmable Logic Element (PLE™) with thirteen inputs, eight outputs and 8192 product terms per output

Preliminary Data

tAA = 45 ns $t_{FA}/t_{FR} = 25 \text{ ns}$ ICC = 190 mA

Pin Configurations





PLE'" is a trademark of Monolithic Memories

TWX: 910-338-2376

Features/Benefits

- High speed
- Deep FIFOs 16 addresses for SRAM
- · Arbitration read/write
- · Control signals for data latching
- Full, half-full, empty and almost-full flags for any buffer size from 512 to 64K
- Expandable
- Three-state outputs

Description

The 54/74S419 FIFO Ram Controller provides addressing, control, status and arbitration for a shared SRAM used as a First-In-First-Out buffer. The 16 address lines can address up to 64K deep SRAM. Control signals include the \overline{W} for SRAM, handshake signals for READ/WRITE ports, and strokes for external data latching.


The 'S419 allows single port SRAM to resolve read and write request conflicts according to a simple priority rule. If priority is selected on either read or write port, the operation requested is serviced with no delay. For no priority mode, read and write operations are alternated.

Typical Applications


LAN equipment

- Data communication
- Disk/tape controllers
- Host to Dedicated Processor interface

Pin Configuration



Block Diagram



Features/Benefits

- Bipolar S TTL technology allows fast data rate
- Selectable CRC or ECC polynomials
- Standard 16-bit CRC-CCITT polynomial detects errors
- Computer-generated 32-bit ECC polynomial exceeds the performance of Fire code polynomials
- Double-burst error detection and single-burst error correction with ECC polynomial
- . Programmable correction span of five, eight, or eleven bits
- · Hardware or software correction modes
- Hardware correction provides a user friendly correction cycle which can be implemented without having to learn how to decode the syndrome.
- Separate receiver and transmitter ports
- . HOLD pin for idle operation
- . Maximum of 1024 bytes of data
- Selective inversion of checkbits and initialization of registers to a high state improves reliability
- 24-pin package

Typical Applications


- Disk drives
- Data communication
- · High speed serial data transmission

Description

SiBER (Single Burst Error Recovery) is a LSI error-detectionand-correction circuit which may be used to insure data integrity between two serial ports. SiBER implements the standard 16-bit CRC-CCITT polynomial ($x^{16} + x^{12} + x^5 + 1$), and also one of Neal Glover's computer generated polynomials ($x^{32} + x^{28} + x^{26} + x^{19} + x^{17} + x^{10} + x^6 + x^2 + 1$).

The 16-bit CRC-CCITT polynomial can be used only to generate the checkbits, while the 32-bit ECC polynomial can be used to both generate and correct. The 32-bit ECC polynomial can be used to correct 5-, 8-, or 11-bit bursts of erroneous data, or to detect double-burst errors in a data stream of up to 1024 bytes of data.

The SiBER has four modes of operation: transmit, receive, correct and search, which enables correction by software, software/hardware, or hardware. In addition, a HOLD pin is provided for "idle" operation.



Features/Benefits

- 15 ns maximum propagation delay
- F_{max} = 40 MHz
- 12 ns maximum from clock input to data output
- Advanced shallow-junction technology
- . Instant prototyping and board layout
- Zero NRE charge
- . Reduces chip count by greater than four to one
- Programmable replacement for TTL logic
- Programmed on standard PAL programmer
- Programmable three-state outputs
- . Security fuse prevents duplication by competitors

Description

The PAL20B series, employing Monolithic Memories' advanced shallow-junction technology is an enhanced version of the PAL20A series. With 15 ns maximum propagation delay time, the PAL20B series provides the highest speed performance in the existing PAL family. The advanced shallow-junction technology offers an impressive speed improvement for applications where speed is critical. The PAL20B series contains the PAL16L8B, 16R8B, 16R6B and 16R4B which are pin-compatible with the PAL20 and 20A series.

General Description

The PAL20B series utilizes Monolithic Memories' advanced shallow-junction bipolar process and the bipolar fusible-link technology to provide user-programmable logic for replacement conventional SSI/MSI gates and flip-flops at reduced chip count.

The family lets the systems engineer "design his or her own chip" by blowing fusible links to configure AND and OR gates to perform his or her desired logic function. Complex interconnections which previously required time-consuming layout are thus "lifted" from the PC board and are placed on silicon where they can be easily modified during prototype check-out or production.

Ordering Information

PART NUMBER	PKG	GATE ARRAY DESCRIPTION
PAL16L8B	N,J,L,NL	Octal 16 input And-Or
PAL16R8B	N,J,L,NL	Octal 16 input Registered And-Or
PAL16R6B	N,J,L,NL	Hex 16 input Registered And-Or
PAL16R4B	N,J,L,NL	Quad 16 input Registered And-Or

The PAL transfer function is the familiar sum of products. The PAL is a programmable AND array driving a fixed OR array. In addition, the PAL provides these options:

- Variable input/output pin ratio
- · Programmable three-state outputs
- · Registers with feedback

Unused inputs are tied directly to V_{CC} or GND. Product terms with all fuses blown assume the logical high state, and product terms connected to both true and complement of any single input assume the logical low state. Registers consist of D-type flip-flops which are loaded on the low-to-high transition of the clock. PAL Logic Diagrams are shown with all fuses blown, enabling the designer to use the diagrams as coding sheets.

The entire PAL family is programmed on conventional PAL programmers with appropriate personality and socket adapter modules. Once the PAL is programmed and verified, two additional fuses may be blown to defeat verification. This feature gives the user a proprietary circuit which is very difficult to copy.


Typical Application


- DMA control
- State machine control
- · High-speed video control
- Standard logic replacement


Preliminary Data


- Propagation delay = 15 ns max
- Clock to output delay = 12 ns max
- Maximum frequency = 40 MHz min
- I_{CC} = 180 mA max

Pin Configuration











Programmable Array Logic Family PAL® Series 20 AP With Programmable Output Polarity

Features/Benefits

- 25 ns maximum propagation delay
- Programmable output polarity
- Programmable replacement for TTL logic
- · Expedites prototyping and board layout
- Programmed on standard PAL programmers
- · Last fuse prevents duplication

Functional Description

The PAL series 20 AP represents an enhancement of existing PAL architectures which provides greater design flexibility and higher speed. The PAL series 20 AP comes with programmable output polarity and is pin-for-pin compatible with the standard PAL 20 series.

The programmable output polarity feature allows the user to program individual outputs either active high or active low. This feature eliminates any possible need for inversion of signals outside the device.

General Description

The PAL series utilizes Monolithic Memories' advanced selfaligned washed-emitter high-speed bipolar process and the bipolar fusible-link technology to provide user-programmable logic for replacing conventional SSI/MSI gates and flip-flops at reduced chip count.

The family lets the system engineer "design his own chip" by blowing fusible links to configure AND and OR gates to perform the desired logic function. Complex interconnections which previously required time-consuming layout are thus "lifted" from the PC board and are placed on silicon where they can be easily modified during prototype check-out or production.

Product Description

		1 Table 2 Tabl		A CONTRACTOR OF THE PROPERTY O
PART NUMBER	PKG	GATE ARRAY DESCRIPTION		
PAL10P8A	J, N, L, NL	Octal 10-input And-Or		
PAL12P6A	J, N, L, NL	Hex 12-input And-Or		
PAL14P4A	J, N, L, NL	Quad 14-input And-Or		
PAL16P2A	J, N, L, NL	Dual 16-input And-Or		
PAL16C1A	J, N, L, NL	16-input And-Or		


The PAL transfer function is the familiar sum of products. The PAL has a single array of fusible links which is a programmable AND array driving a fixed OR array.


Unused inputs are tied directly to VCC or GND. Product terms with all fuses blown assume the logical high state, and product terms connected to both true and complement of any single input assume the logical low state.


The entire PAL family is programmed on inexpensive conventional PAL programmers with appropriate personality and socket adapter modules. Once the PAL is programmed and verified two additional fuses may be blown to defeat verification. This feature gives the user a proprietary circuit which is very difficult to copy.


Preliminary Data


- TPD (max) = 25 ns propagation delay
- I_{CC} (max) = 90 mA













Programmable Array Logic Family PAL® Series 24 AP With Programmable Output Polarity

Features/Benefits

- 25 ns maximum propagation delay
- Programmable output polarity
- Programmable replacement for TTL logic
- · Expedites prototyping and board layout
- Programmed on standard PAL programmers
- · Last fuse prevents duplication

Functional Description

The PAL series 24 AP represents an enhancement of existing PAL architectures which provides greater design flexibility and higher speed. The PAL series 24 AP comes with programmable output polarity and is pin-for-pin compatible with the standard PAL 24 series.

The programmable output polarity feature allows the user to program individual outputs either active high or active low. This feature eliminates any possible need for inversion of signals outside the device.

General Description

The PAL series utilizes Monolithic Memories' advanced selfaligned washed-emitter high-speed bipolar process and the bipolar fusible-link technology to provide user-programmable logic for replacing conventional SSI/MSI gates and flip-flops at reduced chip count.

The family lets the system engineer "design his own chip" by blowing fusible links to configure AND and OR gates to perform the desired logic function. Complex interconnections which previously required time-consuming layout are thus "lifted" from the PC board and are placed on silicon where they can be easily modified during prototype check-out or production.

Product Description

PART NUMBER	PKG	GATE ARRAY DESCRIPTION
PAL12P10A	JS, NS, (L), (NL)	Deca 12-input And-Or
PAL14P8A	JS, NS, (L), (NL)	Octal 14-input And-Or
PAL16P6A	JS, NS, (L), (NL)	Hex 16-input And-Or
PAL18P4A	JS, NS, (L), (NL)	Quad 18-input And-Or
PAL20P2A	JS, NS, (L), (NL)	Dual 20-input And-Or
PAL20C1A	JS, NS, (L), (NL)	20-input And-Or

NOTE: L and NL options are 28-pin chip carriers.


The PAL transfer function is the familiar sum of products. The PAL has a single array of fusible links which is a programmable AND array driving a fixed OR array.

Unused inputs are tied directly to VCC or GND. Product terms with all fuses blown assume the logical high state, and product terms connected to both true and complement of any single input assume the logical low state.

The entire PAL family is programmed on inexpensive conventional PAL programmers with appropriate personality and socket adapter modules. Once the PAL is programmed and verified two additional fuses may be blown to defeat verification. This feature gives the user a proprietary circuit which is very difficult to copy.

Preliminary Data

- TPD (max) = 25 ns propagation delay
- I_{CC} (max) = 100 mA



10HPAL20P8

Features/Benefits

- · 20 inputs; 12 external, 8 feedback
- . 6 ns max. propagation delay
- 32 product terms
- Product term sharing
- . Programmable output polarity
- 10KH ECL compatible
- 24-pin SKINNYDIP®
- 50Ω termination drive
- Input pull-down resistors
- Voltage compensated
- . Compatible with TTL programmers

Description

This ECL PAL® device has a 20P8 architecture, is ECL 10KH compatible, and has a simple programming algorithm. The 10HPAL20P8 is a 20-input, 8-output PAL part. Outputs have a polarity fuse and can drive a 50 Ω termination to -2.0 V.

Product term sharing allows the choice of one of two outputs for the given product term. Product terms are grouped in multiples of eight per output pair allowing up to eight product terms to be associated with any output term.

Features

The following description explains some of the features of the 10HPAL20P8. Features to be programmed into the PAL device are completely specified by the Boolean equations and automatically configured by the PAL assembler (PALASM)**.

Product Term Sharing

The basic configuration is eight product terms shared between two output cells. For each output a product term can be used by either output, but since the product term sharing is exclusive, a product term can be used by only one output, not both. If the same product term is needed by the same output pair, then two product terms are generated, one for each output.

Programmable Polarity

Output polarity is defined by comparison of the pin list and the equations. If the logic sense of a specific output is different from the logic sense of that output as defined by its equation, the output is inverted. If the logic sense of a specific output is the same as the logic sense of that output as defined by its equation, the output is active high polarity.


Preliminary Data

- 6 ns maximum propagation delay
- ~230 mA maximum IFF current

Areas of Application

- High-performance communication equipment
- · High-speed test instrumentation
- · Mainframes or Super-minis
- · Computer-aided graphics

Pin Configuration



^{*} Patent pending.

Logic Diagram

10HPAL20P8

VCC1 | | --- 6 VCC2 | ----- 18

VCC3 11-24

VEE

Features/Benefits

- Zero standby power
- High speed, CMOS technology
- Low cost alternative for Small and Medium 20 Pin PAL® series
- Fully CMOS/TTL level compatible

Description

The Medium 20 Pin ZHAL represents a new concept in HAL technology which offers the benefits of virtually zero standby power consumption and high speed operation. These benefits are achieved as a result of Monolithic Memories' advanced 3 micron CMOS technology.

The ZHAL architecture is optimized for low cost and ease of implementation in CMOS. It also provides a high degree of flexibility which allows it to address 80-85% of all Medium 20 Pin PAL applications and all the applications of the Small 20 Pin PAL series.

General Description

To design a ZHAL, the user first programs and debugs a PAL using PALASM and the "PAL DESIGN SPECIFICATION" standard format. This specification is submitted to Monolithic Memories where it is computer processed and assigned a bit pattern number, e.g. P01234.

Monolithic Memories will provide a PAL sample for customer qualification. The user then submits a purchase order for a ZHAL of the specified bit pattern number, e.g. ZHAL16L8 P01234.

Areas of Application

- Portable computers
- Battery-operated instrumentation
- · Low-power industrial or military equipment
- Standard CMOS/TTL logic replacement

Preliminary Data

 I_{CC} (Standby) = $100\mu A$ (Max)

ICC @(FMAX) = 90mA

 $V_{OL} = .4V$

VOH = 3.5V (HCT COMPATIBLE)

 $V_{OH} = 2.4V$ (TTL)

 $I_{OL} = 8mA$

IOH = -6mA (HCT COMPATIBLE)

 $I_{OH} = -4mA (TTL)$


Propagation delay = 35ns max


Setup time = 30ns min


Clock to out time = 25ns max


F_{MAX} = 18MHz

MMI's New Zero Power Hard Array Logic (ZHAL) is Pin for Pin Compatible and May Replace Most Patterns of The Following PALs:










RAL® is a registered trademark of Monolithic Memories HAL® is a registered trademark of Monolithic Memories

PALASM™ is a trademark of Monolithic Memories ZHAL™ is a trademark of Monolithic Memories

TWX: 910-338-2376

2175 Mission College Blvd. Santa Clara, CA 95054-1592 Tel: (408) 970-9700 TWX: 910-338-2374

Monolithic Milliamories



NOTE: Please contact your local MMI field application engineer for assistance in evaluating whether this ZHAL device can be used.

	Introduction	
2	Military Products Division	
3	PROM	
4	PLE™	
5	PAL®/HAL® Circuits	
6	System Building Blocks/HMSI™	
7	FIFO	
8	Memory Support	
9	Arithmetic Elements and Logic	
10	Multipliers/Dividers	
111	8-Bit Interface	
12	Double-Density PLUS™ Interface	
13	ECL10KH	
14.	General Information	
15	Advanced Information	
16	Package Drawings	
17	Representatives/Distributors	

Table of ContentsPACKAGE DRAWINGS

Contents for Section 16	16-2	Molded Dips — Chip Carriers	
		Leadframe	16-21
Side Brazed — Flat Pack		Gold Bonding Wire	16-21
Side Brazed — Flat Pack Leads/Finish	16-3	Package Body	16-21
Package Body	16-3	Lead Finish	16-21
Aluminum Bonding Wire	16-3	Die Attach Pad/Bonding	16-21
Side Brazed	16-4	Molded Dip	16-22
48D	16-5	16N	16-23
Flat Pack	16-6	18N	16-23
16F-4/5	16-7	20N	16-24
18F-2/3	16-7	24NS	16-24
20F-3	16-8	24N	16-25
24F-3	16-8	40N	16-25
24F-4/6	16-9	48N	16-26
Brong Egging State of the State	lander of the second of the se	Molded Chip Carrier	16-27
Cerdip		20NL	16-28
Cerdip Caps and Bases	16-10	28NL	16-29
Cavity/Die Attach		44NL	16-30
Leadframe Material/Lead Finish	. , 16-10	Pin Grid Array	
Cerdip		Pin Grid Array Pin Grid Array	16_31
14J		88P-1	
16J	16-11	88P-2	
18J	16-12	00P-2	10-33
20J	16-12	Top Brazed Ceramic	
24JS	16-13	Top Brazed	16-34
24J	16-13	24T	16-35
40)	16-14	Cerpack	
		Cerpack	10.00
Leadless Chip Carriers		16W-3	
Leadless Chip Carriers Leadless Chip Carrier	16-15		
20L	16-16	18W-1	
28L	16-16	20W-2	
441	16-17	24W-2	16-38
52L	16-17	Thermal Measurement	
84L-1		Power Dissipation Determination	16-39
84L-2	16-19	Thermal Impedance Measurement Procedure	
84L-2 Socket	16-20	Thermal Resistance Curves	
그는 얼마 하고 하는 하는 아이를 가게 하면 하면 하는 것을 하는 것을 하는데 했다.	장이를 맞았다면 하는 하는 그를 보고 있다.		

Leads/Finish

Monolithic Memories Incorporated provides high strength nickel iron steel (Alloy 42) leads on all flat pack and side braze packaged devices. In addition, the user is offered a choice of two finishes, standard gold plate and solder dip over gold plate.

*Alloy	42
--------	----

Composition	Nickel	42.0%
(Nominal)	Manganese	.50%
	Cobalt	.19%
	Silicon	.07%
	Chromium	.06%
	Aluminum	.024%
	Carbon	.012%
	Phosphorous	.006%
	Sulfur	.001%
	Iron	Balance

IIOn	Dalance
*Physical Properties	
Melting Point	1,427°C
Curie Temperature	380°C
Density (g/cc)	8.11
Coefficient of Thermal Expansion cm/cm° C(21 - 343° C)	5.4 × 10 ⁻⁶
Thermal Conductivity cal-cm/sq cm-sec° C	.03
Electrical Resistivity (micro ohm-cm at 20°C)	71
Modulus of Elasticity (psi)	21.1×10^{6}
Tensile Strength (ksi)	97
Elongation	10%
Vickers Hardness	208
* Stamping Technology Data Sheet	

Lids

Monolithic Memories Incorporated utilizes high durability KOVAR lids on all Flatpack, chip carriers and sidebrazed packages.

*Composition

*CarTech Data Sheet

Nickel	29.0%
Cobalt	17.0%
Manganese	.30%
Silicon	.20%
Carbon	.02% Maximum
Iron	balance
Lid Finish — Gold p	plating
Melting Point	1,450° C
Curie Temperature	435°C
Density (g/cc)	8.36
Thermal Conductivity (cal-cm/sq cm-sec	
Electrical Resistivity (micro ohm-cm at	49 20°C)

Package Body

Monolithic Memories Incorporated utilizes high reliability multilayer ceramics in the body of all side brazed packages. The body ceramic is comprised of a mixture of 90% alumina (AL₂O₂) with other ceramics such as silica (SiO₂), MgO and CaO.

*Dhysical Dranadics (naminal)

Physical Properties (nominal)	
Bulk Density	3.6 grams/cc
Water Absorption	~0%
Vickers Hardness	1,300
Flexural Strength	40,000 psi
Young's Modulus	39×10 ⁶ psi
Coefficient of Linear Expansion	6.5×10 ⁻⁶ (40°C-00°C)
Thermal Conductivity	.04 Cal/cm · Sec · °C
Specific Heat	.20 Cal/g°C
Dielectric Strength	10 kv/mm
Volume Resistivity	10 ¹⁴ ohm · cm (20°C)
Volume Resistivity	10 ⁹ ohm · cm (300°C)


^{*} Kyocera International Data Sheet

Aluminum Bonding Wire


Monolithic Memories Incorporated uses 1.25 mil aluminum wire to connect I.C. chips to all hermetic packages. The same high reliability wire is used in side brazed packages, flat packs, cerpacks, chip carriers, cerdip packages, and pin grid arrays.


Composition	Aluminum Silicon Other	99% .85% to 1.15% .009% maximum
Tensile Strength	17 to 21 grams	
Elongation	1% to 4%	
Resistance (ohms/inch)	.94 to 1.1	
Weight (mg/foot)	.6168	

Secon Metals Corp., Data Sheet, 1975



Side Brazed Package





PACKAGE BODY

Alumina (Standard Dark)

BONDING WIRE

1.25 Mil Aluminum

LID

Gold Plated Kovar With Nickel Underplating

CAVITY/SEAL RING

Gold Over Nickel Over Tungsten


LEAD MATERIAL

Alloy 42

LEAD FINISHES


Gold Plate (Standard)
Solder Dip Over Gold Plate

48D Side Brazed Ceramic Dip (1/2"x2 7/16")



UNLESS OTHERWISE SPECIFIED:
ALL DIMENSIONS MIN.-MAX. IN INCHES
ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS
ALL TOLERANCES ARE ± .007 INCHES

Flat Pack



PACKAGE BODY

Alumina

BONDING WIRE

1.25 Mil Aluminum

LID

Gold Plated Kovar With Nickel Underplating

CAVITY/SEAL RING


Gold Over Nickel Over Tungsten **LEAD MATERIAL**

Alloy 42


LEAD FINISHES


Gold Plate (Standard) Solder Dip Over Gold Plate

16F-4/5 Flat Pack (1/4"x3/8")




18F-2/3 Flat Pack (3/8"x3/8")






UNLESS OTHERWISE SPECIFIED:
ALL DIMENSIONS MIN.-MAX. IN INCHES
ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS
ALL TOLERANCES ARE ± .007 INCHES

20F-3 Flat Pack (1/4"x3/8")




24F-3 Flat Pack (1/4"x3/8")



UNLESS OTHERWISE SPECIFIED:
ALL DIMENSIONS MIN.-MAX. IN INCHES
ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS
ALL TOLERANCES ARE ± .007 INCHES

24F-4/6 Flat Pack (3/8"x5/8")



UNLESS OTHERWISE SPECIFIED:
ALL DIMENSIONS MIN.-MAX. IN INCHES
ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS
ALL TOLERANCES ARE ± .007 INCHES

Cerdip Package

Caps and Bases

Caps and bases consist of two sections, pressed alumina body and LS-0113 glass seal ring.

*Properties of pressed Alumina (Nominal)

Alumina Content 91% Water Absorption ~0%

Specific Gravity 3.80

Moh's Hardness 9.0

Coefficient of 7.1 × 10⁻⁶ °C(40°C – 500°C) Linear Expansion

Thermal Conductivity .05 cal/cm·sec· °C

Flexural Strength 38,497 psi
Dielectric Strength 10 kv/mm

Volume Resistivity $10^{12} \Omega \cdot \text{cm} (25^{\circ}\text{C})$ Volume Resistivity $10^{8} \Omega \cdot \text{cm} (300^{\circ}\text{C})$

*Physical Properties of LS-0113 Seal Glass

Coefficient of

Thermal Expansion 6

6.4 × 10⁻⁶/°C

(30 - 250°C) Specific Gravity

Specific Gravity 6.85 Transition Point 320°C

* Narumi Technical Ceramics Datasheet

Softening Point 400° C Seal Temperature 450° C

Dielectric Loss

Tangent 33.0

(1MHz·25°C)

Dielectric Constant 85.0

Volume Resistivity 250° C · Ω cm)

2.5×10⁹

Thermal Conductivity @ 25°C, Kcal/m, hr°C)


CPH/cm²


Cavity/Die Attach

Monolithic Memories Incorporated utilizes high strength eutectic die attach in CerDip packages. CerDip bases have a gold lined cavity and attachment of die occurs through the formation of a silicon/gold eutectic at elevated temperatures.

Leadframe Material/Lead Finish

Monolithic Memories Incorporated uses Alloy 42 as a leadframe material for Cerdip packages. Standard lead finish is tin plate (300 - 600 μ). Solder dip is used to conform to 38510 lead finish spec.





LEAD FRAME

Alloy 42

BONDING WIRE

1.25 Mil Aluminum

CAP AND BASE

Pressed Alumina


GLASS


LS-0113

CAVITY

Gold Over Alumina For Eutectic Die Attach LEAD FINISHES

Tin Plate Solder Dip






1.524 ± .102

UNLESS OTHERWISE SPECIFIED: ALL DIMENSIONS MIN.-MAX. IN INCHES ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS ALL TOLERANCES ARE ± .007 INCHES


.311 7.899


.253 ± .012

6.426 ± .305




- Specified body dimensions allow for differences between SSI, MSI and LSI packages.
- Lead material tolerances are for tin plate finish only. Solder dip finish adds 2-10 mils thickness to all lead tip dimensions.







UNLESS OTHERWISE SPECIFIED: ALL DIMENSIONS MIN.-MAX. IN INCHES ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS ALL TOLERANCES ARE ± .007 INCHES




- Specified body dimensions allow for differences between SSI, MSI and LSI packages.
- 2. Lead material tolerances are for tin plate finish only. Solder dip finish adds 2-10 mils thickness to all lead tip dimensions.







UNLESS OTHERWISE SPECIFIED:
ALL DIMENSIONS MIN.-MAX. IN INCHES
ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS
ALL TOLERANCES ARE ± .007 INCHES




- Specified body dimensions allow for differences between MSI and LSI packages.
- Lead material tolerances are for tin plate finish only. Solder dip finish adds 2-10 mils thickness to all lead tip dimensions.

40J Ceramic DIP (9/16"x2 1/16")








UNLESS OTHERWISE SPECIFIED:
ALL DIMENSIONS MIN.-MAX. IN INCHES
ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS
ALL TOLERANCES ARE ± .007 INCHES

Notes

- Specified body dimensions allow for differences between MSI and LSI packages.
- Lead material tolerances are for tin plate finish only. Solder dip finish adds 2-10 mils thickness to all lead tip dimensions.

Leadless Chip Carrier



PACKAGE BODY

Alumina (Standard Dark)

BONDING WIRE

1.25 Mil Aluminum

LID


Gold Plated Kovar With Nickel Underplating

CAVITY/SEAL RING


Gold Over Nickel Over Tungsten

TERMINALS


Gold Plating Over Tungsten




28L Leadless Chip Carrier (.450"x.450")










84L-1 Leadless Chip Carrier (Cavity Up) (1.150"x1.150")




UNLESS OTHERWISE SPECIFIED:
ALL DIMENSIONS MIN.-MAX. IN INCHES
ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS
ALL TOLERANCES ARE ± .007 INCHES

Notes:

1. Solder fillets on lid edges not shown.

84L-2 Leadless Chip Carrier (Cavity Down) (1.380"x1.380")




UNLESS OTHERWISE SPECIFIED:
ALL DIMENSIONS MIN.-MAX. IN INCHES
ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS
ALL TOLERANCES ARE ± .007 INCHES

Notes:

1. Solder fillets on lid edges not shown.

16

84L-2 Socket



UNLESS OTHERWISE SPECIFIED: ALL DIMENSIONS MIN.-MAX. IN INCHES

ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS

ALL TOLERANCES ARE ± .007 INCHES

Socket Specifications (all values from Yamaichi/Nepenthe data sheet):

1. Insulation Resistance		. 1,000 M Ω minimum at 500 V DC
2. Dielectric Withstanding Volta	age	700 V AC RMS for one (1) minute
3. Contact Resistance	. To the second of the second	20 M Ω maximum at 10 mA, 20 mV
4. Rated Current Per Contact		1 A maximum
5. Operating Temperature	·····	55 to +100°C
6. Contact Force		85 grams min for each contact

Leadframe

Monolithic Memories Incorporated utilizes the latest highstrength, high-conductivity copper leadframes for assembling devices in molded plastic packages. Depending on availability, all copper leadframes will be stamped from either ALLOY 195 or TAMAC 5.

Listed below are the physical parameters of these two equivalent alloys:

Nominal Composition	(1) Alloy 195	(2) Tamac 5
Copper	97.0%	98.0%
Iron	1.5%	.75%
Tin	.6%	1.25%
Phosphorous	.1%	.03%
Cobalt	.8%	
Zinc	.2% max.	
Aluminum Lead	.02% max. .02% max.	
Melting Point	1,090°C	1,075° C
Density (G/cc)	8.92	8.8
Coefficient of Ther Expansion (20-300°C) cm/cm		1.67 × 10 ⁻⁵
Thermal Conductive at 20°C cal - cm/se sec - °C		.33
Electrical Resistivity (microhm - cm @ 2	20°C) 3.94	4.93
Modulus of Elasticity (psi)	1.73 × 10 ⁷	1.71 × 10 ⁷
Tensile Strength		
(ksi)	75/85	69/79
Elongation	2 - 5%	4 - 7%
Vickers Hardness	157 - 175	150 -
Mechanical Criteria		

Mechanical Criteria

All leadframes are sufficiently strong so that leads in the finished package will survive two 90° bends (bend is complete cycle 0° to 90° to 0°) without fracturing.

- (1) OLIN Brass data sheet, 1971
- (2) TAMAGAWA data sheet, 1980

Gold Bonding Wire

Monolithic Memories chips are connected to package leads using 1.0 mil, 1.25 mil, or 1.30 gold wire, depending on assembly and device requirements. In some cases, the impurities of the gold wire will vary to accommodate particular devices. Listed below are typical parameters.

Composition

Gold	99.9990		
Silver	.0001	- S	.001
Calcium	.0001	:)	.001
Copper	.00001	i	.0002
Iron	.0001	,	.001
Beryllium	.0001	-	.001
Magnesium	.0001	-	.001
Others	.001		.001

Molded Pa	ackages	3	Tensile	*Resistance	Weight
est high-	Diameter	Elongation	Strength (g)	ohms per in.	mg per ft
sembling	.00100	3 - 6%	8 - 12	1.13 - 1.20	2.83 - 3.20

^{.00125 3 - 6% 10 - 14 . .72 - .77 4.42 - 5.00} .00125 3 - 6% 14 - 18 .67 - .71 4.78 - 5.41

Package Body

Monolithic Memories utilizes a low-chlorine thermosetting epoxy resin for all molded assembly. This moisture-resistant thermally-conductive plastic provides high-reliability protection in a commercial environment.

¹Thermoset Plastic

Thermal Expansion	2.5×10^{-5} ° C max.
Thermal Conductivity	1.6×10^{-3} cal/sec cm ° C min.
Glass Transition Temperature	150°C min.
Heat Deflection Temperature	200°C min.
Water Absorption After	
Boiling for 24 hrs.	.5% max.
Specific Gravity	1.80 - 1.86
Volume Resistivity (Room Temperature) Volume Resistivity (150°C)	$10^{15}\Omega$ - cm $10^{13}\Omega$ - cm
Dielectric Constant (1MHz)	4.5 max.
Flexural Strength	19,000 psi
Impact Strength	2.5 kgf ● cm/mm ²
Fre Na ⁺	5 ppm max.
Free CI ⁻	5 nom max

¹Sumitomo Bakelite Company data sheet

Lead Finish

Hydrolyzable Chlorine

Monolithic Memories molded devices come standard with 300 - 600 microinches of tin plating on all exposed leads. This finish provides the user with a solderable surface for PC board attachment.

300 ppm max.

In addition to tin plating, Monolithic Memories offers a solder dip finish. This finish puts a coating of solder on all exposed metal and results in excellent solderability of the finished package.

Die Attach Pad/Bonding

Monolithic Memories utilizes high-strength conductive epoxy to attach die to P-Dip leadframes. The leadframe is plated with 150 microinches of silver in the die attach area to enhance the strength and reliability of the bond.

*Enoxy Characteristics (typical)


Specific Gravity	2.31
Shore "D" Hardness (ASTM-D-1706)	84
Coefficient of Thermal	0.5 v 40=F
Expansion (cm/cm° C)	2.5×10^{-5}
Tensile Strength (ASTM-D-1002) Measured at 25° C	2,100 psi
Measured at 85° C	1,500 psi
Volume Resistivity (ohm - cm, 25° C - 155° C)	.001
Resistivity After 200 hrs. Aging at 180°C	.0001

* Amicon Corporation data sheet

16

^{*} Secon Metal data sheet

Molded DIP



LEAD FRAME

Copper Alloy 195. Copper Alloy Tamac 5.

BONDING WIRE

1.25 Mil Gold Wire.

PACKAGE BODY

Thermoset Plastic.

LEAD FINISH


Tin Plating. Solder Dip.


DIE PAD


Spot Silver Plating (150 Microinches).


DIE BOND

Silver Filled Epoxy.













UNLESS OTHERWISE SPECIFIED: ALL DIMENSIONS MIN.-MAX. IN INCHES ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS ALL TOLERANCES ARE ± .007 INCHES





VERSION 1*




Notes:

- Lead material tolerances are for tin plate finish only. Solder dip finish adds 2-10 mils thickness to all lead tip dimensions.
- 2. Both version 1 and version 2 configurations are manufactured interchangeably.
- 3. Ejector pin marks on version 1 are optional.






24NS Molded SKINNYDIP (1/4"x1 3/16")





- Lead material tolerances are for tin plate finish only. Solder dip finish adds 2-10 mils thickness to all lead tip dimensions.
- 2. Both version 1 and version 2 configurations are manufactured interchangeably.
- 3. Ejector pin marks on version 1 are optional.


48N Molded DIP (9/16"x2 13/32")



VERSION 1*








UNLESS OTHERWISE SPECIFIED:
ALL DIMENSIONS MIN.-MAX. IN INCHES
ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS
ALL TOLERANCES ARE ±.007 INCHES

Notes:

- Lead material tolerances are for tin plate finish only. Solder dip finish adds 2-10 mils thickness to all lead tip dimensions.
- 2. Both version 1 and version 2 configurations are manufactured interchangeably.
- 3. Ejector pin marks on version 1 are optional.

Molded Chip Carrier



LEAD FRAME

Copper Alloy 195. Copper Alloy Tamac 5.

LEAD FINISH

Tin Plating. Solder Dip. **BONDING WIRE**

1.25 Mil Gold Wire

DIE PAD

Spot Silver Plating (150 Microinches).


PACKAGE BODY

Thermoset Plastic.

DIE BOND


Silver Filled Epoxy.

20NL Molded Chip Carrier (.351"x.351")



UNLESS OTHERWISE SPECIFIED:
ALL DIMENSIONS MIN.-MAX. IN INCHES
ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS
ALL TOLERANCES ARE ± .007 INCHES


28NL Molded Chip (.451"x.451")



UNLESS OTHERWISE SPECIFIED:
ALL DIMENSIONS MIN.-MAX. IN INCHES
ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS
ALL TOLERANCES ARE ± .007 INCHES


16


44NL Molded Chip Carrier (.650"x.650")



UNLESS OTHERWISE SPECIFIED:
ALL DIMENSIONS MIN.-MAX. IN INCHES
ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS
ALL TOLERANCES ARE ±.007 INCHES

Pin Grid Array





PACKAGE BODY

Alumina (Standard Dark)

BONDING WIRE

1.25 Mil Aluminum

LID

Gold Plated Kovar With Nickel Underplating


CAVITY/SEAL RING

Gold Over Tungsten


PIN MATERIAL

Gold Plated Kovar

88P-1 Pin Grid Array (Cavity Up) (1.300"x1.300")




TOP VIEW




UNLESS OTHERWISE SPECIFIED:
ALL DIMENSIONS MIN.-MAX. IN INCHES
ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS
ALL TOLERANCES ARE ± .007 INCHES


88P-2 Pin Grid Array (Cavity Down) (1.300"x1.300")



UNLESS OTHERWISE SPECIFIED:
ALL DIMENSIONS MIN.-MAX. IN INCHES
ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS
ALL TOLERANCES ARE ± .007 INCHES

Top Brazed





PACKAGE BODY

Alumina

BONDING WIRE

1.25 Mil Aluminum

LID

Gold Plated Kovar With Nickel Underplating

CAVITY/SEAL RING

Gold Over Tungsten

LEAD MATERIAL

Alloy 42

LEAD FINISHES


Gold Plate (Standard) Solder Dip Over Gold Plate **HEAT SINK**

Blue Anodized Aluminum

PREFORM


Conductive Epoxy

24T Top Brazed Ceramic Dip (With Heat Sink) (1/2"x1 1/4")



UNLESS OTHERWISE SPECIFIED:
ALL DIMENSIONS MIN.-MAX. IN INCHES
ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS
ALL TOLERANCES ARE ± .007 INCHES

Cerpack



LEAD FRAME

Alloy 42

GLASS

LS-0113

BONDING WIRE

1.25 Mil Aluminum

CAVITY


Gold Over Alumina For Eutectic Die Attach CAP AND BASE


Pressed Alumina

LEAD FINISHES


Tin Plate Solder Dip


16W-3 Cerpack (1/4"x3/8")





18W-1 Cerpack (11/32"x15/32")







UNLESS OTHERWISE SPECIFIED:
ALL DIMENSIONS MIN.-MAX. IN INCHES
ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS
ALL TOLERANCES ARE ± .007 INCHES


16


20W-2 Cerpack (1/4"x1/2")











ALL DIMENSIONS MIN.-MAX. IN INCHES
ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS
ALL TOLERANCES ARE ± .007 INCHES

Power Dissipation Determination

Introduction

Thermal resistance for a packaged integrated circuit determines the operating temperature, and hence the performance and lifetime of the semiconductor device. For this reason, it is of interest to know the thermal impedance of the package configurations commonly in use and the effect of external factors such as air circulation and board-mounting conditions on the device temperature. To accomplish this end, measurement techniques and standards have been established providing certain conventions for data aquisition. Monolithic Memories has chosen to conform to these conventions in measurement and provides standard data for thermal impedance in the form of $\theta_{\rm JC}, \theta_{\rm CA}$ and a provision for obtaining $\theta_{\rm JA}$ (resistance from junction to ambient) as a function of air movement over the package or package/board combination.

Use of Monolithic Memories data

In this publication data is presented for a variety of packages and ambient conditions. In order to simplify the data presentation, graphs of θ_{CA} vs. airflow are provided for packages in common use. These include socket-mounted dual-in-line packages such as p-dip, cerdip, and side-brazed packages, board mounted cerpacks and flatpacks, and free-standing leadless-chip carriers. Since θ_{CA} is a package geometry related function, the user need only look up the package type for the air-flow used. With this number, and knowledge of the die attach type, the total thermal resistance may be determined from the semiconductor junction

to the ambient. Since the θ_{JC} is largely dependent on the package type and die attach type, a table has been constructed for easy use. (Although θ_{JC} is a die-size dependent variable for eutectic die attach, the effect of θ_{JC} on θ_{JA} is small enough that a constant may be used in most cases. For other die-attach methods, the thermal resistance was only slightly dependent on die size). After obtaining θ_{JC} and θ_{CA} as described above, the total thermal resistance, θ_{JA} , may be found by the addition of θ_{JC} to θ_{CA} as:

 $\theta_{\text{JA}} = \theta_{\text{JC}} + \theta_{\text{CA}}$

Notes on the tabulated data

- All side-brazed, cerdip-sealed, and molded dual-in-line packages were mounted in zero insertion force sockets and placed transverse to the airstream. Thermocouples were mounted directly to the bottom of the package.
- All cerpacks and flatpacks were board mounted in direct contact with a double-sided fiberglass-epoxy composite printed circuit board. The thermocouple was placed directly between the package and the board and fastened to the package.
- All L_{CC} packages except the 84 PIN L_{CC} were freestanding, suspended by 28 GA. tinned copper wire soldered to pads corresponding to V_{CC} and GND. The 84 PIN L_{CC} was mounted in a single insertion socket. Thermocouples were attached directly to the bottom of the parts.

Thermal Impedance Measurement Procedure

Definition

Thermal impedance of a device is defined as the rise in the junction temperature against some reference point per unit of power dissipation or it may be described by the formula:

Tj = temperature of junction
Pd = power dissipation

Theory

The principle of measuring the Thermal Impedance of a device is based on measuring the temperature of the hottest junction on the die under power dissipation. This is done by using the substrate diode to monitor the chip temperature. By reverse biasing and forcing a small forward current (500 $\mu\text{A})$ through the device under test (between + V_{CC} and ground), a large number of substrate diodes become forward-biased. By doing this, the hottest substrate diode junction is automatically detected, since it has the lowest voltage drop during this forward-biased condition. The forward voltage drop across the substrate diode is quite linear over a range of 25°C to 100°C. The hottest substrate diode is used as a "thermometer" to monitor the chip under power.

Procedure

A block diagram of the Thermal Impedance setup is shown in Figure 1. The substrate diode is forward biased by the Constant Current Source (–500 $\mu A)$. The V $_{CC}$ is supplied by the Power Supply, which is gated at 48.8 cycles/second, with a duty cycle of \simeq 99.5%. The V $_{F}$ of the substrate diode is 'sampled' by the

Sample/Hold circuit, which is gated synchronously with the V_{CC} supply, sampling is done for 40 μ S, during each 100 μ S window when the V_{CC} power supply is OFF. In addition to the V_F readings, the case temperature (closest to die attach point) and the Ambient temperature are monitored. The power dissipated (Pd) by the device is measured by DVM and calculated:

$$Pd = I_{CC} \times V_{CC}$$

The device is mounted in a socket within a Wind Tunnel. The air speed within the wind tunnel is monitored with an Air Velocity meter. The air speed is adjustable from 0 to 1000 feet/min. The use of a wind tunnel allows us to graph the temperature of the die, in relation to the cooling air speed. The worst case θ_{JA} is at 0 air speed (STATIC).

Summary

The Thermal Impedance measurement can be summarized as follows:

- Calibration of the ΔV_F/°C of the D.U.T. This is done by measuring the V_F at two different temperatures with the V_{CC} power supply OFF, and dividing the ΔV_F by the Δ°C.
- Measurement of ΔV_F under operating conditions, under different air flow rates (0, 100, 500, 1000 ft/min.), while measuring °C case, °C ambient, I_{CC} and V_{CC}. The readings are recorded when the change in the case (°C case) temperature is less than 2% (of Δ °C case - °C amb) over a time of 30 seconds.

Calculation of Thermal Impedance Symbol of Definitions

 $Pd = I_{CC} \times V_{CC}$

 $\begin{array}{l} V_{F1} = V_F \ @ \ low temp. \ cal. \ point \ (V_{CC} \ OFF) \\ V_{F2} = V_F \ @ \ high temp. \ cal. \ point \ (V_{CC} \ OFF) \\ ^\circ C_1 = Case ^\circ C \ @ \ low temp. \ cal. \ point \ (V_{CC} \ OFF) \\ ^\circ C_2 = Case ^\circ C \ @ \ high temp. \ cal. \ point \ (V_{CC} \ OFF) \\ V_{F3} = V_F \ under \ power, \ stablized \\ ^\circ C_3 = Case ^\circ C \ under \ power, \ stabilized \\ ^\circ C_A = Ambient ^\circ C \end{array}$


a) θ_{JC} (Junction to case)

b)
$$\theta_{CA} = \frac{({}^{\circ}C_{3} - {}^{\circ}C_{A})}{Pd}$$


c) θ_{JA} (Junction to ambient)


$$\theta_{JA} = \theta_{CA} + \theta_{JC} = \underline{\hspace{1cm}}^{\circ}C_{/W}$$

Block Diagram



- 1). Digital Thermometer measures °C case and °C ambient
- 2). DVM:1 measures V_{CC} and I_{CC}
- 3). DVM² measures V_F of the substrate diode
- 4). BINARY counter creates A_0 thru A_{11} ; $A_{\theta} = 100$ kHz, $A_1 = 50$ kHz, $A_2 = 25$ kHz etc. synchronious.
- Timing gate switches the power supply, address buffers, and sample/hold circuits.
- 6). Constant current source provides –500 μ A to the V_{CC} pin for the V_F measurement.
- The airflow meter measures the air velocity for airflow measurements.





LUES*		
PACKAG	E TYPE	
L	N	
<4	N/A	
N/A	15	
2 _. slightly low	er.	

* These are typical values for die of 8,000 mils² Most Monolithic Memories' products will be slightly lower. $R\theta_{JA} + R\theta_{JC} + R\theta_{CA}$


DIE ATTACH

Au/Si Eutectic

Ероху

RHJC (° C/WATT) VALUES*


N/A



LEADLESS CHIP CARRIER (L) PACKAGES

NOTES:

To determine $R\theta_{JA}$; first locate curve of $R\theta_{CA}$ vs air flow for the desired package. Read value of $R\theta_{CA}$ from this curve and add $R\theta_{JC}$ from the table below.




NOTES:

To determine $R\theta_{JA}$; first locate curve of $R\theta_{CA}$ vs air flow for the desired package. Read value of $R\theta_{CA}$ from this curve and add $R\theta_{JC}$ from the table below.

Rθ _{JC} (° C/WAT	T) VALUES*	
DIE ATTAOLI	PACKA	GE TYPE
DIE ATTACH	D	J
Au/Si Eutectic	<4	<5
Ероху	N/A	N/A

^{*} These are typical values for die of 8,000 mils². Most Monolithic Memories' products will be slightly lower. $R\theta_{JA}+R\theta_{JC}+R\theta_{CA}$



NOTES:

To determine $R\theta_{JA}$; first locate curve of $R\theta_{CA}$ vs air flow for the desired package. Read value of $R\theta_{CA}$ from this curve and add $R\theta_{JC}$ from the table below.

R _{θJC} (° C/WATT) VALUES*						
DIF ATTAOU	PACKAGE TYPE			E		
DIE ATTACH	F	Р	Т	w		
Au/Si Eutectic	<4	<4	<4	<4		
Ероху	N/A	N/A	N/A	N/A		

^{*} These are typical values for die of 8,000 mils². Most Monolithic Memories' products will be slightly lower. ${\sf R}\theta_{JA} + {\sf R}\theta_{JC} + {\sf R}\theta_{CA}$



	Introduction
2	Military Products Division
3	PROM
4	PLE™.
5	PAL®/HAL® Circuits
6	System Building Blocks/HMSI™
1877	FIFO
8	Memory Support
9	Arithmetic Elements and Logic
10	Multipliers/Dividers
11	8-Bit Interface
12	Double-Density PLUS™ Interface
13	ECL10KH
14	General Information
15	Advanced Information
16	Package Drawings
17	Representatives/Distributors

Monolithic Memories Area and Regional Sales Managers and FAEs

Arizona Phoenix		Georgia Norcross		New Jersey Cherry Hill	
Ron Scarfo	(602) 971-7997	Tom Lewis	(404) 447-4119	Ken Toney	(609) 424-1850
California		Mark Reynolds, FAE	(404) 447-4119	Vincentown	
Canoga Park	and the second second	Illinois		Scott Dunlop, FAE	(609) 268-9723
Michael Sholklapper,	AL DESCRIPTION AND THE	Naperville	(010) 001 0000	Ohio	
FAE San Jose George Anderl	(818) 341-7257 (408) 249-7766	Sal Graziano Dick Jones Bill Karkula, FAE	(312) 961-9200 (312) 961-9200 (312) 961-9200	Cincinnati Bill Hollon, FAE Dayton	(513) 866-8928
Mark Lunsford, FAE Lou Scalzo	(408) 249-7766 (408) 249-7766	Massachusetts Framingham		Mike Wier Oregon	(513) 439-0470
Salim Sagarchi, FAE	(408) 249-7766	Jack Abbott	(617) 875-7373	Medford	
Santa Ana Bernie Brafman	(714) 543-8664	Russ French Daniel Kinsella, FAE	(617) 875-7373 (617) 875-7373	John Charles	(503) 779-8945
Mike Vogel, FAE	(714) 543-8664	Bob Norling, FAE	(617) 875-7373	Texas	
Bill McNamara, FAE	(714) 543-8664	Mike Volpigno	(617) 875-7373	Dallas	
Colorado Parker Scott McMorrow, FAE	(303) 690-3433	Minnesota Edina Alex Sherbanenko	(612) 922-2260	Brad Mitchell Dennis Prestel Bob Rainwater Scott Skillman, FAE	(214) 690-3812 (214) 690-3812 (214) 690-3812 (214) 690-3812

Monolithic Memories Representatives

U.S.A. Alabama						
Alabama	U.S.A.	1,834	Maryland	egy en en en en en en en en en en en en en		
Huntsville REP, Inc. (205) 881-9270 Massachusetts Mestwood Comp Rep Associates (301) 296-2444 Makin Associates (216) 248-7370 Oklahoma Tulsa Comp Rep Associates (313) 499-0188 Makin Associates (918) 665-3465 Oregon Portland Northwest Marketing (503) 620-0441 Puerto Rico Mayaguez Comp Rep Associates (301) 296-2444 Misnesota Comp Rep Associates (408) 249-7400 Missouri Ballwin Rush and West (314) 394-7271 Mest Associates (615) 475-9012 Mest As	•			- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	Makin Associates	(614) 871-2424
REP. Inc. (205) 881-9270		and the second of the second o	Conroy Sales	(301) 296-2444		
Scottsdale Summit Sales Go2) 998-4850 Comp Rep Associates (617) 329-3454 Michigan Grosse Point Park Greiner Associates Go3) 499-0188 Minnesota Edina Mel Foster Tech Sales (612) 941-9790 Meant Clara Thresum Associates Go3) 423-1020 Colorado Meharidge Multipation Mallingford Comp Rep Associates (203) 289-1145 Tolorado Missouri Ballwin Rush and West Go3) 423-1020 Connecticut Wallingford Comp Rep Associates (203) 289-1145 Tolorado Missouri Ballwin Rush and West Go3) 423-1020 Connecticut Wallingford Comp Rep Associates (203) 289-1145 Tolorado Missouri Ballwin Tritek Sales, Inc. Go0) 429-1551 Tolorado Mest Associates Go1) 454-9612 Tolorado Mest Associates Go3) 831-2097 Clearwater Dyne-A-Mark Go5) 771-6501 Portinad Melver Go5) 292-1212 Melverque Go7) 754-1094 Fortinado Go7) 774-108 Tritek Electronics, Incorporated Go7) 754-1094 Fortinado Go7) 754		(205) 881-9270	Massachusetts			(216) 248-7370
Comp Rep Associates (617) 329-3454 Michigan Comp Rep Associates (617) 329-3454 Michigan Grosse Point Park Greiner Associates (313) 499-0188 Mest Associates (918) 665-3465 Oregon Portland Northwest Marketing (503) 620-0441 Puerto Rico Mayaguez Comp Rep Associates (408) 249-7400 Colorado Missouri Ballwin Rush and West (314) 394-7271 Mew Jersey Maddonfield Tritek Sales, Inc. Geoly 429-1551 Teaneok R. T. Reid Associates (201) 692-0200 Mest Associate	Δrizona		Westwood			
Summit Sales (602) 998-4850 California Grosse Point Park Greiner Associates (313) 499-0188 Minnesota Edina Northwest Marketing (503) 620-0441 Puerto Rico Mayaguez Comp Rep Associates (408) 249-7400 Colorado Mel Foster Tech Sales (612) 941-9790 Missouri Ballwin Rush and West (314) 394-7271 Mew Jersey Haddonfield Tritek Sales, Inc. (609) 429-1551 Teameok R. T. Reid Associates (201) 692-0200 Mest Associates (612) 941-9700 Mest Associates (615) 475-9012 Teameok Tritek Sales, Inc. (609) 429-1551 Tritek Sales, Inc. (609) 429-1551 Teameok Tritek Sales, Inc. (609) 429-1551 Tritek Sales, Inc. (706) 385-6500 Tritek Sales, Inc. (706) 583-6800 Tr			Comp Rep Associates	(617) 329-3454		
Fountain Valley Bager Electronics (714) 957-3367 San Diego Littlefield & Smith (619) 455-005 Santa Clara Thresum Associates (408) 249-7400 Colorado Wheatridge Waugaman Assoc. (303) 423-1020 Connecticut Wallingford Comp Rep Associates (203) 269-1145 Fordida Altamonte Springs Dyne-A-Mark (305) 831-2097 Clearwater Dyne-A-Mark (305) 771-6501 Palm Bay Dyne-A-Mark (305) 777-0192 Georgia Tucker REP Inc. (404) 938-4358 Illinois Rolling Meadows Sumer (312) 991-8500 Indiana Indianapolis DeVoe Co. (317) 842-3245 Iowa Cedar Rapids S & O Sales (319) 393-1845 Davenport Rush and West (319) 326-3091 Rep Inc. (704) 563-5554 Management Rush and West (319) 326-3091 Rep Inc. (704) 563-5554 Raleigh Rush and West (319) 326-3091 Rep Inc. (704) 563-5554 Cancer of Charlotte Rush and West (319) 326-3091 Rep Inc. (704) 563-5554 Cancer of Charlotte Rush and West (319) 326-3091 Rep Inc. (704) 563-5554 Cancer of Charlotte Rush and West (319) 326-3091 Rep Inc. (704) 563-5554 Cancer of Charlotte Rush and West (319) 326-3091 Rep Inc. (704) 563-5554 Cancer of Charlotte Rush and West (319) 326-3091 Rep Inc. (704) 563-5554 Cancer of Charlotte Rush and West (319) 326-3091 Rep Inc. (704) 563-5554 Cancer of Charlotte Rush and West (319) 326-3091 Rep Inc. (704) 563-5554 Cancer of Charlotte		(602) 998-4850	Michigan		West Associates	(918) 665-3465
Fountain Valley Bager Electronics (714) 957-3367 San Diego Littlefield & Smith (619) 455-005 Santa Clara Thresum Associates (408) 249-7400 Missouri Ballwin Rush and West (314) 394-7271 Mayaguez Comp Rep Associates (609) 832-9529 Mayaguez Comp Rep Associates (809) 832-9529 Mayaguez Co	California		Grosse Point Park			
Bager Electronics San Diego Littleffield & Smith Gel19 455-0055 Santa Clara Thresum Associates (408) 249-7400 Colorado Wheatridge Waugaman Assoc (303) 423-1020 Missouri Ballwin Rush and West (314) 394-7271 New Jersey Haddonfield Trielk Sales, Inc. (609) 429-1551 Teaneck R. T. Reid Associates (203) 269-1145 Teaneck R. T. Reid Associates (201) 692-0200 New Mexico Albaquerque BFA Corporation Corporated Corporat			Greiner Associates	(313) 499-0188		
Edina Mel Foster Tech Sales (612) 941-9790 Mel Foster Tech Sales (609) 9429-1551 Tech Sales (609) 9429-1551 Tech Sales (609) 9429-1551 Tech Sales (609) 9429-1551 Tech Sales (609) 9429-1551 Tech Sales (609) 9429-1551 Tech Sales (609) 9	•	(714) 957-3367	Minnesota			(503) 620-0441
Santa Clara Thresum Associates (408) 249-7400 Colorado Wheatridge Waugaman Assoc. (303) 423-1020 Connecticut Wallingford Comp Rep Associates (203) 269-1145 Teaneck Comp Rep Associates (203) 269-1145 Tri-Enck Sales, Inc. (609) 429-1551 Texas Austin West Associates Comp Rep	San Diego					
Missouri Ballwin Rush and West (314) 394-7271 Replication Goldan Golda	Littlefield & Smith	(619) 455-0055	Mel Foster Tech Sales	(612) 941-9790	1	()
Ballwin	Santa Clara		Miccouri			(809) 832-9529
Colorado Wheatridge Waugaman Assoc. (303) 423-1020 Rush and West (314) 394-7271 Ref lnc. (615) 475-9012 Connecticut Wallingford Comp Rep Associates (203) 269-1145 New Jersey Haddonfield Tritek Sales, Inc. (609) 429-1551 Texas Austin West Associates (512) 454-3681 Florida Altamonte Springs Dyne-A-Mark (305) 831-2097 Clearwater Dyne-A-Mark (305) 771-6501 Palm Bay Dyne-A-Mark (305) 727-0192 New Mexico Althouguerque BFA Corporation (505) 292-1212 New York East Rochester Tri-Tech Electronics, Incorporated (607) 754-1094 Salt Lake City Waugaman Assoc. (801) 261-0802 Utah Salt Lake City Waugaman Assoc. (801) 261-0802 Georgia Tucker REP, Inc. (404) 938-4358 Endwell Tri-Tech Electronics, Incorporated (607) 754-1094 Fayetteville Tri-Tech Electronics, Incorporated (914) 897-5611 Brookfield Sumer (414) 784-6641 Rolling Meadows Sumer (312) 991-8500 Indianapolis DeVoe Co. (317) 842-3245 Fishkill R. T. Reid Associates (516) 351-8833 (516) 351-8833 CANADA British Columbia British Columbia Ilowa Cedar Rapids S & O Sales (319) 393-1845 Davenport Rush and West (319) 326-3091 Karp Inc. (704) 563-5554 Raleigh REP, Inc. (919) 851-3007 (615) 475-9012 Texas North Carolina Control Cantec (613) 725-3704 Cantec (613) 725-3704 Meville R. T. Reid Associates (505) 292-1212 Cantec (607) 754-1094 Cantec (607) 754-1094 Fishkill (607) 754-1094 <	Thresum Associates	(408) 249-7400				
New Jersey Haddonfield Tritek Sales, Inc. (609) 429-1551 Teaneok R. T. Reid Associates (201) 692-0200 Mest Associates (214) 248-7060 Houston Mest Associ	Colorado			(314) 394-7271		
Maulingstrad	Wheatridge			(01.),001		(615) 4/5-9012
Tritek Sales, Inc. (609) 429-1551 Host Associates (512) 454-3681 Host Associates (201) 692-0200 Host Associates (214) 248-7060 Houston H	Waugaman Assoc.	(303) 423-1020				
Teaneck	Connecticut			(609) 429-1551		(=+0) +=+ 000+
Comp Rep Associates (203) 269-1145 Florida	Wallingford			(4.7)		(512) 454-3681
New Mexico	Comp Rep Associates	s (203) 269-1145		(201) 692-0200		(014) 040 7060
Altamonte Springs Dyne-A-Mark (305) 831-2097 Clearwater Dyne-A-Mark (813) 441-4702 Fort Lauderdale Dyne-A-Mark (305) 771-6501 Palm Bay Dyne-A-Mark (305) 727-0192 East Rochester Tri-Tech Electronics, Incorporated (607) 754-1094 Fayetteville Tri-Tech Electronics, Incorporated (914) 897-5611 Melville R. T. Reid Associates (516) 351-8833 North Carolina Charlotte REP, Inc. (704) 563-5554 Cantec (416) 791-5922 Ottawa Cantec (613) 725-3704 Cantec (613) 725-3704 Cantec (519) 744-6341 Cantec (519) 744-6341 Cantec Ca	Florida		Now Movico			(214) 246-7000
Dyne-A-Mark						(713) 777-4108
Clearwater		(305) 831-2097		(505) 292-1212		(/10)/// 4100
Dyne-A-Mark Canterdale Ca	Clearwater					
Canyon	Dyne-A-Mark	(813) 441-4702				(801) 261-0802
Incorporated Canal Companies Canal Compani						(55.)25. 5562
Palm Bay Dyne-A-Mark (305) 727-0192 Endwell Tri-Tech Electronics, Incorporated (607) 754-1094 Fayetteville Tri-Tech Electronics, Incorporated (607) 754-1094 Fayetteville Tri-Tech Electronics, Incorporated (315) 446-2881 Sumer (312) 991-8500 Tri-Tech Electronics, Incorporated (914) 897-5611 Melville R. T. Reid Associates (516) 351-8833 Melville Rep, Inc. (704) 563-5554 Cantec (416) 791-5922 Cantec (613) 725-3704 Cantec (613) 725-3704 Cantec (519) 744-6341 Cantec Cantec (519) 744-6341 Cantec Cante	Dyne-A-Mark	(305) 771-6501		(716) 385-6500		
Tri-Tech Electronics, Incorporated Fayetteville Tri-Tech Electronics, Incorporated Sumer (404) 938-4358 Tri-Tech Electronics, Incorporated Sumer (404) 938-4358 Tri-Tech Electronics, Incorporated (315) 446-2881 Sumer (312) 991-8500 Tri-Tech Electronics, Incorporated (315) 446-2881 Sumer (312) 991-8500 Tri-Tech Electronics, Incorporated (914) 897-5611 Melville R. T. Reid Associates (516) 351-8833 Sumer (317) 842-3245 Tri-Tech Electronics, Incorporated (914) 897-5611 Melville R. T. Reid Associates (516) 351-8833 Cantec (416) 791-5922 Ontario Sumer (414) 784-6641 Sumer (414		(00=) 707 0400		(, , , , , , , , , , , , , , , , , , ,		(206) 455-5846
Incorporated Fayetteville Fayetteville Tri-Tech Electronics, Incorporated Sumer (414) 784-6641	Dyne-A-Mark	(305) 727-0192				
Tucker REP, Inc. (404) 938-4358 Fayetteville Tri-Tech Electronics, Incorporated (315) 446-2881 Sumer (414) 784-6641	Georgia		Incorporated	(607) 754-1094		
Illinois		(404)000 4050	Fayetteville			(414) 784-6641
Fishkill Tri-Tech Electronics Incorporated (914) 897-5611 Melville R. T. Reid Associates (516) 351-8833 British Columbia Vancouver Davetek Marketing (604) 430-3680 Ontario Devoe Co. (317) 842-3245 R. T. Reid Associates (516) 351-8833 Charlotte R. T. Reid Associates (516) 351-8833 British Columbia Vancouver Davetek Marketing (604) 430-3680 Ontario Brampton Cantec (416) 791-5922 Ottawa Cantec (416) 791-5922 Ottawa Cantec (613) 725-3704 Ottawa Cantec (613) 725-3704 Ottawa Cantec (519) 744-6341 Ottawa		(404) 938-4358				
Tri-Tech Electronics Incorporated (914) 897-5611 Melville R. T. Reid Associates (516) 351-8833 Devoe Co. (317) 842-3245 R. T. Reid Associates (516) 351-8833 Cantec (416) 791-5922 Ottawa Cantec (613) 725-3704 Cantec (613) 725-3704 Cantec (319) 393-1845 REP, Inc. (919) 851-3007 Cantec (519) 744-6341 Cantec				(315) 446-2881	CANADA	
Indiana		(010) 001 9500			British Columbia	
Melville		(312) 991-6500		(014) 807-5611	A 4 0 200 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	
North Carolina North Carolina Cantec Can				(914)091-0011	Davetek Marketing	(604) 430-3680
North Carolina Cantec Ca		(217) 942 2245		(516) 351-8833	Ontario	
Cedar Rapids Charlotte Ottawa S & O Sales (319) 393-1845 REP, Inc. (704) 563-5554 Cantec (613) 725-3704 Davenport Raleigh Waterloo Cantec (519) 744-6341 Kansas Ohio Quebec Olathe Cincinnati Dollard Des Ormeaux		(317)042-3243			•	
S & O Sales (319) 393-1845 REP, Inc. (704) 563-5554 Cantec (613) 725-3704 Davenport Rush and West (319) 326-3091 REP, Inc. (919) 851-3007 Cantec (519) 744-6341 Kansas Olathe Ohio Cincinnati Quebec Dollard Des Ormeaux						(416) 791-5922
Davenport Rush and West (319) 326-3091 Kansas Olathe Raleigh REP, Inc. (919) 851-3007 Cantec (519) 744-6341 Quebec Dollard Des Ormeaux		(310) 303-1845	0	(704) 562-5554		(C10) 70E 0704
Rush and West (319) 326-3091 REP, Inc. (919) 851-3007 Cantec (519) 744-6341 Kansas Ohio Quebec Dollard Des Ormeaux		(013) 000 1040		(704) 303-3334		(613) 125-3104
Kansas Ohio Quebec Olathe Cincinnati Dollard Des Ormeaux	• • • • • • • • • • • • • • • • • • •	(319) 326-3091		(919) 851-3007		(510) 744-6341
Olathe Cincinnati Dollard Des Ormeaux		,	To dear the TAN	(3.0) 331 3301		(010)174-0041
Control Bolling Bollin						
(314) 000-0101		(913) 764-2700		(513) 871-2424		

Monolithic Memories World-Wide Applications Support

U.S.A.		EUROPE		JAPAN	
California Canoga Park Michael Sholklapper	(818) 710-0664	England Joe Gabris Chris Jay	44-252-517431 44-252-517431	Tokyo Sadahiro Horiko Mitsunori Sugai	81-3-207-3131 81-3-207-3131
San Jose Mark Lunsford Salim Sagarchi	(408) 249-7766 (408) 249-7766	France Jose Juntas Michell Rolland	33-1-6874500 33-1-6874500		
Santa Ana Mike Vogel	(714) 543-8664	Germany Willy Voldan	49-89-984961		
Colorado Scott McMorrow	(303) 690-3433	Peter Wittfoth Peter Zecherle	49-89-984961 49-89-984961		
Georgia Norcross Mark Reynolds	(404) 447-4119				
Illinois Naperville Bill Karkula	(312) 961-9200				
Massachusetts Framingham Dick Kinsella Bob Norling	(617) 875-7373 (617) 875-7373				
New Jersey Scott Dunlop	(609) 268-9723	e Table Same			
Ohio Cincinnati Bill Hollon	(513) 866-8928				
Texas Scott Skillman	(214) 690-3812				

Monolithic Memories Franchised Distributors

U.S.A.		Connecticut		Michigan	
Alabama		Wallingford		Ann Arbor	(0.40) 0= : ====
Huntsville		Arrow Electronics	(203) 265-7741	Arrow Electronics	(313) 971-8220
Marshall Electronics		Kierulff Electronics	(203) 265-1115	Grand Rapids	
Group	(205) 881-9235	Marshall Electronics		Arrow Electronics	(616) 243-0912
		Group	(203) 265-3822	RS Electronics	(616) 241-3483
Arizona		Florida		Kalamazoo	
Phoenix		Fort Lauderdale		RS Electronics	(616) 381-5470
Kierulff Electronics	(602) 437-0750	 A control of the contro	(00E) 776 7700	Livonia	
Tempe		Arrow Electronics Kierulff Electronics	(305) 776-7790	Marshall Electronics	
Anthem Electronics	(602) 966-6600		(305) 486-4004	Group	(313) 525-5850
Bell Industries	(602) 966-7800	Orlando		RS Electronics	(313) 525-3656
Marshall Electronics		Marshall Electronics		No Electronics	(313) 323-1133
Group	(602) 968-6181	Group	(305) 841-1878	Minnesota	
Arrow Electronics	(602) 968-4800	Palm Bay		Edina	
California	(002)000 1000	Arrow Electronics	(305) 725-1480	The second secon	(040) 000 4000
		St. Petersburg		Arrow Electronics	(612) 830-1800
Canoga Park		Kierulff Electronics	(813) 576-1966	Kierulff Electronics	(612) 941-7500
Marshall Electronics			(010) 070-1900	Missouri	
Group	(213) 999-5001	Georgia		第二十四十四十四十四十四十四十四十四十四十四十四十四十四十四十四十四十四十四十四	
Chatsworth		Norcross		St. Louis	(044) 507 0000
Anthem Electronics	(818) 700-1000	Arrow Electronics	(404) 449-8252	Arrow Electronics	(314) 567-6888
Arrow Electronics	(818) 701-7500	Kierulff Electronics	(404) 447-5252	New Hampshire	
Cypress		Marshall Electronics			
Kierulff Electronics	(714) 220-6566	Group	(404) 923-5750	Manchester	(000) 000 0000
El Monte		Illinois		Arrow Electronics	(603) 668-6968
Marshall Electronics		Elk Grove Village		Now Jorosy	
그는 돈 하게 되었다고 하면 그 말이 된 것이다. 그리고 있다.	(010) 606 0141	Kierulff Electronics	(212) 640 0000	New Jersey	
Group	(213) 686-0141		(312) 640-0200	Clifton	
Irvine		Schaumburg		Vantage Electronics	(201) 777-4100
Marshall Electronics		Arrow Electronics	(312) 397-3440	Fairfield	
Group	(714) 556-6400	Marshall Electronics		Arrow Electronics	(201) 575-5300
Newport Beach		Group	(312) 490-0155	Kierulff Electronics	(201) 575-6750
Arrow Electronics	(714) 838-5422	Indiana		Lionex	(201) 227-7960
Palo Alto		Indianapolis		Mt. Laurel	
Kierulff Electronics	(415) 968-6292	Advent Electronics	(317) 872-4910	Marshall Electronics	
Sacramento		Arrow Electronics	(317) 243-9353	Group	(215) 627-1920
Arrow Electronics	(916) 925-7456	lowa		Mariton	
	(910) 923-7430			Arrow Electronics	(609) 596-8000
San Diego	(040) 070 5000	Cedar Rapids	(010) 000 0001	Arrow Liectroffics	(003) 330-0000
Anthem Electronics	(619) 279-5200	Advent Electronics	(319) 363-0221	New Mexico	
Arrow Electronics	(619) 565-4800	Kansas		Albuquerque	
Kierulff Electronics	(619) 278-2112	Lenexa		Arrow Electronics	(505) 243-4566
San Jose		Marshall Electronics		Bell Industries	(505) 292-2700
Anthem Electronics	(408) 946-8000	Group	(913) 492-3121	Dell Illustries	(303) 232-2100
Sunnyvale		Maryland		New York	
Arrow Electronics	(408) 745-6600	Columbia		Buffalo	
Marshall Electronics		Arrow Electronics	(301) 995-0003	Summit Distributors	(716) 884-3450
Group	(408) 732-1100	Lionex	(301) 964-0040		(710)004-0400
Tustin		Linthicum	(001) 304-0040	E. Syracuse	
Anthem Electronics	(714) 730-8000		(004) 000 5000	Add Electronics	(315) 437-0300
Image Electronics	(714) 730-0303	Kierulff Electronics	(301) 636-5800	Endwell	
Kierulff Electronics	(714) 730-0303	Massachusetts		Marshall Electronics	
	(114)131-3111	Billerica		Group	(607) 754-1570
Colorado		Kierulff Electronics	(617) 667-8331	Hauppauge	
Aurora		Burlington		Arrow Electronics	(516) 231-1000
Arrow Electronics	(303) 696-1111	Marshall Electronics		Current Components	
Englewood		Group	(617) 272-8200	Lionex	(516) 273-1660
Anthem Electronics	(303) 790-4500	Wilmington	(= ,, , = , 2 0200	Liverpool	
Kierulff Electronics	(303) 790-4444	Lionex Corporation	(617) 657-5170	Arrow Electronics	(315) 652-1000
Wheatridge			(017)007-0170		(010)002-1000
Bell Industries	(303) 424-1985	Woburn	(047) 00	Melville	(540) 004 0055
Dell moustries	(000) 424-1800	Arrow Electronics	(617) 933-8130	Arrow Electronics	(516) 694-6800

Monolithic Memories Franchised Distributors

Rochester Arrow Electronics	(716) 427-0300	Pennsylvania Horsham		Wisconsin Oak Creek	
Marshall Electronics Group	(716) 235-7620	Lionex Corporation	(215) 443-5150	Arrow Electronics	(414) 764-6600
Summit Distributors	(716) 334-8110	Monroeville Arrow Electronics	(412) 856-7000	Waukesha Kierulff Electronics	(414) 784-8160
North Carolina Raleigh		Texas		CANADA	
Arrow Electronics Kierulff Electronics	(919) 876-3132 (919) 872-8410	Addison Quality Components	(214) 733-4300	Alberta Calgary	
Marshall Electronics Group	(919) 878-9882	Austin Arrow Electronics	(512) 835-4180	Zentronics Limited	(403) 230-1422
Resco Raleigh	(919) 781-5700	Kierulff Electronics Quality Components	(512) 835-2090 (512) 835-0220	British Columbia Richmond	
Ohio Centerville	1	Carrollton		Zentronics Limited	(604) 273-5575
Arrow Electronics	(513) 435-5563	Arrow Electronics Dallas	(214) 380-6464	Vancouver RAE Electronics	(604) 291-8866
Cleveland Kierulff Electronics	(216) 587-6558	Kierulff Electronics Marshall Electronics	(214) 343-2400	Manitoba Winnipeg	
Columbus Arrow Electronics	(614) 885-8362	Group	(214) 233-5200	Zentronics Limited	(204) 775-8661
Dayton Marshall Electronics		Houston Arrow Electronics Kierulff Electronics	(713) 530-4700 (713) 530-7030	Ontario Brampton Zentronics Limited	(416) 451-9600
Group Solon	(513) 236-8088	Sugarland Quality Components	(713) 491-2255	Mississauga Prelco Electronics	(416) 678-0401
Arrow Electronics Marshall Electronics	(216) 248-3990	Utah		Nepean	(410)070-0401
Group	(216) 248-1788	Salt Lake City	(801) 972-6969	Prelco Electronics Zentronics Limited	(613) 726-1800 (613) 226-8840
Oklahoma Tulsa		Bell Industries Kierulff Electronics	(801) 972-6969	Waterloo	
Kierulff Electronics Quality Components	(918) 252-7537 (918) 664-8812	Washington Bellevue		Zentronics Limited Quebec	(519) 884-5700
Oregon		Almac Electronics		Montreal	
Beaverton Almac Electronics	(503) 641-9096	Corporation Arrow Electronics	(206) 643-9992 (206) 643-4800	Cesco Prelco Electronics	(514) 735-5511 (514) 389-8051
Lake Oswego Anthem Electronics	(503) 684-2661	Redmond Anthem Electronics	(206) 881-0850	St. Laurent Zentronics Limited	(514) 735-5361
Tigard Arrow Electronics	(503) 684-1690	Tukwila Kierulff Electronics	(206) 575-4420		en en en en en en en en en en en en en e

AUSTRIA

Ing. Ernst Steiner

Hummelgasse 14

A 1130 Wien

Phone: 02-22-8274740

Telex: 135026

AUSTRALIA

R & D Electronics Ptv Ltd.

4 Florence St. Burwood, Vic. 3125

Phone: 61-3-288-8911

Telex: AA33288 Fax: 61-3-288-9168

R & D Electronics Ptv Ltd.

133 Alexander St.

Crows Nest, NSW 2065 Phone: 61-2-439-5488

Telex: AA25468

BELGIUM

D & D Electronics

7E Olympiadelaan 93 2020 Antwerp Phone: 03-8277934

Telex: 73121

DENMARK

C-88 AS

Kokkedal Industripark 42A DK-2980 Kokkedal Phone: 2-244888 Telex: 41198 CEIGTY DK

ENGLAND

Monolithic Memories Ltd.

Monolithic House 1 Queens Road Farnborough Hampshire **GU146DJ**

Phone: (0252) 517431 Telex: 858051 MONO UK G

Fax: 44-252-43724

Analog Devices Ltd.

Central Avenue East Molesey Surrey KT8 OSN Phone: 01-941-1066 Telex: 929962 ANALOGG

Macro Marketing Ltd.

Burnham Lane Slough, SL16LN Phone: (06286) 4422

Telex: 847945 Microlog Ltd.

First Floor, Elizabeth House **Duke Street**

Woking, Surrey GU21 5BA Phone: (04862) 66771

Telex: 859219 ULOG G

Rapid Recall Ltd.

Rapid House Denmark Street High Wycombe Bucks HP11 2ER Phone 0494-26271

Telex: 837931 RAPIDG

Fax: 21680

FINLAND

Instrumentarium Ov Elektronikka

P.O. Box 64 Vitikka 1 02631 ESP00 63 Phone: 9-0-5281

Telex: 124426 HAVUL SF

FRANCE

Monolithic Memories France S.A.R.L.

Silic 463

94613 Rungis Cedex

Phone: 33-1-687-4500 Telex: 202146

Fax: 686-08-18 **Bellion Electronique**

Z.I. Kerscao/Brest

B.P. 16-29219 Le Releca-Kerhuon

Phone: 98-28-03-03 Telex: 940930

Composants S.A.

Avenue Gustave Eiffel

B.P. 81-33605 Pessac Cedex

Phone: 56-36-40-40 Telex: 201905

Datadis S.A.

10-12 Rue Emile Landrin 92100 Boulogne Phone: 33-9-1-6056000

Telex: 201905

Dimel

Le Marino

Ave. Claude Farrere

83000 Toulon Phone: 94/414963 Telex: 490093

Generim

2 Rue Des Murailles

B.P. 1-38170 Sevssinet Pariset Phone: 33-1-76-49-491449

Telex: 320000

Generim S.A.R.L.

Zone d'Activities de Courtaboeuf

Avenue de la Baltique

P.O. Box 88

91943 Les Ulis Cedex

Phone: 33-1-907-7878

Telex: 691700

Jermyn

Immeuble Orix 16, Av. Jean Jaures

94600 Choisy Le Roi Phone: 33-1-8531200

Telex: 260967

GERMANY

Monolithic Memories, GmbH

Mauerkircherstrasse 4/11 8000 Munich 80 Phone: 0-89-984961

Telex: 524385 MONO D

Fax: 89-983162

Astronic GmbH

Winzerstrasse 47D 8000 Munich 80

Phone: 089-309031 Telex: 5216187

Dr. Dohrenberg Vertriess GmbH

Bayreuther Strabe 3 1000 Berlin 30

Phone: 0-30-2138043

Telex: 184860

Electronic 2000 AG

Stahlgruberring 12 8000 Munich 82 Phone: 089-420011

Telex: 522561

Nordelektronik GmbH

Karl-Zeiss Str 6 2085 Quickborn Phone: 04160-72072

Telex: 214299 Positron GmbH

Benzstrasse 1 Postfach 1140

7016 Gerlenger-Stuttgart

Phone: 07156-3560 Telex: 7245266

SES Electronics GmbH

Oettingerstrasse 6 8860 Nordlingen Phone: 09081-8040

Telex: 51709

HONG KONG

CET Ltd.

10/F Hua Hsia Bldg. 64-66 Gloucester Rd.

Hong Kong

Phone: 852-5-200922 Telex: 85148 CET HX

INDIA

Krvonix

Kowdiar Trivandrum PIN 695 003 Kerala India Phone: 63805 Telex: 884-307

Micro Aids International

656 E. Taylor Ave. Sunnyvale, CA 94086 Phone: (408) 738-2490

Telex: 499-3462

ISRAEL

Telsvs Ltd.

12 Kehilat Venetsia St. Tel Aviv 69101 Phone: 972-8-494891-2

Telex: 032392

ITALY

Comprel S.P.A.

Viale Fulvio Testi 115 20092 Cinisello Balsamo/Milano

Phone: 2-6120641 Telex: 332484

JAPAN

Monolithic Memories Japan KK

5-17-9 Shiniuku Shinjuku-Ku Tokyo 160

Phone: 81-3-207-3131 Telex: 232-3390 MMI KK J Fax: 81-3-207-3130

Comtecs Co., Ltd.

2-19-7 Higashi-Gotanda

Shinagawa-Ku

Tokyo 141

Phone: (03) 441-7100 Telex: 242-3509 CTSLEXJ

Fax: (03) 441-718

Internix Inc.

Shiniuku Hamada Bldg. 7-4-7 Nishi-Shiniuku

Shiniuku-Ku

Tokyo 160

Phone: (03) 369-1101 Telex: J26733 Fax: (03) 365-563

K. Tokiwa & Co.

Asahi-Seimei-Omori Bldg.

1-1-10 Omori-Kita Shinagawa-Ku

Tokyo 143

Phone: (03) 766-6701 Telex: 246-6821

Fax: (03) 766-1300

Nihon Denshikizai Co., Ltd.

Sanyo Bldg.

15-22 Hiroshiba-Cho

Suita City Osaka 564

Phone: (06) 385-6707 Fax: (06) 330-6814

Synderdyne Inc.

Ishibashi Bldg.

1-20-2 Dogenzaka

Shibuya-Ku Tokyo 150

Phone: (03) 461-9311 Telex: J32457

Fax: (03) 461-985

KOREA

Kortronics Enterprise

Rm 307, 9-Dong, B-Block #604-I Guro-Dong, Guro-GU

Seoul

Phone: 635-1043

Telex: KORTRONK26759

NETHERLANDS

Alcom Electronics B.V.

P.O. Box 358 2900 AJ Capelle A/D lissel Holland Phone: 010-519533

Telex: 26160

NORWAY

Henaco A/S

P.O. Box 126 Kaldbakken Trondheimsveien 436 Ammerud

Oslo 9

Phone: 02-162110 Telex: 76716 HENACO

PORTUGAL

Digicontrole

Apartado 2-Sabugo 2715

Pero Pinheiro

Phone: 35-1-292-3924

Telex: 62551 STUREP P.

SINGAPORE

Monolithic Memories Singapore

Pte., Ltd.

19 Kepple Road 11-06 Jit Poh Building

Singapore 0208

Phone: 65-2257544

Telex: RS55650

Fax: 2246113

Dynamar International Ltd.

Unit 05-11.

12 Lo Rong Bakar Batu

Kolam Ayer Industrial Estate

Singapore 1334 Phone: 65-7476188

Telex: RS26283 DYNAMA

Fax: 65-747-2648

SOUTH AFRICA

Promilect Ptv Ltd.

P.O. Box 56310

Pinegowrie 2123

Phone: 27-11-789-1400 Telex: 424822

SOUTH AMERICA

Intectra

2629 Terminal Blvd Mountain View, CA 94043

Phone: (415) 967-8818 Telex: 910-345545

Intectra Do Brasil

Av. Paulista 807-S/415

Sao Paulo

Phone: 285-6305

Telex: 01139872 BRCOBR

SPAIN

Sagitron

C/Castello, 25, 2

Madrid 1

Phone: 1-402-6085

Telex: 43819

SWEDEN

Naxab Box 4115

S 17104 Solna

Phone: 08-985140

Telex: 17912

SWITZERLAND

Industrade AG

Hertistrasse 1

8304 Wallisellen

Phone: 01-8305040 Telex: 56788

TAIWAN

Sertek

315 Fushing N. Road Taipei 104, Taiwan R.O.C.

Phone: 886-2-7134022

Telex: 23756 or 19162 MULTIIC

Multitech Electronics Inc.

125 W. El Camino

Sunnyvale, CA 94086 Phone: (408) 733-8400

Telex: 352070





AMERICAS Monolithic Memories, Inc. 2175 Mission College Blvd. Santa Clara, CA 95054-1592 Phone (408) 970-9700 TWX (910) 338-2374

TWX (910) 338-2376

Fax (408) 980-0675

FRANCE
Monolithic Memories France S.A.R.L.
Silic 463
F 94613 Rungis Cedex
France
Phone 1-6860818
Telex 202146
Fax 1-6870825

JAPAN
Monolithic Memories Japan
5-17-9 Shinjuku-Ku
Shinjuku
Tokyo 160
Japan
Phone 81-3-207-3131
Telex 232-3390 MMIKKJ
Fax 81-3-207-3130



UNITED KINGDOM Monolithic Memories, Ltd. Monolithic House I Queens Road Farnborough, Hants England GU146DJ Phone 0252-517431 Telex 858051 MONO UKG Fax (0252) 43724

SINGAPORE
Monolithic Memories Singapore Pte., Ltd.
19 Kepple Road 11-00
Jit Poh Building
Singapore 0208
Phone 05-2257544
Telex RS55650 MMI RS
Fax 2246113

GERMANY Monolithic Memories, Gmb Mauerkircherstr 4 D 8000 Munich 80 West Germany Phone 89-984961 Telex 524385 Fax 89-983162

donolithic Memories reserves the right to make changes in order to improve circuitry and supply the best product possible

Monalithic Memories cannot assume responsibility for the use of any circuitry described other than circuitry entirely embodied in their product. No other circuit patent licenses are implied.