Preliminary

## Single-Chip 8-BIT CMOS Microcontrolle M37640E8-XXXFP Specification

Ver 1.02



MITSUBISHI SEMICONDUCTOR AMERICA, INC.

This publication, or any parts thereof, may not be reproduced in any form without the prior written permission of Mitsubishi Semiconductor America, Inc. (MSAI).

The product(s) described in this publication are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the product could create a situation where personal injury or death may occur. Should Buyer purchase or use this product for any such unintended or unauthorized application, Buyer shall indemnify and hold MSAI and its officers, employees, subsidiaries, affiliates, and distributers harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that MSAI was negligent regarding the design and manufacture of the part.

Information supplied by MSAI is believed to be accurate and reliable. MSAI assumes no responsibility for any errors that may appear in this publication. MSAI reserves the right, without notice, to make changes in device design or specifications. Product is subject to availability. ©1997 Mitsubishi Semiconductor America, Inc.

Rev. 1.0 Internal Release Rev. 1.01 Design Spec Updates Rev. 1.02 Design Spec Updates

Ż

April 2, 1997 July 1, 1997 August 28, 1997



#### Contents

#### **1 Product Description**

1.1 MCU Features	4
1.2 Pin Description and Layout	6

#### **2** Functional Description

2.1 Central Processing Unit11	
2.1.1 Register Structure11	
2.1.2 Accumulator (A)11	
2.1.3 Index Registers X and Y12	
2.1.4 Stack Pointer12	
2.1.5 Program Counter	
2.1.6 Processor Status Register	
2.2 CPU Mode Registers	
2.3 Memory Map	
2.3.1 Zero page17	
2.3.2 Special Page17	
2.3.3 Special Function Registers	
2.4 Processor Modes	
2.4.1 Single Chip19	
2.4.2 Memory Expansion20	
2.4.3 Microprocessor	
2.4.4 EPROM	
2.4.5 Slow Memory Wait20	
2.4.6 Hold Function	
2.4.7 Expanded Data Memory Access24	
2.5 Peripheral Interface25	
2.5.1 Chip Bus Timing25	
2.5.2 Peripheral Interface and Access Timing26	
2.6 Input and Output Ports28	
2.6.1 Ports	
2.6.1.1 I/O Ports	ł
2.6.1.2 Power and Ground Pins31	
2.6.1.3 CNV <sub>ss</sub> Pin31	
2.6.1.4 X <sub>in</sub> and Xout Pins31	
2.6.1.5 X <sub>Cin</sub> and XCout Pins31	
2.6.1.6 RESET Pin31	
2.6.1.7 RDY Pin31	
2.6.1.8 DMAout Pin31	
2.6.1.9 F <sub>out</sub> Pin32	2
2.6.1.10 SYNC <sub>out</sub> PinC32	2
2.6.1.11 RD and WR Pins32	2
2.6.1.12 LPF Pin	
2.6.2 Port Control Register32	2
2.6.3 Port P2 Pull-up Control Register	,
2.7 Interrupt Control Unit	•
2.7.1 Interrupt Control	ł
2.7.2 Interrupt Sequence and Timing	j
2.8 Direct Memory Access Controller	;
2.8.1 Operation	)
2.8.1.1 Source, Destination, and Transfer Count Reg	g-
ister Operation40	)
2.8.1.2 DMAC Transfer Request Sources41	Ĺ
-	

2.8.1.3 Transfer Features for USB and Master CPU
Bus Interface
2.8.1.4 DMAC Transfer Mode
2.8.1.5 DMAC Transfer Timing
2.9 Timers
2.9.1 Timer X
2.9.1.1 Read and Write Method
2.9.1.2 Count Stop Control
2.9.1.3 Timer Mode
2.9.1.4 Pulse Output Mode
2.9.1.6 Pulse Width Measurement Mode
2.9.2 Timer Y
2.9.2.1 Read and Write Method
2.9.2.2 Count Stop Control
2.9.2.3 Timer Mode
2.9.2.4 Pulse Period Measurement Mode
2.9.2.5 Event Counter Mode
2.9.2.6 HL Pulse-width Measurement Mode52
2.9.3 Timer 1
2.9.3.1 Timer Mode53
2.9.3.2 Pulse Output Mode
2.9.4 Timer 2
2.9.4.1 Timer Mode54
2.9.4.2 Pulse Output Mode54
2.9.5 Timer 3
2.9.5.1 Timer Mode
2.10 Universal Serial Bus56
2.10.1 USB Function Control Unit
2.10.1.1 Serial Interface Engine
2.10.1.2 Generic Function Interface57
2.10.1.3 Serial Engine Interface Unit57
2.10.1.4 Microcontroller Interface Unit57
2.10.1.5 USB Transceiver57
2.10.2 USB Interrupts58
2.10.2.1 USB Function Interrupt58
2.10.2.2 USB SOF Interrupt59
2.10.3 USB Endpoint FIFOs59
2.10.3.1 Transmit FIFOs59
2.10.3.2 Receive FIFOs60
2.10.4 USB Special Function Registers60
2.11 Master CPU Bus Interface
2.11.1 Data Bus Buffer Status Registers (DBBS0,
DBBS1)71
2.11.2 Input Data Bus Buffer Registers (DBBIN0,
DBBIN1)71
2.11.3 Output Data Bus Buffer Registers (DBBOUT0,
DBBOUT1)71
2.12 UART
2.12.1 Baud Rate Selection73
2.12.2 UART Mode Register74
2.12.3 UART Baud Rate Register
č

### Contents

2.12.4 UART Control Register	.75
2.12.5 UART Status Register	.75
2.12.6 Transmit/Receive Format	
2.12.7 Interrupts	.78
2.12.8 Clear-to Send (CTS) and Request-to-Send	
(RTS) Signals	.79
2.12.9 UART Address Mode	
2.13 Serial I/O	
2.13.1 SIO Control Register	.81
2.13.2 SIO Operation	
2.14 Special Count Source Generator	
2.14.1 SCSG Operation	
2.14.2 SCSG Description	.85
2.14.2.1 SCSG1	.85
2.14.2.2 SCSG2	
2.15 Oscillator Circuit	.86
2.15.1 Description	.86
2.15.2 Frequency Synthesizer Circuit	.89
2.16 Low Power Modes	
2.16.1 Stop Mode	.91
2.16.2 Wait Mode	
2.17 Reset	.93
2.18 Key-On Wake-Up	.94

#### **3 Electrical Characteristics**

3.1 Absolute Maximum Rating	.97
3.2 Recommended Operating conditions	
3.3 Electrical Characteristics	.99


#### **4** Application Notes

4.1 DMAC	105
4.1.1 Programming	105
4.1.2 Application	105
4.2 UART	106
4.2.1 Application	106
4.3 Timer	106
4.3.1 Usage	106
4.4 Frequency Synthesizer Interface	107



MITSUBISHI SEMICONDUCTOR AMERICA, INC.

## PRELIMINARY



# CHAPTER 1

## PRODUCT DESCRIPTION

1	Overview		•	•	•	 •	•	•	•	•	•	•	•	3
1.	1 MCU Fe	eatures			•		•							4

1.2 Pin Description and Layout... 6





## 1 Overview

The 7600 series, an enhanced family of CMOS 8-bit microcontrollers, offers high-speed operation at low voltage, large internal-memory options, and a wide variety of standard peripherals. The series is code compatible with the M38000, M37200, M37400, and the M37500 series, and provides many performance enhancements to the instruction set.

This device is a single chip PC peripheral microcontroller based on the Universal Serial Bus (USB) Version 1.0 specification. This device provides data exchange between a USB-equipped host computer and PC peripherals such as telephones, audio systems and digital cameras.

The USB function control unit can support all four data transfer types listed in the USB specification: Control, Isochronous, Interrupt, and Bulk. Each transfer type is used for controlling a different set of PC peripherals. Isochronous transfers provide guaranteed bus access, a constant data rate, and error tolerance for devices such as computer-telephone integration (CTI) and audio systems. Interrupt transfers are designed to support human input devices (HID) that communicate small amounts of data infrequently. Bulk transfers are necessary for devices such as digital cameras and scanners that communicate large amounts of data to the PC as bus bandwidth becomes free. Finally, control transfers are supported and are useful for bursty, host-initiated type communication where bus management is the primary concern.




Figure 1-1. Application System Diagram



Parameter			Function Description						
Number of basic inst	ruction		71						
Instruction execution	time		83ns at $f(X_{in}) = 24$ MHz						
Clock frequency (ma	ximum)		Xin = 24 MHz, $XC_{in}$ = 5 MHz (digital input), $\Phi$ = 12 MHz						
Clock multiplier option			External clock $X_{in}$ and $XC_{in}$ can be selectively divided and multiplied by X to create system internal clock $\Phi$						
ROM			32K bytes						
Memory size	RAM		1K bytes						
	P0~P3, P5, P6, P8	I/O	8-bit X 7 (8 bits have Key-on Wake-up)						
Input/Output ports	P4	I/O	5-bit						
	P7	I/O	5-bit						
USB Function Control			FIFO: Endpoint 0: IN 16-byte OUT 16-byte Endpoint 1: IN 512-byteOUT 800-byte Endpoint 2: IN 32-byte OUT 32-byte Endpoint 3: IN 16-byte OUT 16-byte Endpoint 4: IN 16-byte OUT 16-byte						
Master CPU bus interface			$DQ(7:0), \overline{R}(E), \overline{W}(R/\overline{W}), \overline{S}_0, \overline{S}_1, A_0, \overline{IBF}_0, OBF_0, \overline{IBF}_1, OBF_1;$ total of 17 signals interface with master CPU (Intel 8042-like interface)						
Special Count Source	e Generator(SCSG)		Baud rate synthesizer						
UART 1			7/8/9-bit character length, with $\overline{\text{CTS}}$ , $\overline{\text{RTS}}$ available						
UART 2			$7/8/9$ -bit character length, with $\overline{\text{CTS}}$ , $\overline{\text{RTS}}$ available						
Serial I/O			8-bit X 1 clock synchronous serial I/O, supports both master and slave modes						
Timers			8-bit X 3, 16-bit X 2						
DMA			2 channels, 16 address lines, support single byte or burst transfer modes						
Software slew rate co	ontrol		Ports P0 ~ P8						
Interrupts			4 external, 19 internal, 1 software, 1 system interrupts						
Supply voltage			$V_{cc} = 4.5 \sim 5.5 V$						
External memory expansion			Memory Expansion and Microprocessor mode						
External Data Memory Access (EDMA)			Allows > 64 Kbyte data access for instruction LDA (indY) and STA (indY)						
Device structure			CMOS						
Package			80P6N						
Operating temperature range			-20 to 85°C						

#### Table 1-1. Device Feature List

## 1.1 MCU Features


- 7600 8-bit CPU core, CMOS process
- Instruction Execution Time of 83ns (1-cycle instruction @  $\Phi$  = 12 MHz)
- Efficient Software Support (C and/or Assembly)
- ROM: 32 KB On-chip
- RAM: 1 KB On-chip



- · Built-in Microprocessor or Memory-expansion modes
- Three Slow Memory Wait modes: Software Wait, RDY Wait, and Extended RDY Wait
- Nine I/O Ports, Total 66 Programmable I/O Pins available
  - Programmable Direction Control on every I/O pin
  - Software Slew Rate Control on every I/O pin
- Master CPU Bus Interface:
  - · MCU can be operated in Slave mode by control signals from the Host CPU
  - 8 Data lines (DQ7-DQ0) and  $\overline{R}(E)$ ,  $\overline{W}(R/\overline{W})$ ,  $A_0$ ,  $\overline{S}_0$ ,  $\overline{S}_1$ ,  $\overline{IBF}_0$ ,  $OBF_0$ ,  $\overline{IBF}_1$ ,  $OBF_1$  Signals Available
  - Master CPU Sends and Receives Data, Command and Status by means of DQ7-DQ0
- USB Function Control Unit
- USB Transceiver (conforms to USB V1.0 Specification)
- DMA Controller:
  - Two DMA channels available
  - 16 Address Lines for 64K byte Address Space
  - Single Byte or Burst Transfer modes
  - · Transfer Request by external pins, Software Triggers or Built-in Peripherals
  - Maximum 6M byte/sec transfer Speed (in Burst mode)
- Timers: Three 8-bit Timers, Two 16-bit Timer available On-chip
- Two Full Duplex UARTs available
- One Master/Slave Clock Synchronous I/O (SIO), Internal or External Clock Selectable
- Built-in Special Count Source Generator (SCSG): can be a clock source for Timer X, UARTs, and SIO
- Power-saving Wait (IDLE) and Stop (Powerdown) modes.



## 1.2 Pin Description and Layout



#### Figure 1-2. Pin Layout

 Table 1-2. Pin Description

Name	I/O	Description
P0 <sub>0</sub> /AB0 ~P1 <sub>7</sub> /AB15	I/O	CMOS I/O port (address bus). When the MCU is in memory expansion or microprocessor mode, these pins function as the address bus.
P2 <sub>0</sub> /DB0 ~ P2 <sub>7</sub> /DB7	I/O	CMOS I/O port (data bus). When the MCU is in memory expansion or microprocessor mode, these pins function as the data bus. These pins may also be used to implement the Key-on Wake up function.
P3 <sub>0</sub> /RDY	I/O	CMOS I/O port (Ready). When the MCU is in memory expansion or microprocessor mode, this pin functions as RDY (hardware wait cycle control).
P3 <sub>1</sub>	I/O	CMOS I/O port.
P3 <sub>2</sub> /(VRFY)	I/O	CMOS I/O port. When the MCU is in EPROM program mode, the pin is used as VRFY (EPROM memory verify).
P3 <sub>3</sub> /DMAout /PGM	I/O	CMOS I/O port (DMAout). When the MCU is in memory expansion or microprocessor mode, this pin goes high during a DMA transfer. When the MCU is in EPROM program mode, the pin is used as $\overline{PGM}$ (EPROM memory program).

**Pin Description and Layout-6** 



		Table 1-2. Pin Description
Name	I/O	Description
$P3_4/\Phi_{out}$	I/O	CMOS I/O port ( $\Phi$ ). When the MCU is in memory expansion or microprocessor mode, this pin becomes $\Phi$ out pin.
P35/SYNCout	I/O	CMOS I/O port (SYNC output). When the MCU is in memory expansion or microprocessor mode, this pin becomes the SYNCout pin.
P3 <sub>6</sub> /WR/(CE)	I/O	CMOS I/O port. ( $\overline{WR}$ output). When the MCU is in memory expansion or microprocessor mode, this pin becomes $\overline{WR}$ . When the MCU is in EPROM program mode, the pin is used as $\overline{CE}$ (EPROM memory chip enable).
P3 <sub>7</sub> /RD/(OE)	I/O	CMOS I/O port. ( $\overline{RD}$ output). When the MCU is in memory expansion or microprocessor mode, this pin becomes $\overline{RD}$ . When the MCU is in EPROM program mode, the pin is used as $\overline{OE}$ (EPROM memory output enable).
P4 <sub>0</sub> /EDMA	I/O	CMOS I/O port (EDMA: expanded Data Memory Access). When the MCU is in memory expansion or microprocessor mode, this pin can become the EDMA pin.
P4 <sub>1</sub> /INT0 ~ P4 <sub>2</sub> /INT1	I/O	CMOS I/O port or external interrupt ports INTO and INT1. These external interrupts can be configured active high or low.
P43/CNTR0	I/O	CMOS I/O port or Timer X input pin for pulse width measurement mode and event counter mode or Timer X output pin for pulse output mode. This pin can also be used as an external interrupt when Timer X is not in output mode and the polarity is selected in the Timer X mode register.
P44/CNTR1	I/O	CMOS I/O port or Timer Y input pin for pulse period measurement mode, pulse H-L measurement mode and event counter mode or Timer Y output pin for pulse output mode. This pin can also be used as an external interrupt when Timer Y is not in output mode and the polarity is selected in the Timer Y mode register.
P5 <sub>0</sub> /XC <sub>in</sub>	I/O	CMOS I/O port or XC <sub>in</sub> .
P5 <sub>1</sub> /T <sub>out</sub> / XC <sub>out</sub>	I/O	CMOS I/O port or timer 1 pulse output pin (can be configured initially high or initially low), or XC <sub>out</sub> .
P5 <sub>2</sub> /OBF <sub>0</sub>	I/O	CMOS I/O port or OBF <sub>0</sub> output to master CPU for data bus buffer 0.
P5 <sub>3</sub> /IBF <sub>0</sub>	I/O	CMOS I/O port or $\overline{IBF}_0$ output to master CPU for data bus buffer 0.
P5 <sub>4</sub> /S <sub>0</sub>	I/O	CMOS I/O port or $\overline{S}_0$ input from master CPU for data bus buffer 0.
P5 <sub>5</sub> /A <sub>0</sub>	I/O	CMOS I/O port or A <sub>0</sub> input from master CPU.
P5 <sub>6</sub> ∕ <b>R</b> (E)	I/O	CMOS I/O port or $\overline{R}(E)$ input from master CPU.
P5 <sub>7</sub> /W(R/W)	I/O	CMOS I/O port or $\overline{W}(R/\overline{W})$ input from master CPU.
P6 <sub>0</sub> /DQ0 ~P6 <sub>7</sub> /DQ7	I/O	CMOS I/O port or master CPU data bus.
USB D	I/O	USB minus voltage line interface, a series resistor of 15-20 ohms should be connected to this pin.
USB D⁺	I/O	USB plus voltage line interface, a series resistor of 15-20 ohms should be connected to this pin.
P7 <sub>0</sub> /SOF	I/O	CMOS I/O port or USB start of frame pulse output, an 80 ns pulse outputs on this pin for every USB frame.
P7 <sub>1</sub> /HOLD	I/O	CMOS I/O port or HOLD pin.
$P7_2/\overline{S}_1$	I/O	CMOS I/O port or $\overline{S_1}$ input from master CPU for data bus buffer 1.
P7 <sub>3</sub> /IBF <sub>1</sub> / HLDA	I/O	CMOS I/O port or $\overline{IBF}_1$ output to master CPU for data bus buffer 1, or HLDA pin. $\overline{IBF}_1$ and HLDA are mutually exclusive. $\overline{IBF}_1$ has priority over HLDA.
P7 <sub>4</sub> /OBF <sub>1</sub>	I/O	CMOS I/O port or $OBF_1$ output to master CPU for data bus buffer 1.
P8 <sub>0</sub> /UTXD2/ SRDY	I/O	CMOS I/O port or UART2 pin UTXD2 or SIO pin SRDY. UART2 and SIO are mutually exclusive, UART2 has priority over SIO.
P8 <sub>1</sub> /URXD2/ SCLK	I/O	CMOS I/O port or UART2 pin URXD2 or SIO pin SCLK. UART2 and SIO are mutually exclusive, UART2 has priority over SIO.
P8 <sub>2</sub> / <u>CTS2</u> / SRXD	I/O	CMOS I/O port or UART2 pin CTS2 or SIO pin SRXD. UART2 and SIO are mutually exclusive, UART2 has priority over SIO.
P8 <sub>3</sub> /RTS2/ STXD	I/O	CMOS I/O port or UART2 pin RTS2 or SIO pin STXD. UART2 and SIO are mutually exclusive, UART2 has priority over SIO.
P84/UTXD1	I/O	CMOS I/O port or UART1 pin UTXD1.
P8 <sub>5</sub> /URXD1	I/O	CMOS I/O port or UART1 pin URXD1.
P8 <sub>6</sub> /CTS1	I/O	CMOS I/O port or UART1 pin CTS1.

#### Table 1-2. Pin Description



Name	1/0	Description
P87/RTS1	I/O	CMOS I/O port or UART1 pin RTS1.
$AV_{cc}, AV_{ss}$	I	Power supply inputs for analog circuitry.
CNV <sub>ss</sub>	Ι	Controls the processor mode of the chip. Normally connected to $V_{ss}$ or $V_{cc}$ .
V <sub>cc</sub> ,V <sub>ss</sub>	Ι	Power supply inputs: $V_{cc} = 4.5 \sim 5.5 V$ , $V_{ss} = 0 V$ .
RESET	I	To enter the reset state, this pin must be kept L for more that $2\mu s$ (20 $\Phi$ cycles under normal V <sub>cc</sub> conditions). If the crystal or ceramic resonator requires more time to stabilize, extend this L level time appropriately.
XC <sub>in</sub> XC <sub>out</sub>	I O	An external ceramic or quartz crystal oscillator is connected between the $XC_{in}$ and $XC_{out}$ pins. If an external clock source is used, connect the clock source to the $XC_{in}$ pin and leave the $XC_{out}$ pin open.
X <sub>in</sub> X <sub>out</sub>	I O	Input and output signals to and from the internal clock generation circuit. Connect a ceramic resonator or quartz crystal between $X_{in}$ and $X_{out}$ pins to set the oscillation frequency. If an external clock is used, connect the clock source to the $X_{in}$ pin and leave the $X_{out}$ pin open.
LPF	0	Low pass filter for the frequency synthesizer.
XCVR Power/ Ext. Cap	I	<ol> <li>A 3.3V line driver power supply (default after reset) pin</li> <li>An external capacitor (Ext. Cap) pin. If V<sub>dd</sub> (AV<sub>dd</sub>) =5V is used for the entire chip, (no separate 3.3V power supply), a 1µf or larger capacitor should connect between this pin and V<sub>ss</sub> to ensure proper operation of the USB line driver. This option is enabled by setting bit 4 of the USB control register (0013<sub>16</sub>) High.</li> </ol>

 Table 1-2. Pin Description

**D+/D-** Line driver notes: In order to match the USB cable impedance, a series resistor of  $15 \sim 20\Omega$  should be connected to each USB line; i.e. on D+ (pin 70) and on D- (pin 71). If the USB line is improperly terminated or not matched, signal fidelity will suffer, resulting in excessive overshoot or undershoot. This will potentially introduce bit errors.



MITSUBISHI SEMICONDUCTOR AMERICA, INC.

## PRELIMINARY

## Chapter 2

Functional Description

2.1 Central Processing Unit11
2.2 CPU Mode Registers14
2.3 Memory Map16
2.4 Processor Modes
2.5 Peripheral Interface25
2.6 Input and Output Ports28
2.7 Interrupt Control Unit
2.8 Direct Memory Access Controller. 38
2.9 Timers48
2.10 Universal Serial Bus56
2.11 Master CPU Bus Interface68
2.12 UART72
2.13 Serial I/O81
2.14 Special Count Source Generator 84
2.15 Oscillator Circuit
2.16 Low Power Modes
2.17 Reset
2.18 Key-On Wake-Up

#### M37640E8-XXXF Preliminary Specification





## 2 Functional Description

## 2.1 Central Processing Unit

The central processing unit (CPU) has six registers:

- Accumulator (A)
- Index Register X (X)
- Index Register Y (Y)
- Stack Pointer (S)
- Processor Status Register (PS)
- Program Counter (PC)

#### 2.1.1 Register Structure




Figure 2-1. Register Structure

Five of the CPU registers are 8-bit registers, Accumulator (A), Index register X (X), Index register Y (Y), Stack pointer (S), and the Processor Status register (PS).

The PC is a 16-bit register consisting of two 8-bit registers (PCH and PCL) (see Figure 2-3.).

After a hardware reset, bit 2 (the I flag) of the PS is set High and the values at the addresses  $FFFA_{16}$  and  $FFFB_{16}$  are stored in the PC, but the values of the other bits of the PS and the other registers are undefined. Initialization of undefined registers may be necessary for some programs.

#### 2.1.2 Accumulator (A)

The accumulator is the main register of the microcomputer. Data operations such as data transfer, input/ output, and so forth, are executed mainly through the accumulator.




#### 2.1.3 Index Registers X and Y

Both index registers X and Y are 8-bit registers. In the absolute addressing modes, the contents of these registers are added to the value of the OPERAND to specify the real address.

In the indirect X addressing mode, the value of the OPERAND is added to the contents of register X to specify the zero page basic address. The data at the basic address specifies the real address.

In the indirect Y addressing mode, the value of the operand specifies a zero page address. The data at this address is added to the contents of register Y to produce the real address. These addressing modes are useful for referencing subroutine tables and memory tables.

When the T flag in the processor status register is set High, the value contained in index register X points to a zero page memory location that replaces the accumulator for most accumulator based instructions.



#### 2.1.4 Stack Pointer

Figure 2-2. Register Push and Pop when Servicing Interrupts and Calling Subroutines

- Note 1. The condition to enable an interrupt: Interrupt enable bit is High and Interrupt inhibit flag (I flag) is Low.
- Note 2. When an interrupt occurs, the address of the next instruction to be executed is stored on the stack. When a subroutine is called, the address of (next instruction -1) to be executed is stored on the stack.



The stack pointer is an 8-bit register used during subroutine calls and interrupts. The stack is used to store the current address data and processor status when branching to subroutines or interrupt routines. The lower eight bits of the stack address are determined by the contents of the stack pointer. The upper eight bits of the stack address are determined by the Stack Page Select Bit, bit 2 of the CPU Mode Register A. If the Stack Page Select bit is "0", then the RAM in the zero page (addresses  $0070_{16}$  to  $00FF_{16}$ ) is used as the stack area. If the stack page select bit is High (the default value), then the RAM in one page (addresses  $0100_{16}$  to  $01FF_{16}$ ) is used as the stack area. The base of the stack must be set in software, and stack grows towards lower addresses from that point. The operations of pushing register contents onto the stack and popping them from the stack are shown in Figure 2-4.

#### 2.1.5 Program Counter

The program counter (PC) is a 16-bit register consisting of two 8-bit sub-registers PCH and PCL. It is used to indicate the address of the next instruction to be executed.

#### 2.1.6 Processor Status Register

The processor status (PS) register is an 8-bit register consisting of flags that indicate the status of the processor after an arithmetic operation. Branch operations can be performed by testing the Carry (C), Zero (Z), Overflow (V), or the Negative (N) flags.

After reset, the I flag is set High, but all other flags are undefined. Because the T and D flags directly affect arithmetic operations, they should be initialized in the beginning of a program.

#### Carry Flag (C)

The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It is also affected by shift and rotate instructions. The C flag can be set directly by the set carry (SEC) instruction and cleared by the clear carry (CLC) instruction.

#### Zero Flag (Z)

The Z flag is set if the result of an arithmetic operation or a data transfer is "0", and cleared if the result is anything other than "0".

#### Interrupt Disable Flag (I)

The I flag disables all interrupts except for the interrupt generated by the BRK instruction and any non-maskable interrupts, if available. Interrupts are disabled when the I flag is High. When an interrupt occurs, this flag is automatically set High to prevent other interrupts from interfering until the current interrupt service routine is completed. The I flag can be set by the set interrupt disable (SEI) instruction and cleared by the clear interrupt disable (CLI) instruction.

#### Decimal Mode Flag (D)

The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is Low; decimal arithmetic is executed when it is High. Decimal correction is automatic in decimal mode. Only the ADC and SBC instructions can be used for decimal arithmetic. The D flag can be set by the set decimal mode (SED) instruction and cleared by the clear decimal mode (CLD) instruction.

#### Break Flag (B)

The B flag is used to indicate whether the current interrupt was generated by the BRK instruction. The BRK flag in the processor status register is nominally Low. When the BRK instruction is used to generate an interrupt, the processor status register is pushed onto the stack with the break flag set High. The saved processor status is the only place where the break flag is ever set.

#### Index X Mode Flag (T)

When the T flag is "0", arithmetic operations are performed between accumulator and memory, and the results are stored in the accumulator. When the T flag is High, direct arithmetic operations and direct data transfers are enabled between memory and memory, as well as between I/O and I/O. The result of an arithmetic operation performed on data in memory location 1 and memory location 2 is stored in memory location 1.

The address of memory location 1 is specified by index register X, and the address of memory location 2 is specified by normal addressing modes. The T flag can be set by the set T flag (SET) instruction and cleared by the clear T flag (CLT) instruction. Because the T flag directly affects calculations, it should be initialized after a reset.

#### **Overflow Flag (V)**

The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds the range from +127 to -128. When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag. The V flag can be cleared by the CLV instruction, but there is no set instruction. In decimal mode, the V flag is invalid.

#### Negative Flag (N)

The N flag is set if the result of an arithmetic operation or data transfer is negative, that is (bit 7 is High). When the BIT instruction is executed, bit 7 of the memory location operated by the BIT instruction is stored in the negative flag. There are no instructions for directly setting or clearing the N flag.

### 2.2 CPU Mode Registers

Address	Description	Code
0000 <sub>16</sub>	CPU mode register A	CPUMA=0C
0001 <sub>16</sub>	CPU mode register B	CPUMB=83

This device has two CPU mode registers: CPU Mode Register A (CPUMA) and CPU Mode Register B (CPUMB) that control the processor mode, clock, slow memory wait and other CPU functions. The bit representation of each register is described in Figure 2-3 and Figure 2-4:



MSB 7 CPMA7	СРМА6	CPMA5	CPMA4	СРМАЗ	CPMA2	CPMA1	CPMA0	LSB 0	Address: Access:	
	CPMA0,1 Processor Mode Bits (bits 0,1)									
	Bi	it 1 Bit 0								
			Single-Chip							
				ansion Mod	le					
			Microprocess Not used	or mode						
	CPMA2			on Bit (bit	2)					
	CI MAZ		age 0 area		2)					
			age 1 area							
	CPMA3	-	-	ity Selection	n Bit (bit 3)	1				
		0:Low	•	•						
		1:High								
	CPMA4	Clock	XC <sub>in</sub> -XC <sub>out</sub>	Stop Bit (b	oit 4)					
		0:Stop								
		1:Oscil								
	CPMA5	Clock	Xin-Xout St	op Bit (bit	5)					
		0:Oscil								
		1:Stop								
	CPMA6			ection Bit (	bit 6)					
			mal Clock							
	<b>CD</b> ( ) <b>Z</b>	1:f <sub>syn</sub>								
	CPMA7			lection Bit	(Dit /)					
		0:X <sub>in</sub> -X 1:XC <sub>in</sub>								
			-ACout							

Figure 2-3. CPU Mode Register A

MSB 7	CPMB7	Reserved	СРМВ5	CPMB4	СРМВ3	СРМВ2	СРМВ1	СРМВО	LSB 0	Address: Access:	
	CPMB0,1 Slow Memory Wait Bits (bit 1,0) Bit 1 Bit 0										83 <sub>16</sub>
		DIL I	00: No wa	nit							
			01: One ti								
			10: Two t								
	_		11: Three								
	CPI	MB2,3	Stack Page	Selection B	it (bit 2)						
		Bit 3	Bit 2								
			00: Softwa 01: Not u								
			10: Fixed		Y nin L						
			11: Extend								
	CPI	MB4	Expanded D	ata Memory	Access Bi	t (bit 4)					
			0:EDMA ou	tput disable	d (64 Kbyte	data access	s area)				
						an 64 Kbyte	es data acce	ss area)			
	CPI	MB5	HOLD Fund								
			0:HOLD Fu								
	CDI	MB6	1:HOLD Fu	nction Enac	ied						
			Reserved	<b>.</b>							
	CPI	MB7	X <sub>out</sub> Drive	capacity Se	lection Bit (	DIC /)					
									•		
			0:Low 1:High (defa	ult state af	er reset and	l after STOF	P mode)		•		





## 2.3 Memory Map




Figure 2-5. Memory Map

The first 112 bytes of memory from  $0000_{16}$  to  $006F_{16}$  are the special function register (SFR) area and contain the CPU mode registers, interrupt registers, and other registers to control peripheral functions (see Figure 2-7.).

The general purpose RAM resides from  $0070_{16}$  to  $046F_{16}$ . When the MCU is in memory expansion or microprocessor mode and external memory is overlaid on the internal RAM, the CPU reads data from the internal RAM. However, the CPU writes data in both the internal and external memory. The area from  $0470_{16}$  to  $7FFF_{16}$  is not used in single-chip mode, but can be mapped for an external memory device when the MCU is in memory expansion or microprocessor mode.

The area from  $8000_{16}$  to  $807F_{16}$  and from FFFC<sub>16</sub> to FFFF<sub>16</sub> are factory reserved areas. Mitsubishi uses it for test and evaluation purposes. The user can not use this area in single-chip or memory expansion modes.

The user 32K byte ROM resides from  $8080_{16}$  to FFFB<sub>16</sub>. When the MCU is in microprocessor mode, the CPU accesses an external area rather than accessing the internal ROM.

Zero page and special page area can be accessed by 2-byte commands by using special addressing modes.



#### 2.3.1 Zero page

The 256 bytes zero page area is where the SFR and part of the internal RAM are allocated. The zero page addressing modes can be used to specify memory and register addresses in this area (see Figure 2-6.). These dedicated addressing modes enable access to this area with fewer instruction cycles.




Figure 2-6. Zero Page and Special Page Addressing Modes

#### 2.3.2 Special Page

The 256 bytes from address  $FF00_{16}$  to  $FFFF_{16}$  are called the special page area. In this area special page addressing can be used to specify memory addresses (see Figure 2-6.). This dedicated special page addressing mode enables access to this area with fewer instruction cycles. Frequently used subroutines are normally stored in this area.

#### 2.3.3 Special Function Registers

The special function registers (SFR) are used for controlling the functional blocks, such as I/O ports, Timers, UART, and so forth (see Table 2-3.). The reserved addresses should not be read or written to.

#### M37640E8-XXXF Preliminary Specification



Addr	at Reset		Addr	Description	Acronym and Value at Reset		
000016	CPU Mode Register A	CPUMA=0C	003816	UART2 Mode Register	U2MOD=00		
000116	CPU Mode Register B	CPUMB=03	003916	UART2 Baud Rate Generator	U2BRG=XX		
000216	Interrupt Request Register A	IREQA=00	003A <sub>16</sub>	UART2 Status Register	U2STS=03		
000316	Interrupt Request Register B	IREQB=00	003B <sub>16</sub>	UART2 Control Register	U2CON=00		
000416	Interrupt Request Register C	IREQC=00	003C <sub>16</sub>	UART2 Transmit/Receiver Buffer 1	U2TRB1=XX		
00516	Interrupt Control Register A	ICONA=00	003D <sub>16</sub>	UART2 Transmit/Receiver Buffer 2	U2TRB2=XX		
00616	Interrupt Control Register B	ICONB=00	003E <sub>16</sub>	UART2 RTS Control Register	U2RTSC=00		
00716	Interrupt Control Register C	ICONC=00	003F <sub>16</sub>	DMAC Index and Status Register	DMAIS=00		
000816	Port PO	P0=00	004016	DMAC Channel x Mode Register 1	DMAxM1=00		
000916	Port P0 Direction Register	P0D=00	004116	DMAC Channel x Mode Register 2	DMAxM2=00		
000A <sub>16</sub>	Port P1	P1=00	004216	DMAC Channel x Source Register Low	DMAxSL=00		
000B16	Port P1 Direction Register	P1D=00	004316	DMAC Channel x Source Register High	DMAxSH=00		
000C16	Port P2	P2=00	004416	DMAC Channel x Destination Register Low	DMAxDL=00		
		P2D=00	0044 <sub>16</sub> 0045 <sub>16</sub>				
000D <sub>16</sub>	Port P2 Direction Register			DMAC Channel x Destination Register High	DMAxDH=00		
00E16	Port P3	P3=00	0046 <sub>16</sub>	DMAC Channel x Count Register Low	DMAxCL=00		
00F <sub>16</sub>	Port P3 Direction Register	P3D=00	0047 <sub>16</sub>	DMAC Channel x Count Register High	DMAxCH=00		
010 <sub>16</sub>	Port Control Register	PTC=00	004816	Data Bus Buffer register 0	DBB0=00		
011 <sub>16</sub>	Interrupt Polarity Selection Register	IPOL=00	0049 <sub>16</sub>	Data Bus Buffer status register 0	DBBS0=00		
0012 <sub>16</sub>	Port P2 pull-up Control Register	PUP2=00	004A <sub>16</sub>	Data Bus Buffer Control Register 0	DBBC0=00		
013 <sub>16</sub>	USB Control Register	USBC=00	004B <sub>16</sub>	Reserved			
014 <sub>16</sub>	Port P6	P4=00	004C <sub>16</sub>	Data Bus Buffer register 1	DBB1=00		
015 <sub>16</sub>	Port P6 Direction Register	P4D=00	004D <sub>16</sub>	Data Bus Buffer Status Register 1	DBBS1=00		
016 <sub>16</sub>	Port P5	P5=00	004E <sub>16</sub>	Data Bus Buffer Control Register 1	DBBC1=00		
017 <sub>16</sub>	Port P5 Direction Register	P5D=00	004F <sub>16</sub>	Reserved			
018 <sub>16</sub>	Port P4	P6=00	005016	USB Address Register	USBA=00		
019 <sub>16</sub>	Port P4 Direction Register	P6D=00	005116	USB Power Management Register	USBPM=00		
01A <sub>16</sub>	Port P7	P7=00	005216	USB Interrupt Status Register 1	USBIS1=00		
01B <sub>16</sub>	Port P7 Direction Register	P7D=00	005316	USB Interrupt Status Register 2	USBIS2=00		
01C <sub>16</sub>	Port P8	P8=00	005416	USB Interrupt Enable Register 1	USBIE1=00		
01D <sub>16</sub>	Port P8 Direction Register	P8D=00	005516	USB Interrupt Enable Register 2	USBIE2=00		
)01E <sub>16</sub>	Reserved	1	005616	USB Frame Number Register Low	USBSOFL=00		
01F <sub>16</sub>	Clock Control Register	CCR=00	005716	USB Frame Number Register High	USBSOFH=00		
002016	Timer XL	TXL=FF	005816	USB Endpoint Index	USBINDEX=00		
002116	Timer XH	TXH=FF	005916	USB Endpoint x IN CSR	IN_CSR=00		
02216	Timer YL	TYL=FF	005A <sub>16</sub>	USB Endpoint x OUT CSR	OUT_CSR=00		
002316	Timer YH	TYH=FF	005B <sub>16</sub>	USB Endpoint x IN MAXP	IN_MAXP=00		
002416	Timer 1	T1=FF	005C <sub>16</sub>	USB Endpoint x OUT MAXP	OUT_MAXP=00		
02516	Timer 2	T2=01	005D <sub>16</sub>	USB Endpoint x OUT WRT_CNT Low	WRT_CNTL=00		
	Timer 3	T3=FF	005E <sub>16</sub>	USB Endpoint x OUT WRT_CNT High	WRT_CNTH=00		
02016	Timer X Mode Register	TXM=00	005E <sub>16</sub>	Reserved	1		
027 <sub>16</sub>	Timer Y Mode Register	TYM=00			USBFIFO0=00		
			006016	USB Endpoint 0 FIFO			
02916	Timer 123 Mode Register	T123M=00	0061 <sub>16</sub>	USB Endpoint 1 FIFO	USBFIF01=00		
02A <sub>16</sub>	SIO Shift Register	SIOSHT=XX	0062 <sub>16</sub>	USB Endpoint 2 FIFO	USBFIFO2=00		
02B <sub>16</sub>	SIO Control Register 1	SIOCON1=00	006316	USB Endpoint 3 FIFO	USBFIFO3=00		
02C <sub>16</sub>	SIO Control Register 2	SIOCON2=00	006416	USB Endpoint 4 FIFO	USBFIFO4=00		
02D <sub>16</sub>	Special Count Source Generator 1	SCSG1=FF	006516	Reserved			
02E <sub>16</sub>	Special Count Source Generator2	SCSG2=FF	006616	Reserved			
02F <sub>16</sub>	Special Count Source Mode Register	SCSM=00	0067 <sub>16</sub>	Reserved			
03016	UART1 Mode Register	U1MOD=00	0068 <sub>16</sub>	Reserved			
031 <sub>16</sub>	UART1 Baud Rate Generator	U1BRG=XX	006916	Reserved			
0032 <sub>16</sub>	UART1 Status Register	U1STS=03	006A <sub>16</sub>	Reserved			
003316	UART1 Control Register	U1CON=00	006B <sub>16</sub>	Reserved			
003416	UART1 Transmit/Receiver Buffer 1	UITRB1=XX	006C <sub>16</sub>	Freq Synthesizer Control	FSC=00		
003516	UART1 Transmit/Receiver Buffer 2	UITRB2=XX	006D <sub>16</sub>	Freq Synthesizer Multiply Register 1	FSM1=TBD		
003616	UART1 RTS Control Register	U1RTSC=00	006E16	Freq Synthesizer Multiply Register 2	FSM2=TBD		
)037 <sub>16</sub>	Reserved	1	006F <sub>16</sub>	Freq Synthesizer Divide Register	FSD=00		

#### Table 2-3. SFR Addresses



### 2.4 Processor Modes

The operation modes are described below. The memory maps for the first three modes are shown in Figure 2-7.

Single chip mode is normally entered after reset. However, if the MCU has a  $CNV_{ss}$  pin, holding this pin High will cause microprocessor mode to be entered after reset. After the reset sequence has completed, the mode can be changed with software by modifying the value of bits 0 and 1 of CPUMA. However, while  $CNV_{ss}$  is High, bit 1 of CPUMA is High and cannot be changed.




Figure 2-7. Operation Modes Memory Maps

#### 2.4.1 Single Chip

In this mode, all ports take on their primary function and all internal memory is accessible. Those areas that are not in internal memory are not accessible. Also, slow memory wait and  $\overline{\text{EDMA}}$  are disabled in this mode.

#### 2.4.2 Memory Expansion

In this mode, Ports 0 and 1 output the address bus  $(AB_0-AB_{15})$ , port 2 acts as the data bus input and output, and port 3 bits 7 to 3 output  $\overline{RD}$ ,  $\overline{WR}$ , SYNCout,  $\Phi$ out, and DMAout, respectively. All memory areas that are not internal memory or SFR area are accessed externally. Because ports 0 to 3 lose their normal function in this mode, the address area for the ports and their direction registers are treated as external memory (see Figure 2-8.) In this mode, slow memory wait and  $\overline{EDMA}$  can be enabled.

#### 2.4.3 Microprocessor

This mode is primarily the same as memory expansion mode. The difference is that the internal ROM / EPROM area can not be accessed and is instead treated as external memory. Slow memory wait and EDMA can be enabled in this mode.

#### **2.4.4 EPROM**

This mode is used for programming and testing the internal EPROM. In this mode, ports 0 and 1 input the address, port 2 acts as the data bus input and output, and port 3 bits 7, 6, 3 and 2 input OEB, CEB, PGMB, and VRFY, respectively.

#### 2.4.5 Slow Memory Wait

The wait function is used when interfacing with external memories that are too slow to operate at the normal read/write speed of the MCU. When this is the case, a wait can be used to extend the read/ write cycle. Three different wait modes are supported; software wait, RDY wait, and extended RDY wait. The appropriate mode is chosen by the setting of bits 0 to 3 of CPMB. The wait function is disabled for internal memory and is valid only for memory expansion and microprocessor modes.

Software wait is used to extend the read/write cycle by one, two, or three cycles. The cycle number is determined by the value of bits 0 and 1 of the CPMB. When software wait is selected, the value on the RDY pin is ignored. The timing for software wait is shown in Figure 2-9.

RDY wait is also used to extend the read/write cycle by one, two, or three cycles. In this case, the read/write cycle is extended if the RDY pin is Low a specific amount of time prior to  $\Phi_{out}$  going Low at the beginning of the read/write cycle. The extension time is fixed by the value of bits 0 and 1 of CPMB and does not depend on the state of the RDY pin when the read/write cycle has begun. If the RDY pin is High at the specified time prior to  $\Phi_{out}$  going Low at the beginning of the read/write cycle, the cycle is not extended. The timing for RDY wait is shown in Figure 2-10..

The extended RDY wait mode is used to extend the read/write cycle by one, two, or three cycles, and then by an additional amount, dependent on the state of the RDY pin. In this mode, initial extension is identical to that of the RDY wait. The state of the RDY pin is checked a specific amount of time prior to the completion of the first cycle of the read/write extension. If the RDY pin is Low, the extension is re-initiated from the time that  $\Phi$ out goes Low at the end of the first cycle of the read/ write extension. The RDY pin continues to be checked until it is brought High. When the RDY pin is brought High, the wait is no longer re-initiated when  $\Phi$ out goes Low, and the read/write cycle completes in one, two, or three cycles, dependent on the value in bits 0 and 1 of CPMB. The timing for this mode is shown in Figure 2-11.

The wait function can only be enabled for external memory access in microprocessor or memory expansion modes. However, the wait function can not be enabled for accesses to addresses  $0008_{16}$  to  $000F_{16}$  (port 0 through port 3 direction registers) in these modes, even though the locations are mapped as external memory.



CPUM	0	1	0
CPUM <sub>B</sub>	0	0	1
Port Mode	Single Chip Mode	Microprocessor Mode	Memory Expansion Mode
Port P0	Internal Port P0 <sub>7</sub> - P0 <sub>0</sub> J/0 Port	Internal $\Phi$ Port PO <sub>7</sub> - PO <sub>0</sub> Address Output AB <sub>7</sub> - AB <sub>0</sub>	Same as Microprocessor Mode
Port P1	Port P1 <sub>7</sub> - P1 <sub>0</sub>	Internal $\Phi$ Port Pl <sub>7</sub> - Pl <sub>0</sub> Address Output AB <sub>15</sub> - AB <sub>8</sub>	Same as Microprocessor Mode
Port P2	Internal Port P2 <sub>7</sub> - Pl <sub>0</sub> VO Port	Internal $\Phi$ Port P2 <sub>7</sub> - P2 <sub>0</sub> $- \sqrt{Data}$ $DB_7 - DB_0$	Same as Microprocessor Mode
Port P3	Internal Port P37 - P30 VO Port	Internal Port 34 Port 37 Port 36 Port 36 WE Output Port 35 SYNCout DMAout Output Port 33	Same as Microprocessor Mode

Figure 2-8. Function of Ports P<sub>0</sub>-P<sub>3</sub> in each Processor Mode




Figure 2-9. Software Wait Timing Diagram






Figure 2-10. RDY Wait Timing Diagram

Three Time Fixed Wait CPMB = 0B<sub>16</sub>

📩 Internal 'Signals'






Figure 2-11. Extended RDY Wait Timing Diagram

#### 2.4.6 Hold Function

The hold function is used when the MCU is put in a system where more than one device will need control of the external address and data buses. Two signals are used to implement this function, HOLD and HLDA. HOLD is an input to the MCU and is brought Low when an external device wants the MCU to relinquish the address and data buses. HLDA is an output from the MCU that signals when the MCU has relinquished the buses. When this is the case, the MCU tri-state ports 0 and 1 (address bus) and port 2 (data bus), and holds port P3<sub>7</sub> (RD) and port P3<sub>6</sub> (WR) High. Ports P3<sub>7</sub> and P3<sub>6</sub> are held High to prevent any external device that is enabled by RD or WR from being falsely activated. The clocks to the CPU are stopped, but the peripheral clocks and port P34 ( $\Phi_{out}$ ) continue to oscillate. HOLD is brought High to allow the MCU to regain the address and data buses. When this occurs, HLDA will go High and ports P<sub>1</sub>, P<sub>2</sub>, P3<sub>7</sub> and P3<sub>6</sub> will begin to drive the external buses again. The timing for the hold function is shown in Figure 2-12. The hold function is only valid for memory expansion and microprocessor modes. Bit 5 of CPUMB is used to enable the hold function.






Figure 2-12. Hold Mode Timing Diagram

#### 2.4.7 Expanded Data Memory Access

The Expanded Data Memory Access (EDMA) mode feature allows the user to access a greater than 64 Kbyte data area for instructions LDA (IndY) with T = zero and T = one, and STA (IndY). Bit 4 of CPMB is used to enable/disable the EDMA function. If bit 4 of CPMB equals one, then during the data read/write cycle of instructions LDA (IndY) and STA (IndY) Port 40 (EDMA) is driven Low. The EDMA signal output can be used by an external decoder to indicate when the read/write is to a different 64 Kbyte bank. The actual determination of which bank to access can be done by using a few bits of a port to represent the extended addresses above AB15. For example, if four banks are accessed, then two bits are needed to uniquely identify each bank. Two port bits can be used for this, one representing AB16 and the other AB17. The instruction sequences for STA (IndY) and LDA (IndY) are shown in Figure 2-13.




Figure 2-13. STA Y Instruction Sequence with EDMA Enabled






Figure 2-14. LDA Y Instruction Sequences with EDMA Enabled

## 2.5 Peripheral Interface

#### **2.5.1** Chip Bus Timing

The internal bus timing is described below for the CPU (or DMAC) writing to and reading from a peripheral (see Figure 2-15.)

- The address (AB[15:0]) is output from the CPU on P2.
- The data bus (DB[7:0]) is driven by the CPU during a write, or by a peripheral during a read, on P1.
- The  $R/\overline{W}$  signal is High for a read and Low for a write, and changes on P2.
- The EB signal is High when a read or write is not valid, and is Low for a valid read or write. It changes on P2.
- A PDnB signal (peripheral decode) is assigned to each peripheral and is Low when reading from or writing to the peripheral. Each PDnB signal is clocked on P2 timing.

The address, R/W, EB, and PD*n*B signals are latched at the peripheral block on P1, so they must all be valid before this time. The data bus is latched by the CPU during a read, or by a peripheral during a write, on P2; so the value on the data bus must be valid before this time.




Figure 2-15. 7600 Series Internal Bus Timing

#### 2.5.2 Peripheral Interface and Access Timing

The 7600 series offers a wide variety of peripherals. These include RAM, ROM, EPROM, UARTs, SIOs, 8-bit and 16-bit timers, A/D converters, D/A converters, various I/O ports, OpAmps, and clock generators, to name a few.

The interface between the CPU, the peripheral decode block, and peripheral blocks is shown in Figure 2-16. Signals DB7 to DB0, AB2 to AB0, R/W, EB, and at least one peripheral decode (PDnB) are routed to each peripheral. The address signals and peripheral decode signal are used in the peripheral block to create decode signals for each register. Because three address bits are available at the peripheral, a maximum of eight decode signals can be created for each peripheral decode signal. If the peripheral contains more than eight registers, additional peripheral decode signals are routed to the peripheral.

The bus timing for reading from and writing to a peripheral is shown in Figure 2-17.

- When P2 goes High, the address, R/W, and EB are output from the CPU. All address signals are routed to the peripheral decode block where a peripheral decode signal is generated asynchronously. Also, data read from a peripheral in the previous half cycle is latched in the CPU, and data written to a peripheral in the previous half cycle is latched in the desired register of the peripheral at this time.
- When P1 goes High, address AB[2:0], R/W, EB, and PDnB are latched at the peripherals. From these signals, the determination of which peripheral and register inside of that peripheral is to be written or read is made. Also, if the CPU is writing to a peripheral, it begins to drive the data bus at this time with the data to be written to the peripheral. If the CPU is reading from a peripheral, the peripheral begins to drive the data bus as soon as the decode is finished and the data is available from the register.

This timing does not apply for the RAM and ROM/EPROM.






Figure 2-16. Internal Peripheral Interface




Figure 2-17. 7600 Series Peripheral Bus Timing

## 2.6 Input and Output Ports

Address	Description	Acronym and Value at Reset	Address	Description	Acronym and Value at Reset
000816	Port P0	P0=00	0012 <sub>16</sub>	Port P2 pull-up Control Register	PUP2=00
0009 <sub>16</sub>	Port P0 direction register	P0D=00	0016 <sub>16</sub>	Port P5	P5=00
000A <sub>16</sub>	Port P1	P1=00	0017 <sub>16</sub>	Port P5 direction register	P5D=00
000B <sub>16</sub>	Port P1 direction register	P1D=00	0018 <sub>16</sub>	Port P6	P6=00
000C <sub>16</sub>	Port P2	P2=00	0019 <sub>16</sub>	Port P6 direction register	P6D=00
000D <sub>16</sub>	Port P2 direction register	P2D=00	001A <sub>16</sub>	Port P7	P7=00
000E <sub>16</sub>	Port P3	P3=00	001B <sub>16</sub>	Port P7 direction register	P7D=00
000F <sub>16</sub>	Port P3 direction register	P3D=00	001C <sub>16</sub>	Port P8	P8=00
0014 <sub>16</sub>	Port P4	P4=00	001D <sub>16</sub>	Port P8 direction register	P8D=00
0015 <sub>16</sub>	Port P4 direction register	P4D=00	0010 <sub>16</sub>	Port control register	PTC=00

Bit 4 <sub>0</sub>	is multiplexed with EDMA
Bits 41-42	are multiplexed with external interrupts INTO, INT1
Bit 4 <sub>3</sub>	is multiplexed with Timer X CNTR0 pin
Bit 4 <sub>4</sub>	is multiplexed with Timer Y CNTR1 pin
Bit 5 <sub>0</sub>	is multiplexed with XC <sub>in</sub>
Bit 5 <sub>1</sub>	is multiplexed with Timer 1 pulse output pin or XC <sub>out</sub>
Bit 5 <sub>2</sub>	is multiplexed with OBF <sub>0</sub> output to master CPU
Bit 5 <sub>3</sub>	is multiplexed with IBF <sub>0</sub> output to master CPU
Bit 5 <sub>4</sub>	is multiplexed with S <sub>0</sub> input to master CPU
Bit 5 <sub>5</sub>	is multiplexed with $\overline{A}_0$ input to master CPU
Bit 5 <sub>6</sub>	is multiplexed with $\overline{\mathbf{R}}$ (E) input to master CPU
Bit 5 <sub>7</sub>	is multiplexed with $\overline{W}$ (R/ $\overline{W}$ ) input to master CPU
Bits 60-67	are multiplexed with Master CPU Bus I/F DQ0-DQ7 pins
Bit 7 <sub>0</sub>	is multiplexed with SOF
Bit 7 <sub>1</sub>	is multiplexed with HOLD
Bit 7 <sub>2</sub>	is multiplexed with $\overline{S}_1$
Bit 7 <sub>3</sub>	is multiplexed with IBF <sub>1</sub> or HLDA
Bit 7 <sub>4</sub>	is multiplexed with OBF <sub>1</sub>
Bits 80-83	are multiplexed with the first alternate function UART2 pins or 2nd alternate function with SIO pins
Bits 84-87	are multiplexed with the UART1 pins

#### **2.6.1** Ports

This device has 66 programmable I/O pins arranged as ports  $P0_0$  to  $P8_7$ . Each port bit can be configured as input or output. To set the I/O port bit direction, write a "1" to the corresponding direction register bit to select output mode, or write a "0" to the direction register bit to select input mode.

At reset, all of the direction registers are initialized to  $00_{16}$ , setting all of the I/O ports to input mode.

If data is written to a pin and then read from that pin while it is in output mode, the data read is the value of the port latch rather than the value of the pin itself. Therefore, if an external load changes the value of an output pin, the intended output value will still be read correctly. Pins set to input mode are floating (provided that the pull up resistors are not being used) to ensure that the value input to such a pin can be read accurately. In the case when data is written to a pin configured as an input, the data is written only to the port latch; the pin itself remains floating.

Most of the I/O Ports are multiplexed with secondary functions. When a GPIO is multiplexed with a second function, the control signal from the peripheral overrides the direction register. The multiplexing is briefly described below. The second function signals to and from the I/O ports are described in detail in their respective block's description.

#### **I/O Ports** 2.6.1.1

#### Ports 0 and 1

Ports 0 and 1 act as the address bus  $(AB_0-AB_{15})$  in Microprocessor and Memory Expansion modes.




Figure 2-18. Port P0, P1, P3, and P6<sub>6</sub> Block Diagram

#### Port 2

Port 2 acts as the data bus during microprocessor and memory expansion modes and also contains key-on wake up circuitry (see Figure 2-19.).




Figure 2-19. Port P2 Block Diagram

#### Port 3

Port 3 outputs the signals described in the pin description (Figure 1-2. Pin Description).

#### Port 4

See Figure 2-20., Figure 2-21., and Figure 2-22.




Figure 2-20. Port P40 Block Diagram




Figure 2-21. Port P41 and P42 Block Diagram




Figure 2-22. Port P43 and P44 Block Diagram




Figure 2-23. Port P4<sub>5</sub> Block Diagram

#### 2.6.1.2 Power and Ground Pins

There are two  $V_{ss}$  and two  $V_{dd}$  pins that supply power to the MCU. There are also one analog  $V_{dd}$  (AV<sub>cc</sub>) and one analog  $V_{ss}$  (AV<sub>ss</sub>) pins for the analog circuits.

#### 2.6.1.3 CNV<sub>ss</sub> Pin

The level of the signal input to the  $CNV_{ss}$  pin at reset determines whether the chip enters single chip or microprocessor mode. With  $CNV_{ss}$  connected to  $V_{dd}$ , the MCU enters microprocessor mode after a reset. After the reset sequence has been completed, the mode can be changed by modifying the value of bits 0 and 1 of CPUMA. However, while  $CNV_{ss}$  is connected  $V_{dd}$ , bit 1 of CPUMA can not be overwritten. With  $CNV_{ss}$  connected to  $V_{ss}$ , the MCU enters single chip mode after a reset.

#### 2.6.1.4 X<sub>in</sub> and X<sub>out</sub> Pins

The  $X_{in}$  and  $X_{out}$  pins are clock input and output pins. This device has a built-in clock generation circuit whose oscillation frequency is set by a ceramic or a quartz oscillator. Also, an external clock source can be used by connecting the  $X_{in}$  pin to a clock generator and leaving the  $X_{out}$  pin floating.

#### 2.6.1.5 XC<sub>in</sub> and XC<sub>out</sub> Pins

The  $P5_0/X_{cin}$  and  $P5_1/T_{out}/XC_{out}$  pins are clock input and output pins. This device has a built-in clock generation circuit whose oscillation frequency is set by a ceramic or quartz oscillator. An external clock may also be used by connecting the  $XC_{in}$  pin to a clock generator and leaving the  $XC_{out}$  pin floating.

#### 2.6.1.6 **RESET** Pin

The MCU is reset by holding **RESET** Low for at least 2µs before returning to High.

#### 2.6.1.7 RDY Pin

For a detailed description of the P30/RDY pin see "2.4.5 Slow Memory Wait".

#### 2.6.1.8 DMAout Pin

When the chip is in microprocessor or memory expansion mode, the DMAout (P3<sub>3</sub>/DMAout) pin goes High during a DMA access.

#### **2.6.1.9** Φ<sub>out</sub> Pin

When the MCU is in microprocessor or memory expansion mode, pin P3<sub>4</sub> outputs the internal system clock  $\Phi_{out}$ . When the STP or WIT instructions are executed, the output of the  $\Phi_{out}$  pin stops at a High level.

#### 2.6.1.10 SYNC<sub>out</sub> PinC

When the MCU is in microprocessor or memory expansion mode, the SYNC<sub>out</sub> pin outputs a signal that is High for one-half cycle of  $\Phi_{out}$  every time an OpCode is fetched.

#### **2.6.1.11** $\overline{\text{RD}}$ and $\overline{\text{WR}}$ Pins

A read control signal is output from the  $\overline{\text{RD}}$  pin and write control signal is output from the  $\overline{\text{WR}}$  pin (P3<sub>6</sub>/ $\overline{\text{WR}}$  and P3<sub>7</sub>/ $\overline{\text{RD}}$ ). A Low output from the  $\overline{\text{RD}}$  pin indicates that the CPU is reading and a Low output from the  $\overline{\text{WR}}$  pin indicates that the CPU is writing.

#### 2.6.1.12 LPF Pin

When the Frequency Synthesizer is active, the  $X_{out}/LPF$  pin is the loop filter for the Frequency Synthesizer.

#### 2.6.2 Port Control Register

This device is equipped with a port control register to control multiplexing of several pins and to turn on and off the slew rate control (SRC) (see Figure 2-24.).

M3 7	SB PTC7	PTC6	PTC5	PTC4	PTC3	PTC2	PTC1	PTC0		Address:	
	РТСО	0:D	w Rate Con visabled nabled	trol Ports 0-	3		I	L.,	] ~	Access: Reset:	00 <sub>16</sub>
	PTC1	Sle 0:D	w Rate Con visabled nabled	trol Port 4							
	PTC2	0:D	w Rate Con bisabled nabled	trol Port 5							
	РТС3	0:D	w Rate Con bisabled nabled	trol Port 6							
	PTC4	0:D	w Rate Con bisabled nabled	trol Port 7							
	PTC5	0:D	w Rate Con bisabled nabled	trol Port 8							
	PTC6	0:T	t 2 Input L TL level inj MOS level	out							
	PTC7	Ma 0:C		out Level Se input	lect						

Figure 2-24. Port Control Register



### 2.6.3 Port P2 Pull-up Control Register

This device is equipped with internal pull-ups on Port P2 that can be enabled by software. Each bit of that pull-up control register controls a corresponding pin of Port P2. The pull-up control register pulls up the port when the port is in input mode. The value of the pull-up control register has no effect when the port is in output mode.

MSB 7	PUP27	PUP2 <sub>6</sub>	PUP25	PUP24	PUP23	PUP22	PUP2 <sub>1</sub>	PUP20	LSB 0	Address:	
		PUP2 <sub>0</sub>	Pull-up ( 0:Disable 1:Enable	d	Port 2, Bit	0				Access: Reset:	R/W 00 <sub>16</sub>
		PUP21	Pull-up ( 0:Disable 1:Enable	d	Port 2, Bit	1					
		PUP22	Pull-up ( 0:Disable 1:Enable	ed .	Port 2, Bit	2					
		PUP23	Pull-up ( 0:Disable 1:Enable	:d	Port 2, Bit	3					
		PUP24	Pull-up ( 0:Disable 1:Enable	:d	Port 2, Bit	4					·
		PUP25	Pull-up ( 0:Disable 1:Enable	ed .	Port 2, Bit	5					
		PUP26	Pull-up ( 0:Disable 1:Enable	:d	Port 2, Bit	6					
		PUP27	Pull-up ( 0:Disable 1:Enable	d	Port 2, Bit	7					

Figure 2-25. Pull-up Control Register

# 2.7 Interrupt Control Unit

Address	Description	Code
0002 <sub>16</sub>	Interrupt request register A	IREQA=00
0003 <sub>16</sub>	Interrupt request register B	IREQB=00
0004 <sub>16</sub>	Interrupt request register C	IREQC=00
0005 <sub>16</sub>	Interrupt control register A	ICONA=00

Address	Description	Code
0006 <sub>16</sub>	Interrupt control register B	ICONB=00
0007 <sub>16</sub>	Interrupt control register C	ICONC=00
0037 <sub>16</sub>	Interrupt polarity selection register	IPOL=00

The interrupt control unit (ICU), a specialized peripheral, is described in detail in this section.

This series supports a maximum of 23 maskable interrupts, one software interrupt, and one reset vector that is treated as a non-maskable interrupt.

See Table 2-4 for the interrupt sources, jump destination addresses, and interrupt priorities. For example, User Reset has a jump destination storage address of FFFA and FFFB and a priority of 3.



### 2.7.1 Interrupt Control

Each maskable interrupt has associated with it an interrupt request bit and an interrupt enable bit. These bits, along with the I flag, determine whether interrupt events can cause an interrupt service request to be generated. An interrupt request bit is set High when its corresponding interrupt event is activated. The bit is cleared to a "0" when the interrupt is serviced or when a "0" is written to the bit. The bit can not be set High by writing "1" to it.

Each interrupt enable bit determines whether the interrupt request bit it is paired with is seen when the interrupts are polled. When the interrupt enable bit is Low, the interrupt request bit is not seen; and when the enable bit is High, the interrupt request is seen.

The interrupt request register configurations for the 23 maskable interrupts are shown in Figure 2-26., Figure 2-27., and Figure 2-28. The interrupt control register configurations for the 23 maskable interrupts are shown in Figure 2-29., Figure 2-30., and Figure 2-31. The configuration of the polarity register for the external interrupts is shown in Figure 2-32.

MSB 7	IRA7	IRA6	IRA5	IRA4	IRA3	IRA2	IRA1	IRA0		Address: 0002 <sub>16</sub> Access: R/W
•		IRA0	USB Fu	nction Inter	rupt Request	t Bit 0			-	Reset: 00 <sub>16</sub>
		IRA1	USB SC	OF Interrupt	Request Bi	: 1				
		IRA2	External	Interrupt 0	Request Bi	t 2				
		IRA3	External	Interrupt 1	Request Bi	t 3				
		IRA4	DMAC	channel 0 I	nterrupt Req	uest Bit 4				
		IRA5	DMAC	channel 1 I	nterrupt Req	uest Bit 5				
		IRA6	UART1	Receive Bu	ffer Full Int	errupt Requ	est Bit 6			
		IRA7	UARTI	Transmit In	terrupt Requ	uest Bit 7				
			0:	No inte	errupt reques	t issued				
			1:	Interrup	ot request is	sued				

Figure 2-26. IREQA Configuration

MSB 7	IRB7	IRB6	IRB5	IRB4	IRB3	IRB2	IRB1	IRB0	LSB 0	Address: 00	10
		IRB0	UART1	Error Sum	Interrupt Re	quest Bit 0			-	Access: R/V Reset: 00	
		IRB1	UART2	Receive Bu	ffer Full Int	errupt Requ	est Bit 1			Reset: 00	16
		IRB2	UART2	Transmit In	terrupt Requ	uest Bit 2					
		IRB3	UART2	Error Sum	Interrupt Re	quest Bit 3					
		IRB4	Timer >	Interrupt H	Request Bit	4					
		IRB5	Timer Y	Transmit I	Interrupt Red	uest Bit 5					
		IRB6	Timer 1	Interrupt R	equest Bit	5					
		IRB7	Timer 2	Interrupt R	equest Bit	7					
			0:	No inte	errupt reques	t issued					
			1:	Interrup	t request is	sued					



MSB 7 Reserved IRC6	IRC5 IRC4	IRC3	IRC2	IRC1	IRC0	LSB 0	Address: 0004 <sub>16</sub> Access: R/W
IRC0 IRC1	Timer 3 Interrupt H External CNTR0 In	•					Reset: 00 <sub>16</sub>
IRC2	External CNTR1 In	terrupt Requ					
IRC3 IRC4	SIO Interrupt Requ Input Buffer Full I		uest Bit 4				
IRC5	Output Buffer Emp	• •					
IRC6		errupt reques	t issued				
Bit 7	BRK Instruction -	ot request iss Reserved (0					





MSB 7	ICA7	ICA6	ICA5	ICA4	ICA3	ICA2	ICA1	ICA0	LSB 0	Address: Access:	
-		ICA0	USB Fu	nction Inter	rupt Request	Bit 0					00 <sub>16</sub>
		ICA1	USB SC	OF Interrupt	Request Bit	1				Reset.	0016
		ICA2	External	Interrupt 0	Enable Bit	2					
		ICA3	External	Interrupt 1	Enable Bit	3					
		ICA4	DMAC	channel 0 I	nterrupt Ena	ble Bit 4					
		ICA5	DMAC	channel 1 I	nterrupt Ena	ble Bit 5					
		ICA6	UART1	Receive Bu	ffer Full Int	errupt Enabl	e Bit 6				
		ICA7	UART1	Transmit In	terrupt Enab	le Bit 7					
			0:	Interrup	t Disable						
			1:	Interrup	t Enable						

Figure 2-29. ICONA Configuration

MSB 7	ICB7	ICB6	ICB5	ICB4	ICB3	ICB2	ICB1	ICB0	LSB 0	Address: 0006 <sub>16</sub> Access: R/W
		ICC0	UART1	Error Sum	Interrupt Er	nable Bit 0				Reset: 00 <sub>16</sub>
		ICC1	UART2	Receive Bu	ffer Full In	terrupt Enabl	le Bit 1			10
		ICC2	UART2	Transmit In	terrupt Enal	ble Bit 2				
		ICC3	UART2	Error Sum	Interrupt Er	hable Bit 3				
		ICC4	Timer X	Interrupt E	Enable Bit 4	4				
		ICC5	Timer Y	/ Interrupt E	Enable Bit 5	5				
		ICC6	Timer 1	Interrupt E	nable Bit 6					
		ICC7	Timer 2	Interrupt E	nable Bit 7					
			0:	Interrup	t Disable					
			1:	Interrup	t Enable					



MSB Reserved ICC6	ICC5 ICC4	ICC3	ICC2	ICC1	ICC0	LSB 0	Address: Access:	10
ICC0	Timer 3 Interrupt	Enable Bit 0				-	Reset:	0016
ICC1	External CNTR0 In	nterrupt Enable	e Bit 2				Reset.	0016
ICC2	External CNTR1 In	terrupt Enable	e Bit 3					
ICC3	SIO Interrupt Enab	le Bit 4						
ICC4	Input Buffer Full I	Enable Bit 5						
ICC5	Output Buffer Emp	ty Interrupt E	inable Bit 6	5				
ICC6	Key-on Wake-up In	nterrupt Enable	e Bit 6					
	0: Interru	pt disabled						
	1: Interru	pt enabled						
Bit 7	Reserved (Always	write 0)						



MSB 7	Reserved Reserved	Reserved Reserved Reserved Reserved INT1 Pol INT0 Pol L	SB Address: 0011 <sub>16</sub> Access: R/W
	INTOPol	INTO Interrupt Edge Selection Bit         0:       Falling edge selected.         1:       Rising edge selected.	Reset: 00 <sub>16</sub>
	INT1Pol	INT1 Interrupt Edge Selection Bit 0: Falling edge selected.	
	Bits 2-7	1: Rising edge selected. Reserved (0 when read)	

Figure 2-32. IPOL Configuration

Priority	Interrupt		ation Storage ctor Address)	Remarks		-		
	merrupt	High-order	Low-order					
9,15		Byte	Byte		-			
1	RSRV1	FFFF	FFFE	Reserved for factory use				
2	RSRV2	FFFD	FFFC	Reserved for factory use				
3	Reset	FFFB -	FFFA	User-Reset (Non-Maskable)				
4	USB	FFF9	FFF8	USB Function Interrupt	0	LSB		
5	SOF	FFF7	FFF6	USB SOF Interrupt	1		₽	
6	INT0	FFF5	FFF4	External Interrupt 0	2		EQ	
7	INT1	FFF3	FFF2	External Interrupt 1	3		Aa	
8	DMA1	FFF1	FFF0	DMAC Channel 0 Interrupt	4		nd I	
9	DMA2	FFEF	FFEE	DMAC Channel 1Interrupt	5		<b>IREQA</b> and ICONA	
10	U1RBF	FFED	FFEC	UART1 Receiver Buffer Full	6		NA	orre
11	UITX	FFEB	FFEA	UART1 Transmit Interrupt	7	MSB		spoi
12	U1ES	FFE9	FFE8	UART1 Error Sum Interrupt	0	LSB		din
13	U2RBF	FFE7	FFE6	UART2 Receiver Buffer Full	1		Ξ	Corresponding Register Assignment
14	U2TX	FFE5	FFE4	UART2 Transmit Interrupt	2		<b>IREQB</b> and <b>ICONB</b>	egis
15	U2ES	FFE3	FFE2	UART2 Error Sum Interrupt	3 .		Ba	E
16	TX	FFE1	FFE0	Timer X	4		nd I	Assi
17	TY	FFDF	FFDE	Timer Y	5		ß	gnm
18	<b>T1</b>	FFDD	FFDC	Timer 1	6		NB	ent
19	T2	FFDB	FFDA	Timer 2	7	MSB		
20	T3	FFD9	FFD8	Timer 3	0	LSB		1
21	CNTR0	FFD7	FFD6	External CNTR0 Interrupt	1		IRE	
22	CNTR1	FFD5	FFD4	External CNTR1 Interrupt	2		IREQC	ŀ
23	SIO	FFD3	FFD2	SIO Interrupt	3		and	
24	IBF	FFD1	FFD0	Input Buffer Full Interrupt	4		IC	
25	OBE	FFDF	FFCE	Output Buffer Empty Interrupt	5		and ICONC	
26	KEY	FFCD	FFCC	Key-on Wake Up	6	MSB		
27	BRK	FFCB	FFCA	BRK Instruction (Non-Maskable	)			

### Table 2-4 Interrupt Vector Table

## 2.7.2 Interrupt Sequence and Timing

The interrupts are polled prior to the beginning of each instruction. An interrupt service request is generated when an interrupt event has its interrupt request bit set High, its interrupt enable bit is set High, and the interrupt inhibit flag I is set Low. The I flag is used to disable all maskable interrupts. When this bit is set High, only a BRK instruction or a user Reset can cause an interrupt service request to be generated. Figure 2-33. is a simplified version of the logic that controls whether an interrupt service request is generated.




Figure 2-33. Interrupt Service Request Control Logic

The time elapsed from the occurrence of an interrupt event until execution of its service routine varies from 7 cycles to 23 cycles, depending on what instruction is executing when the interrupt event occurs (see Figure 2-34.)




Figure 2-34. Execution Time Prior to Interrupt Service Routine

When an interrupt service request occurs, the current instruction stream is temporarily halted and the appropriate interrupt service routine is executed. After the interrupt service routine ends, the current instruction stream is resumed with the next instruction.

The interrupt service request causes the MCU to automatically push the high-order byte of the program counter, the low-order byte of the program counter, and the contents of the processor status register onto the stack. A push consists of storing data at the stack address and decrements the stack pointer by one. The I flag is set High to prevent other interrupts from being serviced during the interrupt service routine, and the request bit corresponding to the interrupting event is automatically cleared to "0". The program counter is set to the address specified in the vector table for the interrupt being serviced. This address contains the address for the first instruction of the interrupt service routine. The timing for the pushing of data onto the stack, and fetching the starting address of the interrupt routine is illustrated in Figure 2-35.




Figure 2-35. Interrupt Cycle Timing

See Figure 2-36. for the stack and program counter modifications that occur when an interrupt request is serviced.




Figure 2-36. Stack Pointer and Program Counter Modifications During Interrupt Service Sequence

Returning from an interrupt is accomplished by executing an RTI instruction. This causes the MCU to pop the contents of the process status register and the low-order and high-order bytes of the program counter from the stack. The I flag is cleared to "0" when the process status value is restored from the stack.

## 2.8 Direct Memory Access Controller

Address	Description	Acronym and Value
003F <sub>16</sub>	DMAC index and status register	DMAIS=00
0040 <sub>16</sub>	DMAC channel x mode register 1	DMAxM1=00
0041 <sub>16</sub>	DMAC channel x mode register 2	DMAxM2=00
0042 <sub>16</sub>	DMAC channel x source register Low	DMAxSL=00
0043 <sub>16</sub>	DMAC channel x source register High	DMAxSH=00
0044 <sub>16</sub>	DMAC channel x destination register Low	DMAxDL=00
0045 <sub>16</sub>	DMAC channel x destination register High	DMAxDH=00
0046 <sub>16</sub>	DMAC channel x transfer count register Low	DMAxCL=00
0047 <sub>16</sub>	DMAC channel x transfer count register High	DMAxCH=00

This device contains a two-channel Direct Memory Access Controller (DMAC). It performs fast data transfers between any two locations in the memory map initiated by specific peripheral events or software triggers.

The main features of the DMAC are as follows:

- Two independent channels
- Single-byte and burst transfer modes



- 16-bit source and destination address registers (for a 64K byte address space)
- 16-bit transfer count registers (for up to 64K bytes transferred before underflow)
- Source/Destination register automatic increment/decrement and no-change options
- Source/Destination/Transfer count register reload on write or after transfer count register underflow options
- Transfer requests from USB (9), Master CPU Bus Interface (4), external interrupts (4), UART1 (2), UART2 (2), SIO (1), TimerX (1), TimerY (1), Timer1 (1), and software triggers
- · Closely coupled with USB and Master CPU Bus Interface for efficient data transfers
- · Interrupt generated for each channel when their respective transfer count register underflows
- Fixed channel priority (channel 0 > channel 1)
- Two cycles of  $\Phi$  required per byte transferred

Each channel of the DMAC is made up of the following:

- 16-bit source and destination registers
- A 16-bit transfer count register
- Two mode registers
- Status flags contained in a status register shared by the two channels
- Control and timing logic

The 16-bit source and destination registers allow accesses to any two locations in the 64K byte memory area. The 16-bit transfer count register decrements by one for each transfer performed and causes an interrupt and flag to be set when it underflows. The mode registers control the configuration and operation of the DMAC channel associated with the registers. A block diagram of the DMAC is shown in Figure 2-37.

The SFR addresses for the two mode, source, destination, and transfer count registers of a channel are the same for each channel. Which channel's registers are accessible is determined by the value of the DMAC Channel Index Bit (DCI) (bit 7 of the DMAC Index and Status Register (DMAIS)). When this bit is a "0", channel 0 registers are accessible, and when this bit is a one, channel 1 registers are accessible. The configuration of DMAIS and the mode registers are shown in Figure 2-38., Figure 2-39., Figure 2-40., and Figure 2-41.

M37640E8-XXXF Preliminary Specification






Figure 2-37. DMAC Block Diagram

### 2.8.1 Operation

Each channel of the DMAC transfers byte data from a source address to a destination address when a selected event occurs. If single-byte transfer mode is enabled, one byte of data is transferred per request. If burst transfer mode is enabled, several bytes can be transferred per request, one byte at a time. A temporary register internal to the DMAC stores the data read from the source address until it is written to the destination address on the next cycle. The transfer of one byte takes two cycles of  $\Phi$  and causes the CPU and possibly the other DMAC channel to stall during this time. At least one cycle of  $\Phi$  with the CPU operating must take place between transfers by the same DMAC channel caused by different events or between transfers by the two DMAC channels.

### 2.8.1.1 Source, Destination, and Transfer Count Register Operation

The user can choose whether the source and destination register for each channel will increment by one, decrement by one, or remain unchanged after each transfer by setting bits 0 through 3 (DxSRID, DxSRCE, DxDRID, and DxDRCE) of DMAC Channel x Mode Register 1 (DMAxM1) to the appropriate values. The values in the source and destination registers are updated with their reload latch values when the transfer count register underflows. The transfer count register is also reloaded when it underflows, and both a flag (DxUF) and the DMAC interrupt associated with the channel are set. Reload of the source and destination registers due to underflow of the transfer count register can be disabled by setting to one the DMAC Register Reload Disable Bit (DRLDD). This bit affects reload for both channel 0 and channel 1.

Because the transfer count register is 16-bits wide, up to 65,536 transfers can take place before an underflow and the resulting actions described above occur. If the Channel x Disable After Count Register Underflow Enable Bit (DxDAUE) is set High, then the Channel x Enable Bit (DxCEN) is cleared to a "0" when the transfer count register underflows, disabling channel x of the DMAC.



The source, destination, and transfer count registers of a DMAC channel can be updated with their reload latch value at any time by setting to a one the DMAC Channel x Register Reload Bit (DxRLD).

### DMAC Source, Destination, and Transfer Count Register Read and Write Method

Read and write operations on the high and low-order bytes of the source, destination, and transfer count registers must be performed in a specific order.

### Write Method

When writing to the source, destination, or transfer count register, the low-order byte is written first. Next, the high-order byte is written. When this is done, the data is placed in the reload latch of the high-order byte of the register and the previously written low-order byte data is placed in the reload latch of the low-order byte. At this point, if the DMAC Channel x Write Control Bit (DxDWC) is "0", the values in the reload latches are also loaded in the low and high-order bytes of the register. If DxDWC is one, the data in the reload latches are loaded in the register after the transfer count register of the DMAC channel underflows or the DxRLD bit of the DMAC channel is set High.

### Read Method

When reading from the source, destination, or transfer count register, the high-order byte is read first. The low-order byte of the register is then read. The value read from the low-order byte of the register is its value when the high-order byte was read.

### 2.8.1.2 DMAC Transfer Request Sources

The hardware source for initiating a DMAC transfer for each channel is selectable by setting the DMAC Channel x Hardware Transfer Request Source Bits (DxHRS0, 1, 2, 3) to appropriate values.

The choices for channel 0 are the UART1 receive or transmit interrupts, the TimerY interrupt, external interrupt 0, one of three USB endpoint packet received signals, one of three USB endpoint packet sent signals, the USB endpoint 1 OUT FIFO not empty signal, the OBE0 and IBF0 (data) signals from the Master CPU Bus Interface, the SIO combined receive/transmit interrupt, and the CNTR1 interrupt.

The choices for channel 1 are the UART2 receive and transmit interrupts, the TimerX interrupt, external interrupt 1, one of three USB endpoint packet received signals, one of three USB endpoint packet sent signals, the USB endpoint 1 OUT FIFO not empty signal, the OBE1 and IBF1 (data) signals from the Master CPU Bus Interface, the Timer1 interrupt, and the CNTR0 interrupt.

In addition, each channel has a software trigger that can initiate a DMAC transfer. The software trigger is set by writing a "1" to the DMAC Software Transfer Trigger (DxSWT). The hardware transfer request source for each channel can be disabled by writing a "0" to DxHRSO, 1, 2, and 3. When these bits are all "0", which is the reset state, only the software trigger can be used to initiate a transfer.

The initiating source for each channel is latched by the DMAC asynchronously and sampled on the rising edge of  $\Phi$ . Writing a "1" to the DMAC Channel x Transfer Initiation Source Capture Register Reset bit (DxCRR) causes the initiating source sample latch of the associated DMAC channel to be reset. The sample latch is reset automatically one cycle of PHI after a transfer request is detected. New transfer requests for a channel that occur during a DMAC transfer by that same channel are latched as long as they occur after the sample latch is reset. However, if multiple transfer requests occur during a transfer, only one transfer request will be registered.

If an interrupt is chosen as the initiating source for DMAC transfers, its interrupt control bit located in one of the three interrupt control registers of the ICU should be cleared to "0" if the user does not wish to have the interrupt serviced by the CPU.

### 2.8.1.3 Transfer Features for USB and Master CPU Bus Interface

In order to make the transfer of data between the USB endpoint FIFOs and the input and output buffers of the Master CPU Bus Interface more efficient, special features have been included in the transfer request logic of each DMAC channel. These features are enabled for a channel when one of the USB endpoint signals is selected as the hardware transfer request source and the DMAC Channel x USB and Master CPU Bus Interface Enable Bit (DxUMIE) is set High. These features are only intended to be used with single-byte transfer mode.

### USB OUT FIFO to Master CPU Bus Interface Output Buffer Transfers

When a USB endpoint packet received signal is selected as the hardware transfer request source for a DMAC channel and the DxUMIE bit of the same channel is set High, a transfer request is generated for that DMAC channel when the packet received signal for the chosen USB endpoint is active and output buffer x (where x is "0" for DMAC channel 0 and "1" for DMAC channel 1) of the Master CPU Bus Interface is empty. The packet received signal remains active until all bytes of the packet have been read from the FIFO corresponding to that endpoint. Thus, the first transfer request is generated when the packet received signal goes active and subsequent transfer requests are generated each time output buffer x becomes empty. Once the final byte of the received packet has been read, the packet received signal automatically goes inactive (if this option is enabled in the USB block). This in turn causes the source, destination, and transfer count registers of the involved DMAC channel to be reloaded (unless the DRLDD bit is set High) and the DMAC interrupt for the involved channel to be set. In addition, if the DxDAUE bit associated with the channel is "1", the channel's DxCEN bit is automatically cleared to "0", disabling the channel.

This feature allows a channel of the DMAC in single-byte transfer mode to automatically transfer a received packet of an endpoint from the endpoint's FIFO to the master CPU (via the Master CPU Bus Interface) without any intervention by the on-chip CPU. Also, because the source, destination, and transfer count registers are automatically reloaded once the current packet has been completely transferred, on-chip CPU intervention is not needed to set up the DMAC channel for transfer of subsequently received packets, even in the case of reception of a short packet.

A second method for generating DMAC transfer requests based on a signal from USB endpoint 1 and the status of output buffer x of the Master CPU Bus Interface is supported. This method facilitates byte-by-byte transfers; whereas, the method described above facilitates packet-by-packet transfers. This method is enabled when the USB endpoint 1 OUT FIFO not empty signal is chosen as the hardware transfer request source for a DMAC channel and the DxUMIE bit of the same channel is set High. A transfer request is generated for the DMAC channel if the endpoint 1 FIFO is not empty and output buffer x of the Master CPU Bus Interface is empty. As is the case when the packet-by-packet method is used, the packet received signal goes active once a complete packet has been received. It remains active until all bytes of the packet have been read from the FIFO. When the final byte has been read from the FIFO, the packet received signal goes inactive (if this option is enabled in the USB block), which causes the source, destination, and transfer count registers of the involved DMAC channel to be reloaded (unless the DRLDD bit is set High) and the DMAC interrupt corresponding to the involved channel to be set. Also, if the DxDAUE bit associated with the channel is "1", the channel's DxCEN bit is automatically cleared to "0", disabling the channel. If the last byte of the packet has been read from the FIFO before the end\_of\_packet signal is received by the USB block, the packet received signal will still go to its active state and then go inactive a short period of time later (if this option is enabled in the USB block).

### Master CPU Bus Interface Input Buffer to USB IN FIFO Transfers

When a USB endpoint packet sent signal is selected as the hardware transfer request source for a DMAC channel and the DxUMIE bit of the same channel is set High, a transfer request is generated when the FIFO associated with the endpoint is not full (with respect to the programmed packet size) and input buffer x of the Master CPU Bus Interface contains data. The transfer request is not generated if input buffer x contains a command. The FIFO not full signal of the endpoint remains active until a full packet has been written to the FIFO. Thus, the first transfer request is generated when the FIFO not full signal goes active and subsequent transfer requests are generated when data is written to input buffer x by an external device. Once the full packet has been written to the FIFO, the FIFO not full signal goes inactive and the in\_packet\_ready signal of the endpoint is automatically set (if this option is enabled in the USB block). In this case, the source, destination, and transfer count registers are not automatically reloaded. Instead, the packet size for the endpoint should be written to the transfer count register at initialization time so that it underflows and reloads once the last byte of the data is transferred from input buffer x to the endpoint's FIFO.

The feature described above allows a channel of the DMAC in single-byte transfer mode to automatically transfer data received from the master CPU (via the Master CPU Bus Interface) to the endpoint's FIFO without any intervention by the on-chip CPU. Additionally, since the in\_packet\_ready signal associated with the endpoint is automatically set (if this option is enabled in the USB block), multiple packets can be transferred by a channel of the DMAC without on-chip CPU intervention. Note however that short packets are not handled automatically and instead require intervention by the on-chip CPU.

### 2.8.1.4 DMAC Transfer Mode

Each channel of the DMAC can be operated in single-byte transfer mode or burst transfer mode. The choice is made by the setting of the Channel x DMAC Transfer Mode Selection Bit (DxTMS). When single-byte transfer mode is selected, one byte of data is transferred per transfer request. When burst transfer mode is selected, the value in the transfer count register determines how many single byte transfers occur per transfer request. For example, if the value in the transfer count register is  $0014_{16}$ , 21 transfers will occur before control of the address bus and data bus is given back to the CPU.

### 2.8.1.5 DMAC Transfer Timing

A DMAC transfer can occur at any point during the execution of an instruction by the CPU. However, at least one cycle of  $\Phi$  with the CPU operating takes place between transfers by the same DMAC channel caused by different events or between transfers by the two DMAC channels. Also, burst transfers and possibly single-byte transfers are prevented from occurring during interrupt service routines.

The transfer initiating sources for the two channels are latched by the DMAC asynchronously and polled on the rising edge of  $\Phi$ . If a transfer request is seen for both channels, the channel 0 request will be serviced first followed by the channel 1 request.

If channel 1 is performing a burst transfer when channel 0 receives a transfer request, the channel 1 transfer is suspended at the end of the next source read/destination write operation. The channel 0 transfer is then serviced. Once the channel 0 transfer completes, the channel 1 transfer automatically continues where it left off. In order to prevent channel 0 from completely shutting out channel 1 transfers, one cycle of a suspended channel 1 transfer is allowed to occur after a channel 0 burst transfer even if another channel 0 transfer request is pending.

If the I flag value is Low and an interrupt with its interrupt control bit High occurs during a burst transfer by either channel, the transfer is suspended, allowing the interrupt service routine to be entered. The DMAC Channel x Suspend (due to interrupt service request) Flag (DxSFI) corresponding to the channel whose transfer was suspended is automatically set High at this time. When the I flag value



(which was automatically set High when the interrupt service routine was entered) becomes a "0" again, the DxSF flag is automatically cleared and the transfer continues where it left off. If a DMAC burst transfer request occurs during the servicing of an interrupt, the transfer does not take place until after the interrupt has been serviced, which is understood to have happened when the I flag becomes a "0".

If the DMAC Transfer Suspend Control Bit (DTSC) is set High, both single-byte and burst mode transfers are suspended by interrupts.


A suspended DMAC transfer can be re-started in the interrupt service routine by writing a "1" to the DxCEN bit of the suspended channel.

Sample timing diagrams are shown in Figure 2-42., Figure 2-43., and Figure 2-44. for a single-byte transfer initiated by a hardware source, a single-byte transfer initiated by the software trigger, and a burst transfer initiated by a hardware source, respectively.

MSB	DCI	Reserved	DRLDD	DTSC	D1SFI	DIUF	DOSFI	DOUF	LSB	Address:	003F <sub>16</sub>		
7 L			211222			2101			]0	Access:	R/W		
		D0UF		DMAC Channel 0 Count Register Underflow Flag - Bit 0 Reset: 00 <sub>16</sub> 0: Channel 0 transfer count register underflow has not occurred									
		DOSFI	1: Channel 0 transfer count register underflow has occurred DMAC Channel 0 Suspend (due to interrupt service request) Flag - Bit 1 0: Channel 0 transfer has not been suspended 1: Channel 0 transfer has been suspended DMAC Channel 1 Count Register Underflow Flag - Bit 2										
		DIUF											
						egister under egister under							
		DISFI	DMAC	Channel 1	Suspend (du	e to interrup	ot service re		- Bit 3				
						been suspen n suspended							
		DTSC	DMAC	Transfer Su	spend Contr	ol Bit - Bit	4						
						spended duri transfers are			munt ca	vicina			
		DRLDD				Bit - Bit 5		ouring nice	itupi sei	vicing			
			0: Rel	oad of sour	ce and desti	nation regist nation regist	ers of both						
		Bit 6		d (write 0)		U							
		DCI	CI Channel Index Bit - Bit 7										
	0: Channel 0 mode, source, destination, and transfer count registers accessible												
			1: Ch	annel 1 mod	le, source, d	estination, a	nd transfer	count registe	ers acce	ssible			

Figure 2-38. DMAIS Configuration

MSB DxTMS	5 DxRLD	DxDAUE	DxDWC	DxDRCE	DxDRID	DxSRCE	DxSRID	LSB 0 Address: 0040 <sub>16</sub> Access: R/W		
DxSRID		nnel x Sourc ment after t ement after	ransfer	Increment/De	crement Sel	ect Bit - Bi	t 0	Reset: 00 <sub>16</sub>		
DxSRCE			nent disable	d (No chang			it 1			
DxDRID	DxDRID DMAC Channel x Destination Register Increment/Decrement Select Bit - Bit 2 0: Increment after transfer 1: Decrement after transfer									
DxDRCE										
DxDWC			load latches	and register						
DxDAUE	0: Char	nnel x not d	isabled after	ount Register r count regis unt register v	ster underflow		- Bit 5			
DxRLD		action (Bit is	s always rea	ad as zero)	ion, and tran	isfer count m	egisters of cl	hannel x to be reloaded		
DxTMS	0: Sing	Channel x Tr le-byte trans t transfer me	fer mode	e Selection	Bit - Bit 7		-			



MSB I	DOCRR	DOCRR	DOUMIE	DOSWT	D0HRS3	D0HRS2	D0HRS1	DOHRSO	LSB 0	Address: Access:	10
DOH	IRS3,2,1,0	0000: I 0001: U 0010: U 0010: U 0100: E 0101: U 0110: U 1000: U 1001: U 1010: U 1011: U 1010: U	Channel 0 Disabled JART1 receiv JART1 rransu TimerY intern JSB EndPoir JSB EndPoir	ve interrupt mit interrupt rupt 0 tt 1 packet tt 3 packet tt 1 packet tt 1 packet tt 1 OUT F tt 2 packet tt 2 packet tt 3 packet Bus Interfac	t sent signal sent signal received sig TFO not em received sig received sig ce OBE0 sig	nal pty signal nal nal	Bits - Bits	3, 2, 1, 0		Access: Reset:	6/w 00 <sub>16</sub>
DOS	WT	1111: C DMAC C 0: No a	TO receive/th CNTR1 intern Channel 0 Sc action (bit is	rupt oftware Tran always rea	nsfer Trigger Id as zero)						
DOU	JMIE						Enable Bit	- Bit 5			
DOC	CRR	0: No a	Channel 0 Traction (Bit is ng to "1" ca	s always rea	ad as zero)	•	•	- Bit 6			
DOC	CEN C	MAC Char 0: Char	unel 0 Enabl unel 0 disabl unel 0 enable	e Bit - Bit ed			-				

Figure 2-40.	DMA0M2	Configuration
--------------	--------	---------------

MSB 7	DICEN	DICRR	DIUMIE	DISWT	D1HRS3	D1HRS2	D1HRS1	D1HRS0	LSB 0	Address: Access:	
	D1HRS3,2,1		C Channel	1Hardware	Transfer Rec	uest Source	Bits - Bits	3, 2, 1, 0		Reset:	00 <sub>16</sub>
			Disabled								- 10
			UART2 reco					. • .			·
			UART2 trar		ipt						
			TimerX inte								
•			External Int								
			USB EndPo								
			USB EndPo USB EdnPo								
			USB EndPo								
			USB EndPo								
			USB EndPo								
			USB EndPo								
			Master CPL								
		1101:	Master CPU	J Bus Interf	ace IBF1(da	ta) signal					
		1110:	Timer1 inte	rrupt							
		1111:	CNTR0 inte	errupt							
	DISWT		hannel 1 So								
			action (bit								
			riting "1" rec	•							
	DIUMIE		hannel 1 US	B and Mas	ter CPU Bus	s Interface H	Enable Bit -	Bit 5			
		0: Di									
		l: En									
	DICRR		hannel 1 Tra				ister Reset	- Bit 6			
			action (Bit								
			tting to "1"			nnel i captu	re register				
	DICEN		annel 1 Ena		it 7						
			annel 1 disa								
		I: UN	annel 1 enat	bled							






Figure 2-42. DMAC Transfer - Hardware Source Initiated








Figure 2-43. DMAC Transfer - Software Trigger Initiated




Figure 2-44. DMAC Transfer - Burst Transfer Mode



## **2.9** Timers

Address	Description	Acronym and Value at Reset
0020 <sub>16</sub>	Timer XL	TXL=FF
0021 <sub>16</sub>	Timer XH	TXH=FF
0022 <sub>16</sub>	Timer YL	TYL=FF
0023 <sub>16</sub>	Timer YH	TYH=FF
0024 <sub>16</sub>	Timer 1	T1=FF

Address	Description	Acronym and Value at Reset
0025 <sub>16</sub>	Timer 2	T2=01
002616	Timer 3	T3=FF
0027 <sub>16</sub>	Timer X mode register	TXM=00
002816	Timer Y mode register	TYM=00
0029 <sub>16</sub>	Timer 123 mode register	T123M=00

This device has five built-in timers: Timer X, Timer Y, Timer 1, Timer 2, and Timer 3.

The contents of the timer latch, corresponding to each timer, determine the divide ratio. The timers can be read or written at any time. However, the read and write operations on the high and low-order bytes of the 16-bit timers (Timer X and Y) must be performed in a specific order.

The timers are all down count timers; when the count of a timer reaches  $00_{16}$  ( $0000_{16}$  for Timer X and Y), an underflow occurs at the next count pulse and the contents of the corresponding timer reload latch are reloaded into the timer. When a timer underflows, the interrupt request bit corresponding to that timer is set High.

The divide ratio of a timer is given by 1/(n + 1), where *n* is the value written to the timer. When the STP instruction is executed,  $01_{16}$  is loaded into Timer 2 and the Timer 2 reload latch, and FF<sub>16</sub> is loaded into Timer 1 and the Timer 1 reload latch.

Figure 2-48. is a block diagram of the five timers.

### **2.9.1** Timer X

Timer X is a 16-bit timer that has a 16-bit reload latch, and can be placed in one of four modes by setting bits TXM4 and TXM5 (bits 4 and 5 of the Mode Register, TXM). The bit assignment of the TXM is shown in Figure 2-45..

Bit5 -TXM5	Bit4 -TXM4	Timer X Mode				
0	0	Timer mode				
0	1	Pulse output mode				
1	0	Event counter mode				
1	1	Pulse width measurement mode				

### 2.9.1.1 Read and Write Method

Read and write operations on the high and low-order bytes of Timer X must be performed in a specific order.

#### Write Method

When writing to the timer, the lower order byte is written first. This data is placed in a temporary register that is assigned the same address as Timer XL. Next, the higher order byte is written. When this is done, the data is placed in the Timer XH reload latch and the low-order byte is transferred from its temporary register to the Timer XL reload latch. At this point, if the Timer X Data Write Control Bit (TXM0) (bit 0) is "0", the value in the Timer X reload latch is also loaded in Timer X. If TXM0 is "1", the data in the Timer X reload latch is loaded in Timer X underflows.



MSB 7	TXM7	TXM6	TXM5	TXM4	ТХМ3	TXM2	ТХМІ	ТХМ0	Address Access:	: 0027 <sub>16</sub> R/W
		TXM0	0:Write	Data Writ data in latc data in latc				 Reset:	00 <sub>16</sub>	
		TXM2,1	Timer X 00:Ф di 01:Ф di 10:Ф di		Division R	atio Bits - I	Bits 2 and 1			
		ТХМ3	0:ФФ/n		lock Select chip special	Bit Bit 3 count source	ce generator	)		
		TXM5,4	00:Time 01:Pulse 10:Even	r Mode output mo t counter m						
		TXM6	0:For ev For pu For Cl For pu 1:For ev For pu For Cl	vent counter ilse output i NTRO interr ilse width n vent counter ilse output i NTRO interr	mode, start upt request, neasurement mode, cloc mode, start upt request,	it 6 ked by risin from High 1 falling edge mode, meas ked on fallin from Low ke rising edge mode, meas	evel output e active sure High peng edge evel output active			
		TXM7	Timer X 0:Count 1:Count		· Bit 7					

Figure 2-45. TXM Register

#### **Read Method**

When reading Timer X, the high-order byte is read first. Reading the high-order byte causes the values of Timer XH and Timer XL to be placed in temporary registers assigned the same addresses as Timer XH and Timer XL. The low-order byte of Timer X is then read from its temporary register. This operation assures the correct reading of Timer X while it is counting.

### 2.9.1.2 Count Stop Control

If the Timer X Count Stop Bit (TXM7) (bit 7 of the TXM) is set High, Timer X stops counting in all four modes.

### 2.9.1.3 Timer Mode

Count Source:  $\Phi/n$  (where n is 8, 16, 32, or 64) or SCSGCLK

In this mode, each time the timer underflows, the corresponding timer interrupt request bit is set High, the contents of the timer latch are loaded into the timer, and the count down sequence begins again.

#### 2.9.1.4 Pulse Output Mode

Count Source:  $\Phi/n$  (where *n* is 8, 16, 32, or 64) or SCSGCLK

Each time the timer X underflows, the output of the CNTRO pin is inverted, and the corresponding Timer X interrupt request bit is set High. The repeated inversion of the CNTRO pin output produces a rectangular waveform with a duty ratio of 50 percent. The initial level of the output is determined by the CNTRO polarity select bit (bit 6). When this bit is Low, the output starts from a High level. When this bit is High, the output starts from a Low level.

### 2.9.1.5 Event Counter Mode

### Count Source: CNTR0

Timer countdown is triggered by inputs to the CNTR0 pin. Each time a timer underflows, the corresponding timer interrupt request bit is set High, the contents of the timer reload latch are loaded into the timer, and the countdown sequence begins again.

The edge used to clock Timer X is determined by the CNTR0 polarity select bit (bit 6).

### 2.9.1.6 Pulse Width Measurement Mode

### Count Source: $\Phi/n$ (where n is 8, 16, 32, or 64) or SCSGCLK

This mode measures either the high or low-pulse width of the signal on the CNTR0 pin. The pulse width measured is determined by the CNTR0 polarity select bit (bit 6). When this bit is "0", the High pulse is measured. When this bit is "1", the Low pulse is measured.

The timer counts down while the level on the CNTRO pin is the polarity selected by the CNTRO polarity select bit. When the timer underflows, the Timer X interrupt request bit is set High, the contents of the timer reload latch are reloaded into the timer, and the timer continues counting down. Each time the signal polarity switches to the inactive state, a CNTRO interrupt occurs indicating that the pulse width has been measured. The width of the measured pulse can be found by reading Timer X during the CNTRO interrupt service routine.

### 2.9.2 Timer Y

Timer Y is a 16-bit timer that has a 16-bit reload latch, and can be placed in any of four modes by setting TYM4 and TYM5 (bits 4 and 5) (see Figure 2-46.). The desired mode is selected by modifying the values of TYM4 and TYM5.

Bit5 - TYM5	Bit4 -TYM4	Timer Y Mode					
0	0	Timer mode					
0	1	Pulse period measurement mode					
1	0	Event counter mode					
1	1	HL Pulse width measurement mode					

Mitsubishi

MSB 7	TYM7	ТҮМ6	ТҮМ5	ТҮМ4	ТҮМЗ	TYM2	TYMI	TYM0	LSB 0	Address: Access:	
	TYM0       Timer Y Data Write Control Bit - Bit 0       Reset:       00         0:Write data in latch and timer       1:Write data in latch only       1:Write data in latch only         TYM1       Timer Y Output Control Bit - Bit 1       0:TYOUT output disable         1:TYOUT output enable       1:TYOUT output										00 <sub>16</sub>
		ТҮМ3,2	00:Ф di 01:Ф di 10:Ф di	Frequency vided by 8 vided by 16 vided by 32 divided by 6		atio Bits - E	Bit 3 and 2				
		ТҮМ5,4	Timer Y Mode Bits - Bit 5 and 4 00:Timer mode 01:Pulse period measurement mode 10:Event counter mode 11:HL pulse width measurement mode (continuously measures High period and Low period)								
		түм6	0:For ev For C For C For T 1:For ev For pu For C	vent counter ilse period i NTR1 interr YOUT, start vent counter ilse period i NTR1 interr	measurement upt request, on High ou mode, cloc measurement	ked by risin; mode, fallin falling edge utput ked on fallin mode, risin rising edge	ng edge det active ng edge g edge dete				·
		ТҮМ7	Timer Y 0:Count 1:Count		- Bit 7	-					

Figure 2-46. TYM Register

### 2.9.2.1 Read and Write Method

Read and write operations on the high and low-order bytes of Timer Y must be performed in a specific order.

#### Write Method

When writing to the timer, the lower order byte is written first. This data is placed in a temporary register that is assigned the same address as Timer YL. Next, the high-order byte is written. Then, the data is placed in the Timer YH reload latch and the low-order byte is transferred from its temporary register to the Timer YL reload latch. At this point, if the Timer Y Data Write Control Bit (TYMO) (bit 0) is Low, the value in the Timer Y reload latch is also loaded in Timer Y. If TYMO is High, the data in the Timer Y reload latch is loaded in Timer Y underflows.

### **Read Method**

When reading Timer Y, the high-order byte is read first. Reading the high-order byte causes the values of Timer YH and Timer YL to be placed in temporary registers that are assigned the same addresses as Timer YH and Timer YL. The low-order byte of Timer Y is then read from its temporary register. This operation assures the correct reading of Timer Y while it is counting.

### 2.9.2.2 Count Stop Control

If the Timer Y Count Stop Bit (TYM7) (bit 7) is set High, Timer Y stops counting in all four modes.

#### 2.9.2.3 Timer Mode

### Count Source: $\Phi/n$ (where n is 8, 16, 32, or 64)

In this mode, each time the timer underflows, the corresponding timer interrupt request bit is set High, the contents of the timer latch are loaded into the timer, and the count down sequence begins again.

In Timer mode, the signal TYOUT can also be brought out on the CNTR1 pin. This is controlled by TYM1 (bit1).

Each time the Timer Y underflows, the output of the CNTR1 pin is inverted, and the corresponding Timer Y interrupt request bit is set High. The repeated inversion of the CNTR1 pin output produces a rectangular waveform with a duty ratio of 50 percent. The initial level of the output is determined by the CNTR1 polarity select bit (bit 6). When this bit is Low, the output starts from a High level. When this bit is High, the output starts from a Low level.

### 2.9.2.4 Pulse Period Measurement Mode

Count Source:  $\Phi/n$  (where n is 8, 16, 32, or 64).

This mode measures the period of the event waveform input to the CNTR1 pin.

#### **CNTR1** Polarity Select Bit (TYM6) = zero

When the falling edge of an event waveform is detected on the CNTR1 pin, the contents of Timer Y are stored in the temporary register that is assigned the same address as Timer Y. Simultaneously, the value in the Timer Y reload latch is transferred to Timer Y, and Timer Y continues counting down. The falling edge of an event waveform also causes the CNTR1 interrupt request; therefore, the period of the event waveform from falling edge to falling edge is found by reading Timer Y in the CNTR1 interrupt routine. The data read from Timer Y is the data previously stored in its temporary register.

#### **CNTR1** Polarity Select Bit (TYM6) = one

When the rising edge of an event waveform is detected on the CNTR1 pin, the contents of Timer Y are stored in the temporary register that is assigned the same address as Timer Y. Simultaneously, the value in the Timer Y reload latch is transferred to Timer Y, and Timer Y continues counting down.

The rising edge of an event waveform also causes the CNTR1 interrupt request; therefore, the period of the event waveform from rising edge to rising edge is found by reading Timer Y in the CNTR1 interrupt routine. The data read from Timer Y is the data previously stored in its temporary register.

Each time the timer underflows, the Timer Y interrupt request bit is set High, the contents of the timer reload latch are loaded into the timer, and the countdown sequence begins again.

### 2.9.2.5 Event Counter Mode

#### Count Source: CNTR1

Timer countdown is triggered by input to the CNTR1 pin. Each time a timer underflows, the corresponding timer interrupt request bit is set High, the contents of the timer reload latch are loaded into the timer, and the countdown sequence begins again.

The edge used to clock Timer Y is determined by the CNTR1 polarity select bit (bit 6). When these bits are '0''s, the timers are clocked on the rising edge. When these bits are "1"s, the timers are clocked on the falling edge

### 2.9.2.6 HL Pulse-width Measurement Mode

Count Source:  $\Phi/n$  (where n is 8, 16, 32, or 64).

This mode continuously measures both the logical High pulse width and the logical Low pulse width of an event waveform input to the CNTR1 pin. When the falling (or rising) edge of the event waveform is detected on the CNTR1 pin, the contents of Timer Y are stored in the temporary register that is assigned the same address as Timer Y, regardless of the setting of the CNTR1 polarity select bit. Simultaneously, the value in the Timer Y reload latch is transferred to Timer Y, which continues counting down. The falling or rising edge of an event waveform causes the CNTR1 interrupt request; therefore, the width of the event waveform from the falling or rising edge to rising or falling edge is found by reading Timer Y in the CNTR1 interrupt routine. The data read from Timer Y is the data previously stored in its temporary register.

Each time the timer underflows, the Timer Y interrupt request bit is set High, the contents of the timer reload latch are loaded into the timer, and the countdown sequence begins again.

### 2.9.3 Timer 1

MSB 7	T123M7	T123M6	T123M5	T123M4	T123M3	T123M2	T123M1	T123M0	LSB 0	Address: Access:	
		T123M0	0:TOUT	Source Selec = Timer 1 = Timer 2	output.	it O			-	Reset:	00 <sub>16</sub>
		T123M1	Timer 1 0:Timer 1:Timer		Bit 1						
		T123M2	0:  divi	Count Sound ided by 8 divided by 2		it - Bit 2					
		T123M3		Count Sour 1 underflow		it - Bit 3					
		T123M4	0:Timer	Count Sour 1 underflow ided by 8		it - Bit 4					
		T123M5	0:Start o	Output Activ on High out on Low outp	put	ection Bit -	Bit 5				
		T123M6	0:TOUT	Output Contr output disa output enal	bled	6					
		T123M7	0:Write	and 2 Data data in late data in late	h and timer	trol Bit - B	it 7				

Figure 2-47. T123M Register

Timer 1 is an 8-bit timer with an 8-bit reload latch and has a pulse output option.

T123M7 of Timer123 mode register (T123M) is the Timer 1 and 2 Data Write Control Bit. If T123M7 is "1", data written to Timer 1 is placed only in the Timer 1 reload latch. The latch value is loaded into Timer 1 after Timer 1 underflows. If T123M7 is "0", the value written to Timer 1 is placed in Timer 1 and the Timer 1 reload latch. At reset, T123M7 is set Low.

The output signal TOUT is controlled by T123M5 and T123M6. T123M5 controls the polarity of TOUT. Setting the bit T123M5 to "1" causes TOUT to start at a Low level, and clearing this bit to "0" causes TOUT to start at a High level. Setting T123M6 to "1" enables TOUT, and clearing T123M6 to "0" disables TOUT.

### 2.9.3.1 Timer Mode

### Count Source: $\Phi/8$ or XCin/2

In Timer mode, each time the timer underflows, the corresponding timer interrupt request bit is set High, the contents of the timer latch are loaded into the timer, and the count down sequence begins again.

### 2.9.3.2 Pulse Output Mode

### Count Source: $\Phi/8$ or XCin/2

Timer 1 Pulse Output mode is enabled by setting T123M6 to "1" and T123M0 to a "0". Each time the Timer 1 underflows, the output of the TOUT pin is inverted, and the corresponding Timer 1 interrupt request bit is set High. The repeated inversion of the TOUT pin output produces a rectangular waveform with a duty ratio of 50 percent. The initial level of the output is determined by the TOUT polarity select bit (T123M5). When this bit is Low, the output starts from a High level. When this bit is High, the output starts from a Low level.

### **2.9.4** Timer 2

Timer 2 is an 8-bit timer with an 8-bit reload latch.



T123M7 (bit 7 of T123M) is the Timer 1 and 2 Data Write Control Bit. If T123M7 is "1", data written to Timer 2 is placed only in the Timer 2 reload latch (see Figure 2-50). The latch value is loaded into Timer 2 after Timer 2 underflows. If the T123M7 is "0", the value written to Timer 2 is placed in Timer 2 and the Timer 2 reload latch. At reset, T123M2 is set Low.

The Timer 2 reload latch value is not affected by a change of the count source. However, because changing the count source may cause an inadvertent countdown of the timer, the timer should be rewritten when the count source is changed.

### 2.9.4.1 Timer Mode

Count Source: If T123M3 is "0", the Timer 2 count source is the Timer 1 underflow output.

If T123M3 is "1", the Timer 2 count source is  $\Phi$ .

In Timer mode, each time the timer underflows, the corresponding timer interrupt request bit is set High, the contents of the timer latch are loaded into the timer, and the count down sequence begins again.

### 2.9.4.2 Pulse Output Mode

Count Source: If T123M3 is "0", the Timer 2 count source is the Timer 1 underflow output. If T123M3 is "1", the Timer 2 count source is  $\Phi$ .

Timer 2 Pulse Output mode is enabled by setting T123M6 to a "1" and T123M0 to a "1". Each time the Timer 2 underflows, the output of the TOUT pin is inverted, and the corresponding Timer 2 interrupt request bit is set High. The repeated inversion of the TOUT pin output produces a rectangular waveform with a duty ratio of 50 percent. The initial level of the output is determined by the TOUT polarity select bit (T123M5). When this bit is "0", the output starts from a High level. When this bit is "1", the output starts from a Low level.

### **2.9.5** Timer 3

Timer 3 is an 8-bit timer with an 8-bit reload latch. The Timer 3 reload latch value is not affected by a change of the count source. Because changing the count source may cause an inadvertent countdown of the timer, the timer should be rewritten whenever the count source is changed.

### 2.9.5.1 Timer Mode

Count Source: If T123M4 is "0", the Timer 3 count source is the Timer 1 underflow output.

If T123M4 is "1", the count source is  $\Phi/8$ 

In Timer mode, each time the timer underflows, the corresponding timer interrupt request bit is set High, the contents of the timer latch are loaded into the timer, and the count down sequence begins again.

Data written to Timer 3 is always placed in Timer 3 and the Timer 3 reload latch.






Figure 2-48. Block Diagram of Timers X, Y, 1, 2, and 3

# 2.10 Universal Serial Bus

Address	Description	Acronym and Value
0050 <sub>16</sub>	USB Address Register	USBA=00
0051 <sub>16</sub>	USB Power Management Register	USBPM=00
0052 <sub>16</sub>	USB Interrupt Status Register 1	USBIS1=00
0053 <sub>16</sub>	USB Interrupt Status Register 2	USBIS2=00
0054 <sub>16</sub>	USB Interrupt Enable Register 1	USBIE1=00
0055 <sub>16</sub>	USB Interrupt Enable Register 2	USBIE2=00
0056 <sub>16</sub>	USB Frame Number Low Register	USBSOFL=00
0057 <sub>16</sub>	USB Frame Number High Register	USBSOFH=00
0058 <sub>16</sub>	USB Endpoint Index	USBINDEX=00
0059 <sub>16</sub>	USB Endpoint x IN CSR	IN_CSR=00
005A <sub>16</sub>	USB Endpoint x OUT CSR	OUT_CSR=00

Address	Description	Acronym and Value
005B <sub>16</sub>	USB Endpoint x IN MAXP	IN_MAXP=00
005C <sub>16</sub>	USB Endpoint x OUT MAXP	OUT_MAXP=00
005D <sub>16</sub>	USB Endpoint x OUT WRT_CNT Low	WRT_CNTL=00
005E <sub>16</sub>	USB Endpoint x OUT WRT_CNT High	WRT_CNTH=00
005F <sub>16</sub>	Reserved	
0060 <sub>16</sub>	USB Endpoint 0 FIFO	USBFIFO0=00
0061 <sub>16</sub>	USB Endpoint 1 FIFO	USBFIFO1=00
006216	USB Endpoint 2 FIFO	USBFIFO2=00
006316	USB Endpoint 3 FIFO	USBFIFO3=00
0064 <sub>16</sub>	USB Endpoint 4 FIFO	USBFIFO4=00
0013 <sub>16</sub>	USB Control Register	USBCR=00

The Universal Serial Bus (USB) has the following features:

• Complete USB Specification (version 1.0) Compatibility

- Easy Device Emulation
- Error Handling capabilities:
  - CRC Errors
  - Data Retries
  - Response Time-Out
  - ID Error
- FIFOs:
  - Endpoint 0: IN 16-byte OUT 16-byte
  - Endpoint 1: IN 512-byte OUT 800-byte
  - Endpoint 2: IN 32-byte OUT 32-byte
  - Endpoint 3: IN 16-byte OUT 16-byte
  - Endpoint 4: IN 16-byte OUT 16-byte
  - Total Five Endpoints Available
- Complete Device Configuration
- Supports All Device Commands
- Supports Full-Speed Functions
- User Friendly Interface:
  - · Easy to Write Control Software for USB
- Support of All USB Transfer Types:
  - Isochronous
  - Bulk
  - Control
  - Interrupt





- Suspend/Resume Operation
- On-chip USB Transceiver
- Frequency Synthesizer
  - 24 MHz External, 48 MHz Internal for USB core Operation

## 2.10.1 USB Function Control Unit

The implementation of the USB by this device is accomplished chiefly through the device's USB Function Control Unit. The Function Control Unit's overall purpose is to handle the USB packet protocol layer. The Function Control Unit notifies the MCU that a valid token has been received. When this occurs, the data portion of the token is routed to the appropriate FIFO. The MCU transfers the data to, or from, the host by interacting with that endpoint's FIFO and CSR register. (see Figure 2-49.)

The USB Function Control Unit is composed of five sections:

- Serial Interface Engine (SIE)
- Generic Function Interface (GFI)
- Serial Engine Interface Unit (SIU)
- Microcontroller Interface Unit (MCI)
- USB Transceiver

### 2.10.1.1 Serial Interface Engine

The SIE interfaces to the USB serial data and handles Deserialization/Serialization of data, NRZI encoding decoding, Clock extraction, CRC generation and checking, Bit Stuffing, and other specifications pertaining to the USB protocol such as handling inter-packet time-outs and PID decoding.

### 2.10.1.2 Generic Function Interface

The GFI handles the USB protocols for the Control zero endpoint, IN and OUT endpoints. It also handles other details such as the retry mechanisms and the data toggle synchronization. It handles retries for NAK handshake to the host without software intervention from the CPU.

### 2.10.1.3 Serial Engine Interface Unit

The SIU block decodes the Address and Endpoints from the USB bus.

### 2.10.1.4 Microcontroller Interface Unit

The MCI block handles the Microcontroller interface and does address decoding and synchronization of control signals.

### 2.10.1.5 USB Transceiver

The USB transceiver is designed to interface with the physical layer of the USB. It is capable of transmitting and receiving serial data at full speed.






Figure 2-49. USB Function Control Unit Block Diagram

### **2.10.2 USB Interrupts**

There are two types of USB interrupts in this device: the first type is the USB function (including overrun/underrun, reset, suspend and resume) interrupt, used to control the flow of data and USB power control; the second type is start-of-frame (SOF) interrupt, used to monitor the transfer of isochronous data.

### 2.10.2.1 USB Function Interrupt

The USB function has two interrupt status bits for each endpoint (except endpoint 0, which has one interrupt status bit, and it is set under different conditions than endpoints 1-4) to control the data transfer: the out packet ready (OUT\_PKT\_RDY) and the in packet ready (IN\_PKT\_RDY). The EPx\_OUT\_INT bit is set when GFI sets the OUT\_PKT\_RDY bit, the EPx\_IN\_INT bit is set when GFI clears the IN\_PKT\_RDY bit in the respective CSR register. Each individual USB function interrupt is enabled by setting the corresponding bit in the USB Interrupt Enable Register 1 and 2. The USB Interrupt Status Register 1 and 2 are used to indicate pending interrupts for a given endpoint.

The suspend interrupt status bit is set if a suspend signal is received. If the device is in suspend mode, the resume interrupt status bit is set when a resume signal is received. There is a single interrupt enable bit for both of suspend and resume interrupts (bit 7 of the interrupt enable register 2).

The USB reset interrupt status bit is set if a reset signal is received. When this bit is set, all USB internal registers will be reset to their default value except this bit itself. This bit is cleared by the CPU writing a "0" to it. When the CPU detects a USB reset interrupt, it needs to re-initialize the USB block in order to accept packets from the host.

The Over/Underrun status bit is set (any endpoint used for asynchronous data transfer), when an overrun condition occurred in an Endpoint (the CPU is too slow to unload the data from the FIFO), or when an underrun condition occurred in an Endpoint (the CPU is too slow to load the data to the FIFO).

The USB Function Interrupt (sum of all individual function interrupts) is enabled by setting the corresponding bit in the Interrupt Control Register of the Interrupt Control Unit. (see "2.7 Interrupt Control Unit" for detail).



### 2.10.2.2 USB SOF Interrupt

The USB SOF (start-of-frame) interrupt is used to control the transfer of isochronous data. This device generates a start-of-frame interrupt whenever a start-of-frame packet is received. The USB SOF interrupt is enabled by setting the corresponding bit in the Interrupt Control Register of the Interrupt Control Unit. (see "2.7 Interrupt Control Unit" for detail).

### 2.10.3 USB Endpoint FIFOs

This device has a transmit FIFO and a receive FIFO for each endpoint, both FIFOs support up to two separate data sets of variable size, and provide the ability of back-to-back transmission and reception.

### 2.10.3.1 Transmit FIFOs

The CPU writes data to the endpoint's transmit FIFO location specified by the write pointer, which automatically increments by "1" after a write. When a full packet of data is written to the FIFO, the IN\_PKT\_RDY bit in the corresponding Endpoint IN Control and Status Register (IN CSR) is set, signaling the USB GFI that it can transmit the data packet in the next IN token (for non-isochronous data transfer). Setting the IN\_PKT\_RDY bit can be done in either of two ways. If bit 7 of the IN\_CSR is a "0", IN\_PKT\_RDY is set by the CPU writing a "1" to that bit in the IN\_CSR. If bit 7 of the IN\_CSR is a "0", IN\_PKT\_RDY is automatically set by the GFI when the number of bytes of data equal to the maximum packet size (MAXP) is written to the FIFO. In this case, if a short packet is going to transmit, the CPU still needs to write a "1" to set IN\_PKT\_RDY bit. Clearing the IN\_PKT\_RDY is done by the GFI. In the case where the FIFO is configured to hold a single data set (MAXP > half of the FIFO size), the IN\_PKT\_RDY is cleared upon successful transmission of the data packet. In the case where the FIFO is configured to hold two data sets (MAXP <= half of the FIFO size), every time there is one or two data sets available, the IN\_PKT\_RDY is cleared. In the later case, in order to determine if a data packet has been transmitted out, a read only bit, TX\_NOT\_EMPTY is available. The status of a TX FIFO status could be obtained by:

IN_PKT_RDY	TX_NOT_EMPTY	TX FIFO Status
0	0	No data packet in TX FIFO
0	1	One data packet in TX FIFO
1	0	Invalid
1	1	Two data packets in TX FIFO

For isochronous data transfer, an additional bit, named ISO\_UPDATE is provided. The function of this bit is described below:

If ISO\_UPDATE = "0", whenever the IN\_PKT\_RDY is set, it is sent to the Serial Interface Engine (SIE) immediately, available for the next IN\_TOKEN from the host; if ISO\_UPDATE = "1" and ISO bit of the corresponding endpoint's IN CSR is set, then the IN\_PKT\_RDY bit is delayed until the next SOF before being sent to the SIE. In this way the IN\_PKT\_RDY is synchronized with the SOF. The ISO\_UPDATE bit is a global bit for endpoints 1 to 4, and works with isochronous pipe only.

Endpoints 2 to 4 (IN direction) can be used for interrupt transfer. This is done by setting the INTPT bit in the IN CSR register of the corresponding endpoint. The CPU sets this bit to initialize that endpoint as a status change endpoint, meaning that whenever the USB GFI receives an IN token addressed to that endpoint, the GFI will unconditionally transmit out the most recent updated data packet in the TX FIFO which the size is equal to the MAXP set for that endpoint. In order to avoid transmitting some unwanted data to the host while the CPU is in initialization stage, the following setup sequence is recommended:



- 1. Set MAXP;
- 2. Load interrupt status information with the number of bytes equal to MAXP to that endpoint's FIFO;
- 3. Set IN\_PKT\_RDY and INTPT bits of the IN CSR;
- 4. Load the FIFO with the number of bytes equal to MAXP for all the subsequent interrupt status updates.

Because all endpoints start up default to be bulk transfer, before Step 3 listed above is done, the GFI will send NAK to every IN token the host addresses to this endpoint, therefore unwanted data will not be transmitted out to the host.

The USB function control unit handles all the bad transmission retry and data set management tasks.

### 2.10.3.2 Receive FIFOs

The USB GFI writes data to the endpoint's receive FIFO location specified by the write pointer, which automatically increments by one after a write. When a good reception is complete, the GFI sets the OUT\_PKT\_RDY bit in the corresponding Endpoint OUT Control and Status Register (OUT CSR), signaling the CPU that it has successfully received a data packet. This bit is cleared upon unloading the packet from the FIFO. Clearing the OUT\_PKT\_RDY bit can be done in two ways. If bit 7 of the OUT\_CSR is a "0", OUT\_PKT\_RDY is cleared by the CPU writing a "0" to that bit. If bit 7 of the OUT\_CSR is a "1", OUT\_PKT\_RDY is automatically cleared by the GFI when the number of bytes of data equal to the value of the Write\_Count register (WRT\_CNT) is unloaded from the FIFO. In the case where the FIFO is configured to hold two data sets, every time there is one or two data sets available, the OUT\_PKT\_RDY bit is set.

The USB function control unit handles all the write pointer reversal for a bad reception and data set management tasks.

For endpoint 1, when transferring ISO data, the receive FIFO can be unloaded as soon as there is some data in the FIFO, which is indicated by DATA\_NOT\_EMPTY signal. The completion of unloading a packet of data is signified by OUT\_PKT\_RDY = one, and DATA\_SET\_NOT\_EMPTY = zero. This feature is available only in DMA transfer mode, and is tightly coupled with the DMA controller, see the DMA section for detail.

### 2.10.4 USB Special Function Registers

This device controls the USB operation through the use of special function registers (SFR). This section describes in detail each USB related SFR. Certain USB SFRs are endpoint-indexed. Those are the Control & Status Registers (IN CSR and OUT CSR), the Maximum Packet Size Registers (IN MAXP and OUT MAXP) and the Write Count Registers (OUT WRT\_CNT). To access each of the endpoint-indexed SFR, the target endpoint number should be written to the Endpoint Index Register first. The lower 3 bits (EPINDEX2:0) of the Endpoint Index Register are used for endpoint selection.

Note: Each endpoint's FIFO Register is NOT endpoint-indexed.



USBC7		USBC6	USBC5	USBC4	Reserved	Reserved	Reserved	Rese	rved 0	SB Address Reset:	: 0013 <sub>16</sub> 00 <sub>16</sub>
	Bit	Name			Description			CPU			
3:0 -		-	Reserved,	Reserved, write "0" to these bits.         USB Line Driver Supply Select         0: Pin #72 is the USB line driver power supply pin. This should connect to a 3.3V supply.         1: Pin #72 is the USB line driver external capacitor pin. This should connect to a 1 µf or larger capacitor between pin #72 and Vss for 5V only power supply applications.							
	4 USBC4		0: Pin #72 to a 3.3 1: Pin #72 connec								
	5 USBC5		0: 48 MH	USB Clock Enable 0: 48 MHz clock to the USB block is disabled. 1: 48 MHz clock to the USB block is enabled.				W/R			
	6 USBC6		0: USB S	USB SOF Port Select 0: USB SOF output is disabled. P70 is used as GPIO pin. 1: USB SOF output is enabled.				W/R			
7 USBC		USBC7	default	ock is disabled,	all USB internal r	egisters are held	at their	W/R			

Figure 2-50. USB Control Register

SB Res	erved	FUN_ADDR6	FUN_ADDR5	FUN_ADDR4	FUN_ADDR3	FUN_ADDR2	FUN_ADDR1	FUN_ADDR0		Address: Reset:	
1									1	-	
	Bit	Name	•			Description			CPU		
	6:0	FUN_ADDR6:0 7-1		7-bit programmable Function Address					W/R	7	
	7	-	Rese	rved, write a "0"	to this bit				R	7	

### Figure 2-51. Function Address Register

The Function Address register maintains the USB address assigned by the host. The function control unit uses this register value to decode USB token packet address. At reset, the device is not yet configured, the value is  $00_{16}$ .

	<u> </u>		) Reset:					
Bit	Name	Description						
0	SUSPEND	When the function control unit receives suspend signaling, it sets this bit and suspends its clocks. This also generates an interrupt. Upon seeing this bit set, the CPU can save its internal register and then enter suspend mode, independent of the function control unit. The CPU clears this bit when any of the resume bit is set.	W/P					
1	R_RESUME	When the function control unit is in suspend mode and receives resume signaling, its clocks are enabled, and this bit is set, An interrupt is also generated when this bit is set. Upon seeing this bit set, the CPU can start its wake up sequence. The CPU should clear this bit after the wake up sequence is done.	W/R					
2	S_RESUME	When the CPU is waken up (by peripheral or timer), it starts its wake up sequence and set this bit. While this bit is set, and the function control unit was in suspend mode, it will generate resume signal to the host. The CPU should keep this bit set for a minimum of 10ms and a maximum of 15ms.	W/R					
7:3	-	Reserved, write "0" to these bits	R					

### Figure 2-52. Power Management Register

The Power Management register is used for power management in the function control unit.



E	P3_OU'	T_INT EP3_IN_INT	EP2_OUT_INT EP2_IN_INT EP1_OUT_INT EP1_IN_INT Reserved ENDPT0_INT		eset: 00 <sub>16</sub>				
. [	Bit	Name	Description	CPU					
	0	ENDPTO_INT	GFI sets this bit upon: 1. Setting OUT_PKT_RDY bit of the ENDPOINT 0 IN CSR register 2. Clearing IN_PKT_RDY bit of the ENDPOINT 0 IN CSR register 3. Setting SETUP_END bit of the ENDPOINT 0 IN CSR register 4. Clearing DATA_END bit of the ENDPOINT 0 IN CSR register 5. Setting FORCE_STALL bit of the ENDPOINT 0 IN CSR register	R/W					
Γ	1	-	- Reserved						
Γ	2	EP1_IN_INT	GFI sets this bit upon clearing IN_PKT_RDY bit of the ENDPOINT 1 IN CSR register	R/W					
Γ	3	EP1_OUT_INT	GFI sets this bit upon setting OUT_PKT_RDY bit of the ENDPOINT 1 OUT CSR register	R/W					
Γ	4	EP2_IN_INT	GFI sets this bit upon clearing IN_PKT_RDY bit of the ENDPOINT 2 IN CSR register	R/W					
ſ	5	EP2_OUT_INT	GFI sets this bit upon setting OUT_PKT_RDY bit of the ENDPOINT 2 OUT CSR register	R/W					
ſ	6	EP3_IN_INT	GFI sets this bit upon clearing IN_PKT_RDY bit of the ENDPOINT 3 IN CSR register	R/W					
F	7	EP3_OUT_INT	GFI sets this bit upon setting OUT_PKT_RDY bit of the ENDPOINT 3 OUT CSR register	R/W					

### Figure 2-53. Interrupt Status Register 1

The Interrupt Status Register 1 is used to indicate what condition caused an interrupt to the CPU. The CPU writes a "1" to clear the corresponding interrupt status bit.

		Reset:	0016
Bit	Name	Description	CPU
0	EP4_IN_INT	GFI sets this bit upon clearing IN_PKT_RDY bit of the ENDPOINT 0 IN CSR register	R/W
1	EP4_OUT_INT	GFI sets bit upon setting OUT_PKT_RDY bit of the ENDPOINT 0 OUT CSR register	R/W
3:2	-	Reserved	R/W
4	OVER/UNDER	GFI sets this bit if an overrun or underrun condition occurred in any of the isochronous endpoints	R/W
5	USB_RST_INT	GIF sets this bit upon receiving a reset signal from the host. All USB internal registers will be reset to their default values except this bit. This bit is cleared by the CPU writing a "0" to it. An interrupt will also generate if the corresponding enable bit is set.	R/W
6	RESUME_INT	GFI sets this bit upon receiving resume signaling from the host.	R/W
7	SUSPEND INT	GFI sets this bit upon receiving suspend signaling from the host.	R/W

### Figure 2-54. Interrupt Status Register 2

The Interrupt Status Register 2 register is used to indicate what condition caused an interrupt to the CPU. The CPU writes a "1" to clear the corresponding interrupt status bit.

E_EP3_	O_INT E_EP3_I_IN	E_EP2_O_INT E_EP2_I_INT E_EP1_O_INT E_EP1_I_P	IT Reserved E_EP0_I_INT	$\begin{bmatrix} LSB & Address: 0054_{16} \\ 0 & Reset: FF_{16} \end{bmatrix}$	
Bit	Name	CPU			
0	E_EP0_I_INT	Endpoint 0 IN interrupt is enabled when this bit is set High	W/R		
1	-	R			
2	E_EP1_I_INT	Endpoint 1 IN interrupt is enabled when this bit is set High	W/R		
3	E_EP1_O_INT	Endpoint 1 OUT interrupt is enabled when this bit is set High	W/R		
4	E_EP2_I_INT	EP2_I_INT Endpoint 2 IN interrupt is enabled when this bit is set High			
5	E_EP2_O_INT	Endpoint 2 OUT interrupt is enabled when this bit is set High	W/R	1	
6	E_EP3_I_INT	Endpoint 3 IN interrupt is enabled when this bit is set High	W/R		
7	E EP3 O INT	Endpoint 3 OUT interrupt is enabled when this bit is set High	W/R	1	

Figure 2-55. Interrupt Enable Register 1



The Interrupt Enable Register 1 register is an interrupt enable register, if the corresponding bit is "0", the respective interrupt is disabled. Upon reset, all the interrupts are disabled.

E_SU	S_INT Reserved	E_RST_INT E_OU_INT Reserved Reserved E_EP0_O_INT E_EP4	I_INT 0	Reset: 33 <sub>16</sub>
Bit	Name	Description	CPU	
0	E_EP4_I_INT	Endpoint 4 IN interrupt is enabled when this bit is set High	W/R	
1	E_EP4_O_INT	Endpoint 4 OUT interrupt is enabled when this bit is set High	W/R	
3:2	-	Reserved	R	
4	E_OU_INT	Overrun/Underrun interrupt is enabled when this bit is set High	W/R	
5	E_RST_INT	USB Reset interrupt is enabled when this bit is set High	W/R	
6	-	R		
7	E SUS INT	Suspend and Resume interrupts are enabled when this bit is set High	W/R	

### Figure 2-56. Interrupt Enable Register 2

The Interrupt Mask Register 2 is an interrupt enable register, if the corresponding bit is "0", the respective interrupt is disabled. Upon reset, all the interrupts are enabled except bit 7 - suspend and resume interrupt is disabled.

MSB 7	FN7 FN6			FN5 FN4 FN3 FN2 FN1						10	0056 <sub>16</sub> 00 <sub>16</sub>
ſ	Bit	N	ame	Description							
ľ	7:0 RN7:0		Lower 8 bits of	the 11-bit frame	number issued v	with a SOF token		R			

### Figure 2-57. Frame Number Register Low

The frame number low register contains the lower 8 bits of the 11-bit time stamp received from the host.

B	Rese	rved Reserved	Reserved Reserved FN10 FN9	FN8	LSB Address: 0 Reset:	0057 <sub>16</sub> 00 <sub>16</sub>
Bit Name			Description	CPU	]	
F	2:0	FN10:8	Upper 3 bits of the 11-bit frame number issued with a SOF token	R	1	
Γ	7:3	-	Reserved	R	1	

### Figure 2-58. Frame Number Register High

The frame number high register contains the upper 3 bits of the 11-bit time stamp received from the host.



ISO_UF	DATE Reserved	Reserved         Reserved         Reserved         EPINDEX2         EPINDEX1         EPINDEX0	0	ress: 0058 <sub>10</sub> et: 00 <sub>16</sub>
Bit	Name	Description	CPU	
2:0	EPINDEX2:0	Endpoint Index: 000 Function Endpoint 0 001 Function Endpoint 1 010 Function Endpoint 2 011 Function Endpoint 3 100 Function Endpoint 4 Others: Undefined	W/R	
6:3		Reserved	R	
7	ISO_UPDATE	If ISO_UPDATE = zero, whenever the IN_PKT_RDY bit is set, it is send to the Serial Interface Engine (SIE) immediately, available for the next IN_TOKEN from the host; if IOS_UPDATE = one and ISO bit of the corresponding endpoint's IN CSR is set, the in IN_PKT_RDY bit is delayed until the next SOF before being sent to the SIE. In this way, the IN_PKT_RDY is synchronized with the SOF. The ISO_UP_DATE bit is a global bit for endpoints 1 to 4, and works with isochronous pipe only.	W/R	

### Figure 2-59. Endpoint Index Register

The Endpoint Index Register identifies the endpoint pair. Its contents select the transmit and receive FIFO pair and serve as an index to endpoint-specific IN\_CSR, OUT\_CSR, IN\_MAXP, OUTMAXP and OUT\_WRT\_CNT registers. This register also contains a global bit, ISO\_UPDATE, for endpoints 1-4, to specify the way IN\_PKT\_RDY is sent by the SIE.

3		RVICED UP_END	SERVICED OUT_PKT_RDY	SETUP_END	SENT_STALL	DATA_END	FORCE_STALL	IN_PKT_RDY	OUT_PK	T_RDY
						·			Address: Reset:	0059 <sub>16</sub> 00 <sub>16</sub>
	Bit		Name			Descri	ption			CPU
	0	OUT_PKT_RDY GFI sets this bit upon receiving a valid SETUP/OUT token from the host. CPU clears this bit after unloading the FIFO, by way of writing a "1" to bit 6 of this register.								R
	1	IN_PKT_RDY CPU sets this bit upon writing a packet of data to endpoint 0 FIFO. GFI clears this bit upon successful transmission of IN packet.								W/R
	2	SEND_STALL         CPU writes a "1" to this bit if it decodes an invalid SETUP token. GFI clears this bit upon sending a STALL handshake.         N							W/R	
	3	DATA_END CPU sets this bit when it writes (IN data phase) or reads (OUT data phase) the last packet of data from/to the FIFO. This bit indicates to the GFI that the specific amount of data in the setup phase is transferred. The GFI will advance to status phase once this bit is set. When the status phase completes, the GFI clears this bit.							W/D	
	4	FORCE_S	STALL		bit if it detects a provites a "O" to clear thi		ls a STALL handshal	ke, and also causes a	n interrupt.	W/R
	5	SETUP_END       GFI sets this bit if a control transfer has ended before the specific length of data is transferred during t data phase (for instance, if it gets a new setup phase or a status phase before data end is set). CPU cleat this bit, after returning to idle state by way of writing a "1" to bit 7 of this register. Once the CPU sees SETUP_END bit set, it will stop access the FIFO to service the previous setup transaction. If OUT_PKT_RDY is set at the same time SETUP_END is set, it indicates the previous setup transaction ended, and new SETUP token is in the FIFO.							CPU clears CPU sees	
	6	SERVICE	D_OUT_PKT_RDY	CPU writes a	a "1" to this bit to cle	ar OUT_PKT_RD	r bit (bit 0).			w
	7	SERVICE	D_SETUP_END	CPU writes a	"1" to this bit to cle	ar SETUP_END bi	it (bit 5).			w

### Figure 2-60. Endpoint 0 IN CSR

The Endpoint 0 IN register contains the control and status information of the respective endpoint. (Endpoint 0 uses this register for all control and status Information).



A	JTO_SET	FLUS	H TX_NOT_EPT	INTPT	ISO	FORCE_STAL	LUNDER_RUN	IN_PKT_RDY	LSB Addres	
Bit	Nan	1e				Description	<u></u>			CPU
0	IN_PKT_RI	DY	This bit is set when a p the CPU after a packet by the GFI after the nu is cleared by the GFI.	of data is loaded mber of bytes of	i into the FIFO data equal to t	; If AUTO_SET b he maximum pack	it is a "1", the IN_	PKT_RDY is set a	utomatically	W/D
1	UNDER_R	This bit is used in ISO mode only to indicate to the CPU that FIFO underrun occurred. GFI sets this bit at the beginning of a IN token if IN_PKT_RDY bit is not set. Upon setting this bit, the OVER_UNDER bit of the Interrupt Status Register 2 will be set. This bit is cleared by the CPU writing a "0" to this bit.								
2	SEND_STA	SEND_STALL CPU writes a "1" to this bit when it encounters a STALL condition. The GFI sends a STALL handshake when this bit is set. the CPU writes a "0" to clear this bit after the STALL condition is removed.							W/F	
3	ISO		CPU sets this bit to init	tialize the respec	tive endpoint	as an Isochronous	endpoint for IN ta	ansaction.		W/F
4	INTPT		CPU sets this bit to in corresponding endpoint							W/F
5	TX_NOT_E	PT	Transmit FIFO not em IN_PKT_RDY bit wil							R
6	FLUSH		CPU sets this bit to flu	sh the FIFO						w
7	AUTO_SET	r	If this bit is a "1", the maximum packet size				ter the number of	bytes of data equa	l to the	W/F

### Figure 2-61. Endpoints 1, 2, 3, 4 IN CSR

This register contains the control and status information of the respective IN endpoint. (For Endpoints 1, 2, 3, 4)

MSB 7 Reserv	ed Reserved	Reserved Reserved Reserved Reserved Reserved	rved Reserved LSB	Address: 005A Reset: 00 <sub>16</sub>
Bit	Name	Description	CPU	
7:0		Reserved	P	

Figure 2-62. Endpoint 0 OUT CSR

For Endpoint 0, all bits in this register are reserved (all the control and status information is in Endpoint 0 IN CSR)

MSB 7	AUTO	_CLR	FLUSH	DATA_ERR	SENT_STALL	ISO	FORCE_STALL	OVER_RUN	OUT_PKT_RDY	LSB Address 0 Reset:	s: 005A 00 <sub>16</sub>			
	Bit Name Description													
	0	OUT_	PKT_RDY	unloaded from after a packet of	GFI sets this bit after it has written a packet of data to the FIFO. This bit is cleared when a packet of data mloaded from the FIFO. If bit 7 (AUTO_CLR) is a '0', the OUT_PKT_RDY bit is cleared by the CPU ifter a packet of data is unloaded from the FIFO; If AUTO_CLR bit is a "1", the OUT_PKT_RDY is cleared automatically by the GFI after the packet of data in unloaded from the FIFO.									
	1       OVER_RUN       This bit is used in ISO mode only to indicate to the CPU that FIFO overrun occurred. If the GFI receives OUT ISO token while OUT_PKT_RDY bit is not cleared, then it discards the data from the host, and sets this bit. This bit is cleared by the CPU writing a "0" to this bit.													
	2	SEND	_STALL	CPU sets this b condition is ren		ers a STALL c	ondition. CPU write	s a "0" to clear th	his bit after the STAL	L W/R				
	3	ISO		CPU sets this b	CPU sets this bit to initialize the respective endpoint as an Isochronous endpoint for OUT transaction.									
	4	FORC	E_STALL		GFI sets this bit if it detects a protocol violation, and sends a STALL handshake. CPU writes a "0" to clear this bit after the STALL condition is removed.									
	5 DATA_ERR GFI sets this bit to indicate a CRC error or bit stuffing error received in an ISO packet The CPU writ '0'' to clear this bit.								tet The CPU writes a	W/R				
	6	FLUS	н	CPU sets this b	it to flush the FIF	0				W				
	7	AUTO	_CLR	If this bit is a "I unloaded from		_RDY is clear	ed automatically by	the GFI after the	e packet of data in	W/R				

Figure 2-63.	Endpoint 1, 2	, 3, 4 OUT CSR
--------------	---------------	----------------

This register contains the control and status information of the respective endpoint. (For Endpoints 1, 2, 3, 4)



	MSB 7	MAXP7	MAXP6	MAXP5	MAXP4	MAXP3	MAXP2	MAXP1	MAXP0	LSB 0	Address: Reset:	005B <sub>16</sub> 00 <sub>16</sub>
100	Bit	Bit Name Description C								CPU		
	7:0	MAXP7:0	) MA Wh	XP = n for en XP = n * 8 fo ere n is the va not implemen	r endpoint 1 lue written to	this register.		s that suppor	t smaller FIF	O size, ı	nused bits	W/R

#### Figure 2-64. Endpoint x IN MAXP

This register indicates the maximum packet size (MAXP) of Endpoint x IN packet. The default value for endpoint 0 is 8-byte, the default values for endpoints 1-4 are 0-byte. The CPU can change this value, as negotiated with the host controller through the SET\_DESCRIPTOR command.

MSB 7	MAXP7	MAXP6	MAXP5	MAXP4	MAXP3	MAXP2	MAXP1	MAXP0	LSB 0	Address: Reset:	005C <sub>16</sub> 00 <sub>16</sub>
Bit Name Description									CPU		
7:0	MAXP7:0	MA whe	AXP = n for endpoints 2, 3, 4 AXP = n * 8 for endpoint 1 here n is the value written to this register. For endpoints that support smaller FIFO size, unused bits e not implemented (always write "0" to those bits)							W/R	

### Figure 2-65. Endpoint x OUT MAXP

This register indicates the maximum packet size (MAXP) of Endpoint x OUT packet. The default values for endpoints 1-4 are 0-byte. The CPU can change this value, as negotiated with the host controller through the SET\_DESCRIPTOR command.

For endpoint 0, all bits in this register are reserved; endpoint 0 uses IN MAXP register for both IN and OUT transfers.

MSB 7	WRT_C	CNT7	WRT_CNT6	WRT_CNT5 WRT_CNT4 WRT_CNT3 WRT_CNT2 WRT_CNT1 WRT_C						CNT0 0	SB	Address: Reset:	005D <sub>16</sub> 00 <sub>16</sub>
[	Bit	T	Name	T	CPU	]							
	7:0	WR	ſ_CNT7:0	Byte Count. This register contains the lower 8 bits of the byte count register.							1		
	-												

### Figure 2-66. Endpoint 0, 1, 2, 3, 4 OUT Write Count Register Low

Reser	ved Reserved	Reserved Reserved Reserved WRT_CNT9 WRT_CNT8	v	set: 00 <sub>16</sub>
Bit	Name	Description	CPU	
1:0	WRT_CNT9:8	Byte Count. This register contains the upper 2 bits of the byte count register. The GFI sets the value in these two Write Count Registers after received end-of-packet (EOP) signal from the host. The CPU reads these two registers to determine the number of bytes to be read from the FIFO. The CPU should read Count Register Low first then Register High.	R	
7:2	-	Reserved.	R	

### Figure 2-67. Endpoint 0, 1, 2, 3, 4 OUT Write Count Register High

These two registers contains the number of bytes in Endpoint x OUT FIFO.



MSB 7	DATA_	_7 DATA_6	DATA_5	DATA_4	DATA_3	DATA_2	DATA_1	DAT	A_0	LSB 0	Address: Reset:	:: 0060 <sub>16</sub> 00 <sub>16</sub>
, i	Bit	Name		Description CP								
	7:0	DATA_7:0	Endpoint 0 I	W/!	R							

### Figure 2-68. Endpoint 0 FIFO Register

This register is the USB transmit (IN) and receive (OUT) FIFO data register. The CPU writes data to this register for Endpoint 0 IN FIFO. The CPU reads data from this register for Endpoint 0 OUT FIFO.

MSB 7	DAT	A_7 DATA_6	DATA_5	DATA_4	DATA_3	DATA_2	DATA_1	DATA_0	LSB 0	Address Reset:	: 0061 <sub>16</sub> 00 <sub>16</sub>
Γ	Bit	Name		<u></u>	CPU						
F	7:0	DATA_7:0	Endpoint 1 IN	VOUT FIFO re							

### Figure 2-69. Endpoint 1 FIFO Register

This register is the USB transmit (IN) and receive (OUT) FIFO data register. The CPU writes data to this register for Endpoint 1 IN FIFO. The CPU reads data from this register for Endpoint 1 OUT FIFO.

MSB 7	MSB DATA_7 DATA_6 DATA_5 DATA_4 DATA_3 DATA_2 DATA_1 DATA									Address: 0062 <sub>16</sub> Reset: 00 <sub>16</sub>
	Bit	Name			C	PU U				
	7:0	DATA_7:0	Endpoint 2	IN/OUT FIFO	W	/ <b>R</b>				

### Figure 2-70. Endpoint 2 FIFO Register

This register is the USB transmit (IN) and receive (OUT) FIFO data register. The CPU writes data to this register for Endpoint 2 IN FIFO. The CPU reads data from this register for Endpoint 2 OUT FIFO.

MSB 7	MSB DATA_7 DATA_6 DATA_5 DATA_4 DATA_3 DATA_2 DATA_1 DATA_0									LSB 0	Address Reset:	0063 <sub>16</sub>
1	Bit	Name	T	Description								
	7:0	DATA 7:0	Endpoint 3	Endpoint 3 IN/OUT FIFO register V								

#### Figure 2-71. Endpoint 3 FIFO Register

This register is the USB transmit (IN) and receive (OUT) FIFO data register. The CPU writes data to this register for Endpoint 3 IN FIFO. The CPU reads data from this register for Endpoint 3 OUT FIFO.

MSB 7	DATA_7 DATA_6 DATA_5 DATA_4 DATA_3 DATA_2 DATA_1 DATA_0									Address: 0064 <sub>16</sub> Reset: 00 <sub>16</sub>
	Bit	Name			C	PU				
	7:0	DATA_7:0	Endpoint 4 I	N/OUT FIFO 1	۷	//R				

### Figure 2-72. Endpoint 4 FIFO Register

This register is the USB transmit (IN) and receive (OUT) FIFO data register. The CPU writes data to this register for Endpoint 4 IN FIFO. The CPU reads data from this register for Endpoint 4 OUT FIFO.

# 2.11 Master CPU Bus Interface

Address	Description	Code
0048 <sub>16</sub>	Data bus buffer register 0	DBB0=00
0049 <sub>16</sub> -	Data bus buffer status register 0	DBBS0=00
004A <sub>16</sub>	Data bus buffer control register 0	DBBC0=0
004C <sub>16</sub>	Data bus buffer register 1	DBB1=00
004D <sub>16</sub>	Data bus buffer status register 1	DBBS1=00
004E <sub>16</sub>	Data bus buffer control register 1	DBBC1=0

Pin	Description	Γ	Pin	Description
P60/P67	are multiplexed with DQ0-DQ7		P55	is multiplexed with $\overline{R}$ or $E$
P51	is multiplexed with OBF <sub>0</sub>		P56	is multiplexed with $\overline{W}$ or $R/\overline{W}$
P52	is multiplexed with IBF <sub>0</sub>	Γ	P72	is multiplexed with $\overline{S}_1$
P53	is multiplexed with $\overline{S}_0$		P73	is multiplexed with $\overline{IBF}_1$
P54	is multiplexed with A <sub>0</sub>		P77	is multiplexed with OBF <sub>1</sub>

This device has a 2-bit internal bus interface function that can be operated in slave mode by control signals from the master CPU (see Figure 2-73. Bus Interface Circuit). The bus interface can be connected directly to either a  $R/\overline{W}$  type of CPU or a CPU with  $\overline{RD}$  and  $\overline{WR}$  separate signals. Slave mode is selected with the bit 7 of the data buffer control register 0. The single data bus buffer mode and the double data bus buffer mode are selected with the bit 7 of the data bus buffer control register 1. When selecting the double data bus buffer mode. Port P72 becomes  $\overline{S_1}$  input.





Figure 2-73. Bus Interface Circuit

When data is written to the MCU from the master CPU, an input buffer full interrupt request occurs. Similarly, when data is read from the master CPU, an output buffer empty interrupt request occurs.



Mitsubishi

When the bus interface is operating,  $DQ_0$ - $DQ_7$  become a 3-state data bus that sends and receives data, command, and status to and from the master CPU. At the same time,  $\overline{W}$ ,  $\overline{R}$ ,  $\overline{S}_0$ ,  $\overline{S}_1$ , and  $A_0$  become host CPU control signal input pins.

Two input buffer full interrupt requests and two output buffer full requests are used as shown in Figure 2-74..

The bus interface can be operated under normal MCU control or under on-chip DMA control for fast data transfer. If a master CPU has a large amount of data to be transferred, use of the on-chip DMA controller is highly recommended.

The bus interface signal input level can be programmed as CMOS level (default) or as TTL level. Bit 7 of the Port Control Register (PTC7) is used for the input level selection.





Figure 2-74. Data Bus Buffer Interrupt Request Circuit

MSB 7	DBBS07	DBBS06	DBB05	DBBS04	DBBS03	DBBS02	DBBS01	DBBS00	LSB 0	Address: Access:	10
		BBS00 BBS01	0 Output b 1 Output b	iffer Full (C puffer empty puffer full. fer Full (IB)						Reset:	00 <sub>16</sub>
			0 Input bu 1 Input bu	ffer empty. ffer full.							
		BBS02	User Defin	nable (U2)	Flag						
	D	BBS03	A <sub>0</sub> (A <sub>00</sub> ) Indicates (	0	s when IBF	flag is set					
1	D	BBS04	User Defin	nable (U4)	Flag						
	D	BBS05	User Defin	nable (U5)	Flag						
	DBBS06 User Definable (U6) Flag										
	D	BBS07	User Defin	nable (U7)	Flag						





MSB 7	DBBC07	DBBC06	Reserved	DBBC04	DBBC03	DBBC02	DBBC01	DBBC00	LSB 0	Address:	
		DBBC00	0P52 pi		ion Bit ed as normal ed as OBF <sub>0</sub>				-	Access: Reset:	R/W 00 <sub>16</sub>
		DBBC01	0P53 pi		on Bit ed as normal ed as IBF <sub>0</sub> o						
DBBC02 IBF <sub>0</sub> Interrupt Selection Bit 0 IBF <sub>0</sub> interrupt is generated by both write-data (A <sub>0</sub> = zero) and write-command (A <sub>0</sub> = one 1 IBF <sub>0</sub> interrupt is generated by write-command (A <sub>0</sub> = one) only										$\Lambda_0 = one)$	
		DBBC03	Output 1	ouffer 0 em	pty interrupt	disable					
		DBBC04	Input bu	ffer 0 full	interrupt dis	able					
		DBBC05	Reserved								
		DBBC06	0 P60-P6	7, P54-P57	nterface Enal are GPIO p are bus inter	pins	s DQ0-DQ7	, <u>5</u> 0, A <sub>0</sub> , <u>R</u>	, Wre	spectively.	
		DBBC07	Bus Inte		Selection Bi	-		- •			



•	DBBS17	DBBS16	DBB15	DBBS14	DBBS13	DBBS12	DBBS11	DBBS10	LSB 0	Address: Access:	: 004D <sub>16</sub> R/W
		DBBS10	Output	Buffer Full	(OBF <sub>1</sub> ) Flag	}				Reset:	0016
				t buffer emp t buffer full.	ty.						10
		DBBS11	0 Input	uffer Full (I buffer empty buffer full.	<i>p</i> 0						
		DBBS12	User De	efinable (U2)	Flag						
		DBBS13	A <sub>0</sub> (A <sub>0)</sub> Indicate	) Flag s the A <sub>0</sub> sta	tus when IE	3F flag is se	et				
		DBBS14	User De	efinable (U4)	Flag	•					
		DBBS15	User De	efinable (U5)	Flag						
		DBBS16	User De	efinable (U6)	Flag						
		DBBS17	User De	efinable (U7)	Flag						

<b>Figure 2-77.</b>	Data Rus	Buffer	Status	<b>Register</b> 1	
riguic #"//	Data Dus	Dunci	Status	ICEISICI I	

B DBBC17	Reserved	Reserved DBBC14 DBBC13 DBBC12 DBBC11 DBBC10 DBBC10 Address: 004E <sub>16</sub> Address: 004E <sub>16</sub> Access: R/W								
L	DBBC10	OBF <sub>1</sub> Output Selection Bit Reset: 00 <sub>16</sub>								
		0: P74 pin is operated as normal 1/O pin 1: P74 pin is operated as OBF <sub>1</sub> output pin if DBBC17 = one								
	DBBC11	IBF <sub>1</sub> Output Selection Bit								
		0: P73 pin is operated as normal I/O pin 1: P73 pin is operated as IBF <sub>1</sub> output pin if DBBC17 – one								
	DBBC12	IBF <sub>1</sub> Interrupt Selection Bit								
		0: $IBF_1$ interrupt is generated by both write-data ( $A_0$ = zero) and write-command ( $A_0$ = one) 1: $IBF_1$ interrupt is generated by write-command ( $A_0$ = one) only								
	DBBC13	Output Buffer 1 Empty interrupt disable 1: Disable 0: Enable (default)								
	DBBC14	Input Buffer 1 Full interrupt disable								
	DBBC15	Reserved								
	DBBC16	Reserved								
	DBBC17	Data Bus Buffer Function Selection bit 0: Single data bus buffer - P72 is used as GPIO 1: Double data bus buffer - P72 is used as $\overline{S}_1$ input								





# 2.11.1 Data Bus Buffer Status Registers (DBBS0, DBBS1)

The data bus buffer status register is an 8-bit register that indicates the data bus status, with bits 0, 1, and 3 being dedicated read-only bits. Bits 2, 4, 5, 6, and 7 are user definable flags set by software, and can be read and write. When the  $A_0$  pin is High, the master CPU can read the contents of this register.

Output Buffer Full Flag (OBF<sub>0</sub>, OBF<sub>1</sub>)

The  $OBF_0$  and the  $OBF_1$  flags are set High when data is written to the output data bus buffer by the slave CPU and is cleared to "0" when data is read by the master CPU.

```
Input Buffer Full Flag (IBF<sub>0</sub>, IBF<sub>1</sub>)
```

The  $IBF_0$  and the  $IBF_1$  flags are set High when data is written to the input data bus buffer by the master CPU and is cleared to "0" when data is read by the slave CPU.

A<sub>0</sub> Flag (A<sub>00</sub>, A<sub>01</sub>)

The level of the  $A_0$  pin is latched when data has been written from the host CPU to the input data bus buffer.

# 2.11.2 Input Data Bus Buffer Registers (DBBIN<sub>0</sub>, DBBIN<sub>1</sub>)

The data on the data bus is latched into  $DBBIN_0$  or  $DBBIN_1$  by a write request from the master CPU. The data in  $DBBIN_0$  or  $DBBIN_1$  can be read from the data bus buffer register in the SFR area.

# 2.11.3 Output Data Bus Buffer Registers (DBBOUT<sub>0</sub>, DBBOUT<sub>1</sub>)

Data is set in  $DBBOUT_0$  or  $DBBOUT_1$  by writing to the data bus buffer register in the SFR area. When the A<sub>0</sub> pin is Low, the data of this register is output by a read request from the host CPU.

# 2.12 UART

Address	UART1 Description	Acronym and Value at Reset
0030 <sub>16</sub>	UART1 mode register	U1MOD=00
0031 <sub>16</sub>	UART1 baud rate generator	U1BRG=XX
0032 <sub>16</sub>	UART1 status register	U1STS=03
0033 <sub>16</sub>	UART1 control register	U1CON=00
0034 <sub>16</sub>	UART1transmit/receiver buffer 1	U1TURB1=XX
0035 <sub>16</sub>	UART1transmit/receiver buffer 2	U1TURB2=XX
0036 <sub>16</sub>	UART1 RTS control register	U1RTSC=00

Pin	Description
UTXD1	UART1 transmit pin is multiplexed with P84.
URXD1	UART1 receive pin is multiplexed with P85.
CTS1	UART1 CTS1 pin is multiplexed with P86
RTS1	UART1 RTS1 pin is multiplexed with P87

Address	UART2 Description	Acronym and Value at Reset
0038 <sub>16</sub>	UART2 mode register	U2MOD=00
0039 <sub>16</sub>	UART2 baud rate generator	U2BRG=XX
003A <sub>16</sub>	UART2 status register	U2STS=03
003B <sub>16</sub>	UART2 control register	U2CON=00
003C <sub>16</sub>	UART2transmit/receiver buffer 1	U2TRB1=XX
003D <sub>16</sub>	UART2transmit/receiver buffer 2	U2TRB2=XX
003E <sub>16</sub>	UART2 RTS control register	U2RTSC=00

Pin	Description
UTXD2	UART2 transmit pin is multiplexed with P80.
URXD2	UART2 receive pin is multiplexed with P81.
CTS2	UART2 CTS2 pin is multiplexed with P82
RTS2	UART2 RTS2 pin is multiplexed with P83

x1/x8/x32/x256 divisions (both  $\Phi$  and SCSGCLK)

9.5 bits/second - 625 Kbytes/second (at  $\Phi = 10$ MHz)

This chip contains two identical UARTs. Each UART has the following main features:

 $\Phi$  or SCSGCLK

odd/even/none

7, 8, or 9 bits

1 or 2

•	Clock	selec	tion	:

- Prescaler selection:
- Baud rate:
- Error detection:
- Parity:
  - Stop bits:
- Character length:
  - Transmit/receive buffer:
  - 2 stages (double buffering) Interrupt generation conditions: Tx Buffer Empty or Transmit Complete, Rx Buffer full and Receive error sum.

parity/framing/overrun/error sum

Address mode for multi-receiver environment

The following descriptions apply to both UARTs.

The UART receives parallel data from the core, or DMA converts it into serial data, and transmits the results to the send data output terminal UTXDx. The UART receives serial data from an external source through the receive data input, URXDx, converts it into parallel data and makes it available to the core or DMA. The UART can detect parity, overrun, and framing errors in the input stream and report the appropriate status information. A double buffering configuration is used for the UART's transmit and receive operations. This double buffering is accomplished by the use of a Transmit Buffer and Transmit Shift Register on the transmit side and the Receive Buffer and Receive Shift Register on the receive side.

The UART generates the Transmit interrupt when either the Transmit Buffer Empty (TBE) flag or the Transmit Complete (TCM) flag are set, depending on the state of the Transmit Interrupt Source Selection (bit 4 of the UxCON). The UART generates the Rx Buffer full interrupt when receiving and



the Rx Buffer Full flag goes High. The Receive Error interrupt is generated instead of a Rx Buffer full interrupt if the UART detects an error when receiving (see Figure 2-79.). Enabling a transmit or receive operation by setting the TEN or the REN (bits 0 and 1 of UxCON) automatically forces the corresponding the UART port pins in the appropriate direction.

The UART supports an address mode for use in a multi-receiver environment where an address is sent before each message to designate which UART or UARTs are to wake-up and receive the message.




Figure 2-79. UART Block Diagram

## 2.12.1 Baud Rate Selection

Either an internal clock  $\Phi$  or the output of the chip special count source generator (SCSGCLK) can be selected as the input clock source by means of the UART Clock Selection Bit (CLK) (bit 0 of the UART Mode Register (UxMOD)). UART rate selection is controlled by the UxBRG and is calculated as follows:

Baud Rate = 
$$f/[16 \times (n+1)]$$

where *n* denotes the decimal value set in the UxBRG, and where *f* denotes the clock frequency that depends on the clock selection. When the internal clock  $\Phi$  is selected, *f* is the prescaled value of the internal clock  $\Phi$ .

$$f = \Phi/1, \Phi/8, \Phi/32, \text{ or } \Phi/256$$

Bits PS0 and PS1 of the UxBRG are used to select a prescaling factor for the internal clock. For  $\Phi = 10$ MHz, the correspondence between prescale values and baud rate is given as an example in Figure 2-79. When SCSGCLK is selected, *f* is the prescaled value of SCSGCLK, which is the output of the chip BRG.

*f* = SCSGCLK/1, SCSGCLK/8, SCSGCLK/32 or SCSGCLK/256

#### M37640E8-XXXF Preliminary Specification



	Ф/1		Φ/8	] [		Φ/32		Φ/256
n	Baud Rate	n	Baud Rate	1	n	Baud Rate	n	Baud Rate
0	625,000.0			1				
1	312,500.0							
2	208,333.3	р. 	•				 - <del>1</del>	• •
3	156,250.0					<i>x</i>		
4	125,000.0							
5	104,166.7							
6	89,285.7							
7	78,125.0							
8	69,444.4	0	78,125.0					
9	62,500.0	1	39,062,5					
10	•	2	26,041.7		0	19,531.3		
11	•	3	19,531.8		1	9,765.6		
12	•	4	15,625.0		2	6,510.4		
13	•	5	13,020.8		3	4,882.8		
•	•	6	11,160.7		·4	3,906.3		
		7	•		5	3,255.2		
•		8	•		6	2,790.2		
•	•		•		7	2,441.4	0	2,441.4
•	•		•		8	2,170.1	1	1,220.7
•	•		•				2	813.8
•	•		•				3	610.3
•	•		•				4	488.3
•	•		•				5	406.9
•	•		•				6	348.7
•	•							.
•	•		•					.
255	441.4	255	305.2		255	76.3	255	9.54


Figure 2-80. Prescale Value and Baud Rate Table

# 2.12.2 UART Mode Register

UxMOD defines data formats and selects the clock to be used (see Figure 2-82.)

# 2.12.3 UART Baud Rate Register

In the UART Baud Rate Register (UxBRG), any value can be specified to obtain the desired baud rate. This register remains in effect whether the UART is send-enabled, receive-enabled, transmit-in-progress, or receive-in-progress. The contents of this register can be modified only when the UART is not in any of these four states.





# 2.12.4 UART Control Register

The UxCON specifies the initialization and enabling of a transmit/receive process (see Figure 2-81.) Information can be read from and written to the Control Register. Bits 5 and 6 are always Low during read; writing to these bits is ignored.

# 2.12.5 UART Status Register

The UART Status Register (UxSTS) reflects both the transmit and receive status (see Figure 2-83.). The status register is read only. The MSB is always "0" during a read operation. Writing to this register has no effect. Status flags are set and reset under the conditions indicated below. The setting and resetting of the transmit and receive status are not affected by transmit and receive enable flags. The setting and resetting of the receive error flags and receive buffer full flag differs when UART address mode is enabled. These differences are described in "2.12.9 UART Address Mode".

### **Receive Error Sum Flag**

The Receive Error Sum Flag (SER) is set when an overrun, framing, or parity error occurs after completion of a receive operation.

It is reset when the status register is read, the hardware reset is asserted, or the receiver is initialized by setting the Receive Initialization Bit (RIN). If a receive operation is completed when the status register is being read, the status information is updated upon completion of the status register read.

### **Receive Overrun Flag**

The Receive Overrun Flag (OER) is set if the previous lower byte data is not read before the current receive operation is completed. It is also set if a receive error occurred for the previous data and the status register is not read before the current receive operation is completed. This flag is reset when the status register is read. This flag is also reset when the hardware reset is asserted or the receiver is initialized by RIN. If a receive operation is completed when the status register is being read, the status information is updated upon completion of the status register read.

### **Receive Framing Error Flag**

The Receive Framing Error Flag (FER) is set when the stop bit of the received data is "0". If the Stop Bit Selection Bit (STB, bit 3) is set, the flag is set if either of the two stop bits is low. This flag is reset when the status register is read, the hardware reset is asserted, or the receiver is initialized by RIN. If a receive operation is completed when the status register is being read, the status information is updated upon completion of the status register read.

### **Receive Parity Error Flag**

The Receive Parity Error Flag (PER) is set when the parity of received data and the Parity Selection Bit (PMD, bit 4) are different. It is enabled only if the Parity Enable Bit (PEN, bit 5) is set.

This flag is reset when the status register is read, the hardware reset is asserted, or the receiver is initialized by RIN. If a receive operation is completed when the status register is being read, the status information is updated upon completion of the status register read.

### **Receive Buffer Full Flag**

The Receive Buffer Full flag (RBF) is set when the last stop bit of the data is received. It is not set when a receive error occurs. This flag is reset when the lower byte of the receive buffer is read, the hardware reset is asserted, or the receive process is initialized by RIN. If a receive operation is completed when the status register is being read, the status information is updated upon completion of the status register read.

### Transmission Complete Flag

In the case where no data is contained in the transmit buffer, the Transmission Complete Flag (TCM) is set when the last bit in the transmit shift register is transmitted. In the case of disabling transmission when the transmission when the transmit buffer still contains data, the TCM flag is set when the last bit in the transmit shift register is transmitted. The TCM flag is also set when the hardware reset is asserted or when the transmitter is initialized by setting the Transmit Initialization Bit (TIN) (bit 2). It is reset when a transmission operation begins.

### **Transmission Buffer Empty Flag**

The Transmission Buffer Empty Flag (TBE) is set when the contents of the transmit buffer are loaded into the transmit shift register. The TBE flag is also set when the hardware reset is asserted or when the transmitter is initialized by TIN. It is reset when a write operation is performed on the lower byte of the transmit buffer.

MSB 7	AME	RTS_SEL	CTS_SEL	TIS	RIN	TIN	REN	TEN	LSB 0	Address: Access:	0033 <sub>16</sub> ,003B <sub>16</sub> R/W	
	TEN		Transmission Enable Bit								00 <sub>16</sub>	
		0:Disable the transmit process 1:Enables the transmit process. If the transmit process is disabled (TEN cleared) during transmission, the transmit will not stop until completed.										
	REN		Receive Enable Bit									
		0:Disable the receive process										
	1:Enables the receive process. If the receive process is disabled (REN cleared) during reception, the receive will not stop until completed.											
	TIN Transmission Initialization Bit											
	0:No action. 1:Resets the UART transmit status register bits as well as stopping the transmission operation. The TEN bit must be set and the transmit buffer reloaded in order to transmit again. The TIN is automatically reset one cycle after TIN is set.											
	RIN		ive Initializat	•								
		0:No	action.									
		pro		e operation	is aborted	. The RIN b					eive in r RIN is set.	
	TIS		mit Interrupt					•				
			nsmit interru									
			nsmit interru	•		ransmit Com	plete nag is	s set.				
	CTS_SEL		• To Send (C S function is			(?) is used a	GPIO nin					
			S function is									
	RTS_SEL		est To Send		•	•,						
	-		S function is			3) is used a	s GPIO pin					
			S function is			3) is used as	s RTS outpu	ıt.				
	AME		T Address M		Bit							
l			dress Mode ( dress Mode (									
l		1:A0	Iress Mode	enableu.								

Figure 2-81. UxCON Register

•	
	Mitsubishi

MSB 7	LEI	LE0	PEN	PMD	STB	PS1	PS0	CLK	LSB 0	Address Access:	: 0030 <sub>16</sub> , 0038 <sub>16</sub> R/W
- -		CLK	UART ( 0:Ф 1:SCSG	Clock Select	ion Bit				-	Reset:	00 <sub>16</sub>
	PSO-1 Internal Clock Prescaling Selection Bits O:Division by 1 O:Division by 8 10:Division by 32 11:Division by 256										
		STB	Stop Bi 0:1 1:2	ts Selection	Bit						
		PMD	Parity S 0:Even 1:Odd	election Bit							
		PEN	Parity E 0:Off 1:On	inable Bit							
		LE0,1	00:7 bit 01:8 bit	s/character s/character s/character	gth Selection	n Bits					

# Figure 2-82. UxMOD Register

MSB 7	Reserved	SER	OER	FER	PER	RBF	TBE	тсм	LSB 0	Address: Access:	0032 <sub>16</sub> , 003A <sub>16</sub> B only		
		ТСМ		-Complete (			Empty) Flag		_	Reset:	03 <sub>16</sub>		
				n the transn ta in the tra									
		TBE		1:No data in the transmission register. TX Buffer Empty Flag									
1				0:Data in the TX Buffer.									
			1:No da	1:No data in the TX Buffer.									
		RBF		fer Full Flag									
				ta in the RX n the RX E									
		PER		Parity Error									
				ceive parity									
			1:Receiv	e parity erro	or.								
		FER		Framing Er									
				ceive framin e framing e									
		OER		Overrun Fla									
				ceive overru									
			1:Receiv	e overrun.									
		SER		Error Sum	Flag								
			0:No receive error. 1:Receive error.										
		Bit 7		i (Read as :	zero)								

# Figure 2-83. UxSTS Register

MSB 7	RTS3	RTS2	RTS1	RTSO Reserved Reserved Reserved Reserved Reserved Address: 003616, 003E16
	RTS3:0	0000	): No delay, l: RTS assert ): RTS assert	Delay Count 3:0 RTS asserts immediately upon receive operation completed. s 8 bit-time upon receive operation completed. s 16 bit-time upon receive operation completed. s 24 bit-time upon receive operation completed.
	Bit 3:0	-1111		s 112 bit-time upon receive operation completed. s 120 bit-time upon receive operation completed.



### 2.12.6 Transmit/Receive Format

### **Transmit Method**

### Setup

- Set the baud rate by writing a value from 0-255 into the UxBRG.
- Set the TIN to one, bit 2 of UxCON. This will reset the transmit status to a value of  $03_{16}$ .
- Select the interrupt source to either the TBE or the TCM by clearing or setting the TIS bit, bit 4.
- Set the data format and clock selection by writing the appropriate value to UxMOD.
- Set the TEN to one, bit 0 in the UxCON.

### Operation

- If no data is being shifted out of the Transmit Shift Register, the TCM Flag in UxSTS goes High and the data written to the Transmit Buffer Register is transferred to the Transmit Shift Register. The TBE flag is set High and TCM is signalling that the next byte of data can be written to the transmit buffer.
- Data from the Transmit Shift Register is transmitted one bit at a time beginning with the start bit and ending with the stop bit. Note that the LSB is transmitted first.
- If the TEN bit is cleared while data is still being transmitted, the transmitter will continue until the last bit is sent.
- When the last bit is transmitted, the TCM bit is set High. The transmitter is now ready for the next byte.

### **Receive Method**

### Set up

- Set the baud rate by writing a value from 0-255 into UxBGR.
- Set the RIN, bit 3 in the UxCON, to "1".
- Set the data format and the clock selection by using writing the appropriate value to UxMOD.
- Set the REN, bit 1 in the UxCON, to "1".

### Operation

- Input data received through the URXDx pin is read one bit at a time, LSB first, into the Receive Shift Register when the start bit is detected and the receiver is enabled.
- When the number of bits specified by the data format has been received and the stop bit is detected, the contents of the Receive Shift Register are transferred to the Receive Buffer Register and the Rx Buffer Full Flag is set High in the UxSTS, if a receive error has not occurred. The receive interrupt request is also generated at this time if a receive interrupt has not occurred. Also, at this time the error flags are checked and the receive interrupt request is generated.
- When the Receive Buffer Register is read, the Rx Buffer Full Flag is cleared, and the Receive Buffer Register is now ready for the next byte.

### 2.12.7 Interrupts

The transmit and receive interrupts are generated under the conditions described below. The generation of the receive interrupts differs when UART Address mode is enabled. The differences are described in "2.12.9 UART Address Mode".



### Transmit interrupts

The UART generates a Transmit Interrupt to the CPU core. The source of the Transmit Interrupt is selectable by setting TIS.

- If TIS = "0", the Transmit interrupt is generated when the transmit buffer register becomes empty (that is, when TBE flag set).
- If TIS = "1", The Transmit interrupt is generated after the last bit is sent out of the transmit shift register and no data has been written to the transmit buffer (that is, when TCM flag set).

### **Receive Interrupts**

The UART generates the Receive Buffer Full (RBF) and Receive Error interrupts to the CPU core when receiving.

- The RBF interrupt is generated when a receive operation completes and a receive error is not generated.
- The Receive Error (SER) interrupt is generated when a receive error sum, overrun, framing or parity error occurs.

# 2.12.8 Clear-to Send (CTS) and Request-to-Send (RTS) Signals

The UART, as a transmitter, recognizes the Clear-to-Send ( $\overline{\text{CTS}}$ ) input as a handshaking signal. As a receiver, the UART will generate the Request-to-Send ( $\overline{\text{RTS}}$ ) handshaking signal.

### Clear-to-Send (CTS) Input

When TEN is set and Tx buffer is loaded, the UART begins the transmission process when a  $\overline{\text{CTS}}$  is asserted (low input). After beginning a send operation, the UART does not stop sending until the transmission is completed, even if the  $\overline{\text{CTS}}$  is negated (high input). If TEN is cleared, the UART will not stop transmitting and the port pins will remain under the control of the UART until the end of the transmission.

### Request-to-Send (RTS) Output

The UART controls the  $\overline{\text{RTS}}$  output under the following conditions:

Assertion conditions (active low):

- Receive-enable (REN in Control Register) is set.
- Receive operation has completed during receiver being enabled.

The timing of the RTS assertion from the last frame's stop bit is programmable.(see 'RST control register' for detail)

Non-assertion conditions (inactive high):

- Falling edge of the start bit is detected during Receive-enable.
- Receive-enable (REN in Control Register) is cleared before receive operation is in progress.
- Hardware reset.
- Receiver of the UART is initialized (RIN is set).




Figure 2-85. CTS and RTS Timing Example

## 2.12.9 UART Address Mode

The UART address mode is intended for use in a multi-receiver environment where an address is sent before each message to designate which UART or UARTs are to wake-up and receive the message. An address is identified by the MSB of the incoming data byte being a "1". The bit is "0" for non-address data. UART address mode can be used in either 8-bit or 9-bit character length mode. The character length is chosen by writing the appropriate values to the UART Character Length Selection Bits (LE0,1).

UART address mode is enabled by setting the UART Address Mode Enable Bit (AME) to "1". When UART address mode is enabled, the MSB of a newly received byte of data (that is either 8 or 9 bits in length) is examined if a valid stop bit is detected and a parity error has not occurred (if parity is enabled). If the MSB is "1", then the receive buffer full interrupt and flag are set and AME is automatically cleared, disabling UART address mode. If the MSB is "0", then the receive buffer full interrupt is not set. However, the RBF flag is still set for this case. If a valid stop bit is not detected or a parity error has occurred, neither the receive buffer full flag nor interrupt is set and the MSB of the data is not examined. Instead, either the framing error or parity error flag is set, the error sum flag is set, and the error sum interrupt is set.

While in UART address mode, the generation of overrun errors is disabled after the first byte of data is received. Therefore, when non-address data is received without errors while in the UART address mode, it is not necessary to read the UART receive buffer prior to the reception of the next byte of data. Also, if a framing or parity error occurs while in UART address mode, it is not necessary to read the UART receive buffer prior to the reception of the next byte of read the UXSTS prior to the reception of the next byte of data. However, an overrun error will occur if an address byte is received and the UART receive buffer is not read before a new byte of data is received. This is the case because the UART address mode was automatically disabled when the address byte was received. Also, an overrun error will occur for the first byte received after UART address mode is enabled if the preceding byte received did not generate an error and the UART receive buffer was not read, or the preceding byte did generate an error and UXSTS was not read.

When the MSB is "1" and the UART address mode is automatically disabled, the UART reverts back to normal reception mode. In normal reception mode, the value of the MSB of each byte of received data has no effect on the setting of the receive buffer full interrupt or the determination of overrun errors.

# 2.13 Serial I/O

Address	Description	Acronym and Value at Reset
002A <sub>16</sub>	SIO shift register	SIOSHT=XX
002B <sub>16</sub>	SIO control register 1	SIOCON1=00
002C <sub>16</sub>	SIO control register 2	SIOCON2=00

Pin
is multiplexed with P80
is multiplexed with P81
is multiplexed with P82
is multiplexed with P83

The SIO uses the clock synchronous method (see Figure 2-86.).

- Transfer method: Half Duplex data transfer is available.
- Synchronous Clock
- Internal Clock (when serial I/O synchronous clock select bit is "1", internal clock source divided by 2, 4, 8, 16, 32, 64, 128, 256 can be selected). If bit 1 of SIO Control Register2 is "0", internal clock source =  $\Phi$ ; if bit 1 of SIO Control Register2 is "1", internal clock source = SCS-GCLK
- External Clock (when SIO synchronous clock select bit is "1", an external clock input from the SCLK pin is selected).

# 2.13.1 SIO Control Register

The Serial I/O Control Register controls the various SIO functions (see Figure 2-87.). All of this register's bits can be read from and written to by software. At reset, this register is cleared to  $00_{16}$ . The SIO Control Register determines whether the device's pins are used as ordinary I/O ports or as SIO function pins. This register also determines the transfer direction and transfer clock for serial data.

# 2.13.2 SIO Operation

An internal clock or an external clock can be selected as the synchronous clock. When the internal clock is chosen, dividers are built in to provide eight different clock selections. If an internal clock is selected, start of transfer is done by a write signal to the serial I/O register. After an 8-bit transfer is completed, the TxD pin enters a high-impedance state. If an external clock is selected, the contents of the serial I/O register continue to be shifted while the send/receive clock is being input. Therefore, the clock needs to be controlled by the external source. Also there is no TxD high impedance function after data is transferred.

Regardless of an internal or external clock, after an 8-bit transfer, the interrupt request bit is set. Figure 2-89. shows the timing for the serial I/O with the LSB-first option selected.

SIO can be operated in slave mode. In slave mode the SRDY pin becomes an input from a master. If SRDY is held High, the shift clock is inhibited, STXD is tri-stated, and shift count is reset. If SRDY is held Low, then the normal shift operation is performed.




Figure 2-86. Clock Synchronous SIO Block Diagram



MSB 7	OCHCont	SCSel	TDSel	RDYSel	PSel	ISCSel2	ISCSel1	ISCSel0	LSB 0	Address: Access:	
	]	ISCSel0-2	Internal 3	Synchronizat		Reset:	00 <sub>16</sub>				
			000: Internal Clock divided by 2.								
					divided by ·						
					divided by						
					divided by						
					divided by						
					divided by divided by						
					divided by 1						
	1	PSel		Selection 1	•	250					
			0: I/O P								
			1: TxD output, SCLK function								
	1	RDYSel	SRDY O								
			0: I/O Port.								
			1: SRDY	signal							
	J	RDSel	Transfer	Direction S	elect Bit						
			0: LSB 1								
			1: MSB								
	1	SCSel			k Select Bi	t					
			0: Extern								
			1: Internal Clock.								
	(	OCHCont	TxD Output Channel Control Bit 0: CMOS output.								
			I: N-Cha	innei open	drain output	•					

Figure 2-87. SIO Control Register 1




Figure 2-88. SIO Control Register 2




Figure 2-89. Normal Mode SIO Function Timing (with LSB-First selected)

# 2.14 Special Count Source Generator

Address	Description	Code
002D <sub>16</sub>	Special Count Source Generator1	SCSG1=FF
002E <sub>16</sub>	Special Count Source Generator2	SCSG2=FF
002F <sub>16</sub>	Special Count Source mode register	SCSM=00

This device has a built-in special count source generator. It consists of two 8-bit timers: SCSG1, and SCSG2 (see Figure 2-90.) The contents of the timer latch, corresponding to each timer, determine the divide ratio. The timers can be written to at any time. The output of the special count source generator can be a clock source for Timer X, SIO and the two UARTs.




Figure 2-90. SCSG Block Diagram

# 2.14.1 SCSG Operation

The SCSG1 and SCSG2 are both down count timers. When the count of a timer reaches  $00_{16}$ , an underflow occurs at the next count pulse and the contents of the corresponding timer reload latch are loaded into the timer. For the count operation for SCSG1 with the Data Write Mode set to write to the latch only see (Figure 2-91.).

A memory map and the initial values after reset of the timers and timer reload latches are detailed above. The divide ratio of each timer is given by 1/(n + 1), where *n* is the value written to the timer. The output of the first timer (SCSG1) is effectively ANDed with the original clock ( $\Phi$ ) to provide a count source for the second timer (SCSG2). This results in a count source of n/(n + 1) being fed to SCSG2.

The output of the SCSG is a clock, SCSGCLK. The frequency is calculated as follows:

 $SCSGCLK = \Phi \cdot \frac{SCSG1}{SCSG1+1} \cdot \frac{1}{SCSG2+1}$  where SCSG1 is the value written to SCSG1 and SCSG2 is the value written to SCSG2.






Figure 2-91. Timer Count Operation for SCSG1

## 2.14.2 SCSG Description

### 2.14.2.1 SCSG1

SCSG1 is an 8-bit timer that has an 8-bit reload latch, and is a normal count down timer.

### Write Method

When writing to the timer, the data is placed in the SCSG1 reload latch. At this point, if the SCSG1 Data Write Control Bit (SCSGM0) is "0", the value in the SCSG1 reload latch is also loaded in SCSG1. If SCSGM0 is "1", the data in the SCSG1 reload latch is loaded in SCSG1 after SCSG1 underflows.

### SCSG1 Count Stop Control

If the SCSG1 Count Stop Bit (SCSGM1) (bit 1 of the SCSGM Register) is set High, SCSG1 stops counting. This allows  $\Phi$  to bypass SCSG1 and act as the clock source for SCSG2. If the SCSGCLK Output Control Bit (SCSGM3) is cleared to "0", SCSGCLK is disabled and SCSG1 stops counting (see Figure 2-92.).

### 2.14.2.2 SCSG2

SCSG2 is an 8-bit timer that has an 8-bit reload latch, and is a normal count down timer.

### Write Method

When writing to the timer, the data is placed in the SCSG2 reload latch. At this point, if the SCSG2 Data Write Control Bit (SCSGM2) is Low, the value in the SCSG2 reload latch is also loaded in SCSG2. If SCSGM2 is High, the data in the SCSG2 reload latch is loaded in SCSG2 after SCSG2 underflows.

MSB 7	Reserved	Reserved	Reserved	Reserved	SCSGM3	SCSGM2	SCSGM1	SCSGM0	LSB 0	Address: Access:	
		SCSGM0	0: Wr	Data Write ite data in la ite data in la	atch and tin	• •			-	Reset:	00 <sub>16</sub>
		SCSGM1	0: Co	Count Stop ant start ant stop	Bit (Bit 1)						
		SCSGM2	0: Wr	SCSG2 Data Write Control Bit (Bit 2) 0: Write data in latch and timer 1: Write data in latch only							
		SCSGM3	0: SC	LK Output ( SGCLK outp SGCLK outp	out disabled	(Bit 3) (SCSG1 and	1 SCSG2 of	ff)			
		SCSGM7-4	Not use	d (zero whe	n read)						



#### SCSG2 Count Stop Control

If the SCSGCLK Output Control Bit (SCSGM3) is cleared to "0", SCSGCLK is disabled and SCSG2 stops counting.

SCSG2 Output (SCSGCLK)

The output signal SCSGCLK (output to the UART and Timer blocks) is controlled by SCSGM3. When the SCSGCLK Output Control Bit (SCSGM3) is cleared to "0", SCSGCLK is disabled.

# 2.15 Oscillator Circuit

### 2.15.1 Description

An on-chip oscillator provides the system and peripheral clocks as well as the USB clock necessary for operation. This oscillator circuit is comprised of amplifiers that provide the gain necessary for oscillation, oscillation control logic, a frequency synthesizer, and buffering of the clock signals. A block diagram of the oscillator circuit is shown in Figure 2-94. The following external clock inputs are supported:

- A Ceramic resonator or quartz crystal oscillator of up to 48 MHz, connected to the X<sub>in</sub> and X<sub>out</sub> pins.
- An external clock signal of up to 48 MHz, connected to the  $X_{in}$  pin.
- A Ceramic resonator or quartz crystal oscillator of 32.768 kHz, connected to the XC<sub>in</sub> and XC<sub>out</sub> pins.
- An external clock signal of up to 5.12 MHz, connected to the XC<sub>in</sub> pin.

The frequency synthesizer can be used to generate a 48MHz clock signal ( $f_{USB}$ ) needed by the USB block and clock  $f_{SYN}$ , which can be chosen as the source for the system and peripheral clocks. Both  $f_{USB}$  and  $f_{SYN}$  are phase-locked frequency multiples of the frequency synthesizer input. The inputs to the frequency synthesizer can be either  $X_{in}$  or  $XC_{in}$ .

One of three clock signals can be chosen as the source for the system and peripheral clocks;  $f_{XIN}/2$ ,  $f_{XIN}$ ,  $f_{XCIN}$ , or  $f_{SYN}$ . The selection is based on the values of bits CPMA6, CPMA7 and CCR7. The default source after reset is  $f_{XIN}/2$ .

The default source for the system and peripheral clocks is  $f_{XIN}/2$ . If  $f_{XIN} = 24$ MHz, then the CPU will be running at  $\Phi = 6$ MHz (low frequency mode.) For the CPU to run in high frequency mode, i.e., source of clock =  $f_{XIN}$ , write a "1" to bit 7 of the clock control register.



MSB 7	CCR7	CCR6	CCR5	CCR4	Reserved	Reserved	Reserved	Reserved LSB 0	Address: Access:	001F <sub>16</sub> R/W
		CCR7:	0: f <sub>XI</sub>		i for the syst				Reset:	00 <sub>16</sub>
	1: f <sub>XIN</sub> is used for the system clock source when CMPA7:6-00 CCR6: X <sub>OUT</sub> Oscillation Drive Disable bit 0: X <sub>OUT</sub> oscillation drive is enabled (when X <sub>in</sub> oscillation is enabled). 1: X <sub>OUT</sub> oscillation drive is disabled.									
	CCR5: X <sub>COUT</sub> Oscillation Drive Disable Bit O: X <sub>COUT</sub> oscillation drive is enabled (when XC <sub>in</sub> oscillation is enable 1: X <sub>COUT</sub> oscillation drive is disabled.									
		CCR4:	0: 48N	AHz USB	zer Bypass clock is from clock is from			izer.		

Figure 2-93. Clock Control Register

The drive strength of the  $X_{out}$  and  $XC_{out}$  inverting amplifier can be controlled by bits CPMB7 and CPMA3, respectively. High drive is the default at reset or after executing a STP instruction and must be chosen whenever restarting  $X_{in}$  or  $XC_{in}$  oscillation if a ceramic or crystal oscillator is used. When oscillation has been established, low drive can be selected to reduce power consumption. If an external clock signal is input to  $X_{in}$  or  $XC_{in}$ , the inverting amplifiers can be disabled by means of the CCR6 and CCR7 bits, respectively, in order to reduce power consumption.

There is an option to bypass the frequency synthesizer and use a 48MHz crystal on  $X_{in}$  -  $X_{out}$  to provide  $f_{USB}$ . This can be done by writing "1" to CCR4. Note that, in this mode, CCR7 must be set Low.






Figure 2-94. Clock Block Diagram



# 2.15.2 Frequency Synthesizer Circuit

The Frequency Synthesizer Circuit generates a 48MHz clock needed by the USB block and a clock  $f_{SYN}$  that are both a multiple of the external input reference clock  $f_{IN}$ . A block diagram of the circuit is shown in Figure 2-95.




Figure 2-95. Frequency Synthesizer Circuit

The frequency synthesizer consists of a prescaler, frequency multiplier macro, a frequency divider macro, and four registers, namely FSM1, FSM2, FSC and FSD. Two multiply registers (FSM1, FSM2) control the frequency multiply amount. Clock  $f_{IN}$  is prescaled using FSM2 to generate  $f_{PIN}$ .  $f_{PIN}$  is multiplied using FSM1 to generate an  $f_{VCO}$  clock that is then divided using FSD to produce the clock  $f_{SYN}$ . The  $f_{VCO}$  clock is optimized for 48 MHz operation and is buffered and sent out of the frequency synthesizer block as signal  $f_{USB}$ . This signal is used by the USB block.

Clock  $f_{PIN}$  is a divided down version of clock  $f_{IN}$ , which can be either  $f_{XIN}$  or  $f_{XCIN}$ . The default clock after reset is  $f_{XIN}$ . The relationship between  $f_{PIN}$  and the clock input to the prescaler ( $f_{IN}$ ) is as follows:

•  $f_{PIN} = f_{IN} / 2(n+1)$  where n is a decimal number between 0 and 254 (TBD). Setting FSM2 to 255 disables the prescaler and  $f_{PIN} = f_{IN}$ .

MSB 7 Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	LSB 0	Address: 006E <sub>16</sub> Access: W/R
			FSN	<b>M</b> 2	fI				Reset: FF <sub>16</sub>
	f <sub>PIN</sub>		Dec(n)	Hex(n)	1	N			
	24 MHz 255 FF 24.00 MHz		MHz						
	1 MI	łz	11	0C	24.00	MHz			
	2 MI	łz	5	05	24.00	MHz			
	3 MI	łz	3	03	24.00	MHz			
	6 MI	łz	1	01	24.00	MHz			
	12 M		0	00	24.00	MHz			
		f <sub>IN</sub>	(2(n+1) = 1)	f <sub>PIN</sub>					

Figure 2-96. Frequency Synthesizer Multiply Control Register FSM2



MSB 7	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	LSB 0	Address: 006D <sub>16</sub> Access: W/R
	Г	f <sub>PIN</sub>	Decimal	<i>(n</i> )	He	x	f <sub>VCO</sub>			Reset: FF <sub>16</sub>
		*PIN	Decimar	F F	SM2	FSM1	-100			
	Г	320 kHz	74		0	4A	48.00 MI	Ηz		х. х.
	Γ	2 MHz	11		0	0B	48.00 MI	Ηz		
	Γ	4 MHz	5		0	05	48.00 MI	Ηz		
	· F	6 MHz	3		0	03	48.00 MI	Ηz		
	Γ	12 MHz	1		0	01	48.00 MI	Ηz		
	ſ	24 MHz	0		0	00	48.00 MI	Ηz		
			f <sub>VC</sub>	$\frac{2}{(n+1)} =$	f <sub>PIN</sub>					

Figure 2-97. Frequency Synthesizer Multiply Control register FSM1

MSB 7	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	10	Address: Access:	••
		f <sub>vco</sub>		FSD (m)	Decim	al	fsyn	]	1	Reset:	FF <sub>16</sub>
		48.00 N	1Hz	00	00	24	.00 MHz				
		48.00 N	1Hz	7F	127	18	7.50 kHz				
			fvc	0/2(m+1) =	f <sub>SYN</sub>			-			

Figure 2-98. Frequency Synthesizer Divide Register

The relationship between  $f_{PIN}$ ,  $f_{VCO}$ , and  $f_{SYN}$  is as follows:

•  $f_{VCO} = f_{PIN} \times 2(n+1)$  where n is the decimal equivalent of the value loaded in FSM2,FSM1.

Note: n must be chosen such that  $f_{VCO}$  equals 48 MHz.

•  $f_{SYN} = f_{VCO} / 2(m+1)$  where m is the decimal equivalent of the value loaded in FSD

Note: Setting m = 255 disables the divider and negates  $f_{SYN}$ .

The FSC0 bit in the FSC Control Register enables the frequency synthesizer block. When disabled (FSC0 = zero),  $f_{VC0}$  is held at either a high or low state. When the frequency synthesizer control bit is active (FSC0 = one), a lock status (LS = one) indicates that  $f_{SYN}$  and  $f_{VC0}$  are the correct frequency. The LS and FSC0 control bits in the FSC Control register are shown in Figure 2-99.

When using the frequency synthesizer, a low-pass filter must be connected to the LPF pin.



MSB 7	LS	Bit 6	Bit 5	Reserved	Bit 3	VCO1	VCO0	FSCO	] 0	Address: 000 Access: W/ Reset: 60	/R
		FSC	20	Frequency Sy 0: Disabled 1: Enabled		able Bit				Reset. 00	16
		VC	01,0	Frequency Ga 00: TBD 01: TBD 10: TBD 11: TBD	ain Control	Bits					
		Bit		Frequency Sy 0: X <sub>in</sub> 1: XC <sub>in</sub>	nthesizer inp	out selector					
			4> 5 6,5>	Not used (A LPF Gain C 00: DO NC 01: Valid in 10: Valid in 11: During	Control Bits OT USE h-lock state						
		LS		Lock Status 0: Unlocked 1: Locked	Bit						

Figure 2-99. Frequency Synthesizer Control Register

# 2.16 Low Power Modes

This device has two low-power dissipation modes:

- Stop
- Wait.

## 2.16.1 Stop Mode

Use of the stop mode allows the microcomputer to be placed in a state where no internal excitation of the circuitry is taking place, thus resulting in extremely low power dissipation. The microcomputer enters the stop mode when the STP instruction is executed. The internal state of the microcomputer after execution of the STP instruction is as follows:

- All internal oscillation stops with P2 and P2PER held High and P1 and P1PER held Low.
- Timer 1 and Timer 2 are loaded with  $FF_{16}$  and  $01_{16}$  respectively.
- The count source for Timer 1 is set to  $\Phi/8$  and the count source for Timer 2 is set to Timer 1 underflow.

Oscillation is restarted (for example, all clocks other than P1 and P2 begin to oscillate) when a reset or an external interrupt is received. The interrupt control bit of the interrupt used to release the stop mode must be set High and the I flag set Low prior to the execution of the STP instruction. To allow the oscillation source time to stabilize, the oscillation source is connected as the clock source for the wake-up timer (Timer 1 and Timer 2 cascaded). When Timer 2 underflows, the system clocks P1 and P2 are restarted and the microcomputer services the interrupt that caused the return from the stop state. It then services any other enabled interrupts that occurred, in the order of their respective priorities, and returns to its state prior to the execution of the STP instruction. The timing for the STP instruction is shown in Figure 2-100.






Figure 2-100. STP Cycle Timing Diagram

# 2.16.2 Wait Mode

Use of the wait mode allows the microcomputer to be placed in a state where excitation of the CPU is stopped, but the clocks to the peripherals continue to oscillate. This mode provides lower power dissipation during the idle periods and quick wake-up time. The microcomputer enters the wait mode when the WIT instruction is executed. After the instruction execution, P2 is held High and P1 is held Low.

Returning from wait mode is accomplished just as it is when returning from stop mode, with the exception that you need not provide time for the oscillator to stabilize, because the oscillation never stopped. Because P1PER and P2PER continue to oscillate in the wait mode, any peripheral interrupt can be used to bring the microcomputer out of the wait mode. The timing for the WIT instruction is shown in Figure 2-101.






Figure 2-101. WIT Cycle Timing Diagram

# 2.17 Reset

This device is reset if the RESET pin is held Low for a minimum of  $2\mu$ s while the supply voltage is between 4.5 and 5.5Volts. When the RESET pin returns High, the reset sequence commences (see Figure 2-102.) To allow the oscillation source the time to stabilize a delay is generated by the countdown of Timer 1 and Timer 2 cascaded with FF<sub>16</sub> loaded in Timer 1 and 01<sub>16</sub> loaded in Timer 2. After the reset sequence completes, program execution begins at the address whose high-order byte is the contents of address FFFA<sub>16</sub> and whose low-order byte is the contents of address FFFB<sub>16</sub>.




Figure 2-102. Internal Processing Sequence after RESET

# 2.18 Key-On Wake-Up

This device contains a key-on wake-up interrupt function. The key-on wake-up interrupt function is one way of returning from a power-down state caused by the STP or WIT instructions. This interrupt is generated by applying Low level to any pin of Port 2. If a key matrix is connected as shown in Figure 2-103., the microcomputer can be returned to a normal state by pressing any one of the keys.




Figure 2-103. Port 2 with Key-ON Wake-Up Function



PRELIMINARY

MITSUBISHI SEMICONDUCTOR AMERICA, INC.

# Chapter 3

# Electrical Characteristics

3.2	Recommended Operating	97
3.1	Absolute Maximum Rating9	97

3.3 Electrical Characteristics ......99





# 3 Electrical Characteristics

# 3.1 Absolute Maximum Rating

### Table 3-1. Absolute Maximum Rating

Symbol	Parameter	Conditions	Limits	Unit
V <sub>cc</sub>	Power Supply		-0.3 to 7.0	v
Vi	Input Voltage P0, P1, P2, P3, P4, P5, P6, P7, P8		-0.3 to Vcc + 0.3	v
Vi	Input Voltage RESET, X <sub>in</sub> , XC <sub>in</sub>	Values are with respect to	-0.3 to Vcc + 0.3	v
Vi	Input Voltage CNVSS	$V_{ss}$ , output transistors are in off state.	-0.3 to 13	v
Vo	Output Voltage P0, P1, P2, P3, P4, P5, P6, P7, P8, X <sub>out</sub> , XC <sub>out</sub>		-0.3 to Vcc + 0.3	SV
Pd	Power Dissipation	$Ta = 25^{\circ}C$	750	mW
T <sub>opr</sub>	Operating Temperature		-20 to +85°C	°C
T <sub>stg</sub>	Storage Temperature		-40 to +125°C	°c

# 3.2 Recommended Operating conditions

Table 3-2. Recommended Operating Conditions (Vcc = 4.5 to 5.5V, Vss = 0V, Ta = -20 to 85°C, unless otherwise noted)

Sumbol	Parameter			Limits		Unit	
Symbol	rarameter		Min.	Min. Typ. Max.		Cint	
V <sub>cc</sub>	Supply voltage		4.5	5	5.5	v	
V <sub>ss</sub>	Supply voltage			0		v	
V <sub>ih</sub>	H input voltage	RESET, X <sub>in</sub> , XC <sub>in</sub> , CNVSS	0.8Vcc		Vcc	v	
V <sub>ih</sub>	H input voltage	P0, P1, P2, P3, P4, P5, P6, P7, P8	0.8Vcc		Vcc	v	
$\mathbf{v}_{\mathbf{il}}$	L input voltage	P0, P1, P2, P3,P 4, P5, P6, P7, P8	0		0.2Vcc	v	
V <sub>il</sub>	L input voltage	RESET, X <sub>in</sub> , XC <sub>in</sub> , CNVSS	0		0.2Vcc	v	
I <sub>ol</sub> (peak)	L peak output current Note 1	P0,P1, P2, P3, P4, P5, P6, P7, P8			10	mA	
I <sub>ol</sub> (avg)	L average output current Note 2	P0, P1, P2, P3, P4, P5, P6, P7, P8			5	mA	
I <sub>oh</sub> (peak)	H peak output current Note 1	P0, P1, P2, P3, P4, P5, P6, P7, P8			-10	mA	
I <sub>oh</sub> (avg)	H average output current Note 2	P0, P1, P2, P3, P4, P5, P6, P7, P8			-5	mA	



ΣI <sub>ol</sub> (peak	L total peak output current Note 3	P0,P 1, P2, P3, P4, P5, P6, P7, P8			80	mA
ΣI <sub>ol</sub> (avg)	L total average output current Note 4	P0, P1, P2, P3, P4, P5, P6, P7, P8			40	mA
ΣI <sub>oh</sub> (peak)	H total peak output current Note 3	P0, P1, P2, P3, P4, P5, P6, P7, P8		•	-80	mA
Shal	Descentar		Limits			Unit
Symbol	Parameter	т. т.	Min.	Typ.	Max.	Unit
ΣI <sub>oh</sub> (avg)	H total average output current Note 4	P0, P1, P2, P3, P4, P5, P6, P7, P8			-40	mA
f(CNTR0)	TimerX - input frequency Note 5				2.6	MHz
f(CNTR1)	TimerY - input frequency Note 5				2.6	MHz
f(X <sub>in</sub> )	Clock frequency Note 5				48	MHz
f(XC <sub>in</sub> )	Clock frequency Note 5			TBD		MHz

### Table 3-2. Recommended Operating Conditions (Vcc = 4.5 to 5.5V, Vss = 0V, Ta = -20 to 85°C, unless otherwise noted)

Note 1. The peak output current is the peak current flowing through any pin of the listed ports. Note 2. The average output current is an average current value measured over 100ms.

Note 3. The total peak output current is the peak current flowing through all pins of the listed ports.

Note 4. The total average output current is an average value measured over 100ms.

Note 5. The oscillation frequency has a 50% duty cycle.

# 3.3 Electrical Characteristics

Same bal		Barrow etc.	Test Canditions	Limits			
Symbol		Parameter	Test Conditions	Min	Тур.	Max	Unit
Voh	H output current	P0, P1, P2,P3, P4,P5, P6, P7, P8	Ioh = -10mA	V <sub>cc</sub> - 2.0			v
Vol	L output current	P0, P1, P2, P3, P4, P5, P6, P7, P8	Iol = -10mA			2.0	v
		CNTR0, CNTR1, INT0, INT1			0.5		v
Vt + ~Vt-	Hysteresis	URXD1, URXD2 (SCLK), CTS2 (SRXD), SRDY, CTS1, CNTR0, CNTR1, INT0, INT1	· · ·		0.5		v
		RESET			0.5		v
		P0, P1, P2, P3, P4, P5, P6, P7, P8	V <sub>i</sub> =V <sub>cc</sub>			5	μA
T:L		CNVSS, RESET				5	μA
Iih	H input current	X <sub>in</sub>			4		μA
		XC <sub>in</sub>			4		μA
		P0, P1, P3, P4, P5, P6, P7, P8	$V_i = V_{ss}$			-5	μA
			$V_i = V_{ss}$ (Pullups off)			-5	μA
		P2	$V_{cc} = 5V, V_i = V_{ss}$ (Pullups on)		-70		μA
Iil L inp	L input current	RESET, CNVSS				-5	μA
		X <sub>in</sub>	$V_i = V_{ss}$		-4		μА
		XC <sub>in</sub>			-4		μΑ
Vram	RAM retention voltage	· · · · · · · · · · · · · · · · · · ·	with stopped clock	2.0		5.5	v
			$\Phi = 12$ MHz, $V_{cc} = 5$ V, USB operating, frequency synthesizer on		150		mA
		Normal Mode	$\Phi = 12$ MHz, $V_{cc} = 5$ V, USB suspend, frequency synthesizer on		TBD		mA
	Supply current		$\Phi = 12$ MHz, $V_{cc} = 5$ V, USB suspend, frequency synthesizer off		TBD		mA
Icc	(Output transistors are in off state)		$\Phi$ = 12MHz, WIT mode, V <sub>cc</sub> = 5V, USB operating, frequency synthesizer on		TBD		mA
		Wait Mode	$\Phi$ = 12MHz, WIT mode, V <sub>cc</sub> = 5V, USB suspend, frequency synthesizer on		TBD		mA
			$\Phi$ = 12MHz, WIT mode, V <sub>cc</sub> = 5V, USB suspend, frequency synthesizer off		TBD		mA
		Stop Mode	$T_a = 25^{\circ}C, V_{cc} = 5V$		0.1	1	μA
			$T_a = 85^{\circ}C, V_{cc} = 5V$			10	μA

Table 3-3. Electrical Characteristics (V<sub>cc</sub> = 4.5 to 5.5V, V<sub>ss</sub> = 0V, Ta = -20 to 85°C, unless otherwise noted)

Symbol	Parameter			Unit	
Symbol	r al ametei	Min.	Typ.	Max.	Ome
t <sub>su(S-R)</sub>	S Set-up Time		15		ns
t <sub>su(S-W)</sub>	S Set-up Time		15		ns
t <sub>h(R-S)</sub>	S Hold Time		10		ns
t <sub>h(W-S)</sub>	S Hold Time		10		ns
t <sub>su(A-R)</sub>	A0 Set-up Time		15		ns
t <sub>su(A-W)</sub>	A0 Set-up Time		15		ns
t <sub>h(R-A)</sub>	A0 Hold Time		10		ns
t <sub>h(W-A)</sub>	A0 Hold Time		10		ns
t <sub>w(R)</sub>	Read Pulse Width		60		ns
t <sub>w(W)</sub>	Write Pulse Width		60		ns
t <sub>su(D-W)</sub>	Date Input Set-up Time before Write		30		ns
t <sub>h(W-D)</sub>	Date Input Hold Time after Write		10		ns
t <sub>a(R-D)</sub>	Data Output Enable Time after Read		·40		ns
t <sub>v(R-D)</sub>	Data Output Disable Time after Read		30		ns
tplh(R-OBF)	OBF Output Transmission Time after Read		50		ns
t <sub>plh(W-IBF)</sub>	IBF Output Transmission Time after Write		50		ns

Table 3-4. Master CPU Bus Interface Timing (R and W Separation Type Mode)

Table 3-5. Master CPU Bus Interface Timing (R/W Type Mode)

Symbol	Parameter			Unit	
Symbol	r ar ameter	Min.	Тур.	Max.	Unit
t <sub>su(S-E)</sub>	S Set-up Time		15		ns
t <sub>h(E-S)</sub>	S Hold Time		10		ns
t <sub>su(A-E)</sub>	A0 Set-up Time		15		ns
t <sub>h(E-A)</sub>	A0 Hold Time		10		ns
t <sub>su(RW-E)</sub>	R/W Set-up Time		20		ns
t <sub>h(E-RW)</sub>	R/W Hold Time		15		ns
t <sub>w(E)</sub>	Enable pulse width	1	60		ns
t <sub>w(E-E)</sub>	Enable pulse interval		60		ns
t <sub>su(D-E)</sub>	Date Input Set-up Time before Write	1	60	[	ns
t <sub>h(E-D)</sub>	Date Input Hold Time after Write		10		ns
t <sub>a(E-D)</sub>	Data Output Enable Time after Read	T	40	Γ	ns
t <sub>v(E-D)</sub>	Data Output Disable Time after Read		30		ns
<sup>t</sup> plh(E-OBF)	OBF Output Transmission Time after $\overline{E}$ inactive		50		ns
t <sub>plh(E-IBF)</sub>	IBF Output Transmission Time after E inactive		50		ns

Note: The timing information listed above is NOT derived from the device characterization, it is for reference only.







Figure 3-104. Master CPU Bus Interface RD and WR Separation Type



# Figure 3-105. Master CPU Bus Interface R/W Type



MITSUBISHI SEMICONDUCTOR AMERICA, INC.

# PRELIMINARY



# **Application Notes**

4.1	DMAC	105
4.2	UART	106
4.3	Timer	106
	Frequency Synthesizer	107

### M37640E8-XXXF Preliminary Specification





# 4 Application Notes

# 4.1 DMAC

# 4.1.1 Programming

The following Programming notes should be adhered to for correct DMA operation:

- When using the software trigger to initiate a transfer request and the hardware requests are enabled (for example, RSD is zero), the user should follow the sequence given below:
- Disable the hardware requests by setting RSD to one.
- Trigger the software request and re-enable the hardware requests at the same time (for example, using the same assembly instruction) by writing a zero to RSD and a one to DSWT.

# 4.1.2 Application

The following is an example of how to set up the DMAC for interfacing with a peripheral block. In this case data is being transferred by the DMAC from the UART receive buffer to user RAM.

- Write  $08_{16}$  to DMAM1 so that after each transfer the destination register will be decrements by one and the source register will remain unchanged.
- Write  $00_{16}$  to the low-order byte of the destination register (DMADL) and  $03_{16}$  to the high-order byte of the destination register (DMADH) so that the data received by the UART is placed in page three of the user RAM starting from address  $0300_{16}$ .
- Write  $3C_{16}$  to the low-order byte of the source register (DMASL) and  $00_{16}$  to the high-order byte of the source register (DMASH) so that the DMA reads from address  $003C_{16}$ , which is the low-order byte of the UART receive buffer.
- Write to the transfer count register (DMAC) with an 8-bit value that corresponds to the number of transfers to occur before flag CRUF and the DMA interrupt are set.
- Set the DMA transfer initiating source to the UART receive interrupt by writing  $00_{16}$  to DMAM2.
- Place the UART in the desired configuration for data reception by writing to the UART control (UCON), UART mode (UMOD), and UART baud rate (UBRG) registers.
- Disable the UART receive interrupt from being serviced by the CPU by clearing to a zero bit 4 of interrupt control register A (ICONA).
- Enable the DMA interrupt by setting bit 3 of ICONA to one.
- Enable the DMA controller and reset the initiating source sample latch by writing  $C8_{16}$  to DMAM1.

The DMA controller will transfer one byte of data from the UART receive buffer to third page user RAM each time that the UART receive interrupt is set. Because the destination register is incremented by one after each transfer, third page user RAM is contiguously filled with received data.

The transfer count register is decrements by one after each transfer. When it underflows, flag CRUF and the DMA interrupt are set. In the DMA service routine, the user can either write new values to the source, destination, and transfer count registers, or leave these registers untouched. If they are left



untouched, then they contain the previously written values that were reloaded when the transfer count register underflowed. This would result in the previously transferred UART data in third page user RAM being overwritten with newly received UART data.

# **4.2 UART**

# 4.2.1 Application

• 7 bit operation:

When 7 bit data format is used, bit 7 of the transmit buffer register 1 is ignored. The transmit buffer register 2 does not affect the 7 or 8 bit format.

• 9 bit operation:

The upper transmit/receive buffer register is a single bit register (bit 0). Writing to the upper bits in these registers has no affect. When reading the register the upper 7 bits are zero.

Note: The value in UBRG is not affected by a reset.

# 4.3 Timer

### 4.3.1 Usage

- For Timer X, if CNTR0 is read while Pulse Output mode is being used, the value returned is the pulse output signal fed from the timer to the port.
- For Timer Y, if CNTR1 is read while Pulse Output mode is being used, the value returned is the pulse output signal fed from the timer to the port.
- For Timer 1, if T<sub>out</sub> is read while Pulse Output mode is being used, the value returned is the pulse output signal fed from the timer to the port.

Timer	Selection Bit	Initial Output Value
Timer Y	CNTR 1 Polarity Select Bit (TXM6)	0: Logic H 1: Logic L
Timer X	CNTR0 Polarity Select Bit (TXM6)	0: Logic H 1: Logic L
Timer 1	T <sub>out</sub> Output Active Edge Selection Bit (T123M5)	0: Logic H 1: Logic L

Table 4-1.

# 4.4 Frequency Synthesizer Interface

All passive components should be in close proximity to pin 86 ( $X_{out}$ /LPF). The recommended values are as follows:

	40 MHz			20 MHz	
R=1000 Ω	1/8 watt	10%	R=1000 Ω	1/8 watt	10%
C2=640 pf	5 V	10%	C2=0.1µf	5 V	10%
C1=0.1 µf	5 V	10%	C1=1.0 µf	5 V	10%

**Table 4-2. Recommended Values** 

See Figure 4-1 for a schematic of the LPF.




Figure 4-1. LPF Filter Schematic

Analog  $V_{ss}$  and Analog  $V_{dd}$ , pins 89 and 88 should have isolated connectors to the digital  $V_{ss}$  and  $V_{dd}$  ground planes. Figure 4-2 illustrates the power supply isolation. Depending on the card noise, the R=0 may have to change.




Figure 4-2. Power Supply Isolation

# MITSUBISHI ELECTRONICS AMERICA, INC. ELECTRONIC DEVICE GROUP

#### **Direct Sales Offices**

Northwest

Mitsubishi Electronics America, Inc. 1070 East Arques Avenue Sunnyvale, CA 94086 Phone: (408) 730-5900 FAX: (408)737-1129

Mitsubishi Electronics America, Inc. 16101 SW 72nd Avenue, Suite 140 Portland, OR 97224 Phone: (503) 968-2727 FAX: (503) 968-2525

#### Southwest

**Mitsubishi Electronics America, Inc.** 1070 East Arques Avenue Sunnyvale, CA 94086 **Phone: (408) 730-5900** FAX: (408)737-1129

### Rocky Mountain

Mitsubishi Electronics America, Inc. 1113 Spruce Street, Suite 503 Boulder, CO 80302 Phone: (303) 546-6300 FAX: (303)546-6242

#### North Central

Mitsubishi Electronics America, Inc. 9800 Bren Road East, Suite 243 Minnetonka, MN 55343-9671 Phone: (612) 938-7779 FAX: (612)938-5125

#### South Central

Mitsubishi Electronics America, Inc. 9000 Royal Lane Irving, TX 75063 Phone: (214) 929-0046 FAX: (214)929-5363

Mitsubishi Electronics America, Inc. 8310 Capital of Texas Hwy North Suite 260 Austin, TX 78731 Phone: (512) 346-4200 FAX:(512)346-4434

Mitsubishi Electronics America, Inc. 20405 SH249, Suite 170 Houston, TX 77070 Phone: 713-320-5959 FAX: 713-320-5960

### Northeast

Mitsubishi Electronics America, Inc. 200 Unicorn Park Drive Woburn, MA 01801 Phone: (617) 937-4300 FAX: (617) 938-1075

Mitsubishi Electronics America, Inc. 300 Westage Business Ctr, Suite 355 Fishkill, NY 12524 Phone: (914) 896-0896 FAX: (914) 896-8639

#### Mid-Atlantic

Mitsubishi Electronics America, Inc. 800 Cottontail Lane Somerset, NJ 08873 Phone: (908) 469-8833 FAX: (908) 469-1909

### South Atlantic

Mitsubishi Electronics America, Inc. 2500 Gateway Center Blvd., Suite 500 Cary, NC 27560 Phone: (919) 460-6404 FAX: (919) 460-6205

### Southeast

Mitsubishi Electronics America, Inc. 3100 Avalon Ridge, Suite 200 Norcross, GA 30071 Phone: (770) 613-5852 FAX: (770) 662-5208

#### @1997 Mitsubishi Semiconductors Inc.

Mitsubishi Semiconductor America is a wholly owned subsidiary of Mitsubishi Electric Corporation and is a member of the Mitsubishi Electric America, Inc. group companies.

Information supplied by Mitsubishi Semiconductor America Inc. is believed to be accurate and reliable, but Mitsubishi Semiconductors, Inc. assumes no responsibility for any errors that may appear in this publication. Mitsubishi Semiconductor America, Inc reserves the right, without notice, to make changes in device design or specifications. Product subject to availability.

### Authorized Canadian Distributors

#### Toronto, Ottawa, Belleville and Eastern Canada

Mitsubishi Electronics America, Inc. 4299 14th Avenue Markham, Ontario, Canada L3R 0J2 Phone: (905) 475-7728 FAX: (905)475-1918

Mitsubishi Electronics America, Inc. 340 March Road, Suite 300 Kanata, Ontario, Canada K2K 2B4 Phone: (613) 591-3348 FAX: (613)591-3948

#### Calgary and Western Canada

Mitsubishi Electronics America, Inc. Airway Park Towers 2431 37th Ave. North East, Suite 230 Calgary, Alberta, Canada T2E 6Y7 Phone: (403) 291-2100 FAX: (403)291-1563

Mitsubishi Electronics America, Inc. Electronic Device Group Headquarters: 1050 East Arques Avenue Sunnyvale, CA 940)16 Phone; (40)1)730-5900 FAX; (40)1) 732-9382

