

# MITSUBISHI 1990 SEMICONDUCTORS 1990

DIGITAL ASSP





All values shown in this catalogue are subject to change for product improvement.

The information, diagrams and all other data included herein are believed to be correct and reliable. However, no responsibility is assumed by Mitsubishi Electric Corporation for their use, nor for any infringements of patents or other rights belonging to third parties which may result from their use.

1	GUIDANCE
2	PERIPHERAL LSI SERIES FOR MICROCOMPUTER AND MEMORY
3	DATA BUFFER BUILT-IN MEMORY
4	APPLICATION SPECIFIC IC
5	LINE INTERFACE IC
6	CROSSPOINT SWITCH
7	M74HC-1 SERIES

		,	
,			

# MITSUBISHI (DIGITAL ASSP) CONTENTS

GUIDANCE	pag 1—3
	1—3 1—9
	1—9 1—12
	1–12
	ility
	1—1: 1—2:
	1—2:
Package Outlines	—2i
PERIPHERAL LSI SEF	RIES FOR MICROCOMPUTER AND MEMORY
M66200AP/AFP	DRAM Controller·····2—3
M66210P/FP, M66211P/FP	10 Line Data Latch2-2
M66212P/FP, M66213P/FP	2→1 Line(×5) Data Selector ······2—3
M66230P/FP	A <sup>2</sup> RT(Advanced Asynchronous Receiver & Transmitter) ·······2—3
M66240P/FP	4-Channel PWM Generator ······2—5
M66500SP/FP	Programmable Buffered I/O Expander ······2—7
DATA BUFFER BUILT	LIN MEMORY
	-IN WEWORY  256×8-bit Mail-Box3-3
M66220SP/FP	256×9-bit Mail-Box
M66221SP/FP	256×9-bit Mail-Box
M66222SP/FP	5120×8-bit Line Memory (FIFO/LIFO)3—1
M66250P/FP	Toggle Line Buffer 3-3
M66305P/FP M66307SP/FP	Toggle Line Buffer 3—3 Serial-Output Line Scan Buffer with 16-bit MPU Bus 3—4
ADDITION SPECIE	
APPLICATION SPECIFI	
M66300P/FP	Parallel-In Serial-Out Data Buffer with FIFO4-3
M66300P/FP M66310P/FP	Parallel-In Serial-Out Data Buffer with FIFO
M66300P/FP M66310P/FP M66311P/FP	Parallel-In Serial-Out Data Buffer with FIFO 4—3  16-bit LED Driver with Shift Register and Latch 4—1  16-bit LED Driver with Shift Register and Latch 4—1
M66300P/FP M66310P/FP M66311P/FP M66312P/FP	Parallel-In Serial-Out Data Buffer with FIFO 4—3 16-bit LED Driver with Shift Register and Latch 4—1 16-bit LED Driver with Shift Register and Latch 4—1 8-bit LED Driver with Shift Register and Latched 3-State Outputs 4—2
M66300P/FP M66310P/FP M66311P/FP M66312P/FP M66313FP	Parallel-In Serial-Out Data Buffer with FIFO
M66300P/FP M66310P/FP M66311P/FP M66312P/FP M66313FP M66314FP	Parallel-In Serial-Out Data Buffer with FIFO
M66300P/FP M66310P/FP M66311P/FP M66312P/FP M66313FP M66314FP M66320P/FP	Parallel-In Serial-Out Data Buffer with FIFO
M66300P/FP M66310P/FP M66311P/FP M66312P/FP M66313FP M66314FP M66320P/FP M66330SP/FP	Parallel-In Serial-Out Data Buffer with FIFO
M66300P/FP M66310P/FP M66311P/FP M66312P/FP M66313FP M66314FP M66320P/FP M66330SP/FP M66510P/FP	Parallel-In Serial-Out Data Buffer with FIFO
M66300P/FP M66310P/FP M66311P/FP M66312P/FP M66313FP M66314FP M66320P/FP M66330SP/FP	Parallel-In Serial-Out Data Buffer with FIFO
M66300P/FP M66310P/FP M66311P/FP M66312P/FP M66313FP M66314FP M66320P/FP M66330SP/FP M66510P/FP M66700P M66705P/FP	Parallel-In Serial-Out Data Buffer with FIFO
M66300P/FP M66310P/FP M66311P/FP M66312P/FP M66313FP M66314FP M66320P/FP M66330SP/FP M66510P/FP M66700P M66705P/FP	Parallel-In Serial-Out Data Buffer with FIFO
M66300P/FP M66310P/FP M66311P/FP M66312P/FP M66313FP M66314FP M66320P/FP M66330SP/FP M66510P/FP M66700P M66705P/FP  LINE INTERFACE IC M5A26LS29P	Parallel-In Serial-Out Data Buffer with FIFO
M66300P/FP M66310P/FP M66311P/FP M66312P/FP M66313FP M66314FP M66320P/FP M66330SP/FP M66510P/FP M66700P M66705P/FP LINE INTERFACE IC M5A26LS29P M5A26LS31P/FP	Parallel-In Serial-Out Data Buffer with FIFO
M66300P/FP M66310P/FP M66311P/FP M66312P/FP M66313FP M66314FP M66320P/FP M66330SP/FP M66510P/FP M66700P M66705P/FP LINE INTERFACE IC M5A26LS29P M5A26LS31P/FP M5M3487P/FP	Parallel-In Serial-Out Data Buffer with FIFO
M66300P/FP M66310P/FP M66311P/FP M66311P/FP M66313FP M66314FP M66320P/FP M66330SP/FP M66510P/FP M66700P M66705P/FP  LINE INTERFACE IC M5A26LS29P M5A26LS31P/FP M5M3487P/FP M5A26LS32AP/AFP	Parallel-In Serial-Out Data Buffer with FIFO
M66300P/FP M66310P/FP M66311P/FP M66311P/FP M66313FP M66314FP M66320P/FP M66330SP/FP M66510P/FP M66700P M66705P/FP  LINE INTERFACE IC M5A26LS29P M5A26LS31P/FP M5M3487P/FP M5M3486P/FP	Parallel-In Serial-Out Data Buffer with FIFO
M66300P/FP M66310P/FP M66311P/FP M66312P/FP M66313FP M66314FP M66320P/FP M66330SP/FP M66510P/FP M66700P M66705P/FP LINE INTERFACE IC M5A26LS29P M5A26LS31P/FP M5M3487P/FP M5M3487P/FP M5M3486P/FP M5M34050P/FP, M5M34051P	Parallel-In Serial-Out Data Buffer with FIFO
M66300P/FP M66310P/FP M66311P/FP M66312P/FP M66313FP M66314FP M66320P/FP M66330SP/FP M66510P/FP M66700P M66705P/FP  LINE INTERFACE IC M5A26LS29P M5A26LS31P/FP M5M3487P/FP M5M3487P/FP M5M3486P/FP M5M34050P/FP, M5M34051P M751270P/FP, M751271P/FP	Parallel-In Serial-Out Data Buffer with FIFO
M66300P/FP M66310P/FP M66311P/FP M66312P/FP M66313FP M66314FP M66320P/FP M66330SP/FP M66330SP/FP M66700P M66705P/FP M66705P/FP  LINE INTERFACE IC M5A26LS29P M5A26LS31P/FP M5A26LS31P/FP M5M3487P/FP M5M3487P/FP M5M3486P/FP M5M34050P/FP, M5M34051P M751270P/FP, M751273P/FP	Parallel-In Serial-Out Data Buffer with FIFO
M66300P/FP M66310P/FP M66311P/FP M66312P/FP M66313FP M66314FP M66320P/FP M66330SP/FP M66510P/FP M66700P M66705P/FP  LINE INTERFACE IC M5A26LS29P M5A26LS31P/FP M5M3487P/FP M5M3487P/FP M5M3486P/FP M5M34050P/FP, M5M34051P M751270P/FP, M751271P/FP	Parallel-In Serial-Out Data Buffer with FIFO



# MITSUBISHI < DIGITAL ASSP> CONTENTS

M75188P	Quadruple Line Driver ·····5—49
M75189P/FP	Quadruple Line Receiver·····5—53
M75189AP/AFP	Quadruple Line Receiver·····5—58
M751701P	RS-232C Line Driver and Receiver·····5—63
M753114P	Photo-Coupler Driver and Receiver ······5—67
6 CROSSPOINT SWITCH	
M402100BP/BFP	4×4 Crosspoint Switch with Control Memory ······6—3
M402101BP/BWP	4×8 Crosspoint Switch with Control Memory ······6—11
7 M74HC-1 SERIES	
M74HC138-1P/FP	1-of-8 Decoder/Demultiplexer·····7-3
M74HC138-1P/FP	1-of-8 Decoder/Demultiplexer
W/74/101/100-11/11	with LSTTL-Compatible Inputs ·······7—7
M74HC139-1P/FP	Dual 1-of-4 Decoder/Demultiplexer ·······7—11
M74HCT139-1P/FP	Dual 1-of-4 Decoder/Demultiplexer
	with LSTTL-Compatible Inputs7—15
M74HC240-1P/FP	Octal 3-State Inverting Buffer/Line Driver/Line Receiver······7—19
M74HCT240-1P/FP	Octal 3-State Inverting Buffer/Line Driver/Line Receiver
	with LSTTL-Compatible Inputs ······7—23
M74HC241-1P/FP	Octal 3-State Noninverting Buffer/Line Driver/Line Receiver ······7—26
M74HCT241-1P/FP	Octal 3-State Noninverting Buffer/Line Driver/Line Receiver
	with LSTTL-Compatible Inputs ······7—30
M74HC244-1P/FP	Octal 3-State Noninverting Buffer/Line Driver/Line Receiver ······7—33
M74HCT244-1P/FP	Octal 3-State Noninverting Buffer/Line Driver/Line Receiver
	with LSTTL-Compatible Inputs ······7—37
M74HC245-1P/FP	Octal 3-State Noninverting Bus Transceiver ······7-40
M74HCT245-1P/FP	Octal 3-State Noninverting Bus Transceiver
	with LSTTL-Compatible Inputs ·····7—44
M74HC273-1P/FP	Octal D-Type Flip-Flop with Common Clock and Reset ······7—47
M74HCT273-1P/FP	Octal D-Type Flip-Flop with Common Clock and Reset
	with LSTTL-Compatible Inputs ······7—51
M74HC373-1P/FP	Octal 3-State Noninverting D-Type Transparent Latch·····7—55
M74HCT373-1P/FP	Octal 3-State Noninverting D-Type Transparent Latch
	with LSTTL-Compatible Inputs ······7—59
M74HC374-1P/FP	Octal 3-State Noninverting D-Type Flip-Flop ······7—63
M74HCT374-1P/FP	Octal 3-State Noninverting D-Type Flip-Flop
M74U0500 4D/FD	with LSTTL-Compatible Inputs ············7—67
M74HC533-1P/FP M74HCT533-1P/FP	Octal 3-State Inverting D-Type Transparent Latch7—71
MI/4FIC1535-1F/FF	Octal 3-State Inverting D-Type Transparent Latch with LSTTL-Compatible Inputs7—75
M74HC534-1P/FP	
M74HCT534-1P/FP	Octal 3-State Inverting D-Type Flip-Flop7—79 Octal 3-State Inverting D-Type Flip-Flop
1817-411-01-004-11-71-1	with LSTTL-Compatible Inputs7—83
M74HC640-1P/FP	Octal 3-State Inverting Bus Transceiver ·······7—87
M74HCT640-1P/FP	Octal 3-State Inverting Bus Transceiver
	with LSTTL-Compatible Inputs7—91
M74HC643-1P/FP	Octal 3-State Inverting and Noninverting Bus Transceiver ·······7—94
M74HCT643-1P/FP	Octal 3-State Inverting and Noninverting Bus Transceiver
	with LSTTL-Compatible Inputs7—98



# MITSUBISHI < DIGITAL ASSP>

M74HC645-1P/FP	Octal 3-State Noninverting Bus Transceiver ······7—101
M74HCT645-1P/FP	Octal 3-State Noninverting Bus Transceiver
	with LSTTL-Compatible Inputs ······7—105
M74HC841-1P/FP	10-bit 3-State Noninverting D-Type Transparent Latch7—108
M74HCT841-1P/FP	10-bit 3-State Noninverting D-Type Transparent Latch
	with LSTTL-Compatible Inputs ······7—112
M74HC842-1P/FP	10-bit 3-State Inverting D-Type Transparent Latch7—116
M74HCT842-1P/FP	10-bit 3-State Inverting D-Type Transparent Latch
	with LSTTL-Compatible Inputs ······7—121





# GUIDANCE 1

#### What is ASSP?

Application Specific Standard Product (ASSP) is a semicoductor integrated circuit suitable for reducing development time and differentiating one's own office automation products from other manufacturers.

Fig. 1 shows the classification and design method of ASIC. Unlike ASCP (Application Specific Custom Product) ASSP is developed for multiple customers and is called an application specific standard product or dedicated standard product.

Typical examples are LSIs for image processing and for communication. The standard cell method is used for the basic design method and a variety of specific ASSP cells are developed and registered for small-scale systems as well as large-scale systems. This method reduces development time and realizes miniaturization of chips, which in turn lowers costs and smooths development for a variety of products.

What kind of effect does ASSP have for customers?

This section describes the positioning of ASSP as a customer system. Fig. 2 shows the position of each IC on the aspect of customer system. The horizontal axis shows the scale of system in which ICs are accommodated. The point of origin shows the point where system orientation is highest. The vertical axis defines the ratio of design by customers and by IC manufacturer, and the closer the position is to the point of origin, the greater the ratio of design by IC manufacturer. If an IC is to be considered as a customer system, the best point to be positioned is where the system orientation is highest and IC design is most dependent on IC manufacturers. The system orientation of ASSP is higher than that of gate array of ASCP and the ratio of design by manufacturers is greater than that of ASCP standard cell.

Fig. 2 does not show the development period, but no development period is required if a product is already prepared by manufacturers and a newly-developed product can be produced in the same period of time as that of the standard cell of ASCP. Compared to handmade ASCP, it can be developed in a very short period of time. The disigning of ASCP is appropriate if the technical know-how of the customer system is involved. By combining the merits of ASSP and ASCP, a unique system can be developed, having additional values different from those of other makers.




Fig. 1 Classification of ASIC and design method




Fig. 2 Positioning of ASSP

## Development strategies of Mitsubishi digital ASSP

Mitsubishi digital ASSP has the following three developement strategies for industrial equipment as well as office automation equipment.

#### I. Peripheral LSI series for microcomputer and memory applicable to system evolution

High-speed access time and intelligent function (UART for communication, programmable I/O, DRAM controller)

Peripheral LSI series for microcomputer and memory are the LSIs used for MPU (Micro Processor Unit), MCU (Micro Controller Unit) and for peripheral circuits such as memory. Compared to conventional LSIs, they are the new generation peripheral LSIs applicable to system evolution with additional values. Typical examples are given in the later section "System configuration examples by Mitsubishi digital ASSP". Interrupt controller and DMA controller are under development and these products can be used for a variety of systems.

#### I. Data buffer with the most suitable memory capacity for each function (Scan memory for LBP or FIFO for image data)

The capacity of optimum built-in memory of data buffer is becoming increasingly large and it is difficult to configure all systems only by large-capacity memory which is represented by recent general-purpose memory and it leads to waste of memory. The devices are intended to provide data buffers with optimum built-in memory required for image data or for communication at a reasonable price.

These data buffers have specific built-in control circuits required by customer systems. Compared to the system configured with general-purpose memory and control circuits (gate array, etc.), this device realizes higher performance, higher speed, space saving and reduced costs. The built-in memory mainly consists of SRAM and DRAM, but EPROM or EEPROM are under development.

Table 1 Classification of digital ASSP products

```
I. Microcomputer/memory peripheral LSI series
           (1)DRAM controller and peripheral IC
             M66200AP/AFP (DRAM controller)
             M66210P/FP M66211P/FP (10-bit data latch)
             M66212P/FP M66213P/FP (5-bit data selector)
           (2)MPU, MCU peripheral LSI
             M66230P/FP (Asynchronous serial data communication control IC)
             M66240P/FP (4-channel PWM generator)
             M66500SP/FP (High-speed and high-voltage parallel I/O expander)
II. Data buffer built-in memory
           (1)Data buffer for communication
             M66220SP/FP (Mail Box 256×8-bit)
             M66221SP/FP (Mail Box 256×9-bit)
             M66222SP/FP (Mail Box 128×8-bit×2)
           (2)Line buffer
             M66250P/FP (5KB FIFO/LIFO)
             M66305P/FP (5120-bit X2 Toggle line buffer)
             M66307SP/FP (Parallel-input serial output 5120-bit scan line buffer)
III. Application specific IC
           (1)Dedicated controller
             M66300P/FP (Eraser, panel display controller)
             M66330SP/FP (Band compression and expansion controller for facsimiles)
           (2)Driver
             M66310/311/312/313/314P/FP (8-, 16- or 32-bit full CMOS LED driver)
             M66510P/FP (Laser diode driver)
             M66700P, M66705P/FP (Dual or Quad CCD clock driver)
             M751270/71/72/73P/FP (FDD/HDD high-speed and high-drive driver)
             M753114P (High-speed photo-coupler driver/receiver)
IV. Others
           (1)Original logic
             M74HC-1 series (High-speed and high-drive CMOS logic)
             CIC series (MAST, ALS complex BIPOLAR logic)
           (2)Line interface
             RS-232C, 422A, 485 compatible driver/receiver/transceiver
           (3)Cross-point switch
             M402100BP/BFP
                                (4×4 cross-point switch)
             M402101BP/BWP
                               (4×8 cross-point switch)
```



#### II. Application-specific ICs to realize high performance and miniaturization in each system field. (Laser power driver, eraser controller)

Application-specific ICs are key products for configuring systems. These products have specific functions, such as, laser power drivers for LBP (laser beam printers) and eraser controllers. The Mitsubishi digital ASSP support the customer's hardware as a kit. Production of these application specific ICs requires cooperation both from customers and Mitsubishi Electric. In some cases, Mitsubishi offers ASCP as an alternative.

Wafer process methods employed for the production are the fine CMOS process, high-withstanding-voltage CMOS, BI-CMOS, high-speed bipolar and high-withstanding-voltage bipolar process. Table 1 shows the typical ASSP products classified by the above-mentioned criteria.

In section IV, (1) original logic, (2) line interface and (3) cross-point switch are described. The M74HC-1 series in (1) original logic incorporates basic technology of Mitsubishi's CMOS digital ASSP, and it guarantees the output current  $\rm I_O=\pm24mA$  as well as realizing the reduction of switching noise and E.M.I. (Electro-Magnetic Interference) by the employment of unique circuit technology. Most of the Mitsubishi's digital ASSP employs this technology and the output current of  $\rm I_O=\pm24mA$  is guaranteed and is effective for line or bus drivers, making the device easy to use in system configuration.

The M74HC-1 series consists of 32 products, including bus and line drivers.

CIC (Combination Integrated Circuit) in (1) original logic is a bipolar complex logic to realize high-speed and high-drive capability, which were not possible with the CMOS gate array, and is suitable for memory control as a peripheral circuit of high-speed MPU or bus line control. Any function can be selectively combined from the standard logic series of MAST (Mitsubishi Advanced Schottky TTL) and ALS (Advanced Lower Power Schottky).

## Development procedure of Mitsubishi digital ASSP

Fig. 3 shows the development procedure of ASSP. Mitsubishi Electric is continuously researching the next generation system in each application field, mainly with the help of the Application System Development Department which prepares specifications for key parts in each field. The marketability of these parts is confirmed by listening to customer's opinions and ideas. This information is used to designate specifications that can become standardized in the industry. If feasible, the products are then developed at a risk to Mitsubishi Electric. If a customer's system need to be evaluated during development (Fig. 3.), a bread board can be submitted while the device is under development.




Fig. 3 Development procedure of ASSP

# System configuration example by Mitsubishi digital ASSP

System configuration examples by Mitsubishi digital ASSP are given below, using office automation equipment.

Fig. 4 shows the basic configuration of office automation equipments. Office automation equipment always needs to have an image reading part and record output part for image data I/O and, therefore, mechanical control part to control paper feed, etc. is essential. Communication control part enables data I/O with external equipment such as personal computers. The input data is processed in data processing part for reduction, enlargement or trimming. System control part controls the whole process by the input from display / operation part and the status is displayed by LEDs. Examples of system configuration is given below using a page printer (LBP), digital copying machine and facsimile as office automation equipment.




Fig. 4 Basic configuration of office automation equipment

#### • Page printer (LBP)

Page printers represented by a laser beam printer are now used in many offices due to their speed, print quality and low noise. Fig. 5 shows a system configuration example using digital ASSP. DRAM controller, async serial I/O controller and parallel I/O expander are used in the image creation part in which high-level data processing is executed with a 16-bit MPU.

Serial-output scan data buffer that stores one line of image data created in the image creation part simplifies data transfer to the engine part that requires synchronization.

On the other hand, a laser driver to realize high-speed switching of laser diode is available for the engine part for printer output. It can be combined with MCU to execute APC (auto-power control) of laser output.

#### Digital copying machine

Fig. 6 shows a system configuration example of a copying machine using digital ASSP. CCD clock driver drives CCD image sensor for reading originals at a high speed in the image input part and this is one of the main features of a digital copying machine.

Mitsubishi Electric is now developing FIFO/LIFO memory which has a structure of 5120 words  $\times$  8-bit for high-speed line memory data storage after A-D conversion.

4-channel PWM generator and communication data buffer are suitable for realizing highly technological control mechanism and multi CPU systems. 256 bytes communication data buffer with dual access ports enables high speed data transfer of MPUs or MCUs.




Fig. 5 System configuration example of a page printer (LBP)






Fig. 6 System configuration example of a digital copying machine

#### Facsimile

A facsimile consists of a system control part, original reading part by an image sensor, thermal printer part, image data processing part for image data coding/decoding and a communication control part using a modem. Fig. 7 shows a system configuration example using digital ASSP. DIP (Dual Inline Package) and SOP (Small Outline Package) are available for 4-channel CCD clock driver in the original reading part.

Mitsubishi is now developing a band compression and expansion controller which features built-in I/O line memory for image processing part which is the central core of facsimile with coding conversion (MH method ↔ MR method) and reduction functions.

System configuration examples using digital ASSP are given above. Table 2 summarizes the functions and features of each product.

#### Future development

The outline-of digital ASSP and system configuration examples are described above using office automation equipments. The devices will be widely applied in the field of home-use equipment such as audio visual equipment or VCRs in which use of digital data processing is increasing. Mitsubishi Electric is planning to develop devices used in the fields other than office automation field.




Fig. 7 System configuration example of a G-3 facsimile



Table 2 Functions and features of digital ASSP

Application	Function	Type name	Features	
		M66200AP/AFP	General-purpose MPU applicable 256K/1M DRAM controlle	
	DRAM controller	M66210/211P/FP	10-line data latch, high drive capacity ±24mA	
		M66212/213P/FP	2- to 1-line (X5) data selector, high drive capacity ±24mA	
	Desail disaless asstralles	MCCCCCC (FD	Built-in 63-byte FIFO, direct connection to microcompute	
System control part	Panel display controller	M66300P/FP	bus, serial output	
Data processing part	Constitution to the second	M66305P/FP	Two built-in circuits of 5120-bit serial buffer, toggle operation	
	Scan data buffer	M66307SP/FP	5120-bit parallel-input serial-output buffer	
	Parallel I/O expander	M66500SP/FP	44-bit I/O expansion, 35V, 48mA output port (16 bits)	
	Band compression and	MAGGGGGG /FD	MH/MR/MMR support, Built-in I/O line memory, coding	
	expansion controller	M66330SP/FP	method conversion and reduction function	
Maakaalaalaa	A shared DWA sared	1400040D/FD	High resolution of 16 bits, direct connection to microcompu	
Mechanical control part	4-channel PWM generator	M66240P/FP	ter bus	
	Assess assist I/O sentuction	MCCOCOD (FD	Baud generator, built-in CRC circuit, built-in 4-byte FIFO fo	
	Async serial I/O controller	M66230P/FP	transmission/receiving	
0	Communication data buffer	M66220SP/FP	256×8-bit, high-speed dual port access (40ns)	
Communication		M66221SP/FP	256×9-bit, high-speed dual port access (40ns)	
control part		M66222SP/FP	128×8-bit×2, high-speed dual port access (40ns)	
		M75 series	Our	
	Line interface IC	M5A, M5M series	Supports RS-232C, 422A, 423A, 485	
		M66700P	High-speed, high drive capacity, direct connection to gate	
Image reading part	CCD clock driver	M66705P/FP	array is possible	
image reading part	High-speed line memory	M66250P/FP	5120×8-bit, FIFO/LIFO, start address specification	
	riigh-speed intellicity	10002301711	Applicable to R-type laser diode, high-speed operation	
Record output part	Laser driver	M66510P/FP	(20Mbps), Built-in laser power monitor circuit	
		M66310P/FP	16-bit, high drive capacity —24mA (open drain)	
	1	M66311P/FP	16-bit, high drive capacity +24mA (open drain)	
		M66312P/FP	8-bit, high drive capacity ±16mA (3-state)	
Display panel part	CMOS LED driver	M66313FP	32-bit, high drive capacity +24mA (open-drain)	
		M66314FP	16-bit, high drive capacity —25mA, high withstanding voltage	
			20V	
	L			



# MITSUBISHI (DIGITAL ASSP)

# INDEX BY FUNCTION

#### INDEX BY FUNCTION

#### ■PERIPHRAL LSI SERIES FOR MICROCOMPUTER AND MEMORY

Type name	Function			Process	Supply voltage	Outline	Application/field	Page			
M66200AP/AFP	DRAM controller				P: 24P4D	General digital equipment for in- dustrial or home use (including all	2-3				
M66210P/FP M66211P/FP	DRAM controller				driver	10-line data latch	смоѕ	5±10%	FP: 24P2	fields of personal computers or word processors)	2-26
M66212P/FP M66213P/FP		Address	2- to 1- (×5) data selector			P: 20P4 FP: 20P2N		2-31			
M66230P/FP		RT	serial data communication control	смоѕ	5±10%	P: 24P4D FP: 24P2W	Data transfer for use in office automation equipment of PPC, printer, and personal computers	2-35			
M66240P/FP	1.	4-channel PWM generator		смоѕ	5±10%	P: 24P4D FP: 24P2W	Control of DC motor, stepping motor and heater.  Digital servo for office automation equipment and industrial equipment.	2-54			
M66500SP/FP	1	•	drive and high-speed parallel	Bi-CMOS	5±10%	SP: 64P4B FP: 64P6W	I/O expander for general digital equipment for industrial and home use, especially those equipment with many mechanical control such as LBP, PPC and FAX	2-70			

#### **■**DATA BUFFER BUILT-IN MEMORY

Type name	Function	Process	Supply voltage	Outline	Application/field	Page
M66220SP/FP ★★				P: 42P4B FP: 42P2R	Memory for data transfer between MPU and MCU	3-3
M66221SP/FP ★★	MAIL-BOX(Dual Port RAM)	смоѕ	5±10%	P: 48P4B FP: 52P2G		3-9
M66222SP/FP **				P: 42P4B FP: 42P2R		3-16
M66250P/FP	5KB FIFO/LIFO	смоѕ	5±10%	P: 28P4Y FP: 28P2W	One-line delay, inverted output (mirror), time axis conversion for high-speed facsimile and digital copying machine	3-21
M66305P/FP	Toggle line buffer	смоѕ	5±10%	P: 20P4 FP: 24P2W	Data buffer for image processing and peripheral circuits of LBP and FAX	3-34
M66307SP/FP **	Parallel-input serial-output scan line buffer	смоѕ	5±10%	SP: 32P4B FP: 32P2W	Line buffer between image processing system and peripheral equipment such as high-speed FAX and printers	3-44

#### **MAPPLICATION SPECIFIC IC**

Type name		Function	Process	Supply voltage	Outline	Application/field	Page
M66300P/FP	Parrallel-in serial-out data buffer with FIFO		смоѕ	5±10%	P: 20P4 FP: 20P2	PPC eraser controller     Panel display controller     LED module control	4-3
M66310P/FP		16-bit, -24mA, P-ch open-drain output (cathode common LED drive)			P: 24P4D	PPC eraser LED drive     LED module drive such as LED	4-13
M66311P/FP	latch	16-bit, +24mA, N-ch open drain output (anode common LED drive)	смоѕ	5±10%	FP: 24P2	display panel of button telephone set	4-18
M66312P/FP	with	8-bit, ±16mA, 3-state output (LED drive)			P:16P4 FP:16P2N	General data parallel-serial con- version	4-23
M66313FP	register	32-bit, +24mA, N-ch open drain output (anode common LED drive)	смоѕ	5±10%	42P2R		4-28
M66314FP	Shift r	16-bit, —25mA, 3-state output (cathode common LED drive, current variable)	смоѕ	12~18	24P2		4-34
M66320P/FP		12-bit pre-head driver	смоѕ	5±10%	P: 20P4 FP: 20P2N	Pre-drive of printer head pin     General parallel-serial data conversion	4-40
M66330SP/FP **	Bai	nd compression and expansion controller for FAX	смоѕ	5±10%	SP: 40P4B FP: 36P2R	• Facsimile	4-44
M66510P/FP **	La	ser diode driver	High-speed Bipolar	5±5%	P: 20P4 FP: 20P2N	Cathode stem type semiconductor laser driver (20Mbits/sec)	4-47
M66700P	Dual CCD clock driver		High-speed Bipolar	12±10%	8P4	CCD image sensor drive for FAX,     PPC or personal computers	4-51
M66705P/FP	Du	ad CCD clock driver	High-speed Bipolar	12±10%	P: 16P4 FP: 16P2N	Capacitative load drive     High-speed drive of power MOSFET	4-55

★★: Under Development



# MITSUBISHI (DIGITAL ASSP) INDEX BY FUNCTION

#### **ELINE INTERFACE IC**

Type name		Function	Process	Supply voltage	Outline	Application/field	Page
M5A26LS29P		Quad RS-423A driver	Bip	5±5%	16P4	Communication	5-3
M5A26LS31P/F	P	Quad RS-422A driver	D.m	5±5%	P:16P4	LBP, HDD, PPC, POS	5-8
M5M3487P/FI	P	Quad RS-422A driver	Вір	51570	FP:16P2N		5-14
M5A26LS32AP/A	FP	Quad RS-422A receiver	D	5±5%	P:16P4	LBP, HDD, PPC, POS	5-18
M5M3486P/FI	Р	Quad RS-422A receiver	Вір	5±5%	FP:16P2N		5-25
M5M34050P/I	P	Dual RS-422A transceiver	D	5±5%	P:16P4	LBP, HDD, PPC	5-29
M5M34051P/I	=P	Dual RS-422A transceiver	Вір	5±5%	FP: 16P2N		5-29
M751270P/FF M751271P/FF		High-speed, high-drive	Вір	5±10%	P:16P4	FDD, HDD, LBP	5-34
M751272P/FP M751273P/FP		open-collector driver	_, <b>r</b>	311070	FP:16P2N	. 55, 1155, 251	5-36
M75173P/FP M75175P/FP		Quad RS-485 receiver	Вір	5±5%	P: 16P4 FP: 16P2N	POS, factory automation, personal computer	5-38 5-43
M75176P M75177P M75178P M75179P	** ** **	RS-485 transceiver	Вір	5±5%	8P4	POS, factory automation, personal computer	5-48
M75188P		Quad RS-232C driver	Bip	±9~±13.2	14P4	General office automation equipment	5-49
M75189P/FP		Quad RS-232C receiver	Bin	5±5%	P:14P4	Conord office automation aguinment	5-53
M75189AP/AI	₽.	Quau no-2320 receiver	Вір	315%	FP: 14P2N	General office automation equipment	5-58
M751701P		RS-232C transceiver	Вір	±4.5~±15	8P4	General office automation equipment	5-63
M753114P		High-speed photo-coupler driver/receiver	Вір	5±5%	8P4	PPC, FAX, factory automation	5-67

#### **■**CROSSPOINT SWITCH

Type name	Function	Process	Supply voltage	Outline	Application/field	Page
M402100BP/BFP	4×4 cross-point switch	01100	5~15	P: 16P4 FP: 16P2N	Line swiching for telephone set or communication equipment (PBX.	6-3
M402101BP/BWF	4×8 cross-point switch	CMOS	5~15	P: 22P4H WP: 22P4	communication equipment (PBX, button telephone set)	6-11

★★: Under Development



# MITSUBISHI (DIGITAL ASSP) INDEX BY FUNCTION

#### ■M74HC-1 SERIES


Type name	Function	Outline	Page
M74HC138-1P/FP	1-of-8 Decoder/Demultiplexer	16P4/16P2N	7-3
M74HCT138-1P/FP	1-of-8 Decoder/Demultiplexer with LSTTL-Compatible Input	16P4/16P2N	7-7
M74HC139-1P/FP	Dual 1-of-4 Decoder/Demultiplexer	16P4/16P2N	7-11
M74HCT139-1P/FP	Dual 1-of-4 Decoder/Demultiplexer with LSTTL-Compatible Input	16P4/16P2N	7-15
M74HC240-1P/FP	Octal 3-State Inverting Buffer/Line Driver	20P4/20P2N	7-19
M74HCT240-1P/FP	Octal 3-State Inverting Buffer/Line Driver with LSTTL-Compatible Input	20P4/20P2N	7-23
M74HC241-1P/FP	Octal 3-State Noninverting Buffer/Line Driver	20P4/20P2N	7-26
M74HCT241-1P/FP	Octal 3-State Noninverting Buffer/Line Driver with LSTTL-Compatible Input	20P4/20P2N	7-30
M74HC244-1P/FP	Octal 3-State Noninverting Buffer/Line Driver	20P4/20P2N	7-33
M74HCT244-1P/FP	Octal 3-State Noninverting Buffer/Line Driver with LSTTL-Compatible Input	20P4/20P2N	7-37
M74HC245-1P/FP	Octal 3-State Noninverting Bus Transceiver	20P4/20P2N	7-40
M74HCT245-1P/FP	Octal 3-State Noninverting Bus Transceiver with LSTTL-Compatible Input	20P4/20P2N	7-44
M74HC273-1P/FP	Octal D-Type Flip-Flop	20P4/20P2N	7-47
M74HCT273-1P/FP	Octal D-Type Flip-Flop with LSTTL-Compatible Input	20P4/20P2N	7-51
M74HC373-1P/FP	Octal 3-State Noninverting D-Type Transprarent Latch	20P4/20P2N	7-55
M74HCT373-1P/FP	Octal 3-State Noninverting D-Type Transprarent Latch with LSTTL-Compatible Input	20P4/20P2N	7-59
M74HC374-1P/FP	Octal 3-State Noninverting D-Type Flip-Flop	20P4/20P2N	7-63
M74HCT374-1P/FP	Octal 3-State Noninverting D-Type Flip-Flop with LSTTL-Compatible Input	20P4/20P2N	7-67
M74HC533-1P/FP	Octal 3-State Inverting D-Type Transprarent Latch	20P4/20P2N	7-71
M74HCT533-1P/FP	Octal 3-State Inverting D-Type Transprarent Latch with LSTTL-Compatible Input	20P4/20P2N	7-75
M74HC534-1P/FP	Octal 3-State Inverting D-Type Flip-Flop	20P4/20P2N	7-79
M74HCT534-1P/FP	Octal 3-State Inverting D-Type Flip-Flop with LSTTL-Compatible Input	20P4/20P2N	7-83
M74HC640-1P/FP	Octal 3-State Inverting Bus Tranceiver	20P4/20P2N	7-87
M74HCT640-1P/FP	Octal 3-State Inverting Bus Tranceiver with LSTTL-Compatible Input	20P4/20P2N	7-91
M74HC643-1P/FP	Octal 3-State Inverting/Noninverting Bus Tranceiver	20P4/20P2N	7-94
M74HCT643-1P/FP	Octal 3-State Inverting/Noninverting Bus Tranceiver with LSTTL-Compatible Input	20P4/20P2N	7-98
M74HC645-1P/FP	Octal 3-State Noninverting Bus Tranceiver	20P4/20P2N	7-101
M74HCT645-1P/FP	Octal 3-State Noninverting Bus Tranceiver with LSTTL-Compatible Input	20P4/20P2N	7-105
M74HC841-1P/FP	10-Bit Noninverting D-Type Tranport Latch	24P4D/24P2	7-108
M74HCT841-1P/FP	10-Bit Noninverting D-Type Tranport Latch with LSTTL-Compatible Input	24P4D/24P2	7-112
M74HC842-1P/FP	10-Bit Inverting D-Type Tranport Latch	24P4D/24P2	7-116
M74HCT842-1P/FP	10-Bit Inverting D-Type Tranport Latch with LSTTL-Compatible Input	24P4D/24P2	7-121




## **ORDERING INFORMATION**

The type codes and package outline of the Mitsubishi semiconductor integrated circuits are outlined below for your reference.

Example 1) Products



#### Example 2) Package





# MITSUBISHI (DIGITAL ASSP) SYMBOLOGY

#### **SYMBOLOGY**

Symbol	Description						
Cı	Input capacitance	The output capacitance at input terminals					
CL	Load capacitance	Externally connected output capacitance					
Co	Output disable capacitance	The output capacitance when the output is in the high-impedance state					
C <sub>PD</sub>	Power dissipation capacitance	The internal capacitance of the IC calculated from the power dissipation					
fı	Input frequency	The sine wave frequency applied to the input terminal					
fφ	Clock frequency						
f <sub>max</sub>	Maximum repetition frequency	The maximum frequency of repetitive inputs at which the device operates normally					
GND	Ground						
Н	High level	Used as a suffix for current and voltage parameters to indicate the high logic level					
I	Current or input	Currents flowing into the IC are positive, currents flowing out of the IC are negative					
Icc	Supply current	The current flowing into the IC at the V <sub>CC</sub> pin					
I <sub>DD</sub>	Supply current	The current flowing into the IC at V <sub>DD</sub> pin					
I <sub>I</sub>	Input current	The current that flows into the IC when an input voltage is applied					
l <sub>iH</sub>	High-level input current	The input current for a high-level input					
I <sub>IL</sub>	Low-level input current	The input current for a low-level input					
lo	Output current	Currents flowing into the IC are positive, currents flowing out of the IC are negative.					
I <sub>OFF</sub>	Input off-state leak current	The leakage between the input and output terminals of an analog switch in the off state					
I <sub>OH</sub>	High-level output current	Output load current in the high-level output state					
loL	Low-level output current	Output load current in the low-level output state					
los	Output short circuit current	Output current for short circuit to GND in the high-level output state					
I <sub>ozh</sub>	Off-state high-level output current	Output current when logic high is applied to an output in the high-impedance state					
lozL	Off-state low-level output current	Output current when logic low is applied to an output in the high-impedance state					
L	Low level	Used as a suffix for current and voltage parameters to indicate the low logic level					
0	Indicates output						
Pd	Power dissipation	The product of the supply voltage and supply current					
PRR	Repetitive frequency	Pulse frequency supplied repetitively					
R <sub>i</sub>	Input resistance	External resistance connected at input					
RL	Load resistance	External load resistance					
R <sub>OFF</sub>	Analog switch off resistance	The resistance of an analog switch in the off state					
Ron	Analog switch on resistance	The resistance of an analog switch in the on state					
Τa	Ambient temperature	The air temperature in the vicinity of the IC					
t <sub>f</sub>	Fall time	The period for an input pulse to change from logic high to low					
t <sub>h</sub>	Hold time	The period for another input must be held after a specified input is changed					
Topr	Operating (ambient) temperature	The ambient temperature range over which the IC will operate correctly					
t <sub>pd</sub>	Propagation delay time	The period from when the specified input is applied until the specified output changes					
t <sub>PHL</sub>	High-level to low-level output propagation time	The period required for the output to change from logic high to low after the specified input is applied					
t <sub>PHZ</sub>	Output disable time from high-level	The period required for the output to change from logic high to the high-impedance state after the specified input is applied					
t <sub>PLH</sub>	Low-level to high-level output propagation time	The period required for the output to change from logic low to high after the specified input is applied					
t <sub>PLZ</sub>	Output disable time from low level	The period required for the output to change from logic low to the high-impedance state after the specified input is applied					
t <sub>PZH</sub>	Output enable time from high-level	The period required for the output to change from the high-impedance state to logic high after the specified input is applied					
t <sub>PZL</sub>	Output enable time to low-level	The period requied for the output to change from the high-impedance state to logic low after the specified input is applied					
tr	Rise time	The period for an input pulse to change from logic low to high					
t <sub>rec</sub>	Recovery time	The period required from when the input state is released until the next clock pulse can be applied					
T <sub>stg</sub>	Storage temperature	The temperature range over which the IC can be safely stored					
t <sub>su</sub>	Setup time	The period that other specified inputs must be held before the specified input can be applied					
t <sub>THL</sub>	High-level to low-level output transition time	The time required for the output to fall after the specified input is applied					
t <sub>TLH</sub>	Low-level to high-level output transition time	The time required for the output to rise after the specified input is applied					
t <sub>w</sub>	Pulse width	The period over which a pulse remains within the reference voltage range					



Symbol		Description
V <sub>CC</sub>	Supply voltage	The voltage applide to the V <sub>CC</sub> pin
$V_{DD}$	Supply voltage	The voltage applied to the $V_{DD}$ pin
VEE	Supply voltage	The voltage applied to the $V_{\text{EE}}$ pin
$V_{H}$	Hysteresis voltage	The difference between the positive-going and negative-going threshold voltage of a Schmitt trigger circuit
$V_{I}$	Input voltage	The voltage applied to an input
$V_{IC}$	Input clamp voltage	Forward voltage of input clamp diode
V <sub>IH</sub>	High-level input volţage	The logic high voltage applied to an input
$V_{IL}$	Low-level input voltage	The logic low voltages applied to an input
$V_{o}$	Output voltage	The voltage applied to or appearing at an output.
$V_{OH}$	High-level output voltage	The voltage at the output in the high-level state
$V_{OL}$	Low-level output voltage	The voltage at the output in the low-level state
$V_P$	Pulse amplitude	Voltage between low-level and high-level of a pulse
$V_{SS}$	Supply voltage	The voltage applied at the V <sub>SS</sub> pın
$V_{T}$	Threshold voltage	The input voltage level where the output state changes.
$V_{T+}$	Positive-going threshold voltage	The threshold voltage for the low-to-high state change
$V_{T-}$	Negative-going threshold voltage	The threshold voltage for the high-to-low state change
Z	High-impedance state	Indicates an output in the high-impedance state
Zo	Output impedance	Load impedance to be connected to the output of a pulse generator



#### 1. INTRODUCTION

IC & LSI have made rapid technical progress in electrical performances, high integration, high speed, and sophisticated functionality. Now they have almost boundless applications in electronic systems and electrical appliances. To meet the above trend of expanding utilization of IC & LSI, Mitsubishi finds it extremely important to supply good quality and highly reliable products to customers "Quality First" is the basic policy at Mitsubishi Electric and a great deal of emphasis is placed on it. Mitsubishi has established a "Quality Assurance System" that is applied to design, manufacturing, inventory and delivery for ICs & LSIs. This system has helped to supply reliable products to customers for many years.

The following describes the Quality Assurance System and how it applies to reliability control for Mitsubishi digital ASSP:

#### 2. QUALITY ASSURANCE SYSTEM

The Quality Assurance System places emphasis on built-in reliability in design and built-in quality in manufacturing. The System from development to delivry is summarized in Fig.1.

#### 2.1 Quality Assurance in Design

The following steps are applied to design stages for new products.

- Establishing targets for performance, quality and reliability.
- Discussion of performance and quality for circuit design, device structure, process, material and packaging.
- (3) Verification of design by CAD system to meet standardizations.
- (4) Reliability evaluation for TEG (Test Element Group) chip to detect basic failure mode and investigate failure mechanism.
- (5) Reliability test (in-house qualification) for new product to confirm quality and reliability target.
- (6) Decision of pre-production from the standpoint of performance, reliability, production flow/conditions, production capability, delivery, etc..

#### 2.2 Quality Assurance in Manufacturing

The following steps are applied to manufactuing:

- Environmental control such as temperature, humidity and dust as well as de-ionized water and utility gases.
- (2) Maintenance and calibration control for automatized manufacturing equipment, automatic testing equipments, and measuring instruments.
- (3) Material control such as silicon wafer, lead frame, packaging material, masks and chemicals.
- (4) In-process inspections for wafer-fabrication, assembly and testing.

- (5) Electrical characteristics test and visual inspection.
- (6) Lot by lot sampling and environmental and periodical endurance test.
- (7) Inventory and shipping control, such as storage environment, data code identity handling and ESD (Electro Static Discharge) preventive procedure.

#### 2.3 Reliability Test

To verify the reliability of a product, tests are performed at three different stages, new product development, preproduction and mass-production.

With the development of new products the reliability tests are modeled to correspond to quality and reliability targets. The test plan includes in-house qualification test, and TEG evaluation. TEG chips are designed and prepared for new device structures, new processes and new materials. After the proto-type product has passed the in-house qualification test, the product advances to the next stage of preproduction. It is in this stage, that specific reliability tests are performed again to verify quality.

During mass production, the reliability tests are performed periodically to confirm the quality of the product according to the Quality Assurance System.

Table 1 shows an example of reliability test program for plastic encapsulated IC & LSI.

#### 2.4 Returned Product Control

When failure analysis is request by a customer, the failed devices are returned to Mitsubishi Electric via the sales office.

Table 1 TYPICAL RELIABILITY TEST PROGRAM FOR PLASTIC ENCAPSULATED IC & LSI

Group	Test		Test condition			
1	Solderability		230°C, 5sec, Rosin flux			
	Soldering he	eat	260°C, 10sec			
2	Thermal shock		125℃, −55℃, 5 min each, 15 cycles (liquid phase)			
	Temperature cycle		-65°C, 150°C, 30 min each, 100 cycles (air phase)			
3	Lead	Bending	250gr, 90 degrees 2 times			
3	fatigue	Stretch	500gr, 30 sec			
	Mechanical	shock	1500G, 0. 5msec, three times			
4	Vibration		200G, 100~2000Hz, X, Y, Z directions 4min /cycle, four times each direction			
	Constant acce	leration	20000G, Y direction, 1min			
5	Operating life		T <sub>a</sub> ≥T <sub>opr</sub> max, V <sub>CC</sub> =V <sub>CC</sub> max 1000hours			
6	High temperature storage life		Ta=Tstgmax, 1000hours			
,	High temperature and high humidity		Ta=85°C,85%R H 1000hours			
7	Pressure co	oker	Ta=121°C, 100%R H 96hours			






Fig. 1 Flow chart of quality assurance system

Mitsubishi provides various failure analysis equipments to analyze the returned product. A failure analysis report is given to the customer upon completion of the analysis. The analysis report is then used to apply corrective measures for design, fabrication, assembly or testing to ultimately improve reliability and realize a lower failure rate.

Fig. 2 shows the procedure of returned product control from customer.

#### 3. RELIABRLITY TEST RESULTS

The reliability test results for Mitsubishi digital ASSP are shown in Table 2 to Table 6.



Table 2 QUALITY ASSURANCE TEST RESULTS (1)

Test		High temperature Operating Life			High Temperature Storage		
	Test Condition	T <sub>a</sub> =125°C, V <sub>CC</sub> =V <sub>CCmax</sub>		Ta=150℃, 1000 hours			
Application	Type Number Parameter	Number of Samples	Device Hour	Number of Failures	Number of Samples	Number of Failures	
Original High-speed	M74HCXXX-1P	266	266000	0	132	0	
CMOS Logic	M74HCXXX-1FP	132	132000	0	88	0	
	M402100BP	40	80000	0	22	0	
Cross-point	M402100BFP	22	22000	0	22	0	
Switch	M402101BP	32	32000	0	22	0	
	M402101BWP	32	32000	0	22	0	
	M66200AP	38	76000	0	22	0	
DD444.0 4 11	M66200AFP	32	32000	0	22	0	
DRAM Controller	M66210P	38	38000	0	22	0	
and Peripheral IC	M66210FP	22	22000	0	22	0	
	M66212P	38	38000	0	22	0	
High-drive High-speed	M66500SP	32	64000	0	22	0	
Parallel I/O Expander	M66500FP	22	22000	0	22	0	
	M66305P	32	32000	0	22	0	
Toggle Line Buffer	M66305FP	32	32000	0	22	0	
Parallel-ın serial-out data	M66300P	38	38000	0	32	0	
buffer with FIFO	M66300FP	22	22000	0	22	0	
	M75188P	38	38000	0	22	0	
	M75189P	38	38000	0	22	0	
	-M75189AP	38	38000	0	_		
	M75189AFP	22 ,	22000	0	22	0	
	M751701P	38	38000	0	22	0	
Line Interface	M5A26LS29P	38	38000	0	22	0	
	M5A26LS31P	38	38000	0	22	0	
	M5A26LS31FP	22	22000	0	22	0	
	M5A26LS32AP	38	38000	0	_	_	
	M5M34050P	38	38000	0	_	_	
	M75173P	38	38000	0	22	0	
	M66310P	32	32000	0	22	0	
	M66310FP	22	22000	0	22	0	
	M66311P	32	32000	0	22	0	
	M66311FP	22	22000	0	22	0	
	M66312P	32	32000	0	22	0	
	M66312FP	22	22000	0	22	0	
	M66700P	55	55000	0	22	0	
Application Specific Driver	M66705P	22	22000	0			
.,	M66705FP	22	22000	0	22	0	
	M751270P	32	32000	0	22	0	
	M751270FP	22	22000	0	22	0	
	M751271P	32	32000	0			
	M751272P	32	32000	0	22	0	
	M751272FP	22	22000	0	32	0	
	M751273P	32	32000	0			
		<u> </u>	32000		32	0	

Table 3 QUALITY ASSURANCE TEST RESULTS (2)

T		Soldering Heat		Therma		Temperature Cycle	
	Test Condition 270°C, 10 seconds −55~125°C, 15 Cycle		C, 15 Cycle	_65~150℃	, 100 Cycle		
Application	Type Number Parameter	Number of Samples	Number of Failures	Number of Samples	Number of Failures	Number of Samples	Number of Failure
Original High-speed	M74HCXXX-1P	228	0	228	0	228	0
CMOS Logic	M74HCXXX-1FP	192	0	192	0	192	0
	M402100BP	22	0	22	0	22	0
Cross-point	M402100BFP	22	0	22	0	22	0
Switch	M402101BP	32	0	32	0	32	0
	M402101BWP	32	0	32	0	32	0
	M66200AP	32	0	32	0	32	0
DRAM Controller	M66200AFP	32	0	32	0	32	0
and Peripheral IC	M66210P	32	0	32	0	32	0
and Peripheral IC	M66211FP	32	0	32	0	32	0
	M66213P	32	0	32	0	32	0
High-drive High-speed	M66500SP	32	0	32	0	32	0
Parallel I/O Expander	M66500FP	22	0	22	0	22	0
Toggle Line Buffer	M66305P	32	0	32	0	32	0
Toggle Line Buffer	M66305FP	32	0	32	0	32	0
Parallel-in serial-out data	M66300P	45	0	45	0	45	0
buffer with FIFO	M66300FP	45	0	45	0	45	0
	M75188P	38	0	38	0	38	0
	M75189P	38	0	38	0	38	0
	M75189AP	38	0	38	0	38	0
	M75189AFP	38	0	38	0	38	0
	M751701P	38	0	38	0	38	0
Line Interface	M5A26LS29P	38	0	38	0	38	0
	M5A26LS31P	38	0	38	0	38	0
	M5A26LS31FP	38	0	38	0	38	0
	M5A26LS32AP	38	0	38	0	38	0
	M75173P	38	0	38	0	38	0
	M66310P	32	0	32	0	32	0
	M66310FP	32	0	32	0	32	0
	M66311P	32	0	32	0	32	0
	M66311FP	32	0 .	32	0	32	0
	M66312P	32	0	32	0	32	0
	M66312FP	32	0	32	0	32	0
	M66700P	32	0	32	0	32	0
Application Specific Driver	M66705P	32	0	32	0	32	0
•	M66705FP	32	0	32	0	32	0
	M751270FP	32	0	32	0	32	0
	M751271P	32	0	32	0	32	0
	M751272P	32	0	32	0	32	0
	M751272FP	32	0	32	0	32	0
	M751273P	32	0	32	0	32	0
	M753114P	32	0	32	0	32	0



Table 4 QUALITY ASSURANCE TEST RESULTS (3)

	Test	High Ten	perature High Hum	ndity Bias	Pressure	Cooker
	Test Condition	85°C, 85%RH, V <sub>CC</sub> =V <sub>CCmax</sub>		121°C, Barometric height 2, 240 hours		
Application	Type Number Parameter	Number of Samplse	Device Hour	Number of Failures	Number of Samples	Number of Failures
Original High-speed CMOS Logic	M74HCXXX-1P	190	1000	0	190	0
Cross-point	M402100BP	40	1000	0	40	0
Switch	M402101BP	32	1000	. 0	32	0
SWILCH	M402101BWP	32	1000	0	32	0
	M66200AP	38	2000	0	38	0
DRAM Controller	M66210P	_		_	38	0
and Peripheral IC	M66211P	38	1000	0	_	_
	M66212P	38	1000	0	38	0
High-drive High-speed Parallel I/O Expander	M66500SP	22	2000	0	32	0
Toggle Line Buffer	M66305P	22	2000	0	22	0
Parallel-in serial-out data buffer with FIFO	M66300P	32	2000	0	45	0
	M75188P	38	1000	0	45	0
	M75189P	38	1000	0	45	0
	M75189AP	38	1000	0	_	_
	M751701P	38	1000	0	45	0
Line Interface	M5A26LS29P	38	1000	0	45	0
	M5A26LS31P	38	1000	0	45	0
	M5A26LS32AP	38	1000	0	45	_
	M5M34050P	38	1000	0	_	_
	M75173P	<del>-</del>	_	_	45	0
	M66310P	32	2000	0	32	0
	M66311P	32	1000	0	32	0
	M66312P	32	2000	0	32	0
	M66700P	32	2000	0	32	0
Analyzakian Canalifus Davisa	M66705P	22	1000	0	32	0
Application Specific Driver	M751270P	32	2000	0	_	_
	M751271P	32	1000	0	32	0
	M751272P	32	1000	0	32	0
	M751273P	_	_		32	0
	M753114P	32	1000	0	32	0

Table 5 QUALITY ASSURANCE TEST RESULTS (4)

Test		High Temperature High Humidity Bias Note 1			Pressure Cooker		
	Test Condition	85℃, 85%RH, V <sub>CC</sub> =V <sub>CCmax</sub>			121℃, Barometric height 2, 240 hours		
Application	Type Number Parameter	Number of Samples	Device Hour	Number of Failures	Number of Samples	Number of Failures	
Original High-speed CMOS Logic	M74HCXXX-1FP	88	1000	0	66	0	
Cross-point Switch	M402100BFP	22	1000	0	22	0	
	M66200AFP	32	1000	0	32	0	
DRAM Controller	M66210FP	22	1000	0	_		
and Peripheral IC	M66211FP	22	1000	0	32	0	
,	M66212FP	22	1000	0	_	_	
High-drive High-speed Parallel I/O Expander	M66500FP	22	1000	0	22	0	
Toggle Line Buffer	M66305FP	22	1000	0	22	0	
Parallel-in serial-out data buffer with FIFO	M66300FP	22	1000	0	32	.0	
	M75189AFP	22	1000	0	32	0	
	M5A26LS31FP	22	1000	0	32	0	
Line Interface	M5A26LS32AFP	22	1000	0	_	_	
	M5M34050FP	22	1000	0			
	M75173FP	20	1000	0	_	_	
	M66310FP	22	1000	0	32	0	
	M66311FP	22	1000	0	32	0	
	M66312FP	22	1000	0	32	0	
Application Coordin Driver	M66705FP	22	1000	0	32	0	
Application Specific Driver	M751270FP	22	1000	0	22	0	
	M751271FP	22	1000	0	_	_	
	M751272FP	22	1000	0	22	0	
	M751273FP	22	1000	0	_	_	

Note 1: Pre-processing is made as follows

. OHigh temperature and high humidity storage······85℃, 85% RH, 48 hours

Solder bath .....260°C, 10 sec three times

High temperature and high humidity storage processing is not made for the M66500FP

Table 6 QUALITY ASSURANCE TEST RESULTS (5)

Test		Solder	Solderability		Strength	(Remarks)
	Test Condition		sec , flux	Bending, Three	Times, 85g/250g	Package
Application	Type Number Parameter	Number of Samples	Number of Failures	Number of Samples	Number of Failures	Number of Pins
Original High-speed	M74HCXXX-1P	88	0	60	0	16,20P4, 24P4D
CMOS Logic	M74HCXXX-1FP	45	0	45	0	16,20P2N, 24P2
	M402100BP	22	0	15	0	16P4
Cross-point	M402100BFP	15	0	15	0	16P2N
Switch	M402101BP	22	0	15	0	22P4H
	M402101BWP	22	0	15	0	22P4
	M66200AP	15	0	15	0	24P4D
DRAM Controller	M66210P	15	0	15	0	24P2
and Peripheral IC	M66210FP	_	_	15	0	24P2
	M66211FP	15	0		_	24P2
High-drive High-speed	M66500SP	15	0	15	0	64P4B
Parallel I/O Expander	M66500FP	15	0	15	0	64P6W
	M66305P	15	0	15	0	20P4
Toggle Line Buffer	M66305FP	15	0	15	0	20P2W
Parallel-ın serial-out data	M66300P	15	0	15	0	24P4D
buffer with FIFO	M66300FP	15	0	15	0	24P2
	M75188P	22	0	22	0	14P4
	M75189P	22	0	_	_	14P4
	M75189AFP	22	0	22	0	14P2N
	M751701P	22	0	22	0	8P4
Line Interface	M5A26LS29P	22	0	_	_	16P4
	M5A26LS31P	22	0	22	0	16P4
	M5A26LS31FP	22	0	22	0	16P2N
	M5A26LS32AP	_	_	22	0	16P4
	M66310P	15	0	15	0	24P4D
	M66310FP	15	0	15	0	24P2
	M66311P	15	0	15	0	24P4D
	M66311FP	15	0	15	0	24P2
	M66312P	15	0	15	0	16P4
	M66312FP	15	0	15	0	16P2N
Application Specific Driver	M66700P	15	0	15	0	8P4
• • •	M751271P	22	0	15	0	16P4
	M751271FP	22	0	15	0	16P2N
	M751272P	22	0	15	0	16P4
	M751272FP	22	0	15	0	16P2N
	M751273P	22	0			16P4
	M753114P	15	0	15	0	8P4




Fig. 2 Procedure of returned product control

#### 4. SUMMARY

The Mitsubishi Quality Assurance System and example of reliability control have been presented. The customer's requirements for high reliability ICs & LSIs are increasing significantly. To satisfy the customer's demands Mitsubishi would like to make perpetual efforts in the following areas.

- Emphasis on built-in reliability at design stage. Reliability evaluations to expose latent failure modes and acceleration factors.
- (2) Periodical endurance, environmental and mechanical testing to verify reliability targets and realize higher reliability.
- (3) Focus on development for new failure analysis techniques. Detailed failure analysis, intensive corrective actions and quick response to customer's analysis request.
- (4) Utilizing customer's quality data information regarding incoming inspection, production and field to improve PPM, fraction defective and FIT, failure rate.

Mitsubishi kindly requests customers to provide quality/reliability data upon incoming inspection or field failure rate. These factors will be essential to help verify and improve the quality reliability of our ICs & LSIs.



#### MITSUBISHI (DIGITAL ASSP)

### PRECAUTION OF USE

#### Introduction

This section describes precautions for use of Mitsubishi digital ASSP. Mitsubishi recommends that you take care in logic design and system design by making use of the following application notes.

#### 1. Unused Input Pins

Unused input pins, if left open, are considered to be highlevel for BIPOLAR circuits and misoperation may occur due to environmental noise.

Floating input voltage in CMOS circuit causes unstable operation and fluctuation in the output logical level. In any case, unused input pins should be connected to GND or  $V_{\rm CC}$ . If unused blocks of circuits exist in a package,  $I_{\rm CC}$  may increase when the input pins of the block are left open. Be sure to connect these input pins to GND or  $V_{\rm CC}$ .

#### 2. AND Tie of Output Pin

As active pull-up (current source) is used in the output circuit to enable high speed switching as well as to increase drive capacity of capacitative load, it is not possible to use an AND tie to connect each output pin to allow AND function. This is because the impedance of the active pull-up is low when the output is high-level. For example, when two outputs are connected and one output is high-level and the other output is low-level, excess current flows from high-level output pin to low-level output pin, increasing the low-level voltage. Increase of heat and current in the internal wiring may cause destruction and deterioration of reliability. This should be avoided by all means.

## 3. Shorting of Output Pin to GND or $V_{\text{CC}}$

The P-and N-channel transistors used in CMOS logic are not equipped with protection circuits to limit the output current. If output pins are accidentally shorted to  $V_{\rm CC}$  or GND, excessive current will flow. These currents may cause overheating, damage to the IC's internal wiring, and deterioration of reliability. Therefore output pins should never be connected to GND or  $V_{\rm CC}$  or any other fixed voltage level.

#### 4. Output Load Capacitance

In many high-speed CMOS applications, capacitors are connected between I/O pins and either  $V_{\rm CC}$  or GND to increase the propagation delay or to remove signal noises. Capacitors are charged by active pull-up from the power supply when the output changes from low-level to high-level and are discharged to GND via output transistors when the output changes from high-level to low-level. The larger the capacitors that are connected, the larger the charging/discharging energy via the IC's output circuit becomes, thus deteriorating the output circuit. A capacitor of less than 1000pF can be connected directly according to

the output characteristics and charge/discharge cycle for an IC. If a larger capacitor is connected, resistors should be connected in series and the charge and discharge current should be limited.

#### 5. Power Supply Lines

Fluctuation and ripples should be kept minimum within the recommended operating conditions.

To eliminate spikes generated by switching of ICs, the impedance of both the power supply and the supply line must be low. One method to lower this supply-line impedance is to connect a  $0.01 \sim 0.22~\mu$  F plastic-film or ceramic capacitor with good high-frequency characteristics between the  $V_{CC}$  and GND lines.  $10 \sim 100~\mu$  F electrolytic or tantalum capacitor should also be connected on each printed circuit board.

The power dissipation current varies widely with the operating frequency, supply voltage, capacitive load, supply voltage and input signal rise and fall times. The effect of these factors should be considered when designing the power supply. If digital circuits are used with high-current drivers, separate power supplies should be used for the logic and driver circuit, and common loads should be avoided.

## 6. Rise and Fall Time of the Input Signal

If a signal with long rise and fall times is applied to the input pin of the digital ASSP, the output may have a oscillation of several tens of MHz, abnormal waveform or misoperation. The rise and fall times of the input signal are specified in the timing requirement for some products. These products may cause misoperation if the input waveform is greater than the specified rise or fall time.

These products should be used within the upper or lower limits. The rise and fall times should be suppressed to the minimum even if the timing requirements of the products are not specified. However, products with Schmitt-trigger or hysteresis characteristics are exceptions.

Misoperation due to signals exceeding the rise or fall times can be prevented by revising the waveform with Schmitt trigger circuit.

#### 7. Timing Requirement

The timing requirements specify the timing of input signals required to operate an IC normally. If the timing requirements are specified, these products should be used within these limits.



#### 8. Parasitic Elements of Bipolar ICs

In the bipolar IC as shown in Fig. 1, transistors and diodes are surrounded by the p-channel area. The p-channel area is normally connected to GND. Between the GND pin and the n-channel area to form transistor collector, parasitic diodes are formed which are not described in the circuit diagram. Parasitic diodes are also connected between the GND pin and the supply voltage pin (V<sub>CC</sub>) pin. Therefore, if the output level should be lower than the voltage of the GND pin, or if the IC is inserted backwards and the power is supplied, current flows through the parasitic diodes and the IC may be damaged. Care should be taken not to apply a voltage of -0.5V lower than to the GND pin. If -0.5V or less is applied to the input pin as shown in Fig. 1, most of the current flows from the GND pin to the input pin through Schottky barrier diode (SBD), but part of the current flows from the base of the parasite transistors to the emitter and the collector current is amplified by the current amplification rate. The current flows from the collectors of the adjacent transistors to the input pin, and the collector current is drawn to the input pin, causing misoperation of the device. Care chould be taken not to apply a voltage lower than -0.5V to the I/O pins.

#### 9. Latchup of CMOS IC

The CMOS circuit structure has built-in parasitic bipolar transistors. These transistor's function as thyristors (SCRs): when they are triggered by an external surge, they turn on, causing a current to flow from  $V_{\rm CC}$  to GND. Even after the trigger current ceases, this current continues to flow. The current is very large, and can easily damage or destroy the IC. For this reason, the phenomenon is called "latchup". This section describes the mechanism and prevention method of latchup.




Fig. 1 Effect of parasitic transistor by the negative input voltage.

Fig. 2 shows the structure of a CMOS inverter and its parasitic bipolar transistors.  $T_{\Gamma 1}$  and  $T_{\Gamma 2}$  have pnpn thyristor structures. If any one of  $T_{\Gamma 3},~T_{\Gamma 4},~T_{\Gamma 5}$  or  $T_{\Gamma 6}$  turn on due to a current surge, a base current will flow to  $T_{\Gamma 1}$  or  $T_{\Gamma 2}$ ,initiating latchup. The following external factors can initiate latchup.

- Input voltage (V₁) exceeds supply voltage (V<sub>CC</sub>).
   V₁>V<sub>CC</sub>
- (2) Input voltage (V₁)falls below GND.V₁ < GND</li>
- (3) Output voltage  $(V_O)$  exceeds supply voltage  $(V_{CC})$ .  $V_O > V_{CC}$
- (4) Output voltage (V<sub>O</sub>) falls below GND.




Fig. 2 COMS inverter mechanism and parasitic transistor.



# MITSUBISHI (DIGITAL ASSP) PRECAUTION OF USE

Vo<GND

Supply voltage (V<sub>CC</sub>) becomes excessive. V<sub>CC</sub> excessive.

Care should be taken not to allow an excessive surge to the I/O pin and the supply voltage pin.

## 10. Preventing Damage by Static Electricity

Static electricity is generated under low-humidity conditions by the friction of clothing, containers and other objects. Use of excellent protective circuits to all I/O pins, Mitsubishi digital ASSP devices can tolerate static voltages and this places them on equal footing with bipolar devices. However, the protection diodes that prevent static damage can tolerate only limited forward and reverse-bias currents. Large energy inputs should be avoided, as they will destroy these diodes and thin oxide layers at the transistor input gates. The following measures are recommended to prevent this type of damage.

- To prevent static damage during shipping, all ICs are shipped in conductive tubes. After receipt, the ICs should always be stored in conductive tubes or other conductive containers.
- (2) Static charges on the body or clothing should be drained off by grounding through 100k  $\Omega$   $\sim$  1M  $\Omega$  resistors
- (3) All assembly tubes, insertion machines, and measuring instruments, and other objects that will come in contact with the ICs should be grounded.
- (4) Soldering irons and baths must have power-supply insulation resistances of over 10M  $\Omega$  to prevent power-supply leakage to the ICs. This equipment should also be grounded.
- (5) Printed-circuit boards with IC<sub>s</sub> installed should be protected from shock, vibration, and friction. To keep potential from building up, the boards should be stored in conductive envelopes, or the terminals should be shorted together.
- (6) The humidity of the transport, storage and assembly environment should always be maintained at safe levels.

#### Mechanical and Thermal Stress

Cutting or deforming the external leads can result in lead breakage or humidity-induced corrosion. Mechanical stress should be avoided when mounting the IC<sub>S</sub>. The component materials of IC<sub>S</sub> have widely varying thermal-expansion coefficients, so rapid temperature changes, extended soldering and other thermal stresses should be avoided as far as possible because such stress can damage the semi-conductors or break the internal wiring.


#### 12. Caution for Surface-Mount Package


Surface-Mount packaging is available for most of Mitsubishi digital ASSP to miniaturize and make equipment light-weight. The allowable power dissipation of surface-mount packages is smaller than standard dual-in-line packages with the same number of pins. Please note some products have limitations on operating temperature and electrical characteristics.


Mounting method (soldering conditions), storage conditions, and cleaning conditions greatly influence the reliability of products but vary depending on the number of pins or the size of the package. Consult a Mitsubishi dealer for further information about the digital ASSP.





## **PACKAGE OUTLINE**

























# **PACKAGE OUTLINE**

































# **PACKAGE OUTLINE**















# MITSUBISHI (DIGITAL ASSP) PACKAGE OUTLINE





## MITSUBISHI (DIGITAL ASSP)

# **M66200AP/AFP**

DRAM CONTROLLER

#### DESCRIPTION

The M66200AP/AFP is a semiconductor integrated circuit for 256K- and 1M-bit CMOS-process DRAM controllers. The device can control all necessary DRAM signals, including MPU, RAS and CAS memory control signals of signals and the signals to adjust the memory access and refresh.

The M66200AP/AFP can be used in combination with one of the address selectors of the M66210, M66211, M662112 and M66213.

The device supports almost all the 16-bit MPUs available in the market and supports  $256K\times1$ ,  $1M\times1$ ,  $64K\times1$ ,  $64K\times4$ ,  $256K\times4$ bit DRAMs.

#### **FEATURES**

- No-wait read/write access is possible if DRAM is less than 120ns when MPU is 8MHz or 10MHz.
- · "Early write" feature
- Refresh
  - · Automatic refresh: CAS before RAS method
  - · External refresh: RAS only method
- Usable on either RASO bank or RAS1 bank
- Byte switching capability between CAS0 and CAS1
- Memory space:
  - · When 1M-bit DRAMs are used: 4M bytes maximum
  - · When 256K-bit DRAMs are used: 1M byte maximum
- Drive capability: I<sub>O</sub> = ± 24 mA
- TTL input level
- 5V single power supply
- The following types are available as an address selector IC
  - 10-line data latch (24-pin)
     M66210P/FP (non-inverted output)
     M66211P/FP (inverted output)


#### **APPLICATION**

General-purpose 16-bit microprocessor and all systems using DRAM

#### **FUNCTIONAL DESCRIPTION**

The M66200A is an integrated circuit for a CMOS-process 256K- and 1M-bit DRAM controller which suppresses its noise caused by high output current switching by circuit configuration. The device supports general-purpose 16-bit microprocessors available in the market.

The chip select  $\overline{\text{CS}}$ , memory read  $(\overline{\text{MR}})$ , memory write  $(\overline{\text{MW}})$ , status  $(\overline{\text{SO}}$  and  $\overline{\text{SI}})$  as input as the MPU memory control signal, the system clock is input to CLK, and then  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , memory write  $(\overline{\text{W}})$ , ready  $(\overline{\text{RDY}})$ , address multiplex (MPX,  $\overline{\text{MPX}}$  and  $\overline{\text{LATCH}})$  signals are output according to the memory access operation (memory read, memory write). Refresh operation is synchronized with the clock.



No-wait memory access is possible when a generalpurpose 16-bit microprocessor is an 8MHz or 10MHz version and 256K- or 1M-bit DRAM is a high-speed version of 120ns or less.


The built-in refresh timer controls refresh rate, (which is 14 $\mu$ s when the system clock is set to 8MHz).

The management of memory access and refresh requests are made by the built-in arbiter. The arbiter gives priority to the request that comes first. If a refresh request comes during a memory access, the refresh operation is started after the memory access is completed. On the other hand, if a memory access comes from the MPU during a refresh operation, the memory access request is not accepted until the refresh cycle is completed (RDY output is not made). And, a wait cycle is entered in the MPU (four-wait maximum).

Automatic refresh by the built-in refresh timer follows the "CAS before RAS" method. External refresh using the refresh request input RFRQ is also possible. In this case, the refresh is made by "RAS only" method.

The M66200A has a pair of RAS and CAS. Bank switching and byte switching is possible. This control mode uses bank switching input (BANK), and CAS enable inputs  $(\overline{\text{CAE0}} \text{ and } \overline{\text{CAE1}})$ .





# FUNCTIONAL DESCRIPTION OF INTERNAL BLOCKS

Block name	Function
Refresh timer	When SELF is low, the refresh request signal is generated at a fixed interval.
	When MODE is low, the refresh request signal is generated at an interval of 116 CLK pulses
	When MODE is high, the refresh request signal is generated at an interval of 230 CLK pulses.
Input latch	CS, S0, S1, BANK, CAE0 and CAE1 signals from MPU are latched
Arbiter	Determines and adjusts memory access cycle priority and refresh cycle priority. The arbiter gives priority to whichever comes first memory access request or refresh request
Timing generator	RAS, CAS or W signals are generated according to the cycle that the arbiter determines. The write cycle uses "early write method and the refresh cycle use "CAS before RAS" (when SELF is low)
RAS, CAS control	Choice between RAS and CAS is determined by the combination of three inputs of BANK, CAE0 and CAE1.



# MITSUBISHI (DIGITAL ASSP) M66200AP/AFP

# DRAM CONTROLLER

# FUNCTIONAL DESCRIPTION OF PINS

1/0	Symbol						Funct	ion								
	RESET	Reset input  Reset input is set to "high" by built-in flip-flop reset input (Refresh operation is not executed as the refresh counter is reset during the reset period.)														
	CLK	Clock input				**										
	CS	MPU addre	ss decoder	signal												
	S0, S1	Status signa	al from MPU							S0	S1	A mode	B mode			
			access cycle		by the CS, S	30 and S1 s	ignals )			L	L	Read	No access			
		CLK fallin	ng edge-sam	npling			)			L	Н	Write	Write			
										Н	L_L	Read	Read			
									L	Н	Н	No access	No access			
	MR	Read signal from MPU (Detects end of read cycle )														
	MW	Write signal from MPU (Detects end of write cycle )														
		MPU select	. input													
		MODE	MPU m	ode	1	MPU										
	MODE	L	A mo	de 4	-bus cycle I	MPU										
		Н	B mo	de 2	-bus cycle I	MPU										
					-											
		Refresh mo	de select ın	put												
Input	SELF	SELF			R	efresh mod	e									
		L	Automatic r	efresh (CA	S before RA	S refresh)										
		Н	External ref	fresh (RAS	only refresh	)										
	RFRQ	Used when SELF is high (external refresh), RFRQ becomes RAS Inputting the timing of RAS only refresh to this pin sets refresh to "RAS only refresh" When SELF is low, this is set low (automatic refresh) RAS and CAS which become valid by the combination of three inputs are determined														
									neu							
		BANK	CAE0	CAE1	RAS0	RAS1	CAS0	CAS1								
		L	L	L	Valid	Н	Valid	Valid								
	BANK	L	L	н	Valid	H	Valid	Н								
	CAEO	L L	H	L	Valid	H	H	Valid								
	CAE1	H	H L	H L	Valid H	H Valid	H Valid	H Valid								
		H	L	Н	Н	Valid	Valid	H								
		Н Н	H	L	Н	Valid	H	Valid								
		Н	н	Н	Н	Valid	н	Н								
	RAS0 RAS1	Row addres	s strobe sig	nal												
	CAS0 CAS1	Column add	iress strobe	signal			<u> </u>									
Output	w	Write signal	to DRAM													
	MPX MPX	Multiplex si	gnal to exte	rnal data se	elector											
	LATCH	Latch signal	to external	data selec	tor											
	RDY	Ready signs	al to MPII			Latch signal to external data selector  Ready signal to MPU										



# ABSOLUTE MAXIMUM RATINGS

Symbol		Parameter	Conditions	Ratings	Unit	
Vcc	Supply voltage			-0.5~+7.0	V	
Vı	Input voltage			-0.5~V <sub>cc</sub> +0.5	V	
Vo	Output voltage			-0.5~V <sub>cc</sub> +0.5	V	
	Input protection di	ada aurrent	V <sub>1</sub> < 0V	-20		
1 <sub>IK</sub>	Input protection diode current		$V_{I} > V_{CC}$	+20	mA	
	Input parasitic diode current		V <sub>0</sub> < 0V	-20	A	
Іок	input parasitic dio	de current	Vo > Vcc	+20	mA	
	Output current	RASO, RAS1, CASO, CAS1, W		±50	T .	
I <sub>O</sub>	Output current	MPX, MPX, RDY, LATCH		±20	mA	
Icc	Supply/GND curre	ent	V <sub>CC</sub> , GND	±200	mA	
Pd	Power dissipation			500	mW	
Tstg	Storage temperatu	ire		<del>-65~+150</del>	°C	
Topr	Operating temperature			0~70	°C	

# RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Limits			
	Parameter	Mın	Тур	Max	Unit	
V <sub>CC</sub>	Supply voltage	4.5		5.5	٧	
Vı	Input voltage	0		Vcc	٧	
Vo	Output voltage	0		V <sub>CC</sub>	V	

# $\textbf{ELECTRICAL} \quad \textbf{CHARACTERISTICS} \,\, (\textit{V}_{\texttt{CC}} = 5\textit{V} \pm 10\%, \, \text{unless otherwise noted})$

					Limits				
Symbol	Paramet	er	Те	st conditions	25	C	0~7	70℃	Unit
					Mın	Max	Mın	Max	
$V_{T+}$	Positive threshold voltage		Vo=0.1, Vcc-0.1	/, I <sub>O</sub> =20μA	,	2.4		2.4	V
V <sub>T</sub> -	Negative threshold voltage	RESET	V <sub>O</sub> =0.1, V <sub>CC</sub> -0.1\	V <sub>O</sub> =0.1, V <sub>CC</sub> -0.1V, I <sub>O</sub> =20μA			0.6		V
V <sub>H</sub>	Hysteresis voltage		Vo=0.1, Vcc-0.1	/, I <sub>O</sub> =20μA	0.2	1.8	0.2	1.8	V
V <sub>IH</sub>	High-level input voltage	(SELF, MODE)	V <sub>O</sub> =0.1, V <sub>CC</sub> -0.1\	/, I <sub>O</sub> =20μA	2.4		2.4		V
VIL	Low-level input voltage	(SEEF, WODE)	V <sub>O</sub> =0.1, V <sub>CC</sub> -0.1\	/, I <sub>O</sub> =20μA		0.6		0.6	V
V <sub>IH</sub>	High-level input voltage	(Other input)	Vo=0.1, Vcc-0.1	/, I <sub>O</sub> =20μA	2.0		2.0		V
VIL	Low-level input voltage	(Other input)	Vo=0.1, Vcc-0.1	/, I <sub>O</sub> =20μA		0.8		0.8	V
V <sub>OH</sub>	High-level output voltage		V <sub>1</sub> = V <sub>111</sub> V <sub>11</sub>	$I_{OH} = -20\mu A$	V <sub>cc</sub> -0.1		V <sub>cc</sub> -0.1		v
• он	Trigit-level output voltage	RASO, RAS1		$I_{OL} = -24$ mA, $V_{CC} = 4.5$ V	3.83		3.70		\
VoL	Low-level output voltage	CASO, CAS1, W	$V_{I} = V_{IH}, V_{IL}$	$I_{OH} = 20 \mu A$		0.1		0.1	v
VOL	Low-level output voltage		VI — VIH, VIL	$I_{OL} = 24 \text{mA}, V_{CC} = 4.5 \text{V}$		0. 44		0.53	
V <sub>OH</sub>	High-level output voltage		$V_{I} = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	V <sub>cc</sub> -0.1		V <sub>CC</sub> -0.1		v
• он	Trigit-level output voltage	MPX, MPX	VI — VIH, VIL	$I_{OL} = -8mA, V_{CC} = 4.5V$	3.83		3. 70		
VoL	Low-level output voltage	RDY, LATCH	$V_{I} = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$		0.1		0.1	v
VOL	Low-level output voltage	•	VI — VIH, VIL	$I_{OL} = 8mA, V_{CC} = 4.5V$		0.44		0.53	V
I <sub>IH</sub>	High-level input current		$V_{i} = V_{CC}$			0.1		1.0	μA
I <sub>IL</sub>	Low-level input current	$V_i = GND$				-0.1		-1.0	μA
Icc	Static power dissipation	current	$V_I = V_{CC}$ , GND, $I_O$	= 0μA		10.0		100	μA
⊿I <sub>cc</sub>	Maximum static power di	ssipation	$V_1 = 2.4V, 0.4V$ (N	ote)		2.7		2.9	mA
Cı	Input capacitance					10		10	pF

Note : This value is set to one input and all other inputs are fixed to  $V_{\text{CC}}$  or GND



# MITSUBISHI (DIGITAL ASSP) M66200AP/AFP

# DRAM CONTROLLER

**SWITCHING CHARACTERISTICS**  $(v_{cc}=5v\pm10\%, \tau_a=0\sim70^{\circ}C)$ 

This standard assumes the use of the address data selectors M66210P/FP  $\sim\!$  M66213P/FP

# **MEMORY ACCESS (A MODE)**

Number	Symbol	Parameter	Test conditions	Lin	nıts	Unit
Number	Cyllibol	raiameter	rest conditions	Min	Max	Oilit
	fmax	Maximum repetitive frequency		20		MHz
	t <sub>TLH</sub>		C <sub>L</sub> =50pF (RDY, LATCH, MPX, MPX)		15	
1	t <sub>THL</sub>		CL—SUPP (RDT, LATCH, MPX, MPX)		15	ns
,	t <sub>TLH</sub>	Output transition time	$C_L=50pF$ ( $\overline{RAS}$ , $\overline{CAS}$ , $\overline{W}$ )		10	ns
2	t <sub>THL</sub>	Output transition time	CL—30PF (HAS, CAS, W)		10	115
-	tTLH		$C_1 = 200 pF (\overline{RAS}, \overline{CAS}, \overline{W})$		20	ns
	t <sub>THL</sub>		0[-200pi (11Ad, 0Ad, 117		20	113
3	t <sub>PLH</sub>		C <sub>L</sub> =50pF		34	ns
3	t <sub>PHL</sub>	CLK—RAS propagation time	O[ 30pi		36	113
4	t <sub>PLH</sub>	OLIV TWO propagation time	C <sub>L</sub> =150pF	10	36	ns
<u> </u>	t <sub>PHL</sub>		ot 100pi	13	40	110
5	t <sub>PLH</sub>	MR, MW-CAS	C <sub>1</sub> =50pF		41	ns
Ŭ	t <sub>PHL</sub>	propagation time	St. Sobi		36	
6	t <sub>PLH</sub>	CLK—CAS	C <sub>L</sub> =150pF	14	43	ns
	t <sub>PHL</sub>			13	40	
7	t <sub>PLH</sub>	CLK-MPX, MPX propagation time	C <sub>L</sub> =50pF	21	62	ns
	t <sub>PHL</sub>			21	62	
8	t <sub>PLH</sub>	CLK-MPX, MPX propagation time	C <sub>L</sub> =50pF	18	74	ns
	t <sub>PHL</sub>			18	74	
9	t <sub>PLH</sub>	$\overline{MW} - \overline{W}$	C <sub>L</sub> =50pF		48	ns
	t <sub>PHL</sub>	S0-W propagation time			25	
10	t <sub>PLH</sub>		C <sub>L</sub> =200pF		52	ns
	t <sub>PHL</sub>	(when S0 and S1 are used)			34	-
11	t <sub>PLH</sub>		C <sub>L</sub> =50pF		20	ns
	t <sub>PHL</sub>	MW-W propagation time			24	
12	t <sub>PLH</sub>	(when S0 and S1 are not used) C <sub>L</sub> =200pF	C <sub>L</sub> =200pF		28	ns
13	t <sub>PHL</sub>	CLK-RDY			36	
14	t <sub>PLH</sub>	MR, MW-RDY propagation time	C <sub>L</sub> =50pF		36	ns
15	t <sub>PHL</sub>	MR, MW-LATCH			32	-
16	t <sub>PLH</sub>	CLK—LATCH propagation time	C <sub>L</sub> =50pF		32	ns
10	t <sub>PHL</sub>	OLK LATOR		1	32	1

# MEMORY ACCESS (B MODE)

Number	Symbol	Recompted	Tool conditions	Lir	nits	11-4
Number	Symbol	Parameter	Test conditions	Mın	Max	Unit
_	fmax	Maximum repetitive frequency		20		MHz
	t <sub>TLH</sub>		C <sub>L</sub> =50pF (RDY, LATCH, MPX, MPX)		15	
17	t <sub>THL</sub>		CL=30PF (RDT, EXTCH, MFX, MFX)		15	ns
'′	t <sub>TLH</sub>	Output transition time	$C_1 = 50 pF (\overline{RAS}, \overline{CAS}, \overline{W})$		10	ns
18	t <sub>THL</sub>	- Output transition time	0[—30pi (11A3, 0A3, W)		10	115
'"	t <sub>TLH</sub>		$C_L=200pF$ (RAS, $\overline{CAS}$ , $\overline{W}$ )		20	ns
	t <sub>THL</sub>		O[-200pi (11A3, OA3, VV)		20	113
19	t <sub>PLH</sub>		C <sub>L</sub> =50pF		34	ns
'	t <sub>PHL</sub> .	CLK—RAS propagation time			36	113
20	t <sub>PLH</sub>	out The propagation time	C <sub>L</sub> =150pF	10	36	ns
	t <sub>PHL</sub>			13	40	110
21	t <sub>PLH</sub>	MR, MW-CAS	C <sub>1</sub> =50pF		41	ns
-	t <sub>PHL</sub>	propagation time	St. Sep.		36	
22	t <sub>PLH</sub>	CLK-CAS	C <sub>L</sub> =150pF	14	43	ns
	t <sub>PHL</sub>			13	40	
23	t <sub>PLH</sub>	CLK-MPX, MPX propagation time	C <sub>L</sub> =50pF	21	62	ns
	t <sub>PHL</sub>	, , , , , ,		21	62	
24	t <sub>PLH</sub>	CLK-MPX, MPX propagation time	C <sub>1</sub> =50pF	18	74	ns
	t <sub>PHL</sub>	-		18	74	
25	t <sub>PLH</sub>	$\overline{MW} - \overline{W}$	C <sub>L</sub> =50pF		48	ns
	t <sub>PHL</sub>	propagation time	- ,		25	
26	t <sub>PLH</sub>	<u>s</u> 0−w	C <sub>L</sub> =200pF		52	ns
	t <sub>PHL</sub>				34	
27	t <sub>PLH</sub>	CLK—RDY propagation time	<sup>†</sup> C <sub>L</sub> =50pF		36	ns
28	t <sub>PHL</sub>	MR, MW—RDY			36	
29	t <sub>PLH</sub>	MR, MW-LATCH propagation time	C <sub>L</sub> =50pF		32	ns
30	t <sub>PHL</sub>	CLK-LATCH propagation time			32	

# INTERNAL REFRESH (CAS BEFORE RAS) (A MODE)

Number	Symbol	Parameter	Test conditions	Lin	Unit	
Number	Syllibol	Farameter	rest conditions	Mın	Max	Onn
31	t <sub>PLH</sub>		C <sub>L</sub> =50pF		38	
31	t	CLK—RAS propagation time			38	ns
32	t <sub>PLH</sub>		C <sub>1</sub> =150pF		41	
32	t <sub>PHL</sub>		C <sub>L</sub> =150pF		41	ns
33	t <sub>PLH</sub>	CLK—CAS propagation time	C <sub>L</sub> =50pF		31	
33	t <sub>PHL</sub>				41	ns
34	t <sub>PLH</sub>	OLIX OAS propagation time	C <sub>L</sub> =150pF		33	
	t <sub>PHL</sub>				45	ns

# INTERNAL REFRESH (CAS BEFORE RAS) (B MODE)

Number Symbol	Parameter	Test conditions	Lin	Unit		
Number	Symbol	Farameter	rest conditions	Mın	Max	011111
25	t <sub>PLH</sub>		C <sub>L</sub> =50pF		38	
35	t <sub>PHL</sub>	CLK DAS propagation time	RAS propagation time		38	ns
36	t <sub>PLH</sub>		C <sub>L</sub> =150pF		41	
36	t <sub>PHL</sub>				41	ns
37	t <sub>PLH</sub>	CLK—CAS propagation time	C <sub>L</sub> =50pF		31	
37	t <sub>PHL</sub>				33	ns
38	t <sub>PLH</sub>		0 150 5		33	
38	t <sub>PHL</sub>		C <sub>L</sub> =150pF		37	ns



# **EXTERNAL REFRESH (RAS ONLY)**

Number	Symbol	mbol Parameter	To de conditions	Lin	Unit	
Number Symbol	r arameter	Test conditions	Mın	Max	O III	
39	t <sub>PLH</sub>	RFRQ—RAS propagation time	C <sub>L</sub> =50pF		23	ns
35	t <sub>PHL</sub>				23	115
40	t <sub>PLH</sub>		0 150 5		27	
40	t <sub>PHL</sub>		C <sub>L</sub> =150pF		27	ns

# TIMING REQUIREMENTS ( $v_{cc}=5V\pm10\%$ , $\tau_a=0\sim70^{\circ}$ ) MEMORY ACCESS (A MODE)

Number	Cumbal	Parameter	Tool conditions	Lır	nıts	Unit
Number	Symbol	Parameter	Test conditions	Mın	Max	Unit
41	t <sub>WH</sub>	Clock pulse width (high level)		20		ns
42	t <sub>WL</sub>	Clock pulse width (low level)		20		ns
43	t <sub>su</sub>	CLK-CS setup time		20		ns
44	th	CLK-CS hold time		20		ns
45	tsu	CLK-S0 setup time		20		ns
46	th	CLK-\$\overline{S0}\$ hold time		20		ns
47	t <sub>su</sub>	CLK—S1 setup time		20		ns
48	th	CLK-S1 hold time		20		ns
49	tsu	CLK—MR setup time		20		ns
50	th	CLK-MR hold time		1.5CK+10	2.5CK-20	ns
51	t <sub>su</sub>	CLK—MW setup time		20		ns
52	th	CLK—MW hold time		1.0CK+10	2.0CK-20	ns
53	t <sub>su</sub>	CLK—BANK setup time		20		ns
54	th	CLK-BANK hold time		20		ns
55	t <sub>su</sub>	CLK-CAE0, CAE1 setup time		20		ns
56	th	MR, MW-CAE0, CAE1 hold time		20		ns
57	t <sub>WH</sub>	Reset pulse width (high level)		20		ns
58	trec	CLK—RESET recovery time		20		ns


# MEMORY ACCESS (B MODE)

N	0		Test conditions	Lin	nits	Unit
Number	Symbol	Parameter	Test conditions	Mın	Max	Unit
59	t <sub>WH</sub>	Clock pulse width (high level)		20		ns
60	t <sub>WL</sub>	Clock pulse width (low level)		20		ns
61	t <sub>su</sub>	CLK-CS setup time		20		ns
62	th	CLK-CS hold time		20		ns
63	t <sub>su</sub>	CLK-S0 setup time		20		ns
64	th	CLK-S0 hold time		20		ns
65	t <sub>su</sub>	CLK—S1 setup time		20		ns
66	th	CLK-S1 hold time		20		ns
67	t <sub>su</sub>	CLK-MR setup time		20		ns
68	th	CLK-MR hold time		2.0CK	2.5CK	ns
69	t <sub>su</sub>	CLK-MW setup time		20		ns
70	th	CLK-MW hold time		1.5CK	2.0CK	ns
71	t <sub>su</sub>	CLK—BANK setup time		20		ns
72	th	CLK—BANK hold time		20		ns
73	t <sub>su</sub>	CLK-CAE0, CAE1 setup time		20		ns
74	th	CLK-CAE0, CAE1 hold time		20		ns
75	t <sub>WH</sub>	Reset pulse width (high level)		20		ns
76	trec	CLK—RESET recovery time		20		ns


Note: The limits of 50, 52, 68 and 70 (max) assume the continuous access from MPU and do not show the limits of operation



# **SWITCHING WAVEFORM**




# **TEST CIRCUIT**



- (1) The pulse generator (PG) has the following characteristics (10%~90%) t<sub>r</sub>=3ns, t<sub>f</sub>=3ns
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance


# **TIMING DIAGRAM**


Memory access A mode



\*Addr is the output of M66210P/FP  $\sim$  M66213P/FP


\*\*: See the standards of M66210P/FP $\sim$ M66213P/FP






\*Addr is the output of M66210P/FP $\sim$ M66213P/FP


\*\* : See the standards of M66210P/FP~M66213P/FP



\*Indicates the internal signal of the M66200AP/AFP




\*Indicates the internal signal of the M66200AP/AFP







#### Reset timing A mode



### Reset timing B mode









DRAM

CONTROLLER








# System wiring diagram


# System application example 1






DRAM

CONTROLLER



# System application example 3





256K/1M DRAM

BANK1

BANK0

RDY signal from other peripheral IC

DRAM controller M66200A




256K/1M DRAM

BANK1

BANK0

CLOCK




RDY signal from other peripheral IC


DRAM controller M66200A

CLK MODE SELF RFRQ






MITSUBISHI (DIGITAL ASSP)




Note 1: Provides an external oscillator circuit (less than 16MHz) and connects it to X<sub>IN</sub> pin of the M37700 and CLK pin of the M66200 The X<sub>OUT</sub> pin of the M37700 is open Operated by setting the processor mode register of wait bit (bit 2 of address 005E<sub>H</sub>) of the M37700 to "\$\phi\$"

#### TYPICAL CHARACTERISTICS


HIGH-LEVEL OUTPUT CURRENT VS HIGH-LEVEL OUTPUT VOLTAGE (RAS, CAS, W)




LOW-LEVEL OUTPUT CURRENT VS LOW-LEVEL OUTPUT VOLTAGE (RAS, CAS, W)




HIGH-LEVEL OUTPUT CURRENT VS
HIGH-LEVEL OUTPUT VOLTAGE (MPX, MPX, LATCH, RDY)




 $\begin{array}{c} \text{LOW-LEVEL OUTPUT CURRENT VS} \\ \text{LOW-LEVEL OUTPUT VOLTAGE (MPX, $\overline{\text{MPX}}$, $\overline{\text{LATCH}}$, $\text{RDY}$)} \end{array}$ 



OUTPUT LOW-LEVEL TO HIGH-LEVEL PROPAGATION TIME VS LOAD CAPACITANCE



OUTPUT HIGH-LEVEL TO LOW-LEVEL PROPAGATION TIME VS LOAD CAPACITANCE





# M66210P/FP M66211P/FP

**10-LINE DATA LATCH** 

#### DESCRIPTION

The M66210P/FP and M66211P/FP are semiconductor integrated circuits consisting of ten D-type latches with 3-state outputs, common latch-enable input and outputenable input.

#### **FEATURES**

- TTL level input V<sub>IL</sub>=0.8V max, V<sub>IH</sub>=2.0V min.
- High fan-out 3-state output ( $I_{OL}$ =24mA,  $I_{OH}$ =-24mA)
- High-speed 9 ns typ. (C<sub>L</sub>=50pF, V<sub>CC</sub>=5V)
- Low power dissipation 50µW/package maximum (V<sub>CC</sub>=5V, Ta=25℃, quiescent state)
- Suitable for 256K-or 1M-bit DRAM address drivers

#### **APPLICATION**

Data latch for microcomputer systems


#### **FUNCTION**

Use of the silicon gate process allows for high speed processing while maintaining low power dissipation and a high noise margin on the M66210/M66211. A circuit configuration is designed to suppress the switching noise due to increases in output current.

The M66210 is a data latch for non-inverted output while the M66211 is used for inverted output.


The M66210/M66211 has ten built-in D-type latches, making the device suitable for an address driver for 256K- or 1M-bit dynamic RAMs.

When latch-enable input  $\overline{LE}$  is high, the signals of data input D will go through the latch and be output to Q. When the state of D changes, the state of Q will also change.



When  $\overline{\text{LE}}$  changes from high-level to low-level, the data existing immediately prior to the change at D will be stored in the latch. Even if other inputs are changed when  $\overline{\text{LE}}$  is low, the contents stored in the latch will not be affected.

When output-enable input  $\overline{\text{OE}}$  is high, all outputs Q will become high-impedance state.



# M66210P/FP M66211P/FP

**10-LINE DATA LATCH** 

# **FUNCTION TABLE**

	Inputs		Output	
ŌĒ	OE LE D			
L	Н	Н	H(L)	
L	н	L	L(H)	
L	L	Х	Qº	
Н	Х	Х	Z	

Note 1. Q<sup>0</sup>: The state of Q before LE changes. Z: High-impedance

Z: High-impedance X: Don't care ( ): M66211P/FP

# **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
Vı	Input voltage		-0.5~V <sub>cc</sub> +0.5	V
Vo	Output voltage		-0.5~V <sub>cc</sub> +0.5	V
	Input protection diode current	V <sub>1</sub> < 0V	-20	
lik		$v_i > v_{cc}$	+20	mA
	0.1-1-1-1-1-1	V <sub>0</sub> < 0V	-20	4
ОК	Output parastic diode current	Vo > Vcc	+20	mA
lo	Output current		±50	mA
Icc	Power supply/GND current	V <sub>CC</sub> , GND	±200	mA
Pd	Power dissipation		500	mW
Tstg	Storage temperature		<del>-65~+150</del>	°C

# RECOMMENDED OPERATING CONDITIONS

Cumbal	Parameter -		Limits			
Symbol			Тур	Max	Unit	
V <sub>CC</sub>	Supply voltage	4.5		5.5	V	
Vı	Input voltage	0		V <sub>CC</sub>	V	
Vo	Output voltage	0		V <sub>CC</sub>	V	
Topr	Storage temperature	0		70	°C	

# $\textbf{ELECTRICAL} \quad \textbf{CHARACTERISTICS} \,\, (\text{V}_{\text{CC}} = 5\text{V} \pm 10\%, \,\, \text{unless otherwise noted})$

		Test conditions		Limits					
Symbol	Parameter				25°C		0~70℃		Unit
				Mın	Тур	Max	Mın	Max	
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> =0.1, V <sub>CC</sub> -0.1	V, I <sub>O</sub> =20μA	2.0			2.0		V
VIL	Low-level input voltage	Vo=0.1, Vcc-0.1	V, I <sub>O</sub> =20μA			0.8		0.8	V
.,	High lavel autout valle as	V - V V	$I_{OH} = -20 \mu A$	V <sub>cc</sub> -0.1			V <sub>cc</sub> -0.1		V
V <sub>OH</sub>	High-level output voltage	$V_I = V_{IH},  V_{IL}$	$I_{OH} = -24 \text{mA}, V_{CC} = 4.5 \text{V}$	3. 83			3. 70		· ·
V	Law level autaut valtage	V V V	$I_{OL} = 20\mu A$			0.1		0.1	V
V <sub>OL</sub>	Low-level output voltage	$V_{I} = V_{IH}, V_{IL}$ $I_{OL} = 24mA, V_{CC} = 4.5V$				0.44		0.53	V
l <sub>IH</sub>	High-level input current	$V_I = V_{CC}$				0.1		1.0	μА
I <sub>IL</sub>	Low-level input current	$V_i = GND$				0.1		1.0	μА
loz	Off-state high-level output current	$V_1 = V_{IH}, \ V_{IL}, \ V_O =$	= V <sub>CC</sub>			5.0		50.0	μА
loz	Off-state low-level output current	$V_I = V_{IH}, \ V_{IL}, \ V_O =$	= GND			5.0		50.0	μА
Icc	Quiescent supply current	$V_1 = V_{CC}$ , GND, $I_O = 0\mu A$				10.0		100	μА
⊿Icc	Maximum quiescent supply current	V <sub>1</sub> = 2.4V, 0.4V (1	Note 2)			2.7		2. 9	mA

Note  $\,2\,$ : Only one input is set to this value and other inputs are tied to  $V_{CC}$  or GND

#### **10-LINE DATA LATCH**

# **SWITCHING CHARACTERISTICS** $(v_{cc} = 5v \pm 10\%, T_a = 0 \sim 70^{\circ}C)$

Complete	Parameter	Test conditions		Limits		Unit
Symbol	Parameter	rest conditions	Min	Тур	Max	Unit
t <sub>TLH</sub>		C <sub>L</sub> =50pF		4	10	
t <sub>THL</sub>	Output transition time	С[—30рг		4	10	ns
t <sub>TLH</sub>	Output transition time	C <sub>L</sub> =200pF		9	20	ns
t <sub>THL</sub>		С_200рг		10	20	115
t <sub>PLH</sub>		C <sub>L</sub> =50pF		9	21	ns
t <sub>PHL</sub>	D-Q(Q)propagation time	С_—50рР		12 -	21	IIS
t <sub>PLH</sub>	J—Q(Q)propagation time	C <sub>L</sub> =200pF		11	27	ns
t <sub>PHL</sub>		C[-200βF		16	27	115
t <sub>PLH</sub>	LE-Q(Q)propagation time	C <sub>L</sub> =50pF		11	26	ns
t <sub>PHL</sub>		СL—30рі		14	26	115
t <sub>PLH</sub>		C <sub>L</sub> =200pF		12	31	ns
t <sub>PHL</sub>		OL—20001		18	31	113
t <sub>PLZ</sub>		C <sub>L</sub> =50pF		9	23	ns
t <sub>PHZ</sub>	OE-Q(Q)disable time	O[-30pi		11	23	113
t <sub>PLZ</sub>	SE Q/Q/disable line	C <sub>L</sub> =200pF	7	12	28	ns
t <sub>PHZ</sub>		O[ 2500p1	7	18	28	"
t <sub>PZL</sub>		C <sub>L</sub> =50pF	ļ	11	23	l ns
t <sub>PZH</sub>	OE-Q(Q)enable time	OL 3001		9	23	113
t <sub>PZL</sub>	OL Q(Q)enable time	C <sub>L</sub> =200pF	7	15	28	ns
t <sub>PZH</sub>		OL—20001	7	10	28	113
Cı	Input capacitance				10	pF
Co	Off state output capacitance	OE=V <sub>cc</sub>			15	pF
C <sub>PD</sub>	Power dissipation capacitance (Note 3)			46		pF

Note 3 : C<sub>PD</sub> is internal equivalent capacitance calculated according to the operating dissipation current with no load(per latch). The dynamic dissipation current can be obtained from the following equation under a no load condition.

P<sub>D</sub>=C<sub>PD</sub> · V<sub>CC</sub><sup>2</sup> · f<sub>1</sub>+I<sub>CC</sub> · V<sub>CC</sub>


# **TIMING REQUIREMENT** $(v_{cc} = 5v \pm 10\%, T_a = 0 \sim 70\%)$


Symbol Parameter		Test conditions		Unit		
	lest conditions	Min	Тур	Max	UIIIL	
tw	Latch enable pulse width		15	4		ns
t <sub>su</sub>	D setup time with respect to LE		13	0		ns
th	D hold-time with respect to LE		10	0		ns


# M66210P/FP M66211P/FP


#### **10-LINE DATA LATCH**

#### **TIMING DIAGRAM**










# **TEST CIRCUIT**



Parameter	sw
t <sub>TLH</sub> , t <sub>THL</sub>	Open
t <sub>PLZ</sub>	Closed
t <sub>PHZ</sub>	Open
t <sub>PZL</sub>	Closed
t <sub>PZH</sub>	Open

(1)Characteristics of pulse generator(PG)( $10\%\sim90\%$ )


 $t_f = 3$ ns,  $t_f = 3$ ns (2) $C_L$  includes stray probe and wiring capacitance

# M66210P/FP M66211P/FP

#### **10-LINE DATA LATCH**


#### TYPICAL CHARACTERISTICS

#### HIGH-LEVEL OUTPUT CURRENT VS HIGH-LEVEL OUTPUT VOLTAGE




HIGH-LEVEL OUTPUT VOLTAGE  $V_{\text{OH}}\text{-}V_{\text{CC}}$  (V)

#### LOW-LEVEL OUTPUT CURRENT VS LOW-LEVEL OUTPUT VOLTAGE




LOW-LEVEL OUTPUT VOLTAGE  $V_{OL}(V)$ 

# LOW-TO HIGH-LEVEL OUTPUT PROPAGATION TIME VS LOAD CAPACITANCE



# HIGH-TO LOW-LEVEL OUTPUT PROPAGATION TIME VS LOAD CAPACITANCE



# M66212P/FP M66213P/FP

2→1-LINE(×5)DATA SELECTOR

#### **DESCRIPTION**

The M66212P/FP and M66213P/FP are semiconductor integrated circuits consisting of five 2-line to 1-line data selectors/multiplexers.

#### **FEATURES**

- TTL level input V<sub>IL</sub>=0.8V max., V<sub>IH</sub>=2.0V min.
- High fan-out output (I<sub>OL</sub>=24mA, I<sub>OH</sub>=-24mA)
- High-speed 9 ns typ. (C<sub>L</sub>=50pF, V<sub>CC</sub>=5V)
- Low power dissipation 50µW/package maximum (V<sub>CC</sub>=5V, Ta=25°C, quiescent state)
- Suitable for 256K-or 1M-bit DRAM address drivers

#### APPLICATION

Data selector for microcomputer systems

#### **FUNCTION**


Use of the silicon gate process allows for high speed processing while maintaining low power dissipation and a high noise margin on the M66212/M66213. The circuit configuration is designed to suppress the switching noise due to increases in output current.

The M66212 is a data selector for non-inverted output while the M66213 is for inverted output.

The M66212/M66213 has five built-in data selector circuits, making the device suitable for an address driver for 256K-or 1M-bit dynamic RAMs.

The 2-line signals are applied to data inputs A and B, and after one of the data inputs has been selected by select input S, it is output at pin Y.

By applying 2-bit parallel data to A and B, and connecting the output of a binary counter to S, A and B data will be output at Y synchronous with the clock pulse in the order A-




B. Both S and output-enable input  $\overline{OE}$  are common to all five circuits. When  $\overline{OE}$  is high, all outputs of the M66212 become low and those of the M66213 become high, irrespective of the data on the inputs.

#### **FUNCTION TABLE**

	Inputs					
OE	S	Α	В	Output $Y(\overline{Y})$		
Н	Х	X	Х	L(H)		
L	L	L	Х	L(H)		
L	L	Н	Х	H(L)		
L	Н	X	L	L(H)		
L	Н	X	Н	H(L)		

Note 1 : X : Don't care ( ) : M66213P/FP



# M66212P/FP M66213P/FP

# $2\rightarrow 1$ -LINE( $\times 5$ )DATA SELECTOR

# **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		<b>−0.5~+7.0</b>	V
Vı	Input voltage		-0.5~V <sub>cc</sub> +0.5	V
Vo	Output voltage		-0.5~V <sub>cc</sub> +0.5	V
	1	V <sub>1</sub> < 0V	-20	
I <sub>IK</sub>	Input protection diode current	$V_1 > V_{CC}$	+20	mA
	0	V <sub>0</sub> < 0V	-20	4
lok	Output parastic diode current	$V_{o} > V_{cc}$	+20	mA
lo	Output current		±50	mA
Icc	Power supply/GND current	V <sub>CC</sub> , GND	±200	mA
Pd	Power dissipation		500	mW
Tstg	Storage temperature		<del>-65∼+150</del>	°C

#### RECOMENDED OPERATING CONDITIONS

Symbol					
	Parameter	Min	Тур	Max	Unit
Vcc	Supply voltage	4. 5		5.5	٧
V <sub>I</sub>	Input voltage	0		Vcc	V
Vo	Output voltage	0		V <sub>CC</sub>	٧
Topr	Storage temperature	0		70	°C

# $\textbf{ELECTRICAL} \quad \textbf{CHARACTERISTICS} \,\, (v_{cc} = 5v \pm 10\%, \, \text{unless otherwise noted})$

					Limits					
Symbol Parameter		T	Test conditions		25°C			.0℃	Unit	
				Mın	Тур	Max	Mın	Max		
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> =0.1, V <sub>CC</sub> -0.	1V, I <sub>O</sub> =20μA	2.0			2.0		V	
VIL	Low-level input voltage	V <sub>O</sub> =0.1, V <sub>CC</sub> -0.	1V, I <sub>O</sub> =20μA			0.8		0.8	V	
	III-b II	V – V V	$I_{OH} = -20\mu A$	V <sub>cc</sub> -0.1			V <sub>cc</sub> -0.1		,,	
$V_{OH}$	High-level output voltage $V_I = V_{IH}, V_{IL}$	$I_{OH} = -24 \text{mA}, V_{CC} = 4.5 \text{V}$	3.83			3.70		V		
.,	1 1 1 1 1	V - V V	$I_{OL} = 20\mu A$			0.1		0.1	.,	
V <sub>OL</sub>	Low-level output voltage	$V_{I} = V_{IH}, V_{IL}$	$I_{OL} = 24 \text{mA}, \ V_{CC} = 4.5 \text{V}$			0.44		0.53	V	
I <sub>IH</sub>	High-level input current	$V_I = V_{CC}$				0.1		1.0	μА	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = GND				0.1		1.0	μА	
Icc	Quiescent supply corrent	$V_I = V_{CC}$ , GND, $I_O = 0\mu A$				10.0		100	μА	
41	Maximum quiescent supply	V = 2 4V 0 4V	V <sub>1</sub> = 2.4V, 0.4V (Note 2)			0.7		2.0		
⊿I <sub>cc</sub>	current	$V_1 = 2.4V, 0.4V$				2.7		2. 9 <sup>-</sup>	mA	

Note  $\ 2$ : Only one input is set to this value and other inputs are tied to  $V_{\text{CC}}$  or GND




# $2\rightarrow1$ -LINE( $\times5$ )DATA SELECTOR

#### **SWITCHING CHARACTERISTICS** ( $V_{cc} = 5V \pm 10\%$ , $T_a = 0 \sim 70^{\circ}C$ )


Symbol	Parameter	Test conditions		Limits		Unit
Syllibol	raidilletei	Test conditions	Mın	Тур	Max	Unit
t <sub>TLH</sub>		C <sub>L</sub> =50pF		5	10	
t <sub>THL</sub>	Output transition time	GL—30PF		3	10	ns
t <sub>TLH</sub>	Output transition time	C <sub>L</sub> =200pF		11	20	
t <sub>THL</sub>		GL—200PF		8	20	ns
t <sub>PLH</sub>	A, B-Y, $\overline{Y}$ propagation time	0 -50-5		9	21	
t <sub>PHL</sub>		C <sub>L</sub> =50pF		11	21	ns
t <sub>PLH</sub>		0 -200-5		11	27	
t <sub>PHL</sub>		C <sub>L</sub> =200pF		15	27	ns
t <sub>PLH</sub>		C =50pF		12	23	
t <sub>PHL</sub>	S-Y, Y propagation time	C <sub>L</sub> =50pF	•	14	23	ns
t <sub>PLH</sub>	5—1, 1 propagation time	C <sub>L</sub> =200pF	7	13	28	
t <sub>PHL</sub>		G_=200pr	7	17	28	ns
t <sub>PLH</sub>		C <sub>L</sub> =50pF		12	21	
t <sub>PHL</sub>	OF V V proposition time	GL -30pr		12	21	ns
t <sub>PLH</sub>	OE-Y, Y propagation time	C = 200pF		13	26	
t <sub>PHL</sub>		C <sub>L</sub> =200pF		15	26	ns
C	Input capacitance				10	рF
C <sub>PD</sub>	Power dissipation capacitance (Note 3)			40		рF

Note 3:  $C_{PD}$  is an internal equivalent capacitance calculated according to the operating dissipation current with no load (per selector). The dynamic dissipation current can be calculated from the following equation under a no load condition  $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$ 

#### **TIMING DIAGRAM**




### **TEST CIRCUIT**



# 2→1-LINE(×5)DATA SELECTOR


#### TYPICAL CHARACTERISTICS

#### HIGH-LEVEL OUTPUT CURRENT VS HIGH-LEVEL OUTPUT VOLTAGE




HIGH-LEVEL OUTPUT VOLTAGE  $V_{\text{OH}}$ - $V_{\text{CC}}$  (V)

# LOW-TO HIGH-LEVEL OUTPUT PROPAGATION TIME VS LOAD CAPACITANCE




#### LOW-LEVEL OUTPUT CURRENT VS LOW-LEVEL OUTPUT VOLTAGE



LOW-LEVEL OUTPUT VOLTAGE V<sub>OL</sub> (V)

# HIGH-TO LOW-LEVEL OUTPUT PROPAGATION TIME VS LOAD CAPACITANCE



# M66230P/FP

# A2RT(ADVANCED ASYNCHRONOUS RECEIVER & TRANSMITTER)

#### DESCRIPTION

The M66230P/FP is an integrated circuit for asynchronous serial data communications.It is used in combination with an 8-bit micro-processor and is produced using the silicongate CMOS technology.

#### **FEATURES**

- Baud rate generator 500kbps (max)
- 4-byte FIFO data buffer for transmission and reception
- Error detection : CRC-CCITT, parity, overrun, and framing
- Wakeup function
- Transmisson / reception data format (number of bits)

Start bit 1

Data bit 8

Wakeup bit 1 or nil

Parity bit 1 or nil

Stop bit 1 or 2

- Access time t<sub>a</sub> (RD-D): 100ns (max)
- High output current

 $I_{OH}$ =-24mA,  $I_{OL}$ =24mA  $T_{X}D$ ,  $\overline{RTS}$ , P0, P1 pins


Schmitt triggered input R<sub>x</sub>D,CTS,RESET pins

### APPLICATION


Data communication control

#### **FUNCTION**

The M66230P/FP is a UART (Universal Asynchronovs Receiver/Transmitter) and is used in the peripheral circuit of a MPU. The M66230 receives parallel data, converts into serial format, and then transmits the serial data via the  $T_{\rm X}D$  pin. The device also receives data via the  $T_{\rm X}D$  pin from ex-



ternal circuits and converts it into parallel format, and sends the parallel data via the data bus.



#### **OPERATION**

The M66230 is interfaced to a system bus and provides all functions needed for data communication.




Fig. 1 Interface between the M66230 and MPU system bus.

When using the M66230, it is necessary to program the initial setting, baud rate, character length, CRC, parity, in accordance with the communication system. Once programmed, the communication system functions are executed continuously.

When initial setting of M66230 is completed, data communication becomes possible. When the transmitter is transmit-enabled (TxEN) by a command instruction and  $\overline{\text{CTS}}$  is low-level, data transfer starts up. If these conditions are not satisfied, data transmission is not executed. Reception is possible when the receiver is receive -enabled

(RxEN) by a command instruction.

The MPU is able to read data when the interrupt output,  $\overline{\text{INT}}$ , goes low by packet end (PE) or buffer full (BF).

While receiving data, the M66230 checks for errors and provides status information. It checks for four types of errors: CRC, parity, overrun and framing errors. When an error occurs, M66230 continues operation. The error status is maintained until the error reset, ER, is modified by a command instruction.

The access method of the M66230 is shown Table 1.

TABLE 1 Access method of the M66230.

C/D	RD	WR	cs	M66230 operation	MPU operation
L	L	Н	L	Data bus←Receiving data buffer (FIFO)	Read receive data
L	Н	L	L	Data bus→transmit data buffer (FIFO)	Write transmit data
Н	L	Н	L	Data bus←Status register	Read the status
Н	Н	L	L	Data bus→Command register	Write the command
×	Н	Н	L	Data bus : high impedance	×
×	×	×	Н	Data bus : high impedance	×

Note: X=Don't care



# PIN DESCRIPTIONS

Pın	Name	1/0	Function
X1, X2	Clock input/ Input/ output output		A crystal is externally connected to these pins for generating an internal clock. An external clock signal can be input to X1 instead of a crystal
RESET	Reset input	Input	This reset is a master reset, therefore commands should be loaded after the reset
CS	Chip select	Input	A low level signal on the chip select input enables the M66230. The device can not be accessed when the signal is high-level.
		Input	This signal distinguishes whether the information on the M66230 data bus is data, command or status information. When the signal is low-level, the data bus has command or status information. When the signal is low-level, the data bus has data
RD	Read control input	Input	The receiving data or status information is output to the data bus from the M66230 by a low-level signal
WR	Write control input	Input	The data or command output from the MPU is written to the M66230 by a low-level signal
D0~D7	Data bus	Input/output	This is an 8-bit bi-directional bus buffer Command, status information, and transfer data are transferred to/from the MPU via this data bus buffer
ĪNT	Interrupt output	Output	This is used as an interrupt request to MPU. The interrupt request is generated when the receive FIFO is full, the transmit FIFO is empty, or the block reception is complete. D2 bit of command 6 controls the switching of low-level and high-level interrupt.
RxD	Serial data input	Input	The serial data is sent to this pin
TxD	Serial data output	Output	The serial data is transmitted from this pin
P0	Port output	Output	This is an ordinary port pin. This pin is controlled by the D0 bit of command 6.
P1	Port output	Output	This pin has the same function as that of P0 pin and provides information of packet transmission's completion. The switching of this function is controlled by command 6, D1 bit
CTS	Clear-to-send	Input	When the TxEN bit (D0) of command 4 is set to 1 and the $\overline{\text{CTS}}$ input is low-level, serial data is sent from the TxD pin. This is used as the clear-to-send signal
RTS	Request-to-send output	Output	This is used as the request-to-send signal. This pin is controlled by the D3 bit of command 4



Transmit buffer (P→S)

# A2RT(ADVANCED ASYNCHRONOUS RECEIVER & TRANSMITTER)

#### Baud rate generator

The 8-bit programmable divider (baud rate generator) generates the baud rate for transmit or receive. The division rate is (n+1) with a range of  $n=0\sim255$ . The baud rate is calculated by the following formula:

#### baud rate=

f/(prescaler division rate (2 or 32)  $\cdot$  baud rate generator division rate (n+1)  $\cdot$  16).

The prescaler division rate is set by the D0 bit of command 1. The baud rate generator division rate is set by command 2. Example as follows:

 $9600bps = (9.8304MHz)/(2 \cdot (31+1) \cdot 16)$ 

where prescaler division rate is 2 and baud rate division rate is 31.

#### Block length counter

The M66230 can handle multiple-bytes of data as one block (packet).

Therefore, CRC of bytes is possible. The block length counter is a 6-bit programmable counter. The block length is (m+1) bytes with the allowed values of  $m=0\sim63$ .

#### Transmit data buffer FIFO

The transmit data buffer (FIFO) consists of 4-bytes. The transmit data buffer (FIFO) functions according to the block length.

#### Block length=1~3

When the transmit data buffer (FIFO) becomes empty (buffer empty) and  $\overline{\text{INT}}$  is set to low-active, the interrupt output  $\overline{\text{INT}}$  is set to a low-level. The MPU verifies the buffer is empty when the D2 bit of the status 1 information is read. The MPU should write the block length data to the transmit data buffer (FIFO) at this moment.

When a block of data is written to the transmit data buffer (FIFO),  $\overline{CTS}$  is high-level and TxEN is high-level, the data in the transmit data buffer (FIFO) is sent to the transmit buffer. If  $\overline{CTS}$  is high-level while data is transmitted, all data is transmitted (including the data in the transmit data buffer (FIFO). When the buffer becomes empty, the data in the transmit data buffer (FIFO) is not be sent to the transmit buffer until MPU writes a new block of data to the transmit data buffer (FIFO). The MPU can not write new data to the transmit data buffer (FIFO) until the buffer be-

Example: Block length=2

transmit data buffer (FIFO)

comes empty. When the transmit data buffer (FIFO) becomes empty and  $\overline{\text{INT}}$  is set low-active, the interrupt output  $\overline{\text{INT}}$  becomes low. The MPU verfies the buffer is empty by reading the D2 bit of the status information.

#### Block length=4 or more

MPU

When this happens, the MPU should write the 4-bytes of data to the transmit data buffer (FIFO). The data in the transmit data buffer (FIFO) is sent to the transmit buffer, when  $\overline{\text{CTS}}$  is low-level and TxEN is high-level. When  $\overline{\text{CTS}}$  is high-level while data is transmitted, all transmitted data (including the data in the transmit data buffer (FIFO)) is transmitted. When the number of bytes from the MPU becomes less than 4 at the last stage of the block transmission, the same operation should be made as the block length=1 $\sim$ 3.

When the buffer becomes empty, the data in the transmit data buffer (FIFO) is not be sent to the transmit buffer until MPU writes data of the fixed block length to the transmit data buffer (FIFO). The MPU cannot write data to the transmit data buffer (FIFO) until the buffer becomes empty. When the transmit data buffer (FIFO) becomes empty and INT is set low-active, the interrupt output INT becomes low. The MPU verifies the buffer is empty by receiving the D2 bit of the status information.

Example : Block length=6

DATA DATA DATA DATA

Transmit data buffer (FIFO)

Transmit buffer (P→S)

Or

DATA DATA

Transmit data buffer (FIFO)



#### Receive data buffer FIFO

The receive data buffer (FIFO) consists of 4-bytes. The receive data buffer (FIFO) functions according to the block length.


#### Block length=1~3

When the data of the block length is received and  $\overline{\text{INT}}$  is set to low-level, the interrupt output  $\overline{\text{INT}}$  becomes low-level. The MPU acknowledges the packet end by setting the D0 bit of the status 1 information.

In this case, the MPU should read all data from the receive data buffer (FIFO).

At the packet end, the data from the receive buffer cannot be transmitted to the receive data buffer (FIFO) until the MPU reads all data in the receive data buffer (FIFO). The MPU cannot read data in the receive data buffer until the packet end.

#### Example · Block length=2




#### Block length=4 or more

When 4-byte data enters the receive data buffer (FIFO) (buffer full) and  $\overline{\text{INT}}$  is set to low-active, the interrupt output  $\overline{\text{INT}}$  becomes low-level. The MPU acknowledges the buffer full status by setting the D1 bit of the status information

In this case, the MPU should read all data in the receive data buffer (FIFO).

When the last data enters the receive data buffer (FIFO), the packet end becomes the same operation as for  $1\sim3$  byte block length. If the block length is a multiple of four, the D1 and D2 bits of the status 1 information are set when the last data enters the receive data buffer (FIFO). At packet end or buffer full, the new data cannot be transferred from the receive buffer to the receive data buffer (FIFO). The MPU cannot read data in the receive data buffer (FIFO) until block end or buffer full occurs.

#### Example . Block length=6



(second interrupt-packet end)

#### SUPPLEMENTARY DESCRIPTION

FIFO

The major purpose is not to interrupt the MPU by each character. The MPU is interrupted when :

Transmit data buffer (FIFO) empty

Receive data buffer (FIFO) full or packet end

The MPU interruption interval is as follows:

Approximately  $90\mu s$  (min) until the FIFO becomes full at 500kbps.

Approximately 36.7ms (min) until the FIFO becomes full at 1.2kbps.

Read/write operation by the MPU should be made for all data in FIFO at once.

#### Wakeup

The wakeup\_mode of the M66230 can be set by setting the D2 bit of command 4 to "1". In wakeup mode, a 9th bit is automatically added (the wakeup bit).

Only the 9th bit of the first byte is "1", and the remainer blocks 9th bits are set to "0".

The wakeup is used when one master MPU and multiple local MPU are connected by serial I/O.

Examples of wakeup are shown below.

1 Initial setting

The initial setting should be made by the input of each command.

② Wakeup mode

The wakeup mode of the M66230 is activated by setting D2 bit of the command 4 to "1". Command 5 can

be input as the second byte of command 4 by setting D2 bit of the command 4 to "1" and each address is input. In the wakeup mode, the 9th bit is automatically added. Others remain the same.


3 Wakeup and data transfer (between master MPU and local MPU1)

Data is transmitted from the master MPU to each local MPU.


The first byte should hold the address of the local MPU. (in this case local MPU1.)

Each local M66230 checks the data (address) against command 5 (each address) when the first byte (address) is received, the M66230 which matches the address starts to accept the following data (wakeup), the M66230 which does not match the address, only accepts data, where the 9th bit is "1".

#### When CRC is enabled



#### When parity is enabled



# Error detection

Parity error

When a parity error occurs, D5 bit of status 1 information is set. The data is send to the receive data buffer (FIFO).

#### Framing error

When a framing error occurs, D3 bit of the status 1 information is set. The data is sent to the receive data buffer (FIFO).

#### Overrun error

When data is received before all data in the receive data buffer (FIFO) has been read by MPU, D4 bit of the status 1 information is set as an overrun error.

In this case, the new data in the receive buffer are lost.

#### CRC error

When an error occurs after receiving block check character, D6 bit of the status 1 information is set.

The above error information is maintained until D4 bit of command 4 is set.

#### SUPPLEMENTARY DESCRIPTION

Comparison between parity check and CRC

Parity check

Parity check needs only one additional bit and is highly efficient. The formula is straightforward, and includes even parity and odd parity checks. In both cases, one bit is added.

CRC

The CRC polynominal expression is CRC-CCITT  $X^{16}+X^{12}+X^{5}+1$ .

CRC deals with data characters in transmitted or received blocks. (Start, stop and wakeup bits are excluded.)

When the CRC is enabled, the transmit and receive data consists of block length ( $1\sim64$  bytes)  $\pm2$  bytes (block check characters). The following table shows the comparison between parity check and CRC.


Parity check	Burst error is not detected. (50% of which can be detected.)
CRC	Burst error can be detected (Burst error detection rate is more than 99.9%.)

#### **PROGRAMMING**

The command must be loaded first to the M66230 by the MPU before data communication. M66230 has 6 command registers.

Data transfer is possible when commands have been loaded to these command registers after reset.

The flowchart of the initial setting is shown in the following diagram.




Flowchart of the M66230 initial setting.



#### COMMAND-INSTRUCTION FORMAT


The commands are decoded by D7 and D6.

#### Command1





Note 1: Priority is given to parity enable, if parity enable and CRC enable are both "1" (D3, D2=1)

Command 2 (Baud rate setting The second byte when D1 bit of the command 1 is set to "1")




#### Command 3 (Block length setting)







Command 5 (Address setting The second byte when D2 bit of the commnd 4 bit is set to "1".)

-	D7	D6	D5	D4	D3	D2	D1	D0



#### STATUS INFORMATION







#### TRANSMISSION FORMAT Transmit Parity enabled MPU→M66230 Data character (8 bits) Assembled data format Data character Wakeup bit Parity bit Stop bit Start bit (1 bit) (8 bits) (nil or 1 bit) (nil or 1 bit) (1~2 bits) Transmitter output T<sub>x</sub>D mark Data character Parity bit Stop bit Start bit Wakeup bit condition (1 bit) (8 bits) (nil or 1 bit) (nil or 1 bit) (1~2 bits) **CRC** enabled MPU→M66230 Data character (8 bits) After assembly Start bit Wakeup bit Data character Stop bit (1 bit) (nil or 1 bit) (1~2 bits) (8 bits) Transmitter output T<sub>x</sub>D mark Start bit Wakeup bit Stop bit Data character condition (1 bit) (8 bits) (nil or 1 bit) (1~2 bits) Block length m+1 Start bit Wakeup bit Stop bit Data character (8 bits) (nil or 1 bit) (1~2 bits) (1 bit) Start bit Wakeup bit Stop bit Block check character (8 bits) (nil or 1 bit) (1 bit) (1~2 bits) Start bit Wakeup bit Stop bit Block check character (8 bits) (1 bit) (nil or 1 bit) (1~2 bits)

#### TRANSMISSION FORMAT Parity enabled Receiver input R<sub>X</sub>D mark Parity bit Stop bit Start bit Wakeup bit Data character(8 bits) condition (1 bit) (nil or 1 bit) (nil or 1 bit) (1-2 bits) Receive format Start bit Wakeup bit Parity bit Stop bit Data character (8 bits) (1 bit) (nil or 1 bit) (nil or 1 bit) (1~2 bits) M66230→MCU Data character (8 bits) **CRC** enabled Receiver input Start bit R<sub>x</sub>D mark Wakeup bit Stop bit Data character (8 bits) condition (1 bit) (nil or 1 bit) (1~2 bits) Block length m+1 Start bit Wakeup bit Stop bit Data character (8 bits) (1 bit) (nil or 1 bit) $(1\sim2 \text{ bits})$ Start bit Wakeup bit Stop bit Block check character (8 bits) (1 bit) (nil or 1 bit) (1~2 bits) Start bit Wakeup bit Stop bit Block check character (8 bits) (1 bit) (nil or 1 bit) (1~2 bits) Receive format Start bit Wakeup bit Stop bit Data character (8 bits) (1~2 bits) (1 bit) (nil or 1 bit) M66230→MCU Data character (8 bits)



# **ABSOLUTE MAXIMUM RATINGS** ( $\tau_a = -40 \sim +85 ^{\circ}\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
Vı	Input voltage	Value using the GND pin as reference	-0.5~V <sub>cc</sub> +0.5	V
Vo	Output voltage		-0.5~V <sub>cc</sub> +0.5	٧
Pd	Power dissipation	Actually mounted	500	mW
Tstg	Storage temperature		<del>-65∼+150</del>	°C

#### RECOMMENDED OPERATING CONDITIONS (Ta=-40~+85°C)

Symbol	Parameter		Limits			
	Parameter	Min	Тур	Max	Unit	
Vcc	Supply voltage	4.5	5.0	5.5	٧	
GND	Ground		0		V	
Topr	Operating temperature	-40		+85	°C	

# $\textbf{ELECTRICAL} \quad \textbf{CHARACTERISTICS} \; ( \texttt{T}_a = -40 \sim +85 \, \texttt{\^{C}}, \; \texttt{V}_{\texttt{CC}} = 5 \text{V} \pm 10 \%, \; \texttt{GND} = 0 \text{V}, \; \texttt{unless otherwise noted} )$

Complement	Parameter	Test conditions			Unit		
Symbol	Parameter	rest conditions	Min	Тур	Max	Unit	
V <sub>IH</sub>	High-level input voltage	RD, WR, C/D, CS, D0~D7	2.0			٧	
VIL	Low-level input voltage	RD, WR, C/D, CS, D0~D/			0.8	٧	
V <sub>IH</sub>	High-level input voltage	- X1	$V_{CC} \times 0.8$			V	
VIL	Low-level input voltage				$V_{CC} \times 0.2$	V	
$V_{T+}$	Positive threshold voltage				2.4	٧	
V <sub>T</sub> -	Negative threshold voltage	R <sub>X</sub> D, CTS, RESET	0.6			٧	
V <sub>H</sub>	Hysteresis width		0.2			٧	
		I <sub>OH</sub> =-8mA INT,D0~D7	V _0.0			V	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> =-24mA T <sub>x</sub> D, RTS, P0, P1	V <sub>cc</sub> -0.8			V	
	Low-level output voltage	I <sub>OL</sub> =8mA INT,D0~D7			0.55	V	
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> =24mA T <sub>X</sub> D, RTS, P0, P1			0.55	V	
l <sub>IH</sub>	Low-level input current	V <sub>I</sub> =V <sub>CC</sub>			1.0	μΑ	
l <sub>IL</sub>	Low-level input current	V <sub>I</sub> =GND			-1.0	μA	
lozh	Off-state high-level output current	V <sub>O</sub> =GND			5.0	μΑ	
lozL	Off-state low-level output current	V <sub>O</sub> =GND			-5.0	μА	
Icc	Static supply current	V <sub>I</sub> =V <sub>CC</sub> , GND			40	mA	
Cı	Input capacitance				10	pF	
C <sub>1/O</sub>	I/O capacitance				20	pF	


# $\textbf{TIMING} \quad \textbf{REQUIREMENTS} \ \, (\textbf{T}_{a} = -40 \sim +85 \, \text{C}, \ \, \textbf{V}_{\text{CC}} = 5 \text{V} \pm 10 \%, \ \, \textbf{V}_{\text{SS}} = 0 \text{V}, \text{ unless otherwise noted})$

				Limits			
Symbol	Parameter	Test conditions	Min	Тур	Max	Unit	
t <sub>C(X1)</sub>	Clock frequency		62.5	18		ns	
t <sub>W(×1)</sub>	Clock high-level pulse width	7 .	30	5		ns	
t <sub>W(×1)</sub>	Clock low-level pulse width	1	30	8		ns	
t <sub>r(×1)</sub>	Clock rise time	1			20	ns	
t <sub>f(X1)</sub>	Clock fall time				20	ns	
t <sub>SU(A-R)</sub>	Address setup time before read (CS, C/D)	1	0	-8		ns	
th(R-A)	Address hold time after read (CS, C/D)		0	-10		ns	
t <sub>W(R)</sub>	Read pulse width		100	35		ns	
t <sub>su(A</sub> -w)	Address setup time before write (CS, C/D)		0	-8		ns	
th(w-A)	Address hold time after write (CS, C/D)		0	-9		ns	
t <sub>W</sub> ( <del>w</del> )	Write pulse width		100	23		ns	
t <sub>su(DQ-W)</sub>	Data setup time before write		50	9		ns	
th(w-pq)	Data hold time after write		5	-7		ns	
trec(RESET)	Recoverry time between write		100			ns	
t <sub>W(RESET)</sub>	Reset pulse width		100	10		ns	

#### **SWITCHING CHARACTERISTICS** ( $T_a = -40 \sim +85^{\circ}C$ , $V_{cc} = 5V \pm 10\%$ , $V_{ss} = 0V$ , unless otherwise noted)

Cumbal	Parameter	Test conditions		Limits		l laut
Symbol	Parameter	rest conditions	Mın	Тур	Max	Unit
t <sub>PZH(R-DQ)</sub>	Data output enable time after read			43	100	ns
t <sub>PZL(R-DQ)</sub>	Data output enable time after read			52	100	ns
t <sub>PHZ</sub> (R-DQ)	Data output disable time after read			33	85	ns
t <sub>PLZ</sub> (R-DQ)	Data output disable time after read			32	85	ns
t <sub>PLH</sub> (R-INT)	INT output propagation time after read data			62	170	ns
t <sub>PHL</sub> (R-INT)	INT output propagation time after read data			63	170	ns
t <sub>PLH</sub> (W-INT)	INT output propagation time after write data			54	150	ns
t <sub>PHL</sub> (W-INT)	INT output propagation time after write data			54	150	ns
t <sub>PLH</sub> (W-INT)	INT output propagation time after write command (command 4)			33	100	ns
t <sub>PHL</sub> (W-INT)	INT output propagation time after write command (command 4)			35	100	ns
t <sub>PLH</sub> (W-INT)	INT output propagation time after write command (command 6)			28	100	ns
t <sub>PHL</sub> (W-INT)	INT output propagation time after write command (command 6)			30	100	ns
t <sub>PLH(W-P0)</sub>	P0 output propagation time after write command			25	70	ns
t <sub>PHL</sub> (w-P0)	P0 output propagation time after write command		1	28	70	ns
t <sub>PLH(W-P1)</sub>	P1 output propagation time after write command			26	70	ns
t <sub>PHL(W-P1)</sub>	P1 output propagation time after write command			28	70	ns
t <sub>PLH</sub> (W-RTS)	RTS output propagation time after write command			25	70	ns
t <sub>PHL</sub> (W-RTS)	RTS output propagation time after write command			27	70	ns






Parameter	SW1	SW2
t <sub>PLH</sub> , t <sub>PHL</sub>	Open	Open
t <sub>PLZ</sub>	Closed	Open
t <sub>PHZ</sub>	Open	Closed
t <sub>PZL</sub>	Closed	Open
t <sub>PZH</sub>	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%) t<sub>r</sub>=3ns, t<sub>f</sub>=3ns
- t<sub>T</sub>=3ns, t<sub>T</sub>=3ns


  (2) The capacitance C<sub>L</sub> = 150pF includes stray wiring capacitance and the probe input capacitance.

#### TIMING DIAGRAM

Input/output waveform at read data and read status




#### **Clock Timing**






#### Write control cycle (MPU→M66230)




### Read control cycle (M66230→MPU)







#### Write data cycle (MPU→M66230)




## Read data cycle (M66230→MPU)




Transmitter control and flag timing (block length=1)




Transmitter control and flag timing (block length=3)




Transmitter control and flag timing (block length =5)




# Receiver control and flag timing (block length=1)



Receiver control and flag timing (block length=3)



#### Receiver control and flag timing (block length=5)



# M66240P/FP

**4-CHANNEL PWM GENERATOR** 

#### DESCRIPTION

The M66240P/FP is an integrated circuit for a 4-channel PWM generator made using the CMOS process.

The M66240P/FP can connect directly to the MPU data bus and consists of a 16-bit prescaler and a PWM counter. The pulse output includes PWM mode, one-shot mode and high-level and low-level independent setting mode, and independent channel control is possible. A software servo system is implemented by combining A-D function and timer function of on a MCU (Micro controller unit).

#### **FEATURES**

- 4-channel independent control possible
- 3 operation modes: PWM mode (Mode 0), one-shot mode (Mode 1), high-level and low-level independent setting mode (Mode 2)
- PWM repetitive frequency: 50kHz (max)
   (Mode 0, 8-bit resolution, prescaler setting=0: f(X<sub>IN</sub>)/255)
- Output polarity selection possible
- External triggering possible
- Output after reset and disable is placed in the highimpedance state.
- Change of mode setting becomes effective after the current cycle.
- Output buffer drive capability : I₀=±24mA

#### **APPLICATION**

Control of DC motors and stepping motors, heater phase controllers, software servos for office automation equipment, and industrial equipment.

#### **FUNCTION**


Input to D0 $\sim$ D7 is loaded as command when C/ $\overline{D}$ =1, and as data when C/ $\overline{D}$ =0. There are three kinds of commands. (See Fig. 2.)

Command 1 sets each channel's mode.

Command 2 specifies to which register data is written, either the prescaler of each channel, or the 16-bit data register for PWM counter. The data after the second byte specified by command 2 is written in the order shown by Fig. 3.

The PWM values are written to the H register in Mode 0 and Mode 1. (In mode 0 at 8-bit resolution, only the lower byte of the H register is used.) In Mode 2, the PWM values are written to both H and L registers.

Command 3 is used to start or stop the prescaler and PWM counter operation. The output enters the high-impedance state if a disable is specified during PWM output.



To change the values of all 16 bits in the prescaler or the PWM counter during operation, values should be written to the upper byte first and then to the lower byte. To change the values of the lower byte only, the values of only the lower byte should be written.

To change the values of the upper byte, the values of all 16 bits should be written. To change the values of H register in Mode 2, the H register value should be written followed by the L register value.


When values are written to the lower byte (lower byte of L register in Mode 2), the write cycle of data register is completed.

If data register value is changed during PWM output (cycle A), (i. e. when write to the lower byte of the prescaler register or the PWM register is completed), PWM output is changed from the next cycle (B) to the output PWM cycle (A). (See Fig. 1)

To change the mode (i.e., to execute command 1), disable the output first (i.e., execute command 3).

Fig. 4 shows the flow chart of the basic operation. (The order of the prescaler's and PWM counter's data setting is not fixed.)








Fig. 1 Change of PWM output




Fig. 2 Commands

# MITSUBISHI (DIGITAL ASSP) M66240P/FP

# **4-CHANNEL PWM GENERATOR**

First b	yte (comn	nand 2)	Canad but	Third but	F	F.44 b	Para di
D3	D2	D1	Second byte	Third byte	Fourth byte	Fifth byte	Remark
1	1	1	Upper byte for	Lower byte for			
'	'	, ,	PWM H register	PWM H register	_	_	10/h = = 14 = d = 0 = = 1
,	1	0	Lower byte for				When Mode0 or 1
'	'	"	PWM H register	_	_	_	
1	1	1	Upper byte for	Lower byte for	Upper byte for	Lower byte for	
' '	'	'	PWM H register	PWM H register	PWM L register	PWM L register	
1	1	0	Lower byte for	Upper byte for	Lower byte for		
'	'	"	PWM H register	PWM L register	PWM L register		When Mode 2
1	0	1	Upper byte for	Lower byte for			- vvnen Mode 2
' '	U	'	PWM L register	PWM L register	_	_	
1	0	0	Lower byte for				
		U	PWM L register		_	_	
0	×	1	Upper byte for	Lower byte for			
١	^	'	prescaler register	prescaler register	_	_	
	~	0	Lower byte for				
	0   ×		prescaler register				

X : Don't care

Fig. 3 Data-setting sequence for registers






Fig. 4 Flow chart in Mode 0 or 1 (for one channel)

# MITSUBISHI < DIGITAL ASSP> M66240P/FP

# **4-CHANNEL PWM GENERATOR**

# PIN DESCRIPTION

Pin name	Description	1/0	Function
RESET	Reset input	Input	Clears command register at low level
D0~D7	Data bus input	Input	8-bit data bus to input data or commands from MCU
WR	Write control input	Input	Write data on the data bus to command register or data register at the leading edge from low-to high-level
C/D	Command/data control input	Input	Data at the data bus is regarded as a command at high level and as data at low level.
cs	Chip select input	Input	Communication with MPU is enabled at low-level. Any control from MCU is ignored at high level.
X <sub>1</sub>	Clock input	Input	I/O to the built-in clock generator circuit A crystal oscillator is connected between $X_1$ and $X_2$ . To use the external clock, connect the clock oscillator source to the pin $X_1$ and leave pin $X_2$ open
X <sub>2</sub>	Clock output	Output	Clock, connect the clock oscillator source to the pilit $\lambda_1$ and leave pilit $\lambda_2$ open
TRG1~ TRG4	Trigger input	Input	This is used when external trigger is selected in mode setting. Set to low level when not in use
PWM1~ PWM4	PWM output	Output	PWM output pins. Outputs become the high-impedance state after reset or after disable is specified by command 3



#### MODE DESCRIPTION

The M66240P/FP has a built-in 16-bit prescaler and a PWM counter. The duty cycle of output pulse can be freely specified by changing the values of the prescaler and the PWM counter. The output modes include PWM mode (Mode 0), one-shot mode (Mode 1) and high-level and low-level independent setting mode (Mode 2). The description of these modes is given below.

#### (1) PWM mode (Mode 0)

This mode is selected by writing "0" to D4 and D3 in command 1.

Fig. 10-A shows the block diagram of this mode (for one channel).

The 16-bit PWM counter can be used as an 8-bit PWM counter only in this mode (command 1: D2=0). Write the PWM value to the lower byte of H register when PWM resolution is set at 8-bit. In this mode, the H output pulse width is determined by the prescaler register value L and PWM register value M. The PWM output cycle time is determined by the prescaler register value L, irrespective of the PWM register value. (See Fig. 5)




Fig. 5 PWM mode (Mode 0)

If the external trigger ON is selected by D1 in command 1, no pulse is output to the PWM output even if enable in command 3 is specified

In this case, pulse is output to PWM output by setting the

trigger input TRG to high level.

If TRG is set to low level during PWM output, the PWM output maintains the state at that time. It is started from that point if the TRG is set to high level. (See Fig. 6)




Fig. 6 PMW mode (Mode 0) with external trigger

#### (2) One-shot mode (Mode 1)

This mode is selected by setting D4=0 and D3=1 in command 1.

Fig. 11-B shows the block diagram in this mode (for one channel).

In this mode, one-shot output, determined by the PWM register value M, is output by the trigger signal. Operation varies according to the choice of external and internal trig-

ger signals.

① External trigger selected (D1 = 1 in command 1): In this mode, one-shot output is output on the input of trigger pulse to the trigger input TRG. Therefore, the cycle of the output pulse is the same as the cycle of the trigger input TRG pulse  $f_{\text{IN}}$ .

The output pulse duty cycle is determined by the prescaler register value L and PWM register valure M. (See Fig. 7)




Fig. 7 One-shot mode (Mode 1) with external trigger

② When the internal trigger is selected (D1 = 0 in command 1)

In this mode, the trigger signal is generated by the prescaler. Therefore, the cycle time T of output pulse is deter-

mined by the prescaler register value L. In this case, the oscillator source becomes the PWM counter clock and the output pulse duty cycle is determined by the PWM register value M. (See Fig. 8)




Fig. 8 One-shot mode (Mode 1) with internal trigger

In the one-shot mode, if the cycle of the trigger pulse becomes smaller than the PWM register value, the trigger state is started.

#### (3) H, L independent setting mode (Mode 2)

This mode is selected by writing D4=1 and D3=0 in command 1. Fig. 10-C shows the block diagram of this mode (for one channel).

The high-level pulse value M is set to the H register of PWM in Modes 0 and 1, but, in this mode, the high-level pulse value M is set to the H register of PWM and the low-

level pulse value N is set to the L register of PWM. Therefore, the duty cycle of PWM output and the cycle time T are determined by the prescaler register value L and H and L register values M and N. (See Fig. 9)

If external trigger ON is set by D1 in this mode, pulse is output by setting the trigger input TRG at high level in the same manner as in Mode 0.




Fig. 9 H, L independent setting mode (Mode 2)






Fig. 10 Block diagram (each mode)

## TIMING DIAGRAM


(1) MCU Interface




#### (2) Operation




#### (3) When reset



#### (4) When disabled



#### **APPLICATION EXAMPLE**



Note: M37450: ROM 4KB~16KB RAM 128B~384B

Timer Multi-function 16-bit type with pulse cycle measurement mode 3 pieces

A-D 8 bits 8 channels PWM 20kHz cycle 1 channel

UART Clock sync and async one channel

## M66500SP/FP

#### PROGRAMMABLE BUFFERED I/O EXPANDER

#### DESCRIPTION

The M66500SP/FP is a large-scale integrated circuit chip for programmable high-speed I/O interface, manufactured using a Bi-CMOS process and is suitable for 8-and 16-bit high-speed CPU I/O ports. The device is operated by a single 5V power supply and consists of three sets of 8-bit I/O ports, two sets of 8-bit high-withstand voltage output-only ports, and one 4-bit input-only port.

#### **FEATURES**

- I/O expandable up to 44 bits
- No-wait direct connection with 12MHz CPU
- Output pattern write in the input mode
- Output pin state read from CPU
- Transistor array drive
- 16-bit high-withstand voltage output-only port, 35V and 48mA\*
- TTL input level at CPU-side pin
- CMOS-level Schmitt trigger input for I/O pin

#### **APPLICATION**

I/O port expander for microprocessors M37450, M37700 and M5L8085.

#### **FUNCTIONAL DESCRIPTION**

The M66500P/FP is a high-speed general-purpose programmable I/O expander that can be directly connected to high-speed CPUs with 0 wait states. The device consists of three sets of 8-bit I/O ports (ports A, B and C), two sets of 8-bit high-withstand voltage output-only ports (ports E and F), and a 4 bit input-only port G. These I/O ports can be programmed as input or output ports.


Ports A, B and C consist of CMOS circuits and are capable of driving transistor arrays with  $I_{\rm OH}=-2.5{\rm mA}$  and  $I_{\rm OL}=2.5{\rm mA}$ .

Ports E and F are high-withstand voltage, high-currentdrive, bipolar open collector outputs. Ports G is an inputonly port with hysteresis input.


Port C can be divided into a pair of 4-bit I/O ports. Any bit can be set or reset if the port is originally set for output.

If the reset input (RESET) becomes high-level, output-only ports E and F enters a high-level output disable status, I/O ports are set to input mode, and all other ports enter the high-impedance state.

\*: I<sub>OL</sub> of the M66500FP is 24mA.







GND1 (SP 9-pin, FP 34-pin): For data bus, port C, port G and internal logic unit

GND2 (SP 33-pin, FP 58-pin): For output unit of port F

GND3 (SP 51-pin, FP 12-pin): For I/O buffer of port A and port B, and port E output

#### **FUNCTION (Reference Bloon Diagram)**

#### RD (read) Input

If the input is low-level, the port input data or port latch contents appear at the data bus.

#### WR (write) Input

The data on the data bus is written to the control register or to the port latch on the leading edge transition from lowlevel to high-level.

#### A0, A1, A2 (Port Selection) Input

The low-order three bits of the address bus are used for selection of each port and control register. See Table 1 for the basic functions.

#### RESET Input

Clears the control register with high level input. In this case, I/O ports A, B and C enter the input mode (high-impedance state) and output-only ports E and F enter the disable state (high-level output status). The data in the port latch is maintained.

#### CS (Chip Select) Input

Communication with CPU becomes possible with low-level input. If the input is high-level, the data bus maintains the high-impedance state and control from MPU is ignored. The status of each port and the content of the port latch are

not affected.

#### Read/Write Control Circuit

Control signals from the MPU sets the status of each port and enables data transfer between the data bus and ports.

#### Data bus buffer

8-bit bi-directional bus buffer to transfer data of a data bus.

#### Port A and Port B

Ports A and B are 8-bit I/O ports with an input buffer and an output latch buffer and are set to input or output ports by the control command from the MPU. The output circuit consists of a CMOS 3-state totem pole circuit. The output sink current  $I_{OL}$  is 2.5mA, the output source current  $I_{OH}$  is - 2.5mA and transistor array drive is possible. The device has CMOS-level Schmitt trigger inputs.

If the port is set for output, the data on the data bus is written to the port latch on  $\overline{WR}$  rise and the data is output to the port. If the port is set for output and  $\overline{RD}$  is low-level, the port output data appears on the data bus.

If the port is set for input and  $\overline{RD}$  is low-level, the data input to the port appears on the data bus. If the port is set for input and  $\overline{WR}$  is low-level, the data in the data bus is written to the port latch on  $\overline{WR}$  rise. Therefore port output data is available after the port is set for output.

The content of port latch is not fixed at power on.

#### Port C

Port C can be divided into a pair of 4-bit I/O ports in addition to the functions provided by ports A and B. If the port is set for output, each bit can be set/reset individually.

#### Port E and Port F

Port E and F are 8-bit output-only ports with output withstand voltage  $V_0\!=\!35V$ , output sink current  $I_{OL}$  is 48mA \*. The output circuit is an open-collector using bipolar transistors.

If the port is selected, the data in the data bus is written to the port latch at  $\overline{\text{WR}}$  rise and if the port is set to enable status, the latch data is output at the port. If the port is set to disable status, the port output is high-level, irrespective of latch data

If RD = low-level, the content of port latch appears at the data bus.

\*: The I<sub>OL</sub> of the M66500FP is 24mA.

#### Port G

Port G is a 4-bit input-only port with a Schmitt triger circuit. If  $\overline{\text{RD}}$  is low-level, the data of the port appears in the low-order 4 bits of the data bus.

NOTE: Data from the data bus is available only to the selected port including the control register, or both the port output data and port status will not change unless the port is selected and WR rises.

Table 1 Basic functions.

A2	A1	A0	CS	RD	WR		Function		
0	0	0	0	0	1	Data bus	← Port A		
0	0	1	0	0	1	Data bus	← Port B		
0	1	0	0	0	1	Data bus	← Port C		
0	1	1	0	0	1	Data bus	← Port G		
1	0	0	0	0	1	Data bus	Port E latch data		
1	0	1	0	0	1	Data bus	← Port F latch data		
0	0	0	0	1	7	Port A	Data bus		
0	0	1	0	1	<u>J</u>	Port B	← Data bus		
0	1	0	0	1	4	Port C	Data bus		
1	0	0	0	1	<u>.</u>	Port E	← Data bus		
1	0	1	0	1	1	Port F	← Data bus		
1	1	1	0	1	¥	Control register	← Data bus		
Х	X	×	1	X	X	Data bus is in the high-impedance state.			

0 indicates low-level and 1 indicates high-level



## M66500SP/FP

#### PROGRAMMABLE BUFFERED I/O EXPANDER

#### **Control Word**

When (A0, A1, A2,  $\overline{\text{WR}}$ , D7) = (1, 1, 1,  $\sqrt{s}$ , 1), the data in the data bus is regarded as the control word and the port status is set, or when (1, 1, 1,  $\sqrt{s}$ , 0), a Port C bit is set/reset. See Figure 1 and 2.




Fig. 1 Port status set control word




Fig. 2 Port C bit set/reset control word

## **ABSOLUTE MAXIMUM RATINGS** $(T_a = -20 \sim +75^{\circ}C$ , unless otherwise noted)

Symbol	Pa	rameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage			-0.3~+7	V
$V_{I}$	Input voltage			-0.3~V <sub>cc</sub> +0.3	V
Vo	Output voltage			-0.3~V <sub>cc</sub> +0.3	V
р.	M66500SP		T <sub>a</sub> =25℃ when a single IC is used (Note 1)	1.9	
Pd	Power dissipation	M66500FP	Ta=25°C when a single IC is used (Note 2)	1.4	w
Tstg	Storage temperature			<del>-65~+150</del>	င

Note 1:  $T_a \ge 25^{\circ}C$  is derated at 15.4mW/°C 2:  $T_a \ge 25^{\circ}C$  is derated at 11mW/°C.

## $\textbf{RECOMMENDED} \quad \textbf{OPERATING} \quad \textbf{CONDITIONS} \; ( \textbf{T}_a = -20 \sim +75 ^{\circ} \textbf{C}, \text{ unless otherwise noted} )$

Comple at	B		Conditions		Limits			
Symbol	Param	eter	Conditions	Mın	Тур	Max	Unit	
V <sub>CC</sub>	Supply voltage			4.5	5	5.5	V	
Vo	High-level output voltage		I <sub>OH</sub> ≤ 250μA	0		35	V	
		Ports E, F	V <sub>OL</sub> ≤0.6V (M66500SP)	0		48	— mA	
loL	Low-level output current		V <sub>OL</sub> ≤0.5V (M66500FP)	0		24		
Topr	Operating temperature			-20		+75	°C	

#### **ELECTRICAL** CHARACTERISTICS ( $V_{cc}=5V\pm10\%$ , $T_a=-20\sim+75^{\circ}C$ , unless otherwise noted)

Symbol	Param	otor	Test condition	20		Limits		Unit	
Зуппон	Faidiii	etei	rest condition		Min	Typ *	Max	Onn	
V <sub>IH</sub>	High-level input voltage	Control pin			2			V	
V <sub>IL</sub>	Low-level input voltage	Data bus (Note 3)					0.8	٧	
.,	Upper	Ports A, B, C				2.0	2.8	V	
$V_{T+}$	threshold voltage	Port G				2.7	3.5	V	
	Lower	Ports A, B ,C			0.8	1.3			
V <sub>T</sub>	threshold voltage	Port G	}	1.1	1.9		_ v		
V <sub>OH</sub>	High-level output voltage	Data bus	I <sub>OH</sub> =-2.5mA		3.0			٧	
VoL	Low-level output voltage	Ports A, B, C	I <sub>OL</sub> =2.5mA				0. 45	٧	
.,		D-45 5	I <sub>OL</sub> =48mA (M66500SP)			0.6	V		
VoL	Low-level output voltage	Port E, F	I <sub>OL</sub> =24mA (M66500FP)			0.5	V		
Іон	High-level output current	Port E, F	V <sub>o</sub> =35V				250	μА	
l <sub>t</sub>	Input leakage current		$V_i = 0 \sim V_{CC}$				±10	μΑ	
loz	Off-state output current		V <sub>o</sub> = 0 ~V <sub>CC</sub>				±10	μΑ	
			All ports high-level output				5		
Icc	Supply current		All and Invited the	M66500SP		80	110	mA	
			All ports low-level output	M66500FP		40	60		
Cı	Input pin capacitance		f= 1 MHz				10	pF	
C <sub>I/O</sub>	I/O pin capacitance		0 V except measuring pins				20	pF	

Note 3: The control pins are  $\overline{RD}$ ,  $\overline{WR}$ , RESET,  $\overline{CS}$ , A2, A1 and A0 pins

\*: Typical values are at Ta=25°C, Vcc=5V

## **TIMING REQUIREMENTS** ( $\tau_a$ = $-20\sim+75^{\circ}$ C, $V_{cc}$ = $5V\pm10\%$ , unless otherwise noted)


Combal	D-		Test conditions	Lin	nıts	Unit
Symbol	Pa	rameter	lest conditions	Min	Max	
	Dend mules width	t <sub>SU(A-R)</sub> = 0 ns		160		ns
t <sub>W(R)</sub>	Read pulse width	t <sub>SU(A-R)</sub> ≧40ns		120		
t <sub>SU(PE-R)</sub>	Peripheral setup time befo	re read		0		ns
t <sub>h(R-PE)</sub>	Peripheral hold time after i	read		0		ns
t <sub>SU(A-R)</sub>	Address setup time before	read		0		ns
th(R-A)	Address hold time after rea	ad		0		ns
t <sub>W(W)</sub>	Write pulse width			120		ns
t <sub>su(DQ-W)</sub>	Data setup time before wri	te		40		ns
th(w-DQ)	Data hold time after write			0		ns
t <sub>SU(A-W)</sub>	Address setup time before	write		0		ns
th(w-A)	Address hold time after wr	ite		0		ns



## $\textbf{SWITCHING} \quad \textbf{CHARACTERISTICS} \,\, (\textbf{T}_a = -20 \sim +75 ^{\circ} \text{C} \,, \, \textbf{V}_{\text{CC}} = 5 \text{V} \pm 10 \% \text{, unless otherwise noted})$


Committee and	David Control of the	meter	Task and disease	Lin	Limits	
Symbol	Para	meter	Test conditions	Min	Max	Unit
t <sub>PZH(R-DQ)</sub>	Propagation time from $t_{SU(A-R)} = 0$ ns		C <sub>L</sub> =150pF		120	
t <sub>PZL(R-DQ)</sub>	read to data output	t <sub>su(A-R)</sub> ≥40ns	(Note 4)		85	ns
t <sub>PHZ(R-DQ)</sub>	Propagation time from read t	o data floating	C <sub>L</sub> =150pF(Note 4)	10	85	ns
t <sub>PLZ</sub> (R-DQ)						
	Propagation time from	Ports A, B, C	C <sub>L</sub> =150pF(Note 4)		200	
t <sub>PHL</sub> (w-pe)		Ports E, F	C <sub>L</sub> =150pF,	1	250	ns
	write to output	Ports E, F	R <sub>L</sub> =110Ω(Note 4)		250	

Note 4: Test Circuit



- (1) The pulse generator (PG) has the following characteristics  $t_{\rm f}\!=\!6{\rm ns},\ t_{\rm f}\!=\!6{\rm ns},\ t_{\rm g}\!=\!50\,\Omega$
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance

	Symbol	Output pin	S 1	S 2	
	t <sub>PHL(W-PE)</sub>	Ports A,B,C	Open	Open	
	t <sub>PLH(W-PE)</sub>	Ports E,F	Closed	Open	
	t <sub>PZH(R-DQ)</sub>	Data bus	Onen	Closed	
1	t <sub>PHZ(R-DQ)</sub>	Bata Bao	Орол	010000	
	t <sub>PZL(R-DQ)</sub>	Data bus	Closed	Open	
i	t <sub>PLZ(R-DQ)</sub>	Data bas	0.0000	Орон	



V<sub>CC</sub> 2V 2V 0.8V 0.8V


Port input

Control pin input

Data bus input

 $V_{IH} = 2V$ ,  $V_{IL} = 0.8V$ 

Input pulse levels and input reference levels





 $V_{OH}$ =2V,  $V_{OL}$ =0 8V (Data bus, ports A, B, C)

 $V_{OH} = V_{OL} = 1.5V$ 

(Ports E, F)

t<sub>PHL(W-PE)</sub>

t<sub>PZH(R-DQ)</sub>

 $t_{\text{PLH}(W-\text{PE})}$ 

t<sub>PZL(R-DO)</sub>


t<sub>PHZ(R-DQ)</sub>

Output reference levels




#### TIMING DIAGRAM

Read operation timing





Write operation timing (includes control register write)








## TYPICAL CHARACTERISTICS


























MITSUBISHI


## PORT BLOCK DIAGRAM

(Ports A, B, C\*)




\* : The bit set/reset circuit is added to port C


#### (Ports E, F)




(Port G)



## **APPLICATION EXAMPLE**



1. LED, relay drive



Level shift, photo-coupler drive

# DATA BUFFER BUILT-IN MEMORY

3

	,		
•			

## MITSUBISHI (DIGITAL ASSP)

## M66220SP/FP

256×8-BIT MAILBOX

#### DESCRIPTION

The M66220SP/FP is an integrated circuit for a mailbox with a built-in 256 × 8-bit, complete CMOS-type, common memory cell, with two access ports A and B, made with the high-performance silicon-gate CMOS process technolgy. To be able to read from and write in a common memory independently, and acceptance with from both access ports.

dependently and asynchronously from both access ports, the M66220SP/FP has independent address,  $\overline{CS}$ ,  $\overline{WE}$  and  $\overline{OE}$  control pins, and I/O pins. The device also has a built-in arbitration function to decide a port in case that address collisions from both ports occur.


#### **FEATURES**


- Memory configuration 256×8-bit
- High-speed access: address access time 40ns(typ)
- Complete asynchronous access from both ports of A and B is posible.
- O Completely static operation
- O Built-in port arbitration function
- O Low power dissipation for CMOS design
- O Single 5V power supply
- O Not Ready output pin is provided (open drain output)
- O Direct connetion of I/O to TTL is possible
- O 3-state output for I/O pins

#### **APPLICATION**

Data transfer memory between MPUs, buffer memory for image processing system.

The specifications are subject to change without notice







#### 256×8-BIT MAILBOX

#### **FUNCTION**

The M66220 is a mailbox suitable for data transfer between MPUs using a multi-port method. The 256 × 8-bit common memory cell with two sets of address lines and data lines enables to read/write independently and asynchronously from both access ports A and B. Therefore the common memory can be accessed as simple RAM from one side of MPU. Because access to common memory is possible irrespective of access by other MPUs, the performance of multi-port processor systems is considerably improved. If collision on the same memory address occurs from both

If collision on the same memory address occurs from both ports A and B, the built-in arbitration function determines the first-come port and gives priority of access.

The M66220 outputs the low-level Not Ready signal for the late-come port and makes access from the MPU invalid.

If the address  $A_0 \sim A_7$  is specified and the  $\overline{CS}$  signal is set to low-level, the I/O pins are in the input mode, and if the WE signal is set to low-level, the data of the I/O pins is written. If the WE signal is set to high-level and the CS and the OE signals are set to low-level, the I/O pins are in output mode, and if the address  $A_0 \sim A_7$  is specified, data of spcified address are output to the I/O pins. If  $\overline{\text{CS}}$  is set to high-level, the M66220 is in no-selection state, being unable to write or read, and The output is in floating state (high-impedance state), enabling OR ties with other chips. If the OE signal is set to high-level, the output is set to the floating state. If the I/O bus method is used, collision of input data and output data on the bus is avoided by setting OE to high-level during write operation. If the CS is set to high-level, the device is set to the standby state and the supply current is lowered. (See Tables 1 and 2.)

#### FUNCTION TABLE 1 (A0A~A7A ≠ A0B~A7B)

Port A inputs		F	Port B inputs		Flag		Function		
CSA	WEA	OEA	CSB	WEB	OEB	Not Ready A	Not Ready B	Function	
н	Х	X	Х	Х	×	Н	Н	Port A is set to no-selection mode	
X	×	х	Н	х	×	Н	Н	Port B is set to no-selection mode.	
L	L	×	×	Х	Х	Н	Н	Port A is set to write mode for memory	
L	Н	L	Х	X	Х	Н	н	Port A is set to read mode for memory	
Х	X	×	L	L	Х	Н	Н	Port B is set to write mode for memory.	
X	X	X	L	Н	L	н	Н	Port B is set to read mode for memory	

X=Irrelevant "H" = High level "L" = Low level

#### FUNCTION TABLE 2 BASIC FUNCTION OF EACH PORT

CS	WE	OE	Mode	I/O pin	lcc
Н	Х	X	No-selection	High-impedance	Standby
L	L	X	Write	D <sub>IN</sub>	Operation
L	Н	L	Read	D <sub>OUT</sub>	Operation
L	Н	Н		High-impedance	Operation

#### **FUNCTIONAL DESCRIPTION**

Arbitration Function

The M66220 allows asynchronous access to the common memory from two independent ports, improving the total efficiency of the processor system by using the multi-port method. However, independent and asynchronous access from the two ports may cause collision on the same address of the common memory, selected by both ports. If the same address is selected from both ports, four basic operations may take place according to the access mode setting.

- (1) Port A-Read Port B-Read
- (2) Port A-Read Port B-Write
- (3) Port A-Write Port B-Read
- (4) Port A-Write Port B-Write

In case (1) in which both ports are in the read mode, data is read correctly for both ports and the memory content would not be destroyed. But, in case (2) or (3), in which one port is in write mode and the other in the read mode, the write would be performed correctly, but the data of the opposite port read operation may change in the same cycle. In case (4), in which both ports write, both ports write opposing data, making the memory content unstable, and therefore,

the operation cannot be secured.

To solve these problems, the M66220 has a built-in arbitration function to arbitrate the address collision from both ports. The arbitration function determines which port was confirmed first and gives priority to the first-come port without condition. (The Not Ready signal is kept high-level.) While the same address are selected by both ports, the Not Ready output pin of late-come port is set to low-level irrespetive of read/write operation, and the write operation to late-come port from MPU is prohibited. If the first-come port changes address and the addresses of both ports do not match, the Not Ready output is canceled to high-level and the late-come ports is allowed to access again. If the same address is selected at a time by both ports, the arbitration function allows access of only one port, and set the Not Ready output of another port to low-level and make the access from the MPU invalid. Table 3 shows the port arbitration function and port access.

Collision No. 1 (address control)

Table 3 shows the port access status and the Not Ready output condition when the same address in the common memory is selected by both port A and B.



## M66220SP/FP

## 256×8-BIT MAILBOX

TABLE 3

Address setting when the same address		Port A		Port B		
is selected	Mode setting	Access	Not Ready A	Mode setting	Access	Not Ready B
Port A comes first	Read	0	Н	Read	0	L
Port B comes first	Read	0	L	Read	0	Н
Port A comes first	Read	0	Н	Write	×	L
Port B comes first	Read	0	L	Write	0	Н
Port A comes first	Write	0	Н	Read	0	L
Port B comes first	Write	×	L	Read	0	Н
Port A comes first	Write	0	Н	Write	×	L
Port B comes first	Write	×	L	Write	0	Н
Port A and B at the same time	Ä	arbitration Resolve	ed	Arbitration Resolved		

<sup>&</sup>quot;H"=High-level, "L"=Low-level

If the  $\overline{\text{CS}}$  input settings of both ports results in a situation where A0A $\sim$ A7A=A0B $\sim$ A7B, the port access status and the  $\overline{\text{Not Readv}}$  output status are the same as the address input setting in collision No. 1.

## **ABSOLUTE MAXIMUM RATINGS** $(\tau_a=0\sim70^{\circ}C, \text{ unless otherwise noted})$

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.3~+7.0	V
Vı	Input voltage		-0.3~V <sub>cc</sub> +0.3	V
Vo	Output voltage	]	0~V <sub>cc</sub>	V
Pd	Power dissipation	T <sub>a</sub> =25℃	T. B D	W
Tstg	Storage temperature range		<del>-65~+150</del>	°C

## **RECOMMENDED OPERATING CONDITIONS** ( $T_a$ =0~70°C, unless otherwise noted)

Symbol	Parameter		Limits				
Syllibol			Тур	Max	Unit		
Vcc	Supply voltage	4.5	5.0	5.5	V		
GND	Ground		0		V		
Vı	Input voltage	0		Vcc	V		
Topr	Operating temperature range	0		70	°C		

#### **ELECTRICAL** CHARACTERISTICS ( $\tau_a=0\sim70^{\circ}C$ , $V_{cc}=5V\pm10\%$ , unless otherwise noted)

0		Paramatan.	T-444		Limits		Unit
Symbol		Parameter	Test conditions	Mın	Тур	Max	Unit
V <sub>IH</sub>	High-l	evel input voltage		2. 2		V <sub>cc</sub> +0.3	V
VIL	Low-le	evel input voltage		-0.3		0.8	V
V <sub>OH</sub>	Hıgh-l	evel output voltage(I/O)	I <sub>OH</sub> =-2mA	2.4			٧
VoL	Low-le	evel output voltage(I/O)	I <sub>OL</sub> =4mA			0.5	٧
VoL	Open	drain low-level output voltage(Not Ready)	I <sub>OL</sub> =8mA			0.5	٧
l <sub>l</sub>	Input I	eakage current	V <sub>I</sub> =0~V <sub>CC</sub>			±10	μА
lo	Outpu	t leakage current	CS=V <sub>IH</sub> or OE=V <sub>IH</sub> V <sub>I/O</sub> =0~V <sub>CC</sub>			±10	μА
	Avera	ge operating supply current	CS=V <sub>IL</sub>		T. B. D		1
Icc	(Both	ports active)	Output pin open	1. B. D			mA
I <sub>SB1</sub>		Both ports standby	CSA, CSB=VIH		T. B. D		mA
I <sub>SB2</sub>	current	One port standby	CS <sub>A</sub> or CS <sub>B</sub> =V <sub>IH</sub> I <sub>OUT</sub> =0mA (Active port output pin open)		T. B. D		mA
I <sub>SB3</sub>	Standby cu	Both ports full standby	$\overline{CS_A}$ , $\overline{CS_B} \ge V_{CC} - 0.2V$ Other input $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$		T. B. D		mA
I <sub>SB4</sub>	Star	One port full standby	$\begin{array}{ c c } \hline CS_A \text{ or } \overline{CS_B}   & V_{CC} - 0.2V \\ \hline \text{Other input V}_{IN}   \geq V_{CC} - 0.2V \text{ or V}_{IN}   \leq 0.2V   _{OUT}   = 0\text{mA} \\ \hline \text{(Active port output pin open)} \end{array}$		T. B D		mA

Note 1 The current flowing into the IC is positive.




<sup>•</sup> Collision No. 2 (CS control)

<sup>2</sup> Typical values are at  $V_{CC}$ =5V,  $T_a$ =25°C.


#### **TIMING DIAGRAM**

Read Cycle ( $\widetilde{WE} = V_{IH}$ )

● Read Cycle No. 1 (Address Control) (CS=OE=V<sub>IL</sub>)



● Read Cycle No. 2 (CS Control)






## M66220SP/FP


#### 256×8-BIT MAILBOX

#### Write Cycle

● Write Cycle No. 1 (WE Control) See Note 1, 2 and 3



● Write Cycle No. 2 (WE Control) See Note 1, 2, 3 and 4




- Note 1: When address input changes, the  $\overline{\text{WE}}$  from that port should be set to high-level
  - 2 : Write operation is performed while both  $\overline{\text{CS}}$  and  $\overline{\text{WE}}$  are low-level
  - 3 : Do not apply reverse-phase signal when I/O pin is in the output state
  - 4 : Output is kept in the high-impedance state if the trailing edge of WE happens before or at the same time of the trailing edge of CS, or if the leading edge of WE happens at the same time or after the leading edge of CS
  - 5 : Shaded area=don't care




## 256×8-BIT MAILBOX

#### Collision Cycle

● Collision Cycle No. 1 (Address Control) Note 6, 7



#### ● Collision Cycle No. 2 (CS Control) Note 6, 8



Note 6: The Not Ready output of the first-come port is kept at high-level 7: The CS is set low-level before the address input is established

8 : The address input is established before the low-level transition of  $\overline{\text{CS}}$ 

## MITSUBISHI (DIGITAL ASSP)

## M66221SP/FP

256×9-BIT MAILBOX

#### DESCRIPTION

The M66221SP/FP is an integrated circuit for a mailbox with a built-in 256  $\times$  9-bit, complete CMOS-type common memory cell with two access ports A and B, made with a high-performance silicon-gate CMOS process technology. To be able to read from and write in a common memory independently and asynchronously from both access ports, the M66221SP/FP has independent address,  $\overline{\text{CS}}$ ,  $\overline{\text{WE}}$  and  $\overline{\text{OE}}$  control pins, and I/O pins. The device also has a built-in arbitration function to decide a port in case that address collisions from both ports occur.

#### **FEATURES**

- Memory configuration 256×9-bit
- High-speed access: address access time 40ns(typ)
- Complete asynchronous access from both port A and B is posible.
- Complete static operation
- o Built-in port arbitration function
- O Low power dissipation for CMOS design
- Single 5V power supply
- Not Ready output pin provided(open drain output)
- O Direct connection of I/O to TTL is possible
- 3-state output for I/O pins

#### **APPLICATION**

Data transfer memory between MPUs, buffer memory for image processing system.

### **FUNCTION**


The M66221 is a mailbox suitable for data transfer between MPUs, using a multi-port method. The 256×9-bit common memory cell with two sets of address lines and data lines enables to read/write independently and asynchronously from both access ports A and B. Therefore the common memory can be accessed as simple RAM from one side of MPU. Because access to common memory is possible irrespective of access by other MPUs, the performance of multi-port processor systems is considerably improved.

If the same address in memory is selected from both ports A and B(collision), the built-in arbitration function decides the first-come port and gives priority of access.

The device outputs the low-level Not Ready signal for the late-come port and makes access from the MPU invalid.

If the address  $A_0 \sim A_7$  is specified and the  $\overline{CS}$  signal is set to low-level, the I/O pins are in the input mode, and if the  $\overline{WE}$  signal is set to low-level, the data of the I/O pins is written. If the  $\overline{WE}$  signal is set to high-level and the  $\overline{CS}$  and the  $\overline{OE}$  signals are set to low-level, the I/O pins are in output mode, and if the address  $A_0 \sim A_7$  is specified, datas of specified address are output to the I/O pins. If  $\overline{CS}$  is set to high-level, the M66221 is in no-selection states, being unable to write or read. The output is in a floating state(high-impedance state), enabling OR ties with other chips.


The specifications are subject to change without notice.





## M66221SP/FP

#### 256×9-BIT MAILBOX



If the  $\overline{\text{OE}}$  signal is set to high-level, the output is set to the floating state. If the I/O bus method is used, collision of input data and output data on the bus is avoided by setting

 $\overline{\text{OE}}$  to high-level during the write operation. If the  $\overline{\text{CS}}$  is set to high-level, the device is set to the standby state and the supply current is lowered. (See Tables 1 and 2)

## FUNCTION TABLE 1 (A0A~A7A ≠ A0B~A7B)

F	ort A input	s	F	ort B input	s	FI	ag	Function
CSA	WEA	OEA	CSB	WEB	OEB	Not Ready A	Not Ready B	Function
Н	X	X	X	Х	Х	Н	н	Port A is set to no-selection mode
×	Х	X	Н	Х	X	Н	Н	Port B is set to no-selection mode
L	L	Х	Х	Х	Х	Н	Н	Port A is set to write mode for memory
L	Н	L	Х	Х	Х	н	н	Port A is set to read mode for memory
×	Х	X	L	L	X	Н	Н	Port B is set to write mode for memory.
X	X	X	L	Н	L	Н	H	Port B is set to read mode for memory

X = Irrelevant, "H" = High-level, "L" = Low-level

#### FUNCTION TABLE 2 BASIC FUNCTION OF EACH PORT

CS	WE	ŌĒ	Mode	I/O pin	loc
Н	Х	Х	No-selection	High-impedance	Standby
L	L	Х	Write	D <sub>IN</sub>	Operation
L	Н	L	Read	D <sub>out</sub>	Operation
L	Н	Н		High-impedance	Operation



#### 256×9-BIT MAILBOX

#### **FUNCTIONAL DESCRIPTION**

Arbitration Function

The M66221 allows asynchronous access to the common memory from two independent ports, improving the total efficiency of the processor system by using the multi-port method. However, independent and asynchronous access from the two ports may cause collision on the same address in the common memory selected by both ports. If the same address is selected from both ports, four basic operations may take place according to the access mode setting.

- (1) Port A-Read Port B-Read
- (2) Port A-Read Port B-Write
- (3) Port A-Write Port B-Read
- (4) Port A-Write Port B-Write

In case (1) in which both ports are in the read mode, data is read correctly for both ports and the memory content would not be destroyed. But, in case (2) or (3), in which one port is in write mode and the other in read mode, the write would be performed correctly. But the data of the opposite port in read operation may change in the same cycle.in case (4) in which both ports in write opration, both ports write opposing data, making the memory content unstable, and, therefore, the operation cannot be secured.

To solve these problems, the M66221 has a built-in arbitration function to arbitrate the address collisions of both ports.

The arbitration function determines which port was confirmed first and gives priority to the first-come port without condition. (The Not Ready signal is kept high-level.) While the same address are selected by both ports, the Not Ready output pin of late-come port is in set to low-level irrespective of read/write operation, and the write operation to late-come port from MPU is prohibitited. If the first-come port address changes and the addresses of both ports do not match, the Not Ready output is canceled to high-level, and the late-come port is allowed to access again. If the same address is selected at a time by both ports, the arbitration function allows access of only one port, and sets the Not Ready output of another port to low-level and makes the access from the MPU invalid. Table 3 shows the port arbitration function and port access.

Collision No. 1 (address control)

Table 3 shows the port access status and the  $\overline{\text{Not Ready}}$  output conditions when the same address in the common memory is selected by the address input setting from both ports A and B.

OCIlision No. 2 (CS control)

If the  $\overline{\text{CS}}$  input setting of both ports results in a situation where A0A $\sim$ A7A = A0B $\sim$ A7B, the port access status and the  $\overline{\text{Not Ready}}$  output status are the same as the address input setting collision No. 1.

TABLE 3

Address setting when the same address		Port A			Port B	
is selected	Mode setting	Access	Not Ready A	Mode setting	Access	Not Ready B
Port A comes first	Read	0	Н	Read	0	L
Port B comes first	Read	0	L	Read	0	Н
Port A comes first	Read	0	Н	Write	×	L
Port B comes first	Read	0	L	Write	0	Н
Port A comes first	Write	0	Н	Read	0	L
Port B comes first	Write	×	L	Read	0	Н
Port A comes first	Write	0	Н	Write	×	L
Port B comes first	Write	×	L	Write	0	Н
Port A and B at the same time	A	rbitration Resolve	ed	A	rbitration Resolve	ed

<sup>&</sup>quot;H"=High-level "L"=Low-level



## 256×9-BIT MAILBOX

## **ABSOLUTE MAXIMUM RATINGS** $(T_a=0\sim70^{\circ}C, unless otherwise noted)$

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>cc</sub>	Supply voltage		<b>−0.3∼+7.0</b>	V
Vı	Input voltage		$-0.3 \sim V_{CC} + 0.3$	V
Vo	Output voltage		0∼V <sub>cc</sub>	V
Pd	Power dissipation	T <sub>a</sub> =25℃	T. B. D	W
Tstg	Storage temperature range		<b>−65∼+150</b>	င

## **RECOMMENDED OPERATING CONDITIONS** ( $T_a=0\sim70^{\circ}C$ , unless otherwise noted)

			Limits				
Symbol	Parameter	Mın	Тур	Max	Unit		
Vcc	Supply voltage	4.5	5.0	5.5	V		
GND	Ground		0		V		
Vı	Input voltage	0		Vcc	V		
Topr	Operating temperature range	0		70	°C		

## **ELECTRICAL CHARACTERISTICS** ( $T_a=0\sim70^{\circ}C$ , $V_{cc}=5V\pm10\%$ , unless otherwise noted)

Ob. al		D	Test conditions		Limits		Unit
Symbol	1	Parameter	l est conditions	Min	Тур	Max	Unit
ViH	High-I	evel input voltage		2.2		V <sub>cc</sub> +0.3	V
V <sub>IL</sub>	Low-le	evel input voltagė		-0.3		0.8	V
V <sub>OH</sub>	High-l	evel output voltage(I/O)	I <sub>OH</sub> =-2mA	2.4			V
VoL	Low-le	evel output voltage(I/O)	I <sub>OL</sub> =4mA			0.5	V
VoL	Open	drain low-level output voltage(Not Ready)	I <sub>OL</sub> =8mA			0.5	V
l <sub>l</sub>	Input I	eakage current	V <sub>I</sub> =0~V <sub>CC</sub>			±10	μΑ
lo	Outpu	t leakage current	CS=V <sub>IH</sub> or OE=V <sub>IH</sub> V <sub>I/O</sub> =0~V <sub>CC</sub>			±10	μА
Icc	Average operating supply current (Both ports active)		CS=V <sub>IL</sub> Output pin open		T B. D		mA
I <sub>SB1</sub>		Both ports standby	CSA, CSB=VIH		T. B D		mA
I <sub>SB2</sub>	current	One port standby	CS <sub>A</sub> or CS <sub>B</sub> =V <sub>IH</sub> t <sub>OUT</sub> =0mA (Active port output pin open)		T. B. D		mA
I <sub>SB3</sub>	Standby	Both ports full standby			T. B D		mA
I <sub>SB4</sub>	St	One port full standby			T. B D		mA

Note 1 The current flowing into the IC is positive




<sup>2</sup> Typical values are at V<sub>CC</sub>=5V, T<sub>a</sub>=25°C.


## **TIMING DIAGRAM**

Read Cycle (WE=VIH)

● Read Cycle No. 1 (Address Control) (CS=OE=V<sub>IL</sub>)



● Read Cycle No. 2 (CS Control)




## M66221SP/FP

#### 256×9-BIT MAILBOX

## Write Cycle ● Write cycle No. 1 (WE Control) See Note 1, 2 and 3 tcw $A_0 \sim A_7$ $t_{\text{SU}(\text{A}-\text{WEH})}$ $t_{\text{SU}(CS)}$ CS t<sub>W(WE)</sub> $t_{\text{SU}}(\textbf{A})$ trec(WE) WE t<sub>su(D)</sub> th(D) I/O<sub>0</sub>~I/O<sub>8</sub> Data input is established (DIN)

● Write Cycle No. 2 (WE Control) See Note 1, 2, 3 and 4

tdis(oE)



- Note 1: When address input changes, the  $\overline{\text{WE}}$  from that port should be set to high-level
  - 2 : Write operation is performed while both  $\overline{\text{CS}}$  and  $\overline{\text{WE}}$  are low-level
  - 3 : Do not apply reverse-phase signal when I/O pin is in the output state
  - 4: The output is kept in the high-impedance state if the trailing edge of WE happens before or at the same time of the trailing edge of CS, or if the leading edge of WE happens at the same time or after the leading edge of CS
  - 5 : Shaded area=don't care




OE

 $I/O_0 \sim I/O_8$  (Dout)


#### 256×9-BIT MAILBOX

#### Collision Cycle

● Collision Cycle No. 1 (Address Control) Note 6, 7



● Collision Cycle No. 2 (CS Control) Note 6, 8



Note 6: The Not Ready output of the first-come port is maintained at high-level

7 : The  $\overline{\text{CS}}$  is set low-level before the address input is established

8 : The address input is established before the low-level transition of  $\overline{\text{CS}}$ 

## M66222SP/FP

128×8-BIT×2 MAIL BOX

#### DESCRIPTION

The M66222SP/FP is an integrated circuit for a mailbox with a pair of built-in 128 × 8-bit, complete CMOS-type, common memory cells with two access ports, A and B, made with high-performance silicon-gate CMOS process technology.

To be able to read from and write in a common memory independently and asynchronously by both access ports, the M66222SP/FP has independent addressing control pins,  $\overline{\text{CS}}$ ,  $\overline{\text{WE}}$  and  $\overline{\text{OE}}$ , and I/O pins One memory area is read from port A and written from port B, while another memory area is written from port A and is read from port B.


## **FEATURES**


- Memory configuration 128×8bits×2 memory areas
- High-speed access: address access time 40ns(typ)
- Complete asynchronous access from both ports of A and B is possible.
- Access port for read/write is fixed for each memory area
- Completely static operation
- Low power dissipation for CMOS design
- Single 5V power supply
- Direct connection of I/O to TTL is possible
- 3-state output for I/O

#### **APPLICATION**

Buffer memory for communication, data transfer memory between MCUs (Micro Controller Unit)

The specifications are subject to change without notice







128×8-BIT×2 MAIL BOX

#### **FUNCTION**

The M66222 is a mailbox suitable for data transfer between MCUs. Each  $128\times8$ -bit common memory cell with two sets of address lines and data line enables independent and asynchronous read and write operation from port A and B. The M66222 has a pair of  $128\times8$ -bit memory area: the memory area 1 is written from port A and read from port B while memory area 2 is read from port A and is written from port B.

If the address  $A_0 \sim A_7$  is specified and  $\overline{CS}$  is set to low-level, I/O pins are in input mode, and then  $\overline{WE}$  is set to low-level, data at the I/O pins are written. If  $\overline{WE}$  is set to high-level and  $\overline{CS}$  and  $\overline{OE}$  are set to low-level, I/O pins are in output mode, and then address  $A_0 \sim A_7$  are specified, data of specified address are output to I/O pins. If  $\overline{CS}$  is set to high-level, the M66222 is in no-selection state, being unable to read or write. The outputs are in a floating state (high-impedance state), enabling OR ties with other outputs. When I/O bus method is used, collisions of input and output data can be avoided by setting  $\overline{OE}$  to high-level during write operations. When  $\overline{CS}$  is set to high-level, the M66222 is in the standby state where the supply current is lowered.

#### FUNCTIONAL DESCRIPTION

As independent and asynchronous access to the M66222 from two ports is possible, four basic operations may take place according to mode setting of both ports.

- (1) Port A-Write Port B-Write
- (2) Port A-Write Port B-Read
- (3) Port A-Read Port B-Write
- (4) Port A-Read Port B-Read

When both ports are in the same mode, read or write, as in the case (1) or (4), the same address of memory will not be selected. Then there is no problem about data unstable. If, however, one port is in read mode and the other is in write mode, the same address may be selected in the case (2) or (3)

In this case, the data at the port in read mode may be changed from the already written data to the newly written data during the same cycle by writing the data in the same address from other port. See Fig. 1.




Fig. 1 Example of read data transition when the same address is selected.

128 $\times$ 8-BIT $\times$ 2 MAIL BOX

## **ABSOLUTE MAXIMUM RATINGS** ( $T_a=0\sim70^{\circ}C$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.3~+7.0	V
V <sub>I</sub>	Input voltage		-0.3~V <sub>cc</sub> +0.3	V
Vo	Output voltage		0∼V <sub>cc</sub>	V
Pd	Power dissipation	Ta=25℃	T. B. D	w
Tstg	Storage temperature range		<del>-65~+150</del>	°C

## $\textbf{RECOMMENDED} \quad \textbf{OPERATING} \quad \textbf{CONDITIONS} \; (\textbf{T}_{a} = 0 \sim 70 \, \text{\^{C}}, \text{ unless otherwise noted})$

Symbol			Limits				
	Parameter	Mın	Тур	Max	Unit		
Vcc	Supply voltage	4.5	5.0	5.5	٧		
GND	Ground		0		V		
Vı	Input voltage	0		Vcc	٧		
Topr	Operating temperature range	0		70	°C		

#### **ELECTRICAL CHARACTERISTICS** ( $\tau_a$ =0~70°C, $v_{cc}$ =5v±10%, unless otherwise noted)

0		D	T4 dih		Limits		11-4
Symbol		Parameter	Test conditions	Min	Тур	Max	Unit
V <sub>IH</sub>	High-l	evel input voltage		2.2		V <sub>cc</sub> +0.3	٧
VIL	Low-le	evel input voltage		-0.3		0.8	V
V <sub>OH</sub>	High-l	evel output voltage(I/O)	I <sub>OH</sub> =-2mA	2.4			V
VoL	Low-le	evel output voltage(I/O)	I <sub>OL</sub> =4mA			0.5	V
l <sub>i</sub>	Input I	eakage current	V <sub>I</sub> =0~V <sub>CC</sub>			±10	μΑ
lo	Outpu	t leakage current	CS=V <sub>IH</sub> or OE=V <sub>IH</sub> V <sub>I/O</sub> =0~V <sub>CC</sub>			±10	μΑ
Icc		ge operating supply current ports active)	CS=V <sub>IL</sub> Output pin open		T B. D		mA
I <sub>SB1</sub>		Both ports standby	$\overline{CS_A}, \overline{CS_B} = V_{IH}$		T B. D		mA
I <sub>SB2</sub>	current	One port standby	CS <sub>A</sub> or CS <sub>B</sub> =V <sub>IH</sub> I <sub>OUT</sub> =0mA (Active port output pin open)		T. B. D		mA
I <sub>SB3</sub>	Standby cu	Both ports full standby			T. B. D		mA
I <sub>SB4</sub>	Star	One port full standby			T. B. D		mA

Note 1. The current flowing into the IC is positive




<sup>2</sup> Typical values are at V<sub>CC</sub>=5V, T<sub>a</sub>=25°C


# **TIMING DIAGRAM**

Read Cycle (WE=VIH)

● Read Cycle No. 1 (Address Control) (CS=OE=V<sub>IL</sub>)




# 




# 128×8-BIT×2 MAIL BOX

#### Write Cycle

● Write Cycle No. 1 (WE Control) Note 1, 2 and 3



#### ● Write Cycle No. 2 (CS Control) Note 1, 2



- Note 1: Write operation is performed while both  $\overline{\text{CS}}$  and  $\overline{\text{WE}}$  are low-level
  - 2 : Do not apply the reverse-phase signal when I/O pin is in the output state
  - 3 : The output is maintained in the high-impedance state if the trailing edge of WE is performed before or at the same time of the trailing edge of CS, or if the rising edge of WE is performed at the same time or after the leading edge of CS.
  - 4 : Shaded area=don't care



# M66250P/FP

5120×8-BIT LINE MEMORY(FIFO/LIFO)


#### DESCRIPTION

The M66250P/FP is an integrated circuit consisting of a high-speed line memory with a FIFO (First In First Out) structure in a 5120×8-bit configuration, using high-performance silicon-gate CMOS technology.

The M66250 can also be used for LIFO (Last In First Out). The start address of reading can be specified. As writes and reads can be done independently and asynchronously during each cycle, the device is suitable for buffer memory between equipment with different data processing speeds.


#### **FEATURES**

- 5120×8 bit organization
- High-speed access: access time 40ns
- FIFO/LIFO switching function
- Start address specification function (at reading)
- LIFO operation on a single chip
- Built-in pullup/pulldown resistor for the mode control pin.
- Completely independent and asynchronous read and write operation
- · Variable-length delay bit
- I/O can be directly connected to TTL
- 3-state output



#### **APPLICATION**

High-speed facsimiles, digital copying machines, laser beam printers.





#### FUNCTION

Write is performed by taking in the content of data inputs  $D_0{\sim}D_7$ , in synchronous with the rise of the write clock input WCK, when write enable input  $\overline{WE}$  is low-level, the write address counter incrementing or decrementing simultaneously. When  $\overline{WE}$  is high-level, write is prohibited and the write address counter stops. When the write reset input  $\overline{WRES}$  is set to low-level, the write address counter is initialized. When the read enable input  $\overline{RE}$  is low-level, read is performed by outputting the memory content to data output  $Q_0{\sim}Q_7$  in synchronous with the rise of the read clock input RCK, and the read address counter is incremented or decremented at same time.

When  $\overline{\text{RE}}$  is high-level, read is prohibited, and the read address counter stops. The output enters the floating state (high-impedance state).

When the read reset input  $\overline{\text{RRES}}$  is set to low-level, the read address counter is initialized.

When command enable input  $\overline{\text{CE}}$  is low-level, the instruction cycle is enabled. The FIFO/LIFO mode is set by the serial address input SA in synchronous with the rise of the address clock input ACK during the instruction cycle when the mode/address selection input M/ $\overline{\text{A}}$  is high-level. The start address is set by the serial address input SA in synchronous with the rise of the address clock input ACK during the instruction cycle when M/ $\overline{\text{A}}$  is low-level.

#### **FUNCTIONAL DESCRIPTION**

#### 1. Function Setting

- (1) Function setting table
- System reset setting

CE	(SA) SRES	RRES	RCK	Function
Н	L	L	1	FIFO mode, no start address setting, read counter reset

	CE	(SA) SRES	WRES	wcĸ	Fuction
ı	н	L	L	1	FIFO mode, no start address setting, write counter reset

#### 2 Mode setting

CE	M/Ā (LAE)	ACK	SA (SRES)	Function
L	Н	t	Н	FIFO mode setting
L	Н	†	L	LIFO mode setting
L	L	Ť	×	Start address setting (13 bits)

X:LorH

Note: The above mode becomes effective after the first reset.

#### 3 Effect of start address setting


CE	SA (SRES)	(M/Ā) LAE	RRES	RCK	Function
Н	Н	L	L	1	Start address setting is effective
Н	Н	Н	L	1	Start address setting is not effective



#### (2) FIFO/LIFO mode setting

When the mode/address selection input M/ $\overline{A}$  is high-level and the command enable input  $\overline{CE}$  is low-level, the FIFO/-LIFO mode is selected by the serial address input SA, in synchronous with the address clock input ACK. When the command enable input  $\overline{CE}$  is high-level and the write reset

input WRES is low-level, mode setting is completed in synchronous with the rise of the write clock input WCK, also provided that the write reset input  $\overline{\text{WRES}}$  is low-level, in synchronous with the rise of the read clock input RCK and the read reset input  $\overline{\text{RRES}}$  is low-level. The address counter is initialized at the same time.




In the FIFO mode, the write address counter moves to address 0 in synchronous with the rise of the write clock input WCK when the write reset input WRES is set to low-level. The address of the write address counter increases in synchronous with the rise of the write clock input WCK. When the read reset input RRES is low-level, the read address counter moves to address 0 if the start address is not specified, and moves to the start address if the start address is specified, in synchronous with the rise of the read clock input RCK. The cycles of the read address counter increases in synchronous with the read clock input RCK.

In LIFO mode the write address counter moves to address 0 or 5119 in synchronous with the rise of write clock input WCK, when the write reset input WRES is low-level, and, the read address counter moves to address 0 or 5119 if the start address is not specified or to the start address m or 5119-m if the start address is specified, in synchronous with the rise of the read clock input RCK. When the read reset input RES is low-level. The cycle of the write address counter goes up or down in synchronous with the rise of the write clock input WCK.

# (3) Start address setting

When the mode/address selection input  $M/\overline{A}$  is low-level and the command enable input  $\overline{CE}$  is low-level, the address that reading starts from is set by serial address input SA in synchronous with the rise of the address clock input ACK. When the command enable input  $\overline{CE}$  is high-level and the read reset input  $\overline{RRES}$  is low-level, the read address counter moves to the specified address in synchronous with the rise of the read clock invut RCK.






#### (4) System reset setting

(FIFO and address counter reset setting)

When the command enable input  $\overline{CE}$  is high-level and SRES is low-level, and if the write reset input  $\overline{WRES}$  and read reset input  $\overline{RRES}$  are set to low-level, then the FIFO mode setting and the address counter are reset in synchronous with the rise of WCK and RCK.






# 2. Write address and read address operation in FIFO and LIFO mode

FIFO and LIFO mode setting	Start address setting	Write address and read address operation	Write address/read address in read reset/write reset operation
FIFO	No	Write address 0 W A 5119  0 R A 5119  Read address *	Write address: Move to address 0 Read address: Move to address 0
LIFO	No	① Write address 0 W 5119 ② Read address R  Write address W	Write address: Move to address 0 or 5119
		③ Read address ⊢ R → W  Write address ⊢ W →	Read address: Move to address 0 or 5119
FIFO	Yes	Write address 0 W A 5119  0 m R A 5119  Read address (	Write address: Move to address 0 Read address: Move to address m specified by the start address
LIFO	Yes	① Write address 0 w m 5119-m 5119	Write address: Move to address 0 or 5119
		② Read address R  Write address W  ③ Read address R  R  N	Read address: Move to the address that specified as the start address
1		Write address <del>  W →</del>	

# **OPERATION FLOW CHART**



Note: Perform write reset and read reset before setting function after power-on.



# ABSOLUTE MAXIMUM RATINGS (Ta=-20+70°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		<b>−0.5~+7.0</b>	V
Vı	Input voltage		$-0.5 \sim V_{cc} + 0.5$	V
Vo	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
Pd	Maximum power dissipation	Ta=25℃	500	mW
Tstg	Storage temperature range		−65 ~ <b>+</b> 150	℃

# RECOMMENDED OPERATING CONDITIONS (Ta=-20~+70°C)

			Limits		Unit	
Symbol	Parameter	Mın	Тур	Max	Oill	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	V	
GND	Ground		0		V	
Topr	Operating ambient temperature range	-20		70	℃	

# $\textbf{ELECTRICAL} \quad \textbf{CHARACTERISTICS} \; ( \textbf{T}_a = -20 \sim +70 \, \text{°C}, \textbf{V}_{cc} = 5 \text{V} \pm 10 \text{\%, unless otherwise noted} )$

Cumbal	Parameter		Test conditions		Limits		1.15
Symbol	Parameter		Mın	Тур	Max.	Unit	
V <sub>IH</sub>	High-level input voltage			2.0			V
VIL	Low-level input voltage					0.8	٧
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> =-4m/	4	V <sub>CC</sub> -0.8			٧
VoL	Low-level output voltage	I <sub>OL</sub> =4mA				0.55	V
		V <sub>I</sub> =V <sub>CC</sub>	WE, WRES, WCK, RE, RRES,			1.0	
l <sub>ін</sub>	High-level input current		RCK, CE, D0∼D7			1.0	μA
		V <sub>I</sub> =V <sub>CC</sub>	ACK, SA(SRES), M/A(LAE)			0.27	mA
		V <sub>i</sub> =GND	WE, WRES, WCK, RE, RRES,				
	Law touch and a surrent		RCK, ACK, SA(SRES),			-1.0	μA
l <sub>IL</sub>	Low-level input current		M/Ā(ĪĀĒ), D0∼D7			1	ı
		V <sub>i</sub> =GND	CE			-0.27	mA
l <sub>ozh</sub>	Off state high-level output current	V <sub>0</sub> =V <sub>CC</sub>				50	μА
lozL	Off state low-level output current	V <sub>0</sub> =GND				-5.0	μΑ
	A	$V_i = V_{iH}, V_{iL}$	Output open			100	4
Icc	Average operating supply current	twck, trck=	=100ns			100	mA
CI	Input capacitance	f=1MHz				10	pF
C0	Output capacitance when off	f=1MHz				15	pF

# **SWITCHING CHARACTERISTICS** $(\tau_a = -20 \sim +70 \, ^{\circ}\text{C}, \, V_{\text{CC}} = 5 \, \text{V} \pm 10 \%, \, \text{unless otherwise noted})$

	Developed	Took conditions		Unit		
Symbol	Parameter	Test conditions	Mın	Тур	Max.	0,,,,
t <sub>AC</sub>	Access time				40	ns
tон	Output hold time		5			ns
t <sub>OL</sub>	Output "L" period when reset		5		40	ns
t <sub>OEN</sub>	Output enable time		5		40	ns
t <sub>odis</sub>	Output disable time		5		40	ns


# M66250P/FP

# 5120×8-BIT LINE MEMORY(FIFO/LIFO)

# **TIMING REQUIREMENTS** ( $T_a = -20 \sim +70 ^{\circ}\text{C}$ , $V_{cc} = 5 \text{ V} \pm 10 \%$ , unless otherwise noted)

				1 lmin		
Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
twck	Write clock (WCK) cycle		50			ns
twckh	Write clock (WCK) "H" pulse width		25			ns
twckL	Write clock (WCK) "L" pulse width		25			ns
t <sub>RCK</sub>	Read clock (RCK) cycle		50			ns
t <sub>RCKH</sub>	Read clock (RCK) "H" pulse width		25			ns
t <sub>RCKL</sub>	Read clock (RCK) "L" pulse width		25			ns
t <sub>DS</sub>	Data set up time before WCK		15			ns
t <sub>DH</sub>	Data hold time after WCK		5			ns
t <sub>RESS</sub>	Reset set up time before WCK, RCK		15			ns
t <sub>RESH</sub>	Reset hold time after WCK, RCK		5			ns
t <sub>NRESS</sub>	Non-reset set up time before WCK, RCK		25			ns
t <sub>NRESH</sub>	Non-reset hold time after WCK, RCK		5			ns
t <sub>WES</sub>	WE set up time before WCK		15			ns
twen	WE hold time after WCK		5			ns
t <sub>NWES</sub>	WE non-select set up time before WCK		15		,	ns
t <sub>NWEH</sub>	WE non-select hold time after WCK		5			ns
t <sub>RES</sub>	RE set up time before RCK		15			ns
t <sub>REH</sub>	RE hold time after RCK		5			ns
t <sub>NRES</sub>	RE non-select set up time before RCK		15			ns
t <sub>NREH</sub>	RE non-select hold time after RCK		5			ns
t <sub>H</sub>	Data hold time				20	ms
t <sub>MAS</sub>	M/A set up time before ACK		25			ns
t <sub>MAH</sub>	M/A hold time after ACK		5			ns
t <sub>CES1</sub>	CE set up time before ACK		25			ns
t <sub>CEH1</sub>	CE hold time after ACK		5			ns
tsas	SA set up time before ACK -		25			ns
tsah	SA hold time after ACK		5			ns
tLAES	LAE set up time before WCK, RCK		25			ns
t <sub>LAEH</sub>	LAE hold time after WCK, RCK		5			ns
tsans	SA "H" set up time before WCK, RCK when reset		25			ns
t <sub>SAHH</sub>	SA "H" hold time after WCK, RCK when reset		5			ns
t <sub>CES2</sub>	CE set up time before WCK, RCK when system reset		25			ns
t <sub>CEH2</sub>	CE hold time after WCK, RCK when system reset		5			ns
t <sub>SRESS</sub>	SRES set up time before WCK, RCK when system reset		25			ns
t <sub>SRESH</sub>	SRES hold time after WCK, RCK when system reset		5			ns
tACKH	"H" pulse width for ACK		50			ns
tACKL	"L" pulse width for ACK		50			ns
t <sub>RECR</sub>	WCK, RCK recovery time after mode set		100			ns
t <sub>RECCE</sub>	CE recovery time after reset		100			ns
t <sub>r</sub> , t <sub>f</sub>	Input pulse rise and fall time				20	ns


# Switching characteristics measurement circuit



Input pulse amplitude Input pulse rise and fall time

:3ns Reference voltage Input


: 1.3V Output : 1.3V






#### **OPERATION TIMING**

- 1. FIFO mode
- Write cycle (Irrelevant to start address setting)




#### • Write reset cycle (Irrelevant to start address setting)

(The reset cycle requires a minimum of two cycles. Before the first reset cycle and after the power is turned on WRES should be set to high-level for 1 cycle or more.)




WE= "L", LAE= "L" or "H"
SRES "H"

#### Read cycle



#### Read reset cycle

(The reset cycle requires two cycles at minimum During the first two cycles Qn is low-level. For one cycle or more, RRES should be set to high-level befor the first reset cycle, and after power is turned on.)



RE= "L", LAE= "H"


SRES= "H"

# MITSUBISHI (DIGITAL ASSP) M66250P/FP

# 5120×8-BIT LINE MEMORY(FIFO/LIFO)

#### • Read reset cycle (start address is set)


(The reset cycle requires two cycles at minimum During the first two cycles, Qn is low-level. For at least one cycle RRES should be set to high-level before the first reset cycle, and after power is turned on.)



# 2. LIFO MODE

#### Start address is not set

(The reset cycle requires two cycles at minimum. During the first two cycles, Qn is low-level. For at least one cycle, RRES should be set to high-level and WRES should be set to high-level before the first reset cycle and after power is turned on.)



N≥2 RE, WE = "L"

LAE = "H"

CE = "H"


SRES = "H"

# MITSUBISHI (DIGITAL ASSP) M66250P/FP

# 5120×8-BIT LINE MEMORY(FIFO/LIFO)

#### Start address is set

(The reset cycle requires two cycles at minimum, and the first two cycles Qn is low-level. More than one cycle should be set when RRES is high-level before the first reset cycle after power on )



N≥2 RE, WE= "L"

# M66305P/FP

**TOGGLE LINE BUFFER** 

#### **DESCRIPTION**

The M66305P/FP is an integrated circuit consisting of a pair of 5,120-bit line memories. The clocked serial input data is output as a serial data synchronized with external clock at a speed up to 10Mbit/sec.


The device employs a double buffer configuration in which while data is being written to one memory, data can be read out of another one, realizing completely simultaneou operation of reading and writing.


#### **FEATURES**

- 5,120X1-bit serial input and serial output line buffer memory.
- Transfer speed up to 10M bit/sec.
- Two line buffer can be selected by the external toggle signal.
- Cascade connection enables doubled memory capacity.
- The output level after output is completed can be set either high or low by the cascade input terminal (CAS1).
- Low-noise and high-output current output.
   I<sub>O</sub>=±24mA
- Schmitt triger circuit for all input terminals.
- Negative noise reduction circuit for RESET, T, CNTRST1, and CNTRST2.

#### **APPLICATION**

Data buffer between image processing systems and peripheral equipments.





# MITSUBISHI (DIGITAL ASSP) M66305P/FP

#### **TOGGLE LINE BUFFER**

#### **FUNCTION**

Input data (SIDATA) is written to the internal line memory synchronized with the rising edge of the input clock (SICLK) with input clock enable ( $\overline{\text{ICE}}$ ) being low-level. Output data (SODATA) is output synchronized with the falling edge of output clock (SOCLK) with output clock enable ( $\overline{\text{OCE}}$ ) being low-level. Double buffer configuration makes independent read and write operation possible.

Toggle signal  $(\overline{T})$  is to be turned to low-level after completion of both read and write operation, and changes operation mode of each line memory where line memory being used in write mode turns to read mode and vice versa. Write counter reset input  $(\overline{\text{CNTRST1}})$  enables re-writing and read counter reset input  $(\overline{\text{CNTRST2}})$  enables repeated output.

#### **FUNCTION TABLE**

				Inpu	ts					Outputs		Remark
RES	CS	ICE	SIC	OCE	soc	Ŧ	CR1	CR2	SOD	ĪNT	BF	Remark
L	×	×	×	×	×	×	×	×	L	Н	Н	Initialization
Н	Н	×	×	×	×	×	×	×	Q°	Q°	Q°	The internal and output conditions are not changed.
Н	L	Н	×	Н	×	Н	Н	Н	Q°	Q°	Qº	The internal and output conditions and not changed
Н	L	L	U	Н	×	Н	Н	Н	Q°	Qº	*1	Writes the data to the line buffer memory at the rise of SICLK
Н	L	Н	×	L	υ	Н	Н	Н	*2	*3	Q°	Output the data at the fall of SOCLK
Н	L	L	Л	L	Л	Н	Н	Н	*2	*3	*1	Write and read operation
Н	L	L	L	L	L	U	Н	Н	*4	Н	Н	At the rise of $\overline{T}$ ,
Н	L	Н	×	L	L	U	Н	Н	1			1) Sets the line buffer memory in read mode to write mode
Н	L	L	L	Н	×	IJ	Н	Н	Ì			and in write mode to read mode  2) Disables BF and INT.
Н	L	Н	×	Н	×	U	Н	Н	Ì	ĺ		-, -, -, -, -, -, -, -, -, -, -, -, -, -
Н	L	L	L	×	×	Н	U	Н	*5	*5	Н	The internal write counter is reset by CNTRST1 and re-writing
Н	L	Н	×	×	×	Н	U	Н		!		operation is enabled
Н	L	×	X	L	L	Н	Н	И	*6	Н	*6	The internal read counter is reset by CNTRST2 and repetition
Н	L	×	×	Н	×	Н	н	Lf				of output is possible

Q°: No change

X : Don't Care

st 1 :  $\overline{\mathrm{BF}}$  changes from high-to low-level on the rise of SICLK to write the 5, 120th bit.

\* 2 : Written data is output in sequence synchronized with the falling edge of SOCLK.

\* 3 : INT changes from high-to low-level on the rise of SOCLK reading the last data written.

\* 4 : Output the first data written (D<sub>0</sub>).

\* 5 : Output operation can be made, irrespective of CNTRST1.

\* 6 : SODATA changes to the data written first (D<sub>0</sub>). Write operation is not affected by CNTRST2.


# MITSUBISHI (DIGITAL ASSP) M66305P/FP

# **TOGGLE LINE BUFFER**

# PIN DESCRIPTION

Pın name	Description	Function
RESET	Reset input	Initialize M66305 (SODATA="L", BF=INT="H")
CS	Chip select input	At low-level,M66305 is enabled while at high-level, any input data except for RESET are ignored
ICE	Input clock enable	At low-level, input clock (SICLK) is enabled, and disabled at high-level.
SICLK SIDATA	Input clock Input data	Input data (SIDATA) is written to the line buffer memory at the rising edge of input clock (SICLK).
OCE	Output clock enable	At low-level, the output clock (SOCLK) is enabled, and disabled at high-level.
SOCLK SODATA	Output clock Output data	Output date (SODATA) is read out on the falling edge of output clock (SOCLK).
Ŧ	Toggle signal input	Sets a line buffer memory in write mode to read mode, and vice versa
BF	Buffer full output	BF is output on the rise of the 5,120th bit and shows that no more writing is possible, and write operation is disabled. The rising edge of the toggle signal (T) disables BF
ĪNT	Write request output	$\overline{\text{INT}}$ is output on the rising edge of SOCLK after the last written data is output, and output operation is disabled. The rising edge of the toggle signal $(\overline{T})$ disables $\overline{\text{INT}}$
CNTRST1	Write counter reset input	Enable this input when re-write operation is required during writing
CNTRST2	Read counter reset input	Enable this input to repeat the same output data
CAS1	Cascade input1	CAS1 input data is output on the fall of SOCLK after the last written data is output. Make sure to connect to V <sub>CC</sub> or GND when cascade connection is not used
CAS2	Cascade input2	Up to two cascade can be available. Connect the CAS2 terminal of the master to V <sub>CC</sub> and the CAS2 terminal of the slave to GND. See APPLICATIION EXAMPLE for details.
NC	No Connection	Applicable only to the M66305FP and this is no-connection terminal.






\* This timing is for one line length of 5, 120 bits. If the length is shorter than this,  $\overline{BF}$  stays high-level

#### **OPERATION FLOW CHART**

The first operation after reset is write operation only. Input the toggle signal  $(\overline{\mathsf{T}})$  after one line is written.

After the above operation, the previously written data can be output or new data can be written in parallel. After one line is completed, and after the output is completed ( $\overline{\text{INT}}$  output), input the toggle signal ( $\overline{\uparrow}$ ).



# **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		<b>−0.5∼+7.0</b>	V
Vi	Input voltage		-0.5~V <sub>cc</sub> +0.5	V
Vo	Output voltage		-0.5~Vcc+0.5	V
Pd	Power dissipation	Mounted	700	mW
Tstg	Storage temperature		<b>−65∼+150</b>	°C

# RECOMMENDED OPERATING CONDITIONS (Ta=-10~+70°C, unless otherwise noted)

Symbol	Parameter	Conditions		Unit		
Symbol	Parameter	Conditions	Min	Тур	Max	O.IIIC
Vcc	Supply voltage		4.5	5.0	5.5	V
GND	Supply voltage			0.0		V
Vı	Input voltage		0.0		Vcc	V
Vo	Output voltage		0.0		Vcc	V
Topr	Storage temperature		-10		+70	°C

# $\textbf{ELECTRICAL} \quad \textbf{CHARACTERISTICS} \quad (\tau_a = -10 \sim +70 °\text{C}, \text{ $V_{\text{CC}}$=5$V$$\pm$10\%, GND=0$V, unless otherwise noted})$

Symbol	Parameter	Test Conditions		Unit		
Symbol	Parameter	l est Conditions	Min	Тур	Max	Unit
V <sub>T+</sub>	Positive threshold voltage				2.4	٧
V <sub>T</sub> -	Nagative threshold voltage	All input	0.6			V
$V_{T+}$ $-V_{T-}$	Hysteresis width			0.4		V
V <sub>OH</sub>	High-level output voltage	I <sub>он</sub> =-24mA	v <sub>cc</sub> -0.8	V <sub>CC</sub> -0.35* V <sub>CC</sub> -0.4**		v
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> =+24mA		0.25* 0.30**	0.53	V
lcc	Static power dissipation	V <sub>I</sub> =V <sub>CC</sub> or GND		55* 45**	110	mA
l <sub>tH</sub>	High-level input current	V <sub>1</sub> =5.5V			+1.0	μΑ
1,_	Low-level input current	V <sub>1</sub> =0V			-1.0	μA
Cı	Input capacitance				10	pF

Note 1: The current flowing into the IC is positive current  $T_a=25^{\circ}$   $T_a=70^{\circ}$ 



#### TIMING REQUIREMENTS( $\tau_a$ =-10~+70°C, $\nu_{cc}$ =5V±10%, GND=0V unless otherwise noted)

Symbol	Parameter	Test condition		Limits		Unit
Symbol	raidifietei	rest condition	Min	Тур	Max	Oilit
t <sub>w±(sic)</sub>	Input clock pulse width (Note 2)		30			ns
t	Output clock pulse width (Note 2)	Ta=25℃	43			ns
tw±(soc)	Output clock puise width (Note 2)	Ta=-10~+70℃	50	İ		115
t <sub>W(T)</sub>	Toggle signal input pulse width		150			ns
t <sub>W(RES)</sub>	Reset input pulse width		100			ns,
tw(CR1)	Write counter reset input pulse width		100			ns
t <sub>W(CR2)</sub>	Read counter reset input pulse width		100			ns
t <sub>su(siD</sub> -sic)	Input data setup time before input clock		25			ns
th(sic-sid)	Input data hold time after input clock		0		,	ns
t <sub>su(ICE</sub> -sic)	Input clock enable setup time before input clock		25			ns
th(sic-ice)	Input clock enable hold time after input clock		0			ns
t <sub>su(cs</sub> -sic)	Chip select setup time before input clock		150			ns
th(sic-cs)	Chip select hold time after input clock		100			ns
t <sub>su(OCE</sub> -soc)	Output clock enable setup time before output clock		25			ns
th(soc-oce)	Output clock enable hold time after output clock		0			ns
t <sub>su(cs</sub> -soc)	Chip select setup time before output clock		150			ns
t <sub>h(soc-cs)</sub>	Chip select hold time after output clock		100			ns
t <sub>su(cs</sub> -T)	Chip select setup time before toggle signal		100			ns
th(T-cs)	Chip select hold time after toggle signal		100			ns
th(sic-T)	Toggle signal hold time after input clock		100			ns
trec(T-sic)	Input clock recovery time after toggle signal		150			ns
th(soc-T)	Toggle signal hold time after output clock		100			ns
trec(T-soc)	Output clock recovery time after toggle signal		150			ns
tsu(CS-CRT)	Chip select setup time before write counter reset		100			ns
th(CR1—CS)	Chip select hold time after write counter reset		100			ns
t <sub>su(CS-CR2)</sub>	Chip select setup time before read counter reset	]	100			ns
th(GR2-GS)	Chip select hold time after read counter reset	]	100			ns
trec(R-sic/soc)	Input and output clock recovery time after reset		100			ns
trec(CR1-SIC)	Input clock recovery time after write counter reset		150			ns
trec(CR2-soc)	Output clock recovery time after read counter reset		150			ns

Note 2 : Conditions to satisfy the switching characteristics  $f_{\mbox{max}}{=}10\mbox{MHz}$  (cycle 100ns) :  $100\mbox{ns}{\leq}(t_{\mbox{W}}{+}){+}(t_{\mbox{W}}{-})$ 

# **SWITCHING CHARACTERISTICS** $(T_a = -10 \sim +70 \degree\text{C}, V_{\text{CC}} = 5 \text{V} \pm 10 \%, \text{GND} = 0 \text{V})$

0 1	B	T4		Limits				
Symbol	Parameter	Test conditions	Min	Тур	Max	Unit		
fmax(siclk)	Input clock maximum repetitive frequency		10			MHz		
fmax(soclk)	Output clock maximum repetitive frequency		10			MHz		
		C <sub>L</sub> =50pF			36			
t <sub>PLH</sub> (soc-sod)	Book and a death and a death	C <sub>L</sub> =150pF			40	ns		
t <sub>PHL</sub> (SOC-SOD)	Propagation time between input clock and output data	C <sub>L</sub> =50pF			36			
		C <sub>L</sub> =150pF			40	ns		
	Propagation time between input clock and BF	C <sub>L</sub> =50pF			75			
t <sub>PHL</sub> (SIC-BF)		C <sub>L</sub> =150pF			85	ns		
		C <sub>L</sub> =50pF			75			
t <sub>PHL</sub> (SOC-INT)	Propagation time between output clock and INT	C <sub>L</sub> =150pF			85	ns		
t <sub>PLH</sub> (T-BF)	Propagation time between toggle signal and BF				100	ns		
t <sub>PLH</sub> (T-INT)	Propagation time between toggle signal and INT				100	ns		
t <sub>PLH(R-BF)</sub>	Propagation time between reset input and BF	0150-5			100	ns		
t <sub>PLH</sub> (R-INT)	Propagation time between reset input and INT	C <sub>L</sub> =150pF			100	ns		
t <sub>PLH</sub> (CRI-BF)	Propagation time between write counter reset and BF				100	ns		
t <sub>PLH</sub> (CR2-INT)	Propagation time between read counter reset and INT			1	100	ns		


Note 3: AC test waveform Input pulse level 0~3V Input pulse rise time 6ns

Input pulse fall time 6ns


Compare voltage Input voltage 1.3V
Output voltage 1.3V



#### **TIMING DIAGRAM**




Note 4: Timing that invalidates this clock



# MITSUBISHI (DIGITAL ASSP) M66305P/FP

# **TOGGLE LINE BUFFER**





 $t_{W(\overline{\texttt{CR2}})}$ 


 $t_{\text{SU}(\overline{\text{CS-CR2}})}$ 

CNTRST2 -

 $t_{h(\overline{\texttt{CR2-CS}})}$ 


# M66305P/FP

#### **TOGGLE LINE BUFFER**



#### **APPLICATION EXAMPLE**

2-stage Cascade connection (memory capacity (5,  $120\times2)\times1$  bit)



Note 5 : Output clock recovery time t<sub>rec</sub> (T̄-SOC) after toggle signal is required to have the following characteristics, if cascade connection is used and if one line length is 5, 125 bits (5, 120+5) or less : t<sub>rec</sub> (T̄-SOC)≥500ns if cascade connection is used and if one line length is 5, 126 bits (5, 120+6) or more : t<sub>rec</sub> (T̄-SOC)≥150ns

#### SERIAL-OUTPUT LINE SCAN BUFFER WITH 16-BIT MPU BUS

#### **DESCRIPTION**

The M66307SP is an integrated circuit consisting of a line buffer with built-in static memory capable of storing an A3-size page at 400DPI, produced using a silicon gate CMOS process. The device performs serial conversion of data stored from 16-bit MPU bus, and outputs data at a transfer speed of 10Mbps maximum, or according to an external request clock, or in sync with any serial clock.

#### **FEATURES**

- 16-bit MPU bus compatible
- Data writing by MPU or DMAC.
- 320-word (5,120 bit) static RAM
- Maximum data output speed 10Mbps
- A fixed data of specified length can be added at the head of output data. (A fixed data, "H" or "L" level data)
- Selection of output types, FIFO or LIFO
- Choice of two output methods
  - In sync with an any continuous clock on the system side (\$\phi\$IN). In this case, the clock output (CLK OUT) can be selected in 5 divisions (1, 2, 4, 8, 16).
  - (2) In sync with a data request clock on the peripheral equipment side
- Cascade connections
  - (1) Toggle configuration
  - (2) Applicable to 32-bit bus
- Low-noise and high-output circuit (CLK/φ IN OUT, DATA OUT) I<sub>O</sub>=±24mA
- Schmitt trigger for clock input (CLK/φ IN)
- Negative noise reduction circuit for (RESET), (WR) and (TOG).

#### APPLICATION

General office automation equipments dealing with image processing


#### **FUNCTION**

The M66307 outputs serial data from a system bus to peripheral equipment. The M66307 has an internal buffer of 320 words (5,120 bits); any number of words stored from the data bus can be sent out as serial data. The data is sent out in sync with any continuous clock ( $\phi$  IN) on the system side or in sync with the data request clock (CLK IN).

The sending method can be programmed to output the MSB, LSB, FIFO (First-in First-out) or LIFO (Last-in First-out). The default settings are CLK IN, MSB and FIFO.


In addition to the basic function, M66307 can output the fixed data of a specified length before data output, store one-line "blank" data on a single command, and repeat the output of data stored in the line buffer.

The specifications are subject to change without notice.





# SERIAL-OUTPUT LINE SCAN BUFFER WITH 16-BIT MPU BUS



Interface of the M66307

The M66307 has two interfaces, one on the system bus side and one on the peripheral equipment side. It outputs

data up to 320 words long, read from the system bus side, to peripheral equipment in serial format.




Fig.1 M66307 interface to MPU system bus



	1				
			,		
		,			
				-	
,					

# APPLICATION SPECIFIC IC

		,	

# M66300P/FP


#### PARALLEL-IN SERIAL-OUT DATA BUFFER WITH FIFO

#### DESCRIPTION

The M66300P/FP is a CMOS-type large-scale integrated circuit with 63-byte FIFO (First-In First-Out Memory). Commands or data up to 63 bytes can be stored in directly from the 8-bit bus. The data stored in the FIFO can be output as serial data on command and, when output ends, an interrupt request signal is output. Having 2-bit output ( $\overline{\text{OE}}$ , LATCH) which can be set/reset by the command, M66300 can be connected to peripheral circuits that have a serial latch structure.


#### **FEATURES**

- General-purpose 8-bit CPU bus compatible
- Built-in 63-byte FIFO
- High-speed output (10Mbps)
- Direct connection to LED array driver such as M66310 or M66311
- Low-noise, high-output circuit I<sub>OL</sub>=24mA, I<sub>OH</sub>=-24mA (I<sub>OL</sub>=4mA, I<sub>OH</sub>=-4mA for INT)
- TTL compatible inputs
   V<sub>IL</sub>=0.8V max, V<sub>IH</sub>=2.0V min
- Schmitt input (RESET)
   Hysteresis 0.8V typ



#### **APPLICATION**

General digital equipment for industrial and home use, panel display controllers, and eraser unit controller for copying machine.



#### **FUNCTION**

The information on data bus  $D_0 \sim D_7$  is considered as commands when  $C/\overline{D}=1$ , and as data when  $C/\overline{D}=0$ . There are four kinds of commands.

Command 1 sets division ratio for clock input  $\phi$  and outputs as shift clock SCLK.

Command 2 sets the M66300 to write mode. The CPU is capable of writing 8-bit parallel data  $(C/\overline{D}=0)$  of up to 63 bytes into the internal memory (FIFO) of the M66300.

Command 3 sets the M66300 to serial output mode. All

data written in the internal memory (FIFO) is output as serial data starting with the LSB, in sync with the clock, which is set by command 1.

When output ends, the interrupt request  $\overline{\text{INT}}$  is output to the CPU.

Command 4 cancels the  $\overline{\text{INT}}$  and sets/resets the two control ports (LATCH,  $\overline{\text{OE}}$ ).

If command 3 is executed immediately after command 4, the same data is output again.

Table 1 Function table

pug						Inp	uts							(	Output	s				
ommand		Control	inputs	3				Data	inputs				SCLK	SDATA	INT	ŌE	LATCH	R	emark	
O	R	CS	C/D	WR	D 7	D 6	D 5	D 4	<b>D</b> 3	D 2	D 1	D0	SULK	SUATA	1011	OE.	LATON			
_	0	X	×	×	×	×	×	×	×	×	×	×	0	0	1	1	0	Initialize		
-	1	1	×	×	×	×	×	×	×	×	×	×	* 1	* 1	* 1	* 2	* 2	Memory contents no	ot change	d l
	1	0	1	<u>F</u>	1	0	0	0	×	×	×	×	0	0	1	1	0	φ		
	ļ	11			1	0	0	1				} }	0	0	1	1	0	1/2 division of		
1	- (				1	0	1	0					0	0	1	1	0	1/4 division of $\phi$		
	- 1				1	0	1	1					0	0	1	1	0	$1/8$ division of $\phi$	high-leve	91
			1	1	1	1	0	0			↓		0	0	1	1	0	1/16 division of $\phi$		
2			1	Ł	0	×	×	×	0	×	×	0	0	0	1	1	0	WRITE MODE setting	ng	WRITE
4			0	丕	×	×	×	×	×	×	×	×	0	0	1	1	0	WRITE operation		MODE
			1	丕	0	×	×	×	0	×	×	1	* 3	* 4	1	1	0	SERIAL OUT MODE	E setting	0501 0117
3		<b>*</b> 5	×	×	×	×	×	×	×	×	×	×	* 3	* 4	1	1	0	SERIAL OUT		SERI. OUT
		<b>*</b> 5	×	×	×	×	×	×	×	×	×	×	0	0	0	1	0	SERIAL OUT end		MODE
4	1	0	1	玉	0	×	×	×	1	D2	D 1	×	0	0	1	D2	D 1	set/reset the OE an	d LATCH,	cancel INT

Note 1: \*1: The same operation as \*3 and \*4 in the SERIAL OUT mode. The output is not changed in other modes

\* 2 : The output is not chaged

\* 3 : The  $\phi$  division pulse, which is set by command 1 is output on  $\overline{\text{WR}}$  rise

\* 4 : SDATA (n) is output on SCLK fall (n-1).

\* 5 : Indicates 1 when WR is 0 Don't care when WR is 1.

X : Don't care



#### **BASIC OPERATION**

Fig. 1 shows the basic operation flowchart. On the  $C/\overline{D}$  signal, data inputs  $D_0 \sim D_7$  are switched among four commands and 8-bit parallel data. When  $C/\overline{D}$  is 1, the command is stored on the rise of  $\overline{WR}$ .

First, command 1 is stored. Command 1 sets the division ratio for clock input  $\phi$  as 5 divisions of 1, 1/2, 1/4, 1/8 and 1/16. (The default division is 1.)

Then command 2 is stored. When command 2 is stored, 8-bit parallel data is written into the internal memory (FIFO), up to 63 bytes on the write cycle of the CPU.

When the write operation ends, command 3 is stored, and all data written in the internal memory is output as serial data (SDATA), starting with the LSB, in sync with the shift clock (SCLK output), which is set by command 1.

The SDATA changes on the fall of SCLK. If data output ends, an interrupt request is output to the CPU.

 $\overline{\text{INT}}$  is canceled by command 4 or by command 2 and 3. The command 4 sets/resets two control ports (LATCH,  $\overline{\text{OE}}$ ) as well as canceling  $\overline{\text{INT}}$ .

If command 3 is executed without executing command 2 after Command 4, the same data is output again. If the repeat output is not required, return to command 2.




Fig. 1 Flowchart (Basic operation)



#### PIN DESCRIPTION

• RESET (Reset input)

When this is low-level, it clears the command and shift register and initializes the address of the internal memory (FIFO).

φ (Clock input)

When the frequency of clock input  $\phi$  is fo, the frequency f of shift clock output SCLK is given by the following equation

$$f=(1/n) \cdot f_0$$
 (n=1, 2, 4, 8, 16)

• CS (chip select input)

When this is low-level, communication between the M66300 and the CPU becomes possible. When this is highlevel, data from the CPU is ignored. However, data in the internal memory is maintained. In the serial output mode, data output operation continues and, as soon as it ends, an interrupt request instruction  $\overline{\text{INT}}$  is output. ( $\overline{\text{INT}}$  can be canceled only when  $\overline{\text{CS}}$  is low-level.) In other modes, output is maintained as it is.

C/D̄ (Command/data input)

The information on  $D_0{\sim}D_7$  is regarded as commands when this is high-level and is regarded as data when this is low-level.

• WR (Write input)

On WR rise, a command from the CPU is written into the command register and data is written into the internal memory. This input generates the serial data start signal, cancels  $\overline{\text{INT}}$ , and sets the 2-bit control ports (LATCH,  $\overline{\text{OE}}$ ).

SCLK (Shift clock output)

The clock frequency is determined by  $D_6{\sim}D_4$  when  $D_7$  is 1, as shown in Table 2 and Fig. 2. Clock output starts on  $\overline{WR}$  rise of command 3.

SDATA (Shift data output)

All data written in the internal memory are output as serial data in sync with the SCLK.

• INT (Interrupt request output)

When output of all data in the internal memory ends, a low-level signal is output.

- LATCH (Latch output)
- OE (Output enable output)

These two outputs are set/reset by command 4 on  $\overline{\text{WR}}$  rise. The signal was named after the IC (ex. M66310 or M66311) connected in the next stage, but it can be used freely for other applications.

#### INSTRUCTION SET

Four commands can be set by the 8-bit command words from the CPU.

1) Command 1

80<sub>16</sub>~C0<sub>16</sub> (Note 2)

Division ratio setting

Command 2 00<sub>16</sub> (Note 3)

Write mode from the CPU to the internal memory is set.

Command 3 01<sub>16</sub> (Note 3)
 Data output mode from the internal memory (FIFO) is set.

Cancels the INT and sets the two control ports (LATCH,  $\overline{\text{OE}}$ ). (Note 4)

Note 2: Lower byte can be  $0\sim F$ .

3: Upper byte can be 1~7.

4: INT can also be canceled by command 2 or 3.

Fig. 2 shows the method for determining the command word for the instruction set. When  $D_7$  is 1,  $D_3 \sim D_0$  are masked and when  $D_3$  is 1,  $D_0$  is masked.

#### Table 2 Division ratio setting

$D_7 \sim D_4$	Division
8 16	φ
9 16	1/2 of <i>ϕ</i>
A <sub>16</sub>	1/4 of ø
B <sub>16</sub>	1/8 of ø
C <sub>16</sub>	1/16 of ø

# Table 3 OE, LATCH setting

D <sub>3</sub> ~D <sub>0</sub>	ŌE	LATCH	INT cancellation
8 <sub>16</sub> , 9 <sub>16</sub>	0	0	canceled
A <sub>16</sub> , B <sub>16</sub>	0	1	
C <sub>16</sub> , D <sub>16</sub>	1	0	
E <sub>16</sub> , F <sub>16</sub>	1	11	1







Fig. 2 Instruction set





# **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>cc</sub>	Supply voltage		<b>−0.5~+7</b>	V
V <sub>I</sub>	Input voltage		$-0.5 \sim + V_{cc} + 0.5$	V
Vo	Output voltage		$-0.5 \sim + V_{cc} + 0.5$	٧
Pd	Power dissipation		500	mW
Tstg	Storage temperature		−65 ~ <del>+</del> 150	°C

# **RECOMMENDED OPERATING CONDITIONS** (Ta=−10~+75℃)

Symbol	Parameter	Conditions		Unit		
Symbol	Parameter	Conditions	Mın	Тур	Max	O III
V <sub>cc</sub>	Supply voltage		4.5	5	5.5	V
GND	Supply voltage			0		V
Vi	Input voltage		0		Vcc	V
Vo	Output voltage		0		Vcc	V
Topr	Operating temperature range		-10		75	°C

# **ELECTRICAL** CHARACTERISTICS ( $\tau_a = -10 \sim +75$ °C, $v_{cc} = 5 \text{ V} \pm 10$ %, GND= 0 V)

Symbol	Parameter		Test conditions		Limits			11-11
					Min	Тур	Max	Unit
V <sub>IH</sub>	High-level input voltage		Inputs other than RESET		2	1.4		V
V <sub>IL</sub>	Low-level input voltage					1.4	0.8	V
V <sub>T+</sub>	Positive input threshold voltage		RESET			1.8	2.4	V
V <sub>T</sub> _	Negative input threshold voltage  Hysteresis width				0.6	1.0		V
$V_{T+}-V_{T-}$					0.2	0.8		V
V <sub>OH</sub>	High-level output voltage	INT		I <sub>OH</sub> =-4 mA		V <sub>CC</sub> -0.30		v
		Output pin other than INT		I <sub>OH</sub> =-24mA		V <sub>CC</sub> -0.40		
V <sub>OL</sub>	Low-level output voltage	INT		I <sub>OL</sub> = 4 mA		0.10	0.53	V
		Output pin other than INT		I <sub>OL</sub> =24mA		0.25		
Icc	Supply current		V <sub>I</sub> =V <sub>CC</sub> or GND			20	50	mA
1 <sub>iH</sub>	High-level input current		V <sub>i</sub> =V <sub>CC</sub>			0.0	+1	μA
l <sub>IL</sub>	Low-level input current		V <sub>1</sub> = 0 V			0.0	-1	μА
Cı	Input capacitance					5	10	pF

Note 9: The current flowing into the IC is positive (no sign)



### PARALLEL-IN SERIAL-OUT DATA BUFFER WITH FIFO

### TIMING REQUIREMENTS ( $T_a=-10\sim+75$ °C, $V_{CC}=5$ V±10%, GND= 0 V)

		T1		Limits		
Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
t <sub>W( \( \phi\)</sub>	Clock pulse width		50	20		ns
t <sub>W</sub> (w)	Write pulse width		100	30		ns
t <sub>W(R)</sub>	Reset pulse width		100	5		ns
t <sub>SU(D</sub> -w)	Data setup time before write		50	15		ns
th(W-D)	Data hold time after write		0	-15		ns
t <sub>SU(A-W)</sub>	Address setup time before write		0	$30-t_{\mathbf{W}}(\overline{\mathbf{W}})$		ns
th(W-A)	Address hold time after write		0	-25		ns
t <sub>rec(w)</sub>	Write recovery time		100	$35-t_{W}(\overline{W})$		ns
t <sub>rec(INT</sub> -w)	Write recovery time after INT		100	0 or less		ns
t <sub>rec(R-w)</sub>	Write recovery time after reset		100	_	1	ns

Note 10: Increase of the input rise time  $(t_f)$  and fall time  $(t_f)$  of clock input  $\phi$  may cause misoperation

# **SWITCHING CHARACTERISTICS** $(T_a=-10\sim+75^{\circ}C, V_{cc}=5 \text{ V}\pm10\%)$

Symbol	Parameter	Test conditions		Limits		Unit
Symbol	Parameter	rest conditions	Mın	Тур	Max	Unit
fmax(ø)	Maximum repetitive frequency		10	30		MHz
t <sub>PLH</sub> (W-INT)	Propagation time between write and INT	$C_1 = 50 pF$		30	100	ns
t <sub>PHL</sub> (R-INT)	Propagation time between RESET and INT	CL— SUPP		20	100	ns
t <sub>PLH</sub> (W-OE)	Propagation time between write and OE			20	100	ns
t <sub>PHL</sub> (W-OE)	Propagation time between write and OE			25	100	ns
t <sub>PLH(W-LA)</sub>	Drangation time between write and LATCH			20	100	ns
t <sub>PHL</sub> (W-LA)	Propagation time between write and LATCH			25	100	ns
t <sub>PLH</sub> (w-sc)	Propagation time between write and SCLK		1 XT	_	2 XT+100	ns
t <sub>PLH(#-sc)</sub>	Propagation time between $\phi$ and SCLK	C <sub>L</sub> =150pF		35	100	ns
t <sub>PLH(#-SD)</sub>	Disconstitute time between 4 and CDATA			30	100	ns
t <sub>PHL</sub> (ø-sd)	Propagation time between $\phi$ and SDATA			30	100	ns
t <sub>PHL(ø-INT)</sub>	Propagation time between ∮ and INT			30	100	ns
t <sub>PLH</sub> (R-OE)	Propagation time between RESET and OE			20	100	ns
t <sub>PHL</sub> (R-LA)	Propagation time between RESET and LATCH			25	100	ns
t <sub>TLH</sub>	Low-to high-level output transition time (INT)	0 - 50-5		10	25	ns
t <sub>THL</sub>	High-to low-level output transition time (INT)	C <sub>L</sub> = 50pF		6	25	ns
	Low-to high-level output transition time			10	25	
t <sub>TLH</sub>	(SCLK, SDATA, OE, LATCH)	0 - 150-5		10	25	ns
	High-to low-level output transition time	C <sub>L</sub> =150pF		_	05	
t <sub>THL</sub>	(SCLK, SDATA, OE, LATCH)			7	25	ns

Note 11:  $T=(1/\phi(f_0))\times(1/division ratio)$ ns

12: AC test waveform Input pulse level


Input pulse rise time Input pulse fall time Input pulse fall time Input voltage Input voltage Input voltage Insut 
0~3V



4-9


t<sub>r</sub>, t<sub>f</sub>: These are recommended to be 20ns or less


### PARALLEL-IN SERIAL-OUT DATA BUFFER WITH FIFO



Note 13: The timing diagram when division ratio is set (1/2, 1/4, 1/8, 1/16) is regarded as the waveform as divided by φ There are specific φ inputs for switching from each φ state.

### Timing diagram when RESET








PARALLEL-IN

**SERIAL-OUT** 

DATA


BUFFER WITH FIFO




### PARALLEL-IN SERIAL-OUT DATA BUFFER WITH FIFO

#### TYPICAL CHARACTERISTICS (24mA OUTPUT PIN)







### Iosh VS Vo




IoL VS VoL




I<sub>OSL</sub> VS V<sub>O</sub>



LOW-TO-HIGH-LEVEL OUTPUT PROPAGATION TIME VS LOAD CAPACITANCE (OE, LATCH, SCLK, SDATA)



HIGH-TO-LOW-LEVEL OUTPUT PROPAGATION TIME VS LOAD CAPACITANCE (OE, LATCH, SCLK, SDATA)



OUTPUT LOAD CAPACITANCE C<sub>L</sub> (pF)



# M66310P/FP

### 16-BIT LED DRIVER WITH SHIFT REGISTER AND LATCH

#### DESCRIPTION

M66310P/FP is a LED array driver having a 16bit serial-input and parallel output shiftregister function with direct coupled reset input and output latch function.

This product guarantees the output electric current of 24mA which is sufficient for cathode common LED drive, capable of flowing 16bits continuously at the same time.


Parallel output is open drain output.

In addition, as this product has been designed in complete CMOS, power consumption can be greatly reduced when compared with conventional BIPOLAR or Bi-CMOS products.

Furthermore, pin lay-out ensures the realization of an easy printed circuit.


#### **FEATURES**

- Cathode common LED drive
- High output current all parallel output I<sub>OH</sub>=-24mA simultaneous lighting available
- Low power dissipation: 100µW/package (max)
   (V<sub>CC</sub>=5V, Ta=25°C, quiescent state)
- High noise margin schmitt input circuit provides responsiveness to a long line length.
- Equipped with direct-coupled reset
- Open drain output
   (except serial data output)
- Wide operating temperature range
  : Ta=−40~+85°C
- Pin lay-out facilitates printed circuit wiring. (This lay-out facilitates cascade connection and LED connection.)



#### **APPLICATION**

LED array drive of BUTTON TELEPHONE LED array drive of ERASER of a PPC copier Other various LED modules



# **FUNCTIONAL DESCRIPTION**

As M66310P/FP uses silicon gate CMOS process, it realizes high-speed and high-output currents sufficient for LED drive while maintaining low power consumption and allowance for high noises.

Each bit of a shiftregister consists of two flip-flops having independent clocks for shifting and latching.

As for clock input, shift clock input CKs and latch clock input CK, are independent from each other, shift and latch operations being made when "L" changes to "H".

Serial data input A is the data input of the first-step shiftregister and the signal of A shifts shifting registers one by one when a pulse is impressed to CKs. When A is "L", the signal of "L" shifts.

When the pulse is impressed to CKL, the contents of the

shifting register at that time are stored in a latching register, and they appear in the outputs from  $Q_A \sim Q_P$ .

Outputs from  $Q_A \sim Q_P$  are open drain outputs.

To extend the number of bits, use the serial data output SQP which shows the output of the shifting register of the 16th bit.

If CKs and CKL are connected, the state of the shifting register with one clock delay is outputted to QA~QP.

When reset input  $\overline{R}$  is changed to "L",  $Q_A \sim Q_P$  and  $SQ_P$  are reset. In this case, shifting and latching registers are reset. If "H" is impressed to output enable input  $\overline{\text{OE}},\; Q_{\text{A}} \sim Q_{\text{P}}$ reaches the high impedance state, but SQP does not reach the high impedance state. Furthermore, change in OE does not affect shift operation.

### FUNCTION TABLE (Note: 1)

Operati	on made			Input								Р	ARAL	LEL (	ATA	Outp	ut						Serial data	Domorko
Operation	on mode	R	CKs	CKL	Α	ŌĒ	$Q_A$	QB	$Q_{C}$	QD	QE	Q <sub>F</sub>	$Q_{G}$	Q <sub>H</sub>	Qı	QJ	Qĸ	QL	$Q_{M}$	Q <sub>N</sub>	Qo	Q <sub>P</sub>	SQP	Remarks
Re	set	L	Х	Х	Х	Х	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	L	
Shift	Shift t1	н	1	Х	Н	L	$Q_A^0$	$Q_B^0$	$Q_{C}^{0}$	$Q_D^0$	Q <sub>E</sub> <sup>0</sup>	Q <sub>F</sub> <sup>0</sup>	$Q_G^0$	$Q_H^0$	$Q_i^0$	QJ <sup>0</sup>	Q <sub>K</sub> <sup>0</sup>	$Q_L^0$	Q <sub>M</sub> <sup>0</sup>	Q <sub>N</sub> <sup>0</sup>	Q <sub>o</sub> º	Q <sub>P</sub> <sup>0</sup>	qo <sup>0</sup>	Output
ŀ	Latch t2	Н	Х	1	Х	L	Н	q <sub>A</sub> 0	q <sub>B</sub> <sup>0</sup>	$q_c^0$	q <sub>D</sub> 0	q <sub>E</sub> <sup>0</sup>	q <sub>F</sub> <sup>0</sup>	$q_G^0$	q <sub>H</sub> <sup>0</sup>	q <sub>i</sub> 0	qرp	$q_{\kappa}^{0}$	$q_L^0$	q <sub>M</sub> <sup>0</sup>	q <sub>N</sub> <sup>0</sup>	q <sub>o</sub> <sup>0</sup>	q <sub>o</sub> o	lighting "H"
latch	Shift t1	Н	1	Х	L	L	$Q_A^0$	$Q_B^0$	$Q_{c}^{0}$	$Q_D^0$	$Q_E^0$	Q <sub>F</sub> 0	$Q_G^0$	Q <sub>H</sub> <sup>0</sup>	Qıº	QJo	Q <sub>K</sub> <sup>0</sup>	$Q_{L^0}$	Q <sub>M</sub> <sup>0</sup>	Q <sub>N</sub> º	Qo	Q <sub>P</sub> <sup>0</sup>	q <sub>o</sub> º	Output
operation	Latch t2	Н	Х	1	Х	L	Z	q <sub>A</sub> 0	q <sub>B</sub> <sup>0</sup>	qc0	q₀º	q <sub>E</sub> <sup>0</sup>	q <sub>F</sub> <sup>0</sup>	$q_G^0$	q <sub>H</sub> <sup>0</sup>	q <sub>1</sub> o	q٥٥	q <sub>K</sub> <sup>0</sup>	q <sub>L</sub> <sup>0</sup>	q <sub>M</sub> 0	q <sub>N</sub> <sup>0</sup>	q <sub>o</sub> º	qoº	lights-out "L"
Output	disable	х	Х	Х	Х	Н	Z	Z	Z	Z	Z	z	Z	z	Z	Z	Z	Z	Z	Z	Z	z	qР	_

Change from low-level to high-levelCoutput state Q before CK<sub>L</sub> changed Note 1: †

ġ٥

X : Irrelevant

: Contents of shift register before CK<sub>S</sub> changed

q : Contents of shift register t<sub>1</sub>, t<sub>2</sub> : t<sub>2</sub> is set after t<sub>1</sub> is set Z : High impedance



# ABSOLUTE MAXIMUM RATINGS (Ta=-40~+85°C, unless otherwise noted)

Symbol	Parameter		Conditions	Ratings	Unit
Vcc	Supply voltage			<b>−0.5∼+7.0</b>	V
V <sub>I</sub>	Input voltage			$-0.5 \sim V_{CC} + 0.5$	V
Vo	Output voltage			-0.5~V <sub>cc</sub> +0.5	V
	Input protection diede oursent		$V_{I} < 0V$	-20	^
l <sub>IK</sub>	Input protection diode current		$V_{I} > V_{CC}$	20	mA
	0.44		V <sub>0</sub> < 0V	-20	^
Іок	Output parasitic diode current		$V_{o} > V_{cc}$	20	mA
,	0.1-11	Q <sub>A</sub> ~Q <sub>P</sub>		-50	
lo	Output current per output pin	SQ <sub>P</sub>		±25	mA
Icc	Supply/GND current		V <sub>CC</sub> , GND	-410 <b>,</b> +20	mA
Pd	Power dissipation		(Note 2)	500	mW
Tstg	Storage temperature range			<del>-65∼+150</del>	°C

Note 2 : M66310FP ,  $T_a = -40 \sim +70^{\circ}\text{C}$ ,  $T_a = 70 \sim 85^{\circ}\text{C}$  are derated at -6 mW/°C

# **RECOMMENDED OPERATING CONDITIONS** $(\tau_a = -40 \sim +85^{\circ}C)$

Cumbal	Parameter		Limits		Unit
Symbol	Parameter	Min	Typ ·	Max	Unit
V <sub>cc</sub>	Supply voltage	4.5	5	5.5	٧
Vı	Input voltage	0		V <sub>CC</sub>	V
Vo	Output voltage	0		V <sub>CC</sub>	٧
Topr	Operating temperature range	-40		+85	°C

# **ELECTRICAL** CHARACTERISTICS (V<sub>CC</sub>=4.5~5.5V, unless otherwise noted)

							Limits			
Symbol	Parameter	Test o	conditio	ons		r <sub>a</sub> =25℃	;	$T_a = -40$	)~+85℃	Unit
						Тур	Max	Min	Max	
V <sub>T</sub> +	Positive-going threshold voltage	$V_0 = 0.1V$ , $V_{CC} - 0.1V$ , $V_{CC} - 0.1V$	.1V		0.35×V <sub>cc</sub>		0.7×V <sub>cc</sub>	0.35×V <sub>cc</sub>	0.7XV <sub>cc</sub>	V
V <sub>T</sub> -	Negative-going threshold voltage	$V_0 = 0.1V, V_{CC} - 0.$ $ 1_0  = 20\mu A$	.1V		0.2XV <sub>CC</sub>		0.55×V <sub>cc</sub>	0.2×V <sub>cc</sub>	0.55×V <sub>cc</sub>	٧
		$V_{I}=V_{T+1}, V_{T-1}$		$I_{OH} = -20\mu A$	V <sub>cc</sub> -0.1			V <sub>cc</sub> -0.1		
$V_{OH}$	High-level output voltage Q <sub>A</sub> ~Q <sub>P</sub>	V <sub>CC</sub> =4.5V		I <sub>OH</sub> =−24mA	3.83			3.66		V
		VCC-4.5V	Note3	I <sub>OH</sub> =-40mA	3.50			3. 25		
V <sub>OH</sub>	High-level output voltage SQ <sub>P</sub>	$V_i = V_{T+}, V_{T-}$		$I_{OH} = -20 \mu A$	V <sub>cc</sub> -0.1			V <sub>cc</sub> -0.1		
▼ОН	riigii-level output voltage SQB	V <sub>CC</sub> =4.5V		I <sub>OH</sub> =-4mA	3. 83			3.66		V
Vol	Low-level output voltage SQ <sub>P</sub>	$V_i = V_{T+}, V_{T-}$		I <sub>OL</sub> =20μA			0.1		0.1	
VOL	Low-level output voltage 3Qp	V <sub>CC</sub> =4.5V		I <sub>OL</sub> =4mA			0.44		0.53	V
I <sub>IH</sub>	High-level input current	$V_1 = V_{CC}, V_{CC} = 5.5V$					0.5		5.0	μΑ
IIL	Low-level input current	V <sub>I</sub> =GND, V <sub>CC</sub> =5.5V	1				-0.5		-5.0	μА
l <sub>o</sub>	Maximum output leakage current Q <sub>A</sub> ~Q <sub>P</sub>	$V_i = V_{T+}, V_{T-}$		V <sub>o</sub> =V <sub>cc</sub>			1.0		10.0	
٥٠	waxiiidii ouput leakage current QA~Qp	V <sub>cc</sub> =5.5V		V <sub>o</sub> =GND			-1.0		-10.0	$\mu A$
Icc	Quiescent supply current	VI=VCC, GND, VCC=	=5.5V				20.0		200.0	μΑ

Note 3 : M66310 is used under the condition of an output current I<sub>OH</sub>=-40mA, the number of simultaneous drive outputs is restricted as shown in the Duty Cycle-

# SWITCHING CHARACTERISTICS (Vcc=5 V)

1					Limits			
Symbol	Parameter	Test conditions		T <sub>a</sub> =25℃	:	Ta=-40	)~+85℃	Unit
			Min	Тур	Max	Min	Max	
fmax	Maximum clock frequency		5			4		MHz
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level				100		130	ns
t <sub>PHL</sub>	output propagation time (CK <sub>S</sub> -SQ <sub>P</sub> )				100		130	ns
t <sub>PHL</sub>	High-level to low-level output propagation time (R-SQ <sub>P</sub> )	C <sub>L</sub> =50pF			100		130	ns
t <sub>PHZ</sub>	High-level to low-level output propagation time (R-Q <sub>A</sub> ~Q <sub>P</sub> )	$R_L = 1 k\Omega$			150		200	ns
t <sub>PZH</sub>	Low-level to high-level and high-level to low-level	(Note 5)			100		130	ns
t <sub>PHZ</sub>	output propagation time (CK <sub>L</sub> -Q <sub>A</sub> ~Q <sub>P</sub> )	(Note 5)			150		200	ns
t <sub>PZH</sub>	Output enable time to low-level and high-level				100		130	ns
t <sub>PHZ</sub>	(OE−Q <sub>A</sub> ~Q <sub>P</sub> )				150		200	ns
C <sub>1</sub>	Input Capacitance				10		10	рF
Co	Output Capacitance	OE=V <sub>CC</sub>			15		15	рF
C <sub>PD</sub>	Power dissipation Capacitance (Note 4)			11				pF

Note 4 : C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per latch)

The power dissipated during operation under no-load conditions is calculated using the following formula:


 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$ 

# TIMING REQUIREMENTS (Vcc=5 V)

					Limits			
Symbol	Parameter	Test conditions		Ta=25℃		$T_a = -40$	~+85℃	Unit
			Min	Тур	Max	Min	Max	
t <sub>w</sub>	CK <sub>S</sub> , CK <sub>L</sub> , R pulse width		100			130		ns
t <sub>su</sub>	A setup time with respect to CK <sub>S</sub>		100			130		ns
t <sub>su</sub>	CK <sub>S</sub> setup time with respect to CK <sub>L</sub>	(Note 5)	100			130		ns
th	A hold time with respect to CK <sub>S</sub>		10			15		ns
trec	R, recovery time with respect to CK <sub>S</sub> , CK <sub>L</sub>		50			70		ns


Note 5 : Test Circuit


Note 5 : Test Circuit




- (1) The pulse generator (PG) has the following characteristics (10% $\sim$ 90%) : tr =6ns, tf=6ns
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance.

# STANDARD CHARACTERISTICS





### **TIMING DIAGRAM**





# M66311P/FP

### 16-BIT LED DRIVER WITH SHIFT REGISTER AND LATCH

#### **DESCRIPTION**

M66311P/FP is a LED array driver having a 16bit serial-input and parallel output shiftregister function with direct coupled reset input and output latch function.

This product guarantees the output electric current of 24mA which is sufficient for anode common LED drive, capable of flowing 16bits continuously at the same time.

Parallel output is open drain output.

In addition, as this product has been designed in complete CMOS, power consumption can be greatly reduced when compared with conventional BIPOLAR or Bi-CMOS products.

Furthermore, pin lay-out ensures the realization of an easy printed circuit.

#### **FEATURES**


- Anode common LED drive
- High output current all parallel output I<sub>OL</sub>=24mA simultaneous lighting available
- Low power dissipation: 100µW/package (max) (V<sub>CC</sub>=5V, Ta=25°C, quiescent state)
- High noise margin schmitt input circuit provides responsiveness to a long line length.
- Equipped with direct-coupled reset
- Open drain output

(except serial data output)

Wide operating temperature range
 To lose 2


: Ta=-40~+85℃

 Pin lay-out facilitates printed circuit wiring. (This lay-out facilitates cascade connection and LED connection.)



#### **APPLICATION**

LED array drive of BUTTON TELEPHONE LED array drive of ERASER of a PPC copier Other various LED modules



#### **FUNCTIONAL DESCRIPTION**

As M66311P/FP uses silicon gate CMOS process, it realizes high-speed and high-output currents sufficient for LED drive while maintaining low power consumption and allowance for high noises.

Each bit of a shiftregister consists of two flip-flops having independent clocks for shifting and latching.

As for clock input, shift clock input CKs and latch clock input  $CK_L$  are independent from each other, shift and latch operations being made when "L" changes to "H".

Serial data input A is the data input of the first-step shiftregister and the signal of A shifts shifting registers one by one when a pulse is impressed to CK<sub>S</sub>. When A is "H", the signal of "L" shifts.

When the pulse is impressed to CKL, the contents of the

shifting register at that time are stored in a latching register, and they appear in the outputs from  $\overline{Q_A} \sim \overline{Q_P}$ .

Outputs from  $\overline{Q}_A \sim \overline{Q}_P$  are open drain outputs.

To extend the number of bits, use the serial data output  $SQ_{\text{P}}$  which shows the output of the shifting register of the 16th bit.

If  $CK_S$  and  $CK_L$  are connected, the state of the shifting register with one clock delay is outputted to  $\overline{Q_A} \sim \overline{Q_P}$ .

When reset input  $\overline{R}$  is changed to "L",  $\overline{Q_A} \sim \overline{Q_P}$  and  $SQ_P$  are reset. In this case, shifting and latching registers are set.

If "H" is impressed to output enable input  $\overline{OE}$ ,  $\overline{Q_A} \sim \overline{Q_P}$  reaches the high impedance state, but  $SQ_P$  does not reach the high impedance state. Furthermore, change in  $\overline{OE}$  does not affect shift operation.

### FUNCTION TABLE (Note: 1)

0				Input								Р	ARAL	LEL I	ATAC	Outp	ut						Serial data	D
Operati	on mode	R	CKs	CKL	Α	OE	$\overline{Q}_A$	Q <sub>B</sub>	Qc	$\overline{Q}_{D}$	QE	$Q_F$	$\overline{Q}_{G}$	$\overline{Q}_{H}$	Q,	QJ	Qĸ	QL	Q <sub>M</sub>	Q <sub>N</sub>	Qo	Q <sub>P</sub>	SQP	Remarks
Re	eset	L	Х	Х	Х	Х	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	L	_
Ch.ft	Shift t1	Н	1	Х	Н	L	$\overline{Q_A}^0$	$\overline{Q_B}^0$	Q <sub>C</sub> <sup>0</sup>	$\overline{Q_D}^0$	Q <sub>E</sub> <sup>0</sup>	Q <sub>F</sub> <sup>0</sup>	$Q_G^0$	Q <sub>H</sub> <sup>0</sup>	$\overline{Q_i}^0$	$\overline{Q_J}^0$	Q <sub>K</sub> <sup>0</sup>	$\overline{Q_L}^0$	Q <sub>M</sub> 0	$Q_N^0$	Q <sub>o</sub> º	Q <sub>P</sub> <sup>0</sup>	qoº	Output
Shift	Latch t2	Н	Х	1	Х	L	L	q <sub>A</sub> 0	q <sub>B</sub> <sup>0</sup>	q <sub>c</sub> <sup>0</sup>	q <sub>D</sub> <sup>0</sup>	q <sub>E</sub> <sup>0</sup>	$q_F^0$	$q_G^0$	q <sub>H</sub> <sup>0</sup>	q <sub>i</sub> <sup>0</sup>	d <sub>0</sub>	q <sub>K</sub> <sup>0</sup>	q <sub>L</sub> <sup>0</sup>	q <sub>M</sub> 0	q <sub>N</sub> <sup>0</sup>	q <sub>o</sub> <sup>0</sup>	q <sub>o</sub> <sup>0</sup>	lighting "H"
latch	Shift t1	Н	1	Х	L	L	$\overline{Q_A}^0$	$\overline{Q}_{B}^{0}$	Q <sub>C</sub> <sup>0</sup>	$\overline{Q_D}^0$	Q <sub>E</sub> <sup>0</sup>	$Q_F^0$	Q <sub>G</sub> <sup>0</sup>	Q <sub>H</sub> <sup>0</sup>	$\overline{Q_1}^0$	$\overline{Q_J}^0$	Q <sub>K</sub> <sup>0</sup>	$\overline{Q_L}^0$	Q <sub>M</sub> o	Q <sub>N</sub> <sup>0</sup>	Q <sub>o</sub> º	Q <sub>P</sub> <sup>0</sup>	qo <sup>0</sup>	Output
operation	Latch t2	Н	Х	1	Х	L	Z	q <sub>A</sub> 0	q <sub>B</sub> <sup>0</sup>	qc <sup>0</sup>	q₀°	q <sub>E</sub> <sup>0</sup>	$q_F^0$	$q_G^0$	q <sub>H</sub> <sup>0</sup>	q <sub>1</sub> o	d٦٥	q <sub>K</sub> <sup>0</sup>	q <sub>L</sub> <sup>0</sup>	q <sub>M</sub> 0	q <sub>N</sub> <sup>0</sup>	qo <sup>o</sup>	qo°	lights-out "L"
Output	disable	Х	Х	Х	Х	Н	Z	Z	z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	q <sub>P</sub>	_

Note 1 : † : Change from low-level to high-level

Q<sup>0</sup> : Output state Q before CK<sub>L</sub> changed

X : Irrelevant

q<sup>0</sup> : Contents of shift register before CK<sub>s</sub> changed

q : Contents of shift register

t<sub>1</sub>, t<sub>2</sub> : t<sub>2</sub> is set after t<sub>1</sub> is set

Z : High impedance

### ABSOLUTE MAXIMUM RATINGS (Ta=-40~+85°C, unless otherwise noted)

Symbol	Parameter		Conditions	Ratings	Unit
Vcc	Supply voltage			<b>−0.5~+7.0</b>	V
Vı	Input voltage			-0.5~V <sub>cc</sub> +0.5	V
Vo	Output voltage			$-0.5 \sim V_{CC} + 0.5$	V
	I and a second and a second		V <sub>1</sub> < 0V	-20	A
lıĸ	Input protection diode current		$V_1 > V_{CC}$	20	mA
			V <sub>0</sub> < 0V	-20	
Іок	Output parasitic diode current		$V_{\rm o} > V_{\rm cc}$	20	mA
		Q <sub>A</sub> ~Q <sub>P</sub>		50	mA
l <sub>o</sub>	Output current per output pin	SQ <sub>P</sub>		±25	IIIA
Icc	Supply/GND current		V <sub>CC</sub> , GND	<b>−20, +410</b>	mA
Pd	Power dissipation		(Note 2)	500	mW
Tstg	Storage temperature range			<b>−65∼+150</b>	℃

Note 2: M66311FP;  $T_a = -40 \sim +70 \degree$ C,  $T_a = 70 \sim 85 \degree$ C are derated at  $-6 \text{mW}/\degree$ C.

# RECOMMENDED OPERATING CONDITIONS (Ta=-40~+85°C)

Comment of	D		Limits		Unit
Symbol	Parameter	Min	Тур	Max	Unit
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	٧
Vi	Input voltage	0		Vcc	٧
Vo	Output voltage	0		Vcc	٧
Topr	Operating temperature range	-40		+85	°C

# **ELECTRICAL CHARACTERISTICS** (V<sub>cc</sub>=4.5~5.5V, unless otherwise noted)

					Limits					
Symbol	Parameter	Test co	onditio	ons		T <sub>a</sub> =25℃	;	Ta=-40	)~+85℃	Unit
							Max	Min	Max	
V <sub>T+</sub>	Positive-going threshold voltage	$V_{O} = 0.1V, V_{CC} - 0.1$ $ I_{O}  = 20\mu A$	1 <b>V</b>		0.35×V <sub>cc</sub>		0.7×V <sub>cc</sub>	0.35×V <sub>cc</sub>	0.7×V <sub>cc</sub>	<b>v</b>
V <sub>T</sub>	Negative-going threshold voltage	$V_{O} = 0.1V, V_{CC} - 0.1$ $ I_{O}  = 20\mu A$	1V		0.2×V <sub>cc</sub>		0.55×V <sub>cc</sub>	0.2×V <sub>cc</sub>	0.55×V <sub>cc</sub>	V
		V-V V		I <sub>OL</sub> =20μA			0.1		0.1	
VoL	Low-level output voltage QA~QP	$V_{I}=V_{T+}, V_{T-}$ $V_{CC}=4.5V$		I <sub>OL</sub> =24mA			0.44		0.53	V
		V <sub>CC</sub> =4.5V	Note3	I <sub>OL</sub> =40mA			0.73		0.94	
.,	Neck toward content college 200	$V_i = V_{T+}, V_{T-}$		I <sub>OH</sub> =−20µA	V <sub>CC</sub> -0.1			V <sub>CC</sub> -0.1		.,
V <sub>OH</sub>	High-level output voltage SQ <sub>P</sub>	V <sub>CC</sub> =4.5V		I <sub>OH</sub> =-4mA	3.83			3.66		٧
.,	1 1 1 20	$V_i = V_{T+}, V_{T-}$		I <sub>OL</sub> =20μA			0.1		0.1	v
Vol	Low-level output voltage SQ <sub>P</sub>	V <sub>CC</sub> =4.5V		I <sub>OL</sub> =4mA			0.44		0.53	v
l <sub>iH</sub>	High-level input current	V <sub>I</sub> =V <sub>CC</sub> , V <sub>CC</sub> =5.5V					0.5		5.0	μΑ
1 <sub>IL</sub>	Low-level input current	V <sub>I</sub> =GND, V <sub>CC</sub> =5.5V					-0.5		-5.0	μА
	Marian and Alaskan and G	$V_1=V_{T+}, V_{T-}$		V <sub>o</sub> =V <sub>cc</sub>			1.0		10.0	
10	Maximum output leakage current Q <sub>A</sub> ~Q <sub>P</sub>	V <sub>CC</sub> =5.5V		V <sub>0</sub> =GND			-1.0		-10.0	μA
Icc	Quiescent supply current	VI=VCC, GND, VCC=	5.5V				20.0		200.0	μA

Note 3 : M66311 is used under the condition of an output current I<sub>OL</sub>=40mA, the number of simultaneous drive outputs is restricted as shown in the Duty Cycle—I<sub>OL</sub> of Standard characteristics.



### SWITCHING CHARACTERISTICS (Vcc=5V)


					Limits			
Symbol	Parameter	Test conditions		Ta=25℃		Ta=-40	)~+85℃	Unit
			Min	Тур	Max	Min	Max	
fmax	Maximum clock frequency		5			4		MHz
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level				100		130	ns
t <sub>PHL</sub>	output propagation time (CK <sub>S</sub> -SQ <sub>P</sub> )				100		130	ns
t <sub>PHL</sub>	High-level to low-level output propagation time (R-SQ <sub>P</sub> )	C <sub>L</sub> =50pF			100		130	ns
t <sub>PLZ</sub>	Low-level to high-level output propagation time $(\overline{R}-\overline{Q_A}\sim\overline{Q_P})$	$R_L = 1 k\Omega$			150		200	ns
t <sub>PZL</sub>	Low-level to high-level and high-level to low-level	(Note 5)			100		130	ns
t <sub>PLZ</sub>	output propagation time $(CK_L - \overline{Q_A} \sim \overline{Q_P})$	(Note 5)			150		200	ns
t <sub>PZL</sub>	Output enable time to low-level and high-level	]			100		130	ns
t <sub>PLZ</sub>	$(\overline{OE} - \overline{Q_A} \sim \overline{Q_P})$				150		200	ns
Cı	Input Capacitance				10		10	pF
Co	Output Capacitance	OE=V <sub>CC</sub>			15		15	pF
C <sub>PD</sub>	Power dissipation Capacitance (Note 4)			5				pF

Note 4 : C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions (per latch) The power dissipated during operation under no-load conditions is calculated using the following formula:  $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$ 

# TIMING REQUIREMENTS (Vcc= 5 V)


					Limits			
Symbol	Parameter	Test conditions		Ta=25℃		Ta=-40	)~+85℃	Unit
-,			Min	Тур	Max	Min	Max	
t <sub>w</sub>	CK <sub>S</sub> , CK <sub>L</sub> , R pulse width		100			130		ns
tsu	A setup time with respect to CK <sub>S</sub>		100			130		ns
t <sub>su</sub>	CKs setup time with respect to CKL	(Note 5)	100			130		ns
th	A hold time with respect to CKs		10			15		ns
trec	R. recovery time with respect to CK <sub>Si</sub> CK <sub>L</sub>		50			70		ns


Note 5: Test Circuit




- (1) The pulse generator (PG) has the following characteristics  $(10\% \sim 90\%)$ : tr =6ns, tf=6ns
- (2) The capacitance  $\mathbf{C}_{\mathbf{L}}$  includes stray wiring capacitance and the probe input capacitance.

#### STANDARD CHARACTERISTICS





### **TIMING DIAGRAM**



All values shown in this catalogue are subject to change for product improvement.

The information, diagrams and all other data included herein are believed to be correct and reliable. However, no responsibility is assumed by Mitsubishi Electric Corporation for their use, nor for any infringements of patents or other rights belonging to third parties which may result from their use



# M66312P/FP

### 8-BIT LED DRIVER WITH SHIFTREGISTER AND LATCHED 3-STATE OUTPUTS

#### DESCRIPTION


M66312 is a LED array driver having a 8-bit serial input and parallel output shiftregister function with 3-state output latch.

This product guarantees the output electric current of 16mA which is sufficient for LED drive, capable of flowing 8 bits continuously at the same time, and use either of cathode common LED and anode common LED.

In addition, as this product has been designed in complete CMOS, power consumption can be greatly reduced when compared with conventional BIPOLAR or Bi-CMOS products.

#### **FEATURES**


- High output current I<sub>OL</sub>=16mA, I<sub>OH</sub>=−16mA
- High speed (clock freguency): 30MH<sub>Z</sub> (typ)
   (C<sub>L</sub>=50<sub>p</sub>F, V<sub>CC</sub>=5V)
- Low power dissipation : 20μW/package (max)
   (V<sub>CC</sub>=5V, Ta=25°C, quiescent state)
- 3-state output (except serial data output)
- Wide operating temperature range: Ta=−40~+85°C



#### **APPLICATION**

LED array drive of PRINTER

LED array drive of BUTTON TELEPHONE



#### **FUNCTIONAL DESCRIPTION**

As M66312 uses silicon gate CMOS process, it realizes high-speed and high-output currents sufficient for LED drive while maintaining low power consumption and allowance for high noises.

Each bit of a shiftregister consists of two flip-flops having independent clocks for shifting and latching.

As for clock input, shift clock input  $CK_S$  and latch clock input  $CK_L$  are independent from each other, shift and latch operations being made when "L" changes to "H".

Serial data input A is the data input of the first-step shiftregister and the signal of A shifts shiting registers one by one when a pulse is impressed to  $CK_S$ . When A is "H", the signal of "H" shifts. When A is "L", the signal of "L" shifts.

When the pulse is impressed to CKL, the contents of the

shifting register at that time are stored in a latching register, and they appear in the output from  $Q_A$  through  $Q_H$  are 3-state outputs.

To extend the number of bits, serial data output  $SQ_{\text{H}}$  is used to output the 8-bit of the shift register.

By connecting CKs and  $CK_L$ , the shift register state delayed by 1 clock cycle is output at  $Q_A$  through  $Q_H$ .

When reset input  $\overline{R}$  is low, shift register and  $SQ_H$  will be reset. To reset  $Q_A$  through  $Q_H$  to low-level,  $CK_L$  must be changed from low-level to high-level after the shift register is reset by  $\overline{R}$ .

When output-enable input  $\overline{OE}$  is high,  $Q_A$  through  $Q_H$  will become high impedance state, but  $SQ_H$  is not changed. Even if  $\overline{OE}$  is changed, shift operation is not affected.

#### FUNCTION TABLE (Note: 1)

Onereli	on mode			Input					· Р	arallel d	ata outp	ut			Serial data
Operation	on mode	R	CKs	CKL	Α	ŌĒ	QA	Qв	Qc	Q <sub>D</sub>	QE	$Q_F$	$Q_{G}$	Q <sub>H</sub>	output SQ <sub>H</sub>
Reset	Shift t <sub>1</sub>	L	Х	Х	Х	L	$Q_A{}^0$	Q <sub>B</sub> <sup>0</sup>	Qcº	Q <sub>D</sub> °	Q <sub>E</sub> <sup>0</sup>	Q <sub>F</sub> <sup>0</sup>	Q <sub>G</sub> <sup>0</sup>	Q <sub>H</sub> <sup>0</sup>	L
neset	Latch t <sub>2</sub>	X	Х	t	Х	L	L	L	L	L	L	L	L	L	L
Shift	Shift t <sub>1</sub>	Н	t	Х	Н	L	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	Q <sub>C</sub> <sup>0</sup>	Q <sub>D</sub> <sup>0</sup>	Q <sub>E</sub> <sup>0</sup>	Q <sub>F</sub> <sup>0</sup>	Q <sub>G</sub> <sup>0</sup>	Q <sub>H</sub> <sup>0</sup>	q <sub>G</sub> <sup>0</sup>
latch	Latch t <sub>2</sub>	Н	Х	1.	Х	L	н	Q <sub>A</sub> O	q <sub>B</sub> <sup>0</sup>	q <sub>c</sub> <sup>0</sup>	q₀°	q <sub>€</sub> 0	q <sub>F</sub> <sup>0</sup>	$q_G^0$	q <sub>G</sub> <sup>0</sup>
	Shift t <sub>1</sub>	Н	1	Х	L	L	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	Q <sub>C</sub> <sup>0</sup>	Q <sub>D</sub> <sup>0</sup>	Q <sub>E</sub> <sup>0</sup>	Q <sub>F</sub> <sup>0</sup>	Q <sub>G</sub> <sup>0</sup>	Q <sub>H</sub> <sup>0</sup>	q <sub>G</sub> <sup>0</sup>
operation	Latch t <sub>2</sub>	Н	х	Ť	Х	L	L	q <sub>A</sub> <sup>0</sup>	q <sub>B</sub> <sup>0</sup>	qc°	q <sub>D</sub> <sup>0</sup>	q <sub>€</sub> 0	q <sub>F</sub> <sup>0</sup>	q <sub>G</sub> <sup>0</sup>	q <sub>G</sub> <sup>0</sup>
3 st	tate	Х	Х	Х	Х	Н	Z	Z	Z	Z	Z	Z	Z	Z	qн

Note 1 : † : Change from low-level to high-level

Q<sup>0</sup>: Output state Q before CK<sub>L</sub> changed

X : Irrelevant

q<sup>0</sup> : Contents of shift register before CK<sub>s</sub> changed

q : Contents of shift register

 $t_1, t_2$ :  $t_2$  is set after  $t_1$  is set

Z : High impedance

# **ABSOLUTE MAXIMUM RATINGS** ( $Ta=-40\sim+85$ °C, unless otherwise noted)

Symbol	Parameter		Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage			-0.5~+7.0	V
Vı	Input voltage			-0.5~V <sub>cc</sub> +0.5	V
Vo	Output voltage			-0.5~V <sub>cc</sub> +0.5	V
	land aretation diada aurent		V <sub>1</sub> < 0V	-20	^
I <sub>IK</sub>	Input protection diode current		$V_1 > V_{CC}$	20	mA
	0.1-1		V <sub>0</sub> < 0V	-20	
lok	Output parasitic diode current		$V_{\rm o} > V_{\rm cc}$	20	mA
		Q <sub>A</sub> ~Q <sub>H</sub>		±35	
lo	Output current per output pin	SQ <sub>H</sub>		±25	mA
Icc	Supply/GND current		V <sub>CC</sub> , GND	±132	mA
Pd	Power dissipation		(Note 2)	500	mW
Tstg	Storage temperature range			<del>-65~+150</del>	°C

Note 2 : M66312FP ,  $T_a = -40 \sim +70 ^{\circ}\text{C}$ ,  $T_a = 70 \sim 85 ^{\circ}\text{C}$  are derated at  $-6 \text{mW}/^{\circ}\text{C}$ 

# RECOMMENDED OPERATING CONDITIONS (Ta=-40~+85°C)

	2			Limits		Unit
Symbol	Parameter		Mın	Nom	Max	Unit
V <sub>CC</sub>	Supply voltage		4.5	5	5.5	V
Vı	Input voltage		0		V <sub>CC</sub>	٧
Vo	Output voltage		0		V <sub>cc</sub>	<b>V</b>
Topr	Operating temperature range		-40		+85	°C
	In the second of	V <sub>CC</sub> =4.5V	0		500	
tr, tf	Input rising and falling time	V <sub>CC</sub> =5.5V	0		400	ns

### **ELECTRICAL** CHARACTERISTICS (V<sub>cc</sub>=4.5~5.5V, unless otherwise noted)

						Limits			
Symbol	Parameter	Test condition	าร		Ta=25℃		Ta=-40	)~+85°C	Unit
				Mın	Тур	Max	Mın	Max	
V <sub>IH</sub>	High-level input voltage	$V_0 = 0.1V, V_{CC} - 0.1V$ $ I_0  = 20\mu A$		0.70×V <sub>cc</sub>			0.70×V <sub>cc</sub>		٧
V <sub>IL</sub>	Low-level input voltage	$V_{O} = 0.1V, V_{CC} - 0.1V$ $ I_{O}  = 20\mu A$				0.30×V <sub>cc</sub>		0.30×V <sub>cc</sub>	V
	High-level output voltage	$V_{I} = V_{IH}, V_{IL}$	I <sub>OH</sub> =−20μA	V <sub>cc</sub> -0.1			V <sub>cc</sub> -0.1		V
V <sub>OH</sub>	Q <sub>A</sub> ~Q <sub>H</sub>	V <sub>CC</sub> =4.5V	I <sub>OH</sub> =-16mA	-3.70*			3.55*		V
	High-level output voltage	$V_{I} = V_{IH}, \ V_{IL}$	$I_{OH} = -20 \mu A$	V <sub>CC</sub> -0.1			V <sub>CC</sub> -0.1		V
V <sub>OH</sub>	SQ <sub>H</sub>	V <sub>CC</sub> =4.5V	I <sub>OH</sub> =-4mA	4.0			3.9		V
.,	Low-level output voltage	$V_{I} = V_{IH}, \ V_{IL}$	I <sub>OL</sub> =20μA			0.1		0.1	V
V <sub>OL</sub>	Q <sub>A</sub> ~Q <sub>H</sub>	V <sub>CC</sub> =4.5V	I <sub>OL</sub> =16mA			0.7*		0.85*	V
.,	Low-level output voltage	$V_{I} = V_{IH}, \ V_{IL}$	I <sub>OL</sub> =20μA			0.1		0.1	V
V <sub>OL</sub>	SQ <sub>H</sub>	V <sub>CC</sub> =4.5V	$I_{OL} = 4 \text{ mA}$			0.4		0.5	V
I <sub>IH</sub>	High-level input current	$V_1 = V_{CC}, V_{CC} = 5.5V$				0.1		1.0	μA
IIL	Low-level input current	V <sub>I</sub> =GND, V <sub>CC</sub> =5.5V				-0.1		-1.0	μА
l <sub>ozh</sub>	Off state high-level output current QA~QH	V <sub>I</sub> =V <sub>IH</sub> , V <sub>IL</sub>	v <sub>o</sub> =v <sub>cc</sub>			1.0		10.0	μА
lozL	Off state low-level output current QA~QH	V <sub>CC</sub> =5.5V	V <sub>O</sub> =GND			-1.0		-10.0	μА
Icc	Quiescent supply current	V <sub>I</sub> =V <sub>CC</sub> , GND, V <sub>CC</sub> =5.5V				4.0		40.0	μА

f \* : Limits of single PIN operating state


# **SWITCHING CHARACTERISTICS** (V<sub>cc</sub>= 5 V)

					Limits			
Symbol	Parameter	Test conditions		Ta=25℃	;	$T_a = -40$	0~+85℃	Unit
			Min	Тур	Max	Min	Max	
fmax	Maximum clock frequency	C <sub>L</sub> =50pF	15			12		MHz
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level				70		88	ns
t <sub>PHL</sub>	output propagation time CKs-SQ <sub>H</sub>	C <sub>L</sub> =15pF			70		88	ns
	High-level to low-level output propagation time	(Note 3)			60		76	ns
t <sub>PHL</sub>	R-SQ <sub>H</sub>		1		60		/6	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level	C <sub>L</sub> =50pF			60		76	ns
t <sub>PHL</sub>	output propagation time CK <sub>L</sub> -Q <sub>A</sub> ~Q <sub>H</sub>	(Note 3)			60		76	ns
t <sub>PLZ</sub>	Output disable time from low-level and high-level	C <sub>L</sub> =5pF			50		64	ns
t <sub>PHZ</sub>	OE-Q <sub>A</sub> ~Q <sub>H</sub>	(Note 3)			50		64	ns
t <sub>PZL</sub>	Output enable time to low-level and high-level	C <sub>L</sub> =50pF			56		70	ns
t <sub>PZH</sub>	ŌE-Q <sub>A</sub> ~Q <sub>H</sub>	(Note 3)			56		70	ns

# TIMING REQUIREMENTS (Vcc=5 V)

					Limits			
Symbol	Parameter	Test conditions		Ta=25℃		$T_a = -40$	)~+85℃	Unit
			Min	Тур	Max	Min	Max	
t <sub>w</sub>	CK <sub>S</sub> , CK <sub>L</sub> , R pulse width		32			40		ns
t <sub>su</sub>	A setup time with respect to CKs		40			50		ns
t <sub>su</sub>	CK <sub>S</sub> setup time with respect to CK <sub>L</sub>		40			50		ns
th	A hold time with respect to CKs		10			10		ns
trec	R recovery time with respect to CKs	]	20			26		ns


Note 3 : Test Circuit





Item	SW1	SW2
t <sub>PLH</sub> , t <sub>PHL</sub>	OPEN	OPEN
t <sub>PLZ</sub>	CLOSE	OPEN
t <sub>PHZ</sub>	OPEN	CLOSE
t <sub>PZL</sub>	CLOSE	OPEN
t <sub>PZH</sub>	OPEN	CLOSE


- (1) The pulse generator (PG) has the following characteristics (10% $\sim$ 90%) : tr =6ns, tf=6ns
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.


# **TIMING DIAGRAM**

















# M66313FP

### 32-BIT LED DRIVER WITH SHIFT REGISTER AND LATCH

#### DESCRIPTION

The M66313FP is a semiconductor integrated circuit for LED array driver with 32-bit serial-input, parallel-output shift register, equipped with direct set input and output latches.

The M66313FP guarantees sufficient 24mA output current to drive anode common LED, allowing 32-bit simultaneous and continuous current output.

The parallel outputs are open-drain outputs.

The M66313FP employs CMOS technology, allowing considerable reduction of power dissipation, compared to previous BIPOLAR or Bi-CMOS products.

In addition, the pin configuration is suitable for easy wiring on the printed circuit board.

#### **FEATURES**

High output current

All parallel output  $I_{OL}$ = $\pm 24$ mA, LEDs can be turned on simultaneously.

- Low power dissipation: 200µW/package (max)
   (V<sub>CC</sub>=5V, T<sub>a</sub>=25°C, quiescent state)
- High noise margin

Employment of Schmitt-trigger circuit on all inputs allows application with long wiring.

- Direct set input (SD)
- Open-drain output (Q₁~Q₃₂)
- Serial data output for cascading (SQ<sub>32</sub>)
- Wide operating temperature range (T<sub>a</sub>=−40~+85°C)
- Pin configuration for easy layout on PCB.

(Pin configuration allows easy cascade connection or LED connection)

### **APPLICATION**

LED array drive for eraser unit of a copying machine LED array drive of a button telephone set Various LED modules

#### **FUNCTION**

The employment of silicon gate CMOS process of the M66313FP guarantees low power dissipation and maintains high noise margin as well as high output current and high speed required to drive LEDs.

Each shift register bit consists of a flip-flop for shifting and an output latch.


The shift operation takes place when the clock input CK changes from low-level to high-level.

The serial data input A corresponds to the data input of the first-stage shift register, and the shift register is shifted in sequence when a pulse is applied to CK.

The parallel outputs  $\overline{Q_1} \sim \overline{Q_{32}}$  are open-drain outputs.

If the latch-enable input  $\overline{LE}$  is turned high-level, the content of the shift register at that instant is latched.

To expand the number of bits, use the serial data output  $SQ_{32}$  which shows the output of the shift register of the




32nd bit.

If the direct set input  $\overline{S_D}$  is turned low-level, shift register and latches are set.

If the high-level input is applied to the output enable input  $\overline{OE}$ ,  $\overline{Q_1} \sim \overline{Q_{32}}$  are set to the high-impedance state, but  $SQ_{32}$  is not set to the high-impedance state. The shift opration is not affected when  $\overline{OE}$  is changed.





# FUNCTIONAL TABLE (Note 1)

			NPU	Т															PA	RAL	LEL	. ou	ITPL	JTS														SERIAL
OPERATION MODE		СК	LE	Α	OE	Qı	$\overline{Q_2}$	Q <sub>3</sub>	Q <sub>4</sub>	Q <sub>5</sub>	Q <sub>6</sub>	Q <sub>7</sub>	Q <sub>8</sub>	Q <sub>9</sub>	Q <sub>11</sub>	Q <sub>12</sub>	Q <sub>13</sub>	Q <sub>14</sub>	Q <sub>15</sub>	Q <sub>16</sub>	Q <sub>17</sub>	Q <sub>18</sub>	Q <sub>19</sub>	Q <sub>20</sub>	Q <sub>21</sub>	Q <sub>22</sub>	Q <sub>22</sub>	Q <sub>23</sub>	Q <sub>24</sub>	Q <sub>25</sub>	Q <sub>26</sub>	Q <sub>27</sub>	Q <sub>28</sub>	Q <sub>29</sub>	Q <sub>30</sub>	Q <sub>31</sub>		
SET	L	x	х	x	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	Н
CLUET	Н	†	L	н	L	L	$\overline{\mathbf{Q^0_1}}$	Q <sup>0</sup> <sub>2</sub>	Q <sup>0</sup> <sub>3</sub>	Q <sup>0</sup> <sub>4</sub>	Q <sup>0</sup> <sub>5</sub>	$\overline{Q^0_6}$	Q <sup>0</sup> <sub>7</sub>	Q <sup>0</sup> <sub>8</sub>	Q <sup>0</sup> 9	Q <sup>0</sup> 11	Q <sup>0</sup> 12	Q <sup>0</sup> 13	Q <sup>0</sup> 14	Q <sup>0</sup> 15	Q <sup>0</sup> 16	Q <sup>0</sup> 17	Q <sup>0</sup> 18	Q <sup>0</sup> 19	Q <sup>0</sup> 20	Q <sup>0</sup> <sub>21</sub>	Q <sup>0</sup> 22	Q <sup>0</sup> 22	Q <sup>0</sup> 23	Q <sup>0</sup> 24	Q <sup>0</sup> 25	Q <sup>0</sup> 26	Q <sup>0</sup> 27	Q <sup>0</sup> 28	Q <sup>0</sup> 29	Q <sup>0</sup> 30	Q <sup>0</sup> 31	q <sup>0</sup> 31
SHIFT	н	†	L	L	- L	z	Q <sup>0</sup> 1	Q <sup>0</sup> <sub>2</sub>	Q <sup>0</sup> <sub>3</sub>	$\overline{Q^0_4}$	Q <sup>0</sup> <sub>5</sub>	$\overline{Q^0_6}$	Q <sup>0</sup> <sub>7</sub>	Q <sup>0</sup> <sub>8</sub>	Q <sup>0</sup> 9	Q <sup>0</sup> 11	Q <sup>0</sup> 12	Q <sup>0</sup> 13	Q <sup>0</sup> 14	Q <sup>0</sup> 15	Q <sup>0</sup> 16	Q <sup>0</sup> 17	Q <sup>0</sup> 18	Q <sup>0</sup> 19	Q <sup>0</sup> 20	Q <sup>0</sup> <sub>21</sub>	Q <sup>0</sup> 22	Q <sup>0</sup> 22	Q <sup>0</sup> 23	Q <sup>0</sup> <sub>24</sub>	Q <sup>0</sup> 25	Q <sup>0</sup> 26	Q <sup>0</sup> 27	Q <sup>0</sup> 28	Q <sup>0</sup> 29	Q <sup>0</sup> 30	Q <sup>0</sup> <sub>31</sub>	q <sup>0</sup> 31
LATCH	н	x	Н	x	L	Q <sup>0</sup> 1	$\overline{{\sf Q}^0_2}$	Q <sup>0</sup> 3	Q <sup>0</sup> <sub>4</sub>	Q <sup>0</sup> <sub>5</sub>	Q <sup>0</sup> <sub>6</sub>	Q <sup>0</sup> <sub>7</sub>	Q <sup>0</sup> <sub>8</sub>	009	Q <sup>0</sup> 11	Q <sup>0</sup> 12	Q <sup>0</sup> 13	Q <sup>0</sup> 14	Q <sup>0</sup> 15	Q <sup>0</sup> 16	Q <sup>0</sup> 17	Q <sup>0</sup> 18	Q <sup>0</sup> 19	Q <sup>0</sup> 20	Q <sup>0</sup> 21	Q <sup>0</sup> 22	Q <sup>0</sup> 22	Q <sup>0</sup> 23	Q <sup>0</sup> 24	Q <sup>0</sup> 25	Q <sup>0</sup> 26	Q <sup>0</sup> 27	Q <sup>0</sup> <sub>28</sub>	Q <sup>0</sup> 29	Q <sup>0</sup> 30	Q <sup>0</sup> 31	Q <sup>0</sup> 32	<b>q</b> <sub>32</sub>
OUTPUT																					-																	
DIS- ABLE	X	x	X	Х	Н	z	z	z	z	z	z	Z	z	z	z	z	z	z	z	z	z	z	z	z	z	z	z	z	z	z	z	z	z	z	z	z	Z	<b>q</b> <sub>32</sub>

Note 1  $\frac{1}{Q^0}$ : Transition from low-to-high-level.

Snows the status of output Q before CK input ch:
 Irrelevant
 The content of shift register before CK changes
 The content of the shift register.
 High-impedance state

# **ABSOLUTE MAXIMUM RATINGS** $(T_a = -40 \sim +85^{\circ}C)$ , unless otherwise noted)

Symbol	Parameter		Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage			<b>−0.5~+7.0</b>	٧
Vı	Input voltage			$-0.5 \sim V_{cc} + 0.5$	V
Vo	Output voltage			$-0.5 \sim V_{cc} + 0.5$	٧
	land was also died a sure		V <sub>1</sub> < 0V	-20	4
I <sub>IK</sub>	Input protection diode current		$V_{l} > V_{CC}$	20	mA
•	0.4-4		V <sub>0</sub> < 0V	-20	
lok	Output parasitic diode current		V <sub>o</sub> > V <sub>cc</sub>	20	mA
	0.4-4	$\overline{Q_1} \sim \overline{Q_{32}}$		50	
lo	Output current	SQ <sub>32</sub>		±25	mA
Icc	Supply/GND current		V <sub>CC</sub> , GND	-920, <b>+</b> 20	mA
Pd	Power dissipation			650	mW
Tstg	Storage temperature range			<del>-65~+150</del>	°C

# RECOMMENDED OPERATING CONDITIONS

Cumbal	Description		Limits							
Symbol	Parameter	Mın	Тур	Max	Unit					
Vcc	Supply voltage	4.5	5	5.5	٧					
Vı	Input voltage	0		V <sub>cc</sub>	V					
Vo	Output voltage	0		Vcc	V					
Topr	Operating free-air ambient temperature range	-40		+85	င					



# **ELECTRICAL CHARACTERISTICS** (V<sub>CC</sub>=4.5~5.5V, unless otherwise noted)

							Limits			_
Symbol	Parameter		Test co	onditions		Ta=25℃		Ta=-40	)~+85℃	Unit
						Тур*	Max	Mın	Max	
V <sub>T+</sub>	Positive-going threshold	d voltage	$V_0 = 0.1V, V_{CC} - 0.1V$ $ I_0  = 20\mu A$		0.35×V <sub>cc</sub>	2.8	0.7XV <sub>cc</sub>	0.35×V <sub>cc</sub>	0.7XV <sub>cc</sub>	V
V <sub>T</sub> -	Negative-going threshold voltage $\begin{vmatrix} V_{O} = 0.1V, V_{CC} - 0.1V \\  I_{O}  = 20\mu\text{A} \end{vmatrix}$		V	0. 2×V <sub>CC</sub>	2	0.55×V <sub>CC</sub>	0.2×V <sub>cc</sub>	0.55×V <sub>cc</sub>	V	
	High-level output voltage	80	$V_I = V_{T+}, V_{T-}$	I <sub>OH</sub> =−20μA	V <sub>CC</sub> -0.1			V <sub>CC</sub> -0.1		V
V <sub>OH</sub>	High-level output voltage	SQ <sub>32</sub>	V <sub>CC</sub> =4.5V	I <sub>OH</sub> =-4mA	3.83			3.66		V
				I <sub>OL</sub> =20μA			0.1		0.1	
		$\overline{Q_1} \sim \overline{Q_{32}}$		I <sub>OL</sub> =24mA		0.20	0.41		0.50	
VoL	Low-level output voltage		$V_1 = V_{T+}, V_{T-}$ $V_{CC} = 4.5V$	I <sub>OL</sub> =28mA		0.25	0.48		0.55(Note 2)	V
		00	V <sub>CC</sub> =4.5V	I <sub>OL</sub> =20μA			0.1		0.1	
		SQ <sub>32</sub>		I <sub>OL</sub> =4mA			0.44		0.53	
I <sub>IH</sub>	High-level input current		V <sub>I</sub> =V <sub>CC</sub> , V <sub>CC</sub> =5.5V				0.5		5.0	μА
i <sub>IL</sub>	Low-level input current		V <sub>I</sub> =GND, V <sub>CC</sub> =5.5V				-0.5		-5.0	μА
	Maximum autaut laak aurrant	ō- ō	$V_1 = V_{T+}, V_{T-}$	V <sub>o</sub> =V <sub>cc</sub>			1.0		10.0	
l <sub>o</sub>	Maximum output leak current $\overline{Q}_1 \sim \overline{Q}_{32}$		V <sub>CC</sub> =5.5V	V <sub>O</sub> =GND			-1.0		-10.0	μΑ
Icc	Quiescent state dissipation	Quiescent state dissipation current V <sub>I</sub> =V <sub>CC</sub> , GND V <sub>CC</sub> =5.5V		5.5V			40.0		400.0	μА

<sup>\* :</sup> All typical values are at V<sub>CC</sub>=5V, T<sub>a</sub>=25℃

Note 2 : T<sub>a</sub>=-40~+70℃

# SWITCHING CHARACTERISTICS (Vcc=5 V)


				1		Limits			
Symbol	Parar	meter	Test conditions		Ta=25℃		Ta=-40	0~+85℃	Unit
				Mın	Тур	Max	Mın	Max	
f <sub>max</sub>	Maximum clock frequency	Maximum clock frequency		5	30		4		MHz
t <sub>PZL</sub>	Output enable time to low-level	CK-Q <sub>1</sub> ~Q <sub>32</sub> (Turned on)			35	150		200	ns
t <sub>PLZ</sub>	Output disable time from low-level	CK-Q <sub>1</sub> ∼Q <sub>32</sub> (Turned off)			35	200		250	ns
t <sub>PLH</sub>	Low-to-high, high-to-low output	OK CO			35	100		130	ns
t <sub>PHL</sub>	propagation time	CK-SQ <sub>32</sub>	C <sub>L</sub> =50pF		40	100		130	ns
t <sub>PZL</sub>	Output enable time to low-level	S <sub>D</sub> -Q <sub>1</sub> ~Q <sub>32</sub> (Turned on)	$R_L=1k\Omega$		35	150		200	ns
t <sub>PLH</sub>	Low-to-high output propagation time	S <sub>D</sub> -SQ <sub>32</sub>	(Note 3)		40	100		130	ns
t <sub>PZL</sub>	Output enable time to low-level	LE-Q <sub>1</sub> ~Q <sub>32</sub> (Turned on)			30	100		130	ns
t <sub>PLZ</sub>	Output disable time from low-level	LE-Q <sub>1</sub> ~Q <sub>32</sub> (Turned off)			35	150		200	ns
t <sub>PZL</sub>	Output enable time to low-level	OE-Q <sub>1</sub> ~Q <sub>32</sub> (Turned on)			30	100		130	ns
t <sub>PLZ</sub>	Output disable time from low-level	OE-Q <sub>1</sub> ~Q <sub>32</sub> (Turned off)			35	150		200	ns
Cı	Input capacitance				3	10		10	pF
Со	Output capacitance	Output capacitance			6	15		15	pF
C <sub>PD</sub>	Power dissipation capacitance(No	Power dissipation capacitance(Note 4)			160				pF

Note 4: CPD is the equivalent capacitance of IC calculated by the operating power dissipation without load. The operating power dissipation without load is given as follows: P<sub>D</sub>=C<sub>PD</sub> • V<sub>CC</sub><sup>2</sup> • f<sub>1</sub>+I<sub>CC</sub> • V<sub>CC</sub>

# TIMING REQUIREMENT (Vcc=5 V)


Symbol	Parameter	Test conditions		Ta=25℃		Ta=-40	Unit	
			Min	Тур	Max	Min	Max	
t <sub>W</sub>	CK, LE, S <sub>D</sub> pulse width		100	16		130		ns
t <sub>su</sub>	Setup time A to CK		100	27		130		ns
	Hold time A to CK	(Note 3)	10	5		15		
th	Hold time LE to CK	7	50	15		70		ns
trec	Recovery time CK to SD		50	20		70		ns


Note 3 : Test circuit





- (1) Characteristics of pulse generator(PG):  $t_f$ = 6 ns,  $t_f$ = 6 ns (2)  $C_L$  includes probe and  $\mu g$  capacitance.


### **TIMING DIAGRAM**














# M66314FP

#### 16-BIT LED DRIVER WITH SHIFT REGISTER AND LATCH

#### **DESCRIPTION**


The M66314FP is an integrated circuit consisting of an LED array driver with 16-bit serial-in parallel-out shift register and output latch. Use of the CMOS process allows the M66314FP to integrate a bipolar output driver and a CMOS logic circuit on a signgle chip. Serial data is output by converting it into parallel data using a shift register. The previous data can be output during shift register data transfer using the latch. Output current of — 25mA is sufficient to drive an LED. The pin configuration is designed for easy layout on a printed-circuit board.


### **FEATURES**

- High output current. All parallel output I<sub>OH</sub> = -25mA (V<sub>DD</sub>=18V). Simultaneous drive possible
- NPN bipolar transistor output (except serial data output)
- Built-in level shifter, allowing control with 5V system
- High noise margin, Schmitt input circuit
- Low power dissipation. 720µW/package max (V<sub>DD</sub> = 12V, T<sub>a</sub>=25<sup>o</sup>C, no load)
- Pin configuration disigned for easy layout on a printed circuit board

#### **APPLICATION**

LED array drive for printers, LED array drive for pushbutton telephones, or LED array drive for PPC copying machine eraser units.







#### **FUNCTION**

Use of a high voltage CMOS process allows the M66314FP to maintain low power dissipation and high noise margin characteristics

Each bit of the shift register consists of a shift flip-flop and a latch connected to the output. Shift operation takes place when the clock input changes from low-to high-level.

The serial data input A is input to the first-stage shift register, and the data A shifts the shift register when pulses are applied to CKs. When A is high-level, the high-level data

shifts and when A is low-level, the low-level data shifts. If the latch enable input  $\overline{LE}$  is set low-level, the content of the shift register is latched. To expand the number of bits, serial data output SQ<sub>P</sub> is available, to which 16th-bit shift register is output.

If the output enable input  $\overline{OE}$  is set to high-level,  $Q_A \sim Q_P$  become high-impedance states. In this case, the content of 16th-bit shift register is output to  $SQ_P$ . The shift operation is not affected even if the  $\overline{OE}$  changes.

#### FUNCTION TABLE (Note 1)

	Inp	uts									Parallel	outputs								Serial
CKs	LE	A	OE	$Q_A$	Qв	Qc	QD	$Q_{E}$	Q <sub>F</sub>	$Q_{\mathrm{G}}$	Q <sub>H</sub>	Qi	$Q_{J}$	Qĸ	$Q_L$	Q <sub>M</sub>	Q <sub>N</sub>	Qo	$Q_P$	output SQ <sub>P</sub>
1	Н	Н	L	Н	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	Qc⁰	$Q_D^0$	Q <sub>E</sub> <sup>0</sup>	$Q_F^0$	Q <sub>G</sub> <sup>0</sup>	Q <sub>H</sub> <sup>0</sup>	$Q_i^o$	Q <sub>J</sub> o	Q <sub>K</sub> <sup>0</sup>	Q <sub>L</sub> <sup>0</sup>	Q <sub>M</sub> <sup>0</sup>	Q <sub>N</sub> <sup>0</sup>	Qo°	qo <sup>0</sup>
1	Н	L	L	L	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	$Q_c^{\circ}$	$Q_D^0$	Q <sub>E</sub> <sup>0</sup>	Q <sub>F</sub> <sup>0</sup>	Q <sub>G</sub> <sup>0</sup>	Q <sub>H</sub> <sup>0</sup>	Q <sub>I</sub> °	QJ <sup>0</sup>	Q <sub>K</sub> <sup>0</sup>	QL <sup>0</sup>	Q <sub>M</sub> <sup>0</sup>	Q <sub>N</sub> <sup>0</sup>	Qo	qo <sup>0</sup>
Х	L	X	L	Q <sub>A</sub> º	Q <sub>B</sub> <sup>0</sup>	Q <sub>C</sub> <sup>0</sup>	$Q_D^0$	$Q_E^0$	$Q_F^0$	$Q_G^0$	Q <sub>H</sub> <sup>0</sup>	Qıº	Qی٥	Q <sub>K</sub> <sup>0</sup>	$Q_L^0$	Q <sub>M</sub> <sup>0</sup>	Q <sub>N</sub> <sup>0</sup>	Qo	Q <sub>P</sub> <sup>0</sup>	q <sub>P</sub>
X	Χ	Х	Н	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	z	Q <sub>P</sub>

Note 1: † : Change from low-to high-level

Q<sup>0</sup> : Output state Q before clock input changed

X : Irrevant

q0 : The content of shift register before CKs changed

q : The content of shift register

#### **ABSOLUTE** MAXIMUM RATINGS(T<sub>a</sub>=0~+40°C, unless otherwise noted)

Symbol	Parameter		Conditions	Ratings	Unit
V <sub>DD</sub>	Supply voltage (1)			-0.5~+20	٧
V <sub>cc</sub>	Supply voltage (2)			-0.5~+20	٧
V <sub>DD</sub> -V <sub>CC</sub>	Supply voltage (1)—supply voltage (2)	22.11		-0.5~+20	V
V <sub>1</sub>	Input voltage			-0.5~V <sub>DD</sub> +0.5	٧
Vo	Output voltage			$-0.5 \sim V_{DD} + 0.5$	٧
	Cutaut aureant	$Q_A \sim Q_P$		<b>-50, +5</b>	4
lo	Output current	SQP		±10	mA
Icc	Supply/GND current		V <sub>CC</sub> , GND	+420, -10	mA
Pd	Power dissipation		(Note 2)	570 [750]	mW
Tstg	Storage temperature range			<b>−65∼+150</b>	°C

Note 2:  $[\ ]$  shows the value when mounted on the printed circuit board

# **RECOMMENDED OPERATING CONDITIONS** ( $\tau_a=0\sim +40^{\circ}$ C, unless otherwise noted)

0	D		11-4		
Symbol	Parameter	Mın	Тур	Max	Unit
V <sub>DD</sub>	Supply voltage (1) (Note 3)	12		18	V
V <sub>CC</sub>	Supply voltage (2)	4. 75	5	5. 25	V
Vı	Input voltage	0		V <sub>cc</sub>	٧
Topr	Operating temperature range	0		+40	°C

Note 3: As the parasitic diode is formed as shown in the logic diagram, turn on the V<sub>DD</sub> first at power-on and turn off the V<sub>CC</sub> first at power-off



# **ELECTRICAL CHARACTERISTICS** ( $V_{cc}$ =5 $V\pm5\%$ , unless otherwise noted)

						Limits			
Symbol	Parameter	Test conditions			<b>T</b> a=25℃		T <sub>a</sub> =0~	- <b>+</b> 40℃	Unit
			$V_{DD}(V)$	Mın	Тур	Max	Mın	Max	
V <sub>OH</sub>	High-level output voltage Q <sub>A</sub> ~Q <sub>P</sub>		12	11.0			11.0		V
∨он	High-level output voltage QA - QB	$ I_0  < 1 \mu A$	18	17.0			17.0		V
V	High-level output voltage SQ <sub>P</sub>	VI=GND, VCC	12	V <sub>CC</sub> -0.05			V <sub>cc</sub> -0.05		V
V <sub>OH</sub>	riigii-ievei output voitage SQp		18	V <sub>cc</sub> -0.05			V <sub>cc</sub> -0.05		
v	Low-level output voltage Q <sub>A</sub> ~Q <sub>P</sub>		12			0.05		0.05	V
V <sub>OL</sub>	Low-level output voltage QA ~ QB	$ I_0  < 1 \mu A$	18			0.05		0.05	v
Vol	Low-level output voltage SQ <sub>P</sub>	V <sub>I</sub> =GND, V <sub>CC</sub>	12			0.05		0.05	V
VOL	Low-level output voltage SQF		18			0.05		0.05	· ·
		V <sub>OH</sub> =10.5V	12	-15			-15		
I <sub>OH</sub>	High-level output current Q <sub>A</sub> ~Q <sub>P</sub>	V <sub>OH</sub> =16.5V	18	-25			-25		mΑ
		VI=GND, VCC							
		V <sub>OH</sub> =V <sub>CC</sub> -1.0V	12	-0.16			-0.12		
Іон	High-level output current SQ <sub>P</sub>	V <sub>OH</sub> =V <sub>CC</sub> -1.0V	18	-0.16			-0.12		mA
		V <sub>I</sub> =GND, V <sub>CC</sub>							
		V <sub>OL</sub> =0.4V	12	0.22			0.18		
loL	Low-level output current Q <sub>A</sub> ~Q <sub>P</sub>	V <sub>OL</sub> =0.4V	18	0.22			0.18		mA
		V <sub>I</sub> =GND, V <sub>CC</sub>							
		V <sub>OL</sub> =0.4V	12	0.44			0.36		
loL	Low-level output current SQ <sub>P</sub>	V <sub>OL</sub> =0.4V	18	0. 44			0.36	1	mA
		V <sub>I</sub> =GND, V <sub>CC</sub>							
		V <sub>O</sub> =1.2V, 10.8V	12	0.80×V <sub>cc</sub>			0.80×V <sub>cc</sub>		
$V_{IH}$	High-level input voltage	V <sub>O</sub> =1.8V, 16.2V	18	0.80×V <sub>cc</sub>			0.80×V <sub>CC</sub>		V
		$ I_0  < 1 \mu A$					1		
		V <sub>O</sub> =1.2V, 10.8V	12			0.20XV <sub>CC</sub>		0.20XV <sub>cc</sub>	
$V_{IL}$	Low-level input voltage	V <sub>O</sub> =1.8V, 16.2V	18			0.20×V <sub>CC</sub>		0.20×V <sub>CC</sub>	V
		$ I_0  < 1 \mu A$					1		
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> =18V	18			0.3		1.0	μΑ
IIL	Low-level input current	V <sub>IL</sub> =0V	18			-0.3		-1.0	μΑ
l <sub>ozh</sub>	Off-state high-level output current	V <sub>O</sub> =18V	18			0.5		30	μΑ
lozL	Off-state low-level output current	V <sub>O</sub> =0V	18			-0.5		-30	μΑ
		W. OND W	12			60		100	
I <sub>DD</sub>	Static supply current	V <sub>I</sub> =GND, V <sub>CC</sub>	18			130		200	$\mu \mathbf{A}$




# SWITCHING CHARACTERISTICS ( $\tau_a=25$ °C, $\nu_{cc}=5$ V)

Symbol	Parameter	Test conditions			Limits		Unit
Syllibol	Farameter	rest conditions	$V_{DD}(V)$	Mın	Тур	Max	Ullit
fmax	Maximum repetitive frequency		12~18	1			MHz
			12			100	ns
t <sub>TLH</sub>	Low-to high-level and high-to low-level		18			100	115
	output transition time		12			150	ns
t <sub>THL</sub>			18			150	115
+			12			600	ns
t <sub>PLH</sub>	Low-to high-level and high-to low-level		18			600	113
t <sub>PHL</sub>	output propagation time (CK <sub>S</sub> -Q <sub>A</sub> ~Q <sub>P</sub> )		12			600	ns
PHL			18			600	113
t <sub>PLH</sub>			12			600	ns
PLH	Low-to high-level and high-to low-level		18			600	113
t <sub>PHL</sub>	output propagation time (CK <sub>S</sub> -SQ <sub>P</sub> )		12			600	ns
PHL		C <sub>L</sub> =50pF (Note 4)	18			600	113
t <sub>PLH</sub>		Se sopi (Note 1)	12		ļ	500	ns
·PLH	Low-to high-level and high-to low-level		18			500	
t <sub>PHL</sub>	output propagation time $(\overline{LE}-Q_A\sim Q_P)$		12			500	ns
PHL			18			500	113
t <sub>PHZ</sub>			12		1	500	ns
	High-level and low-level output		18			500	
t <sub>PLZ</sub>	disable time $(\overline{OE} - Q_A \sim Q_P)$		12		İ	500	ns
·PLZ			18			500	
t <sub>PZH</sub>			12			300	ns
·P4H	High-level and low-level output		18			300	
t <sub>PZL</sub>	enable time $(\overline{OE} - Q_A \sim Q_P)$		12			300	ns
			18			300	
Cı	Input capacitance					7.5	pF

# TIMING REQUIREMENTS (Ta=25°C, Vcc=5V)


Courted	Parameter	Test conditions		Limits			Unit
Symbol	Parameter .	l'est conditions	$V_{DD}(V)$	Mın	Тур	Max	Oille
t <sub>r</sub> , t <sub>f</sub>	CK <sub>S</sub> rise time and fall time		12~18			1.0	μs
t <sub>w</sub>	CK <sub>S</sub> , LE pulse width		12~18	200			ns
t <sub>su</sub>	A setup time with respect to CK <sub>S</sub>		12~18	200			ns
th	A hold time with respect to CK <sub>S</sub>		12~18	200			ns





Parameter	SW 1	SW 2
t <sub>PHZ</sub>	Open	Closed
t <sub>PLZ</sub>	Closed	Open
t <sub>PZH</sub>	Open	Closed
t <sub>PZL</sub>	Closed	Open

- (1) The pulse generator (PG) has the following characteristics (10% $\sim$ 90%) :  $t_f$ =20ns,  $t_f$ =20ns
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance


### **TIMING DIAGRAM**








# **APPLICATION EXAMPLE 1**



# **APPLICATION EXAMPLE 2**



When V <sub>DD</sub> =12V When V <sub>DD</sub> =18V	$I_0 = 15 \text{mA}$ $I_0 = 25 \text{mA}$ $(R_L = 592 \Omega)$
--	--

 $I_O = \frac{V_{OH} - V_F}{R_L}$ 

Where M66314

V <sub>DD</sub>	V <sub>OH</sub> (TYP)
12V	11.0V
18V	17.0V

LED(GL-9PR10)

l <sub>F</sub>	V <sub>F</sub>
15mA 25mA	2. 13V 2. 20V

# M66320P/FP

12-BIT SHIFT REGISTER WITH OUTPUT LATCH

#### DESCRIPTION

The M66320P/FP is an integrated circuit for a 12-bit serial-in parallel-out shift register with an output latch. The device can be used as a pre-driver to drive a printer head. Each output pin is capable of driving two LSTTLs.

Use of CMOS design allows the M66320P/FP to reduced power dissipation considerably compared to bipolar or Bi-CMOS products.


The M66320 can also be used as a serial-to-parallel data converter or for microcomputer peripheral equipment.


#### **FEATURES**

- Low power dissipation 100µW/package maximum (V<sub>CC</sub>=5V, T<sub>a</sub>=25°C, when input is open)
- Schmitt input (CK, LE)
- Wide operating temperature range T<sub>a</sub>=−40~85°C

#### **APPLICATION**

Pre-driver for printer head pins.





#### 12-BIT SHIFT REGISTER WITH OUTPUT LATCH

### **FUNCTION**

Use of a silicon-gate CMOS process allows the M66320 to maintain low power dissipation and high noise margin characteristics

Each bit of the shift register consists of a shift flip-flop and a latch connected to the output. Shift operation takes place when the clock input changes from low-to high-level. The serial data input S-IN is the data input of the first-stage shift register, and the data S-IN shifts the shift register when CK is applied. When the S-IN is high-level, the highlevel data shifts and, when the S-IN is low-level, the lowlevel data shifts.

The inverted data of the shift register is output to  $\overline{Q_1} \sim \overline{Q_{12}}$ . If the latch enable input LE is set to low-level, the contents of the shift register are latched. To expand the number of bits, use the serial data output SQ12 to which the content of the 12th-bit shift register is output. If the output enable input  $\overline{OE}$  is set to high-level,  $\overline{Q_1} \sim \overline{Q_{12}}$  becomes high-level. In this case, the content of the 12th-bit shift register is output to SQ<sub>12</sub>. The shift operation is not affected even if the OE changes.

#### FUNCTION TABLE (Note 1)

	Inp	outs			Parallel outputs							Serial output				
СК	LE	S-IN	OE	Q <sub>1</sub>	$\overline{Q}_2$	$\overline{\overline{Q}}_3$	Q₄	Q <sub>5</sub>	$\overline{Q}_6$	Q <sub>7</sub>	Q <sub>8</sub>	$\overline{Q}_{9}$	Q <sub>10</sub>	Q <sub>11</sub>	$\overline{Q}_{12}$	SQ <sub>12</sub>
1	Н	Н	L	L	$\overline{Q}_1^0$	$\overline{Q}_2^0$	$\overline{Q}_3{}^0$	Q <sub>4</sub> o	$\overline{Q}_{5}^{0}$	$\overline{Q}_6^0$	$\overline{Q}_7^0$	$\overline{Q}_8^0$	$\overline{Q}_9^0$	Q <sub>10</sub> 0	Q <sub>11</sub> 0	q11 <sup>0</sup>
1	Н	L	L	Н	Q <sub>1</sub> °	$\overline{Q}_2^0$	$\overline{Q}_3^0$	$\overline{Q}_4^0$	$\overline{Q}_5^0$	$\overline{Q}_6^0$	$\overline{Q}_7^0$	$\overline{Q}_8^0$	$\overline{Q}_9^0$	Q <sub>10</sub> 0	Q <sub>11</sub> 0	q110
Х	L	х	L	Q <sub>1</sub> <sup>0</sup>	$\overline{Q}_2^0$	$\overline{Q_3}^0$	Q <sub>4</sub> °	Q <sub>5</sub> 0	Q <sub>6</sub> o	Q <sub>7</sub> 0	Q <sub>8</sub> o	$\overline{Q}_9^0$	Q <sub>10</sub> 0	Q <sub>11</sub> 0	Q <sub>12</sub> 0	q <sub>12</sub>
Х	X	Х	Н	Н	Н	Н	Н	Н	Н	н	Н	Н	Н	Н	Н	q <sub>12</sub>

Note 1:  $\frac{1}{\overline{Q}^0}$ : Change from low-to high-level  $\overline{Q}^0$ : Output state  $\overline{Q}$  before clock input changed

X : Irrevant

: The content of shift register before clock changed

q : The content of shift register

#### ABSOLUTE MAXIMUM RATINGS (Ta=-40~+85°C, unless otherwise noted)

Symbol		Parameter	Conditions	Ratings	Unit	
V <sub>cc</sub>	Supply volta	age		-0.5~+7.0	V	
Vı	Input voltag	е		-0.5~V <sub>cc</sub> +0.5	V	
Vo	Output volta	nge		-0.5~V <sub>cc</sub> +0.5	V	
			V <sub>1</sub> <0V	-20		
I <sub>IK</sub>	input protec	ction diode current	V <sub>I</sub> >V <sub>CC</sub>	20	mA	
	0.1-1	and a second	V <sub>0</sub> <0V	-20		
lok	Output para	sitic diode current	V <sub>o</sub> >V <sub>cc</sub>	20	mA	
lo	Output current	$\overline{Q}_1 \sim \overline{Q}_{12}$ , $SQ_{12}$		±3	mA	
Icc	Supply/GNI	D current	V <sub>CC</sub> , GND	±20	mA	
Pd	Power dissi	pation	(Note 2)	500	mW	
Tstg	Storage ten	nperature range		<del>-65~+150</del>	°C	

Note 2: For M66320FP, a derating of 7mW/°C should be made when Ta≥75°C

### **RECOMMENDED OPERATING CONDITIONS** $(T_a = -40 \sim +85^{\circ}C)$

Symbol	Description		Limits					
	Parameter	Min	Тур	Max	Unit			
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	٧			
Vı	Input voltage	0		V <sub>CC</sub>	٧			
Vo	Output voltage	0		V <sub>CC</sub>	. V			
Topr	Operating temprature range	-40		+85	°C			
t <sub>r</sub> , t <sub>f</sub>	Input rise time, fall time S-IN, OE	0		500	ns			

# 12-BIT SHIFT REGISTER WITH OUTPUT LATCH

# **ELECTRICAL CHARACTERISTICS** (V<sub>cc</sub>=4.5V~5.5V, unless otherwise noted)

Symbol	Parameter	Test condition	Test conditions		T <sub>a</sub> =25℃		Ta=-40	~+85℃	Unit
				Min	Тур	Max	Mın	Max	
.,	High-level input voltage	V <sub>o</sub> =0.1V, V <sub>cc</sub> -0.1V		0.70×V <sub>CC</sub>			0.70×V <sub>CC</sub>		V
V <sub>IH</sub>	S-IN, OE	$ I_0  = 20\mu A$		0. /0 × V <sub>CC</sub>			0. /U X V <sub>CC</sub>		V
V <sub>IL</sub> '	Low-level input voltage	V <sub>o</sub> =0.1V, V <sub>cc</sub> -0.1V				0.20		0.30×V <sub>CC</sub>	V
VIL.	S-IN, OE	$ I_0  = 20 \mu A$		i		0.30×V <sub>cc</sub>		0.30 × VCC	· '
	Positive threshold voltage	V <sub>O</sub> =0.1V, V <sub>CC</sub> -0.1V		0.25		0.000	0.25377	0.0004	v
V <sub>T</sub> +	CK, LE	$ I_0  = 20\mu A$		0.35×V <sub>cc</sub>		0.6×V <sub>CC</sub>	0.35×V <sub>cc</sub>	0.8×V <sub>CC</sub>	٧ ١
	Negative threshold voltage	V <sub>o</sub> =0.1V, V <sub>cc</sub> -0.1V		0.2×V <sub>CC</sub>		0.65×V <sub>CC</sub>	0.277	O CEVV	v
V <sub>T</sub> -	CK, LE	$ I_0  = 20\mu A$		0.2×V <sub>CC</sub>	0.05	0.65 V <sub>CC</sub>	0.2AVCC	0.00 × VCC	٧
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	High-level output voltage	$V_i = V_{T+}, V_{T-}$	$I_{OH} = -20\mu A$	V <sub>cc</sub> -0.1			V <sub>cc</sub> -0.1		V
<b>V</b> OH	$\overline{Q_1} \sim \overline{Q_{12}}$ , $SQ_{12}$	V <sub>CC</sub> =4.5V	I <sub>OH</sub> =-1.0mA	4. 1			4.0		٧
	Low-level output voltage	$V_i = V_{T+}, V_{T-}$	I <sub>OL</sub> =20μA			0.1		0.1	V
VOL	$\overline{Q_1} \sim \overline{Q_{12}}$ , $SQ_{12}$	V <sub>CC</sub> =4.5V	$I_{OL}=1.0mA$			0.4		0.5	V
V <sub>T</sub> - V <sub>OH</sub> V <sub>OL</sub> I <sub>CC</sub>	Static supply current	When input is open, V <sub>CC</sub> =5.	When input is open, V <sub>CC</sub> =5.5V			20.0		200.0	μΑ
'cc	Static supply current	V <sub>I</sub> =V <sub>CC</sub> , GND, V <sub>CC</sub> =5.5V			1.5		2.2	mA	


### **SWITCHING CHARACTERISTICS** (V<sub>cc</sub>=5V)

Symbol	Parameter	Test conditions		Ta=25℃		Ta=-40	)~+85℃	Unit
		1	Min	Тур	Max	Min	Max	1
fmax	Maximum repetitive frequency		3			2.5		MHz
t <sub>PLH</sub>	Low-to high-level and high-to low-level				300		400	ns
t <sub>PHL</sub>	output propagation time from CK to SQ <sub>12</sub>				300		400	ns
t <sub>PLH</sub>	Low-to high-level and high-to low-level	C <sub>L</sub> =15pF			300		400	ns
t <sub>PHL</sub>	output propagation time from CK to $\overline{Q}_1 \sim \overline{Q}_{12}$	(Note 3)			300		400	ns
t <sub>PLH</sub>	Low-to high-level and high-to low-level	(Note 3)			300		400	ns
t <sub>PHL</sub>	output propagation time from $\overline{OE}$ to $\overline{Q}_1 \sim \overline{Q}_{12}$				300		400	ns
t <sub>PLH</sub>	Low-to high-level and high-to low-level				300		400	ns
t <sub>PHL</sub>	output propagation time from $\overline{LE}$ to $\overline{Q}_1{\sim}\overline{Q}_{12}$				300		400	ns

# TIMING REQUIREMENTS (Vcc=5V)

	Parameter							
Symbol		Test conditions		τ <sub>a</sub> =25℃		Ta=-40~+85℃		Unit
			Mın	Тур	Max	Mın	Max	
t <sub>w</sub>	CK pulse width		160			200		ns
t <sub>su</sub>	S-IN setup time with respect to CK		80			100		ns
th	S-IN hold time with respect to CK		80			100		ns

Note 3: Test circuit





- (1) The pulse generator (PG) has the following characteristics (10%~90%) :  $t_f$ =6ns,  $t_f$ =6ns
- (2) The capacitance  $C_{\mathsf{L}}$  includes stray wiring capacitance and the probe input capacitance





# 12-BIT SHIFT REGISTER WITH OUTPUT LATCH

# **TIMING DIAGRAM**









# MITSUBISHI (DIGITAL ASSP)

# M66330SP/FP

#### BAND COMPRESSION AND EXPANSION CONTROLLER

#### **DESCRIPTION**

M66330SP/FP is a high speed CODEC (Coder and Decoder) LSI that encodes image data to MH or MR data and decodes MH or MR data to image data under control of system MPU (Micro Processor Unit).

Operating modes, coding and decoding method (MH, MR or MMR), pixels per each line and image data processing can be set by commands from system MPU.


For high speed operation, M66330 includes 3 line memories of 2048-bit and MR mode detection circuit as well as serial bus for image data input and output.

#### **FEATURES**

- Various operating mode
  - · G2 data transmission/receive mode
  - G3 data transmission/receive mode (MH/MR/MMR)
  - G2 data to G3 data conversion mode
  - · G3 data to G2 data conversion mode
  - Copying mode
- Image data processing function
  - Selectable pixels per line: 2048 bit (max)
  - Image data reduction (B4 size to A4 size)
  - · Journal output
  - · Header line output indicating transmitter
  - · Received stamp output
- High-speed operation
  - · Serial bus for image data input/output
  - · 3 line memories of 2048-bit included
  - · Run length detection circuit for MH coding
  - MR mode detection circuit for MR coding
  - · Control terminals for external DMA controller

#### **APPLICATION**

Facsimile





#### BAND COMPRESSION AND EXPANSION CONTROLLER UNDER DEVELOPMENT

#### **FUNCTION**

 Pixels per line and reduction of image data can be selected.

Pixel 2048-bit max. (Equivalent to 8 pel/mm on B4 paper)


Reduction B4→A4

- (2) The following operating modes can be set by MPU command.
  - Copy mode
  - G3→G2 conversion mode
  - G2→G3 conversion mode
  - G3 receiving mode
  - G2 receiving mode
  - G3 transmission mode
  - G3 transmission mode

Continuous conversions of  $G3 \rightarrow G2$  and  $G2 \rightarrow G3$  will result in G3 to G3 conversion. (Code method, paper size)

(3) The operation of this controller and the MPU in G3 code/decode processing (MH and MR methods) is shown in the following table.


Method	Process	Controller	MPU
		Generates black and white	Encodes black and white
ł		run length data from the	run length data from the
	Coding	ımage data from the read	controller to MH code and
}		sensor and sends it to the	sends it to the modem
МН		MPU	
WIT		Generates image data	Converts the MH codes
		from the black and while	from the modem into black
-	Decoding	run length data from the	and while run length data
1		MPU and outputs it to the	and sends it to the con-
		recording unit	troller
1		Finds the MR mode of the	Encodes MR mode from
1		ımage data from the read	the controller to MR code
	Coding	sensor and sends it to the	and sends it to the modem.
	Coding	MPU. Also sends run	
		length data in the horizon-	
MB		tal mode	
''''	1	Generates the image data	Converts MR codes from
ĺ		from the MR mode from	the modem into MR mode
	Decoding	the MPU and outputs it to	and sends it to the con-
		the recording unit	troller



MITSUBISHI < DIGITAL

M66330SP/

FP



# MITSUBISHI (DIGITAL ASSP) M66510P/FP

#### R-TYPE LASER DIODE DRIVER

#### DESCRIPTION

The M66510P/FP is an integrated circuit to drive a semiconductor laser diode (Mitsubishi R-type laser), whose cathode is connected to the stem. The laser drive current is set by applying the externally rated voltage. The laser can be driven by a maximum 120mA current. The device operates with a single 5V power supply. The laser drive current can be switched at 20Mbit/s.

#### **FEATURES**

- Cathode-stem type semiconductor laser diode drive.
- Laser current cut-off pin.
- Comparator output for a laser power monitoring. (TTL level)
- Analog output for a laser power monitoring.
- High-speed switching. (20Mbit/s)
- High drive current. (120mA max)
- Single 5V power supply.

#### APPLICATION

Laser beam printer.

#### **FUNCTION**

The M66510P/FP is a semiconductor laser diode driver to drive a cathode-stem type semiconductor laser (Mitsubishi R-type laser). Use of R-type laser makes fixing the laser directly to the equipment easy and improves the heat radiation effect.


The M66510P/FP drives a laser with the rated current according to the external voltage. Two independent current setting inputs enable accurate drive current setting.

To detect the operating laser output power, the monitor diode's current is converted to the differential voltage by an externally connected resistor and is output as an analog voltage value. The compared result with the internal reference voltage is output as TTL-level.

The M66510P/FP is optimal for APC (Auto Power Control) systems in semiconductor lasers that use microcomputers. (See Application Example.)


The laser current cut-off pin prevents excess current applied to the laser at power-on.

The specifications are subject to change without notice






#### R-TYPE LASER DIODE DRIVER







## CURRENT SETTING INPUT VOLTAGE VS LASER CURRENT



CURRENT SETTING INPUT VOLTAGE  $V_{L1}$ ,  $V_{L2}$  (V)

#### **OPERATING WAVEFORM**






# M66510P/FP

# R-TYPE LASER DIODE DRIVER

#### APPLICATION EXAMPLE



# MITSUBISHI (DIGITAL ASSP) M66700P

#### DUAL HIGH-SPEED CCD CLOCK DRIVER

#### **DESCRIPTION**

The M66700P is a semiconductor integrated circuit for high-speed driving of transfer clock of a CCD linear image sensor used for facsimiles or copying machines. TTL-level input enables direct drive in the IC of TTL system.

#### **FEATURES**


- Output amplitude · · · · · · 12V
- High-speed rise/fall waveform

 $t_r = t_f = 33 \text{ns} (typ.) C_L = 1000 pF$ 

- High output high-level voltage ········· (V<sub>CC</sub>−1)V (min.)
- Direct drive is possible by TTL-level input.

#### **APPLICATION**

CCD image sensor driver for facsimiles, image scanners and copying machines



#### **ABSOLUTE MAXIMUM RATINGS** ( $T_a=0\sim70^{\circ}$ C, unless otherwise noted )

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.5~+15	V
Vı	Input voltage		-0.5~+15	V
Vo	Output voltage	When the output is high-level	Vcc	V
Pd	Power dissipation (Note 1)	Ta=25℃	950	mW
Tstg	Storage temperature range		<del>-65~+150</del>	°C

Note 1. Derating of 7.7mW/°C should be made at  $T_a \ge 25$ °C

#### RECOMMENDED OPERATING CONDITIONS (Ta=0~70°C, unless otherwise noted )

Symbol	Parameter		Limits		
	Farameter		Nom	Max	Unit
Vcc	Supply voltage	10.8	12.0	13.2	V
VIH	High-level input voltage	2.0			V
VIL	Low-level input voltage			0.8	V
Topr	Operating temperature range	0		70	°C

#### **ELECTRICAL CHARACTERISTICS** ( $V_{cc} = 12V \pm 10\%$ , $T_a = 0 \sim 70^{\circ}C$ , unless otherwise noted )

Symbol			Limits			
	Parameter	Test conditions	Min	Typ(*)	Max	Unit
VIH	High-level input voltage		2.0			V
VIL	Low-level input voltage				0.8	V
V <sub>IC</sub>	Input clamp voltage	I <sub>IC</sub> =-18mA		-0.82	-1.5	V
VoH	High-level output voltage	$V_1 = 0.4V$ , $I_{OH} = -1 \text{mA}$	V <sub>cc</sub> -1	11.3		٧
VoL	Low-level output voltage	$V_1 = 2.0V$ , $I_{OL} = +1mA$		0.23	0.5	V
l <sub>iH</sub>	High-level input current	V <sub>1</sub> =5.5V	ł	<1	100	μΑ
l <sub>1</sub> L	Low-level input current	V <sub>CC</sub> =12V, V <sub>1</sub> =0.4V		-0.13	-0.4	mA
Іссн	High-level supply current	V <sub>CC</sub> =12V, V <sub>I</sub> =0.0V		2.2	5	mA
ICCL	Low-level supply current	V <sub>CC</sub> =12V, V <sub>I</sub> =4.5V		29.2	38	mA

(\*)All typical values are at  $V_{CC}=12V$ ,  $T_a=25^{\circ}C$ 


#### **DUAL HIGH-SPEED CCD CLOCK DRIVER**

#### **SWITCHING CHARACTERISTICS** (V<sub>CC</sub>=12V, T<sub>a</sub>=25°C, unless otherwise noted.)

Ownthal Branch		T1		Limits		
Symbol Parameter	Test conditions	Mın	Typ (*)	Max	Unit	
ton	Turn-on time	V <sub>CC</sub> =12V		7	30	ns
toff	Turn-off time	$R_D = 10\Omega$ (Note 2)		10	30	ns
t <sub>r</sub>	Rise time	C <sub>L</sub> =1000pF		34	50	ns
te	Fall time	See test diagram		32	50	ns

Note 2. If the M66700P is operated at high speed, overshooting or undershooting may occur. To reduce them, connect a dumping resistor of R<sub>D</sub>=10~  $30\Omega$  to the output.

#### **TEST CIRCUIT**




The output conditions of PG (pulse generator) are as follows: t<sub>r</sub>≤6ns

Rise time

t<sub>f</sub>≤6ns Repetitive frequency PRR=1MHz tw=500ns Pulse width


 $V_{P} = 3V_{P-P}$ Pulse amplitude




Voltage waveform

#### TYPICAL CHARACTERISTICS

#### I/O TRANSMISSION CHARACTERISTICS






SUPPLY VOLTAGE Vcc (V)



<sup>( \* )</sup>All typical values are at  $V_{CC}=12V$ ,  $T_a=25^{\circ}C$ 


#### **DUAL HIGH-SPEED CCD CLOCK DRIVER**

#### HIGH-LEVEL OUTPUT VOLTAGE VS HIGH-LEVEL OUTPUT CURRENT




HIGH-LEVEL OUTPUT CURRENT IOH (MA)

#### LOW-LEVEL OUTPUT VOLTAGE VS LOW-LEVEL OUTPUT CURRENT




LOW-LEVEL OUTPUT CURRENT IOL (mA)

# TURN-ON TIME VS AMBIENT TEMPERATURE




AMBIENT TEMPERATURE T<sub>a</sub> ( $^{\circ}$ C)

#### TURN-OFF TIME VS AMBIENT TEMPERATURE




AMBIENT TEMPERATURE Ta (℃)

#### RISE TIME VS AMBIENT TEMPERATURE




#### FALL TIME VS AMBIENT TEMPERATURE




AMBIENT TEMPERATURE Ta (℃)

# SUPPLY CURRENT VS OPERATING FREQUENCY



OPERATING FREQUENCY (MHz)

#### APPLICATION EXAMPLE





#### DESCRIPTION

The M66705P/FP is a semiconductor integrated circuit for high-speed driving of transfer clock of a CCD linear image sensor used for facsimiles or copying machines. TTL-level input enables direct drive in the IC of TTL system.

#### **FEATURES**


- Output amplitude ······12V

 $t_r = t_f = 33 \text{ns} (typ.) C_L = 1000 pF$ 

- High output high-level voltage ········· (V<sub>CC</sub>-1)V (min.)
- Low output low-level voltage ···············0.5V (max.)
- Direct drive is possible by TTL-level input.

#### **APPLICATION**

CCD image sensor driving for facsimiles, image scanners and copying machines



#### **ABSOLUTE MAXIMUM RATINGS** ( $\tau_a=0\sim70^{\circ}$ C, unless otherwise noted )

			•		
Symbol	Parameter		Conditions	Ratings	Unit
Vcc	Supply voltage			-0.5~+15	V
Vı	Input voltage			-0.5~+15	V
Vo	Output voltage	When the	output is high-level	V <sub>CC</sub>	V
D .	Development (Nat. 1)	DIP	Ta=25℃	1100	
Pd Power dissipation (Note	Power dissipation (Note 1)	SOP	Ta=25℃	640	mW
T <sub>sta</sub>	Storage temperature range			<del>-65~+150</del>	°C

Note 1. Derating should be made according to the attached thermal derating characteristics at  $T_a \ge 25^{\circ}C$ 

#### RECOMMENDED OPERATING CONDITIONS (Ta=0~70°C, unless otherwise noted.)

Symbol	Parameter		Limits		
	Parameter	Min	Nom	Max	Unit
Vcc	Supply voltage	10.8	12.0	13.2	V
VIH	High-level input voltage	2.0			V
VIL	Low-level input voltage			0.8	V
Topr	Operating temperature range	0		70	Ĉ

#### **ELECTRICAL** CHARACTERISTICS ( $v_{cc} = 12V \pm 10\%$ , $T_a = 0 \sim 70^{\circ}C$ , unless otherwise noted )

0	December	Taskasaddasa	Limits			
Symbol	Parameter	Test conditions	Mın.	Typ(*)	Max	Unit
V <sub>IH</sub>	High-level input voltage		2.0			٧
VIL	Low-level input voltage				0.8	<b>&gt;</b>
V <sub>IC</sub>	Input clamp voltage	I <sub>IC</sub> =-18mA		-0.82	-1.5	٧
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> =0.4V, I <sub>OH</sub> =-1mA	V <sub>cc</sub> -1	11.3		V
VoL	Low-level output voltage	$V_1 = 2.0V$ , $I_{OL} = +1 mA$		0.23	0.5	V
կн	High-level input current	V <sub>1</sub> =5.5V		<1	100	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> =12V, V <sub>I</sub> =0.4V		-0.13	-0.4	mA
Іссн	High-level supply current	V <sub>CC</sub> =12V, V <sub>I</sub> =0.0V		4.4	6	mA
lock	Low-level supply current	V <sub>CC</sub> =12V, V <sub>I</sub> =4.5V		58.5	75	mA

<sup>( \* )</sup>All typical values are at  $V_{CC}=12V$ ,  $T_a=25^{\circ}C$ 





#### **SWITCHING CHARACTERISTICS** ( $V_{cc}=12V$ , $T_a=25^{\circ}C$ , unless otherwise noted )

Oh ad	Description	T-stditions	Limits			
Symbol	Parameter	Test conditions	Min.	Typ.(*)	Max	Unit
ton	Turn-on time	V <sub>CC</sub> =12V		7	30	ns
toff	Turn-off time	R <sub>D</sub> =10Ω (Note 2)		10	30	ns
tr	Rise time	C <sub>L</sub> =1000pF		34	50	ns
tf	Fall time	See test diagram		32	50	ns

Note 2. If the M66705 is operated at high speed, overshooting or undershooting may occur. To reduce them, connect a dumping resistor of  $R_D=10\sim30$   $\Omega$  to the output.

#### **TEST CIRCUIT**





The output conditions of PG (pulse generator) are as follows:

Rise time

t<sub>r</sub>≦6ns

Fall time


t<sub>f</sub>≤6ns


Repetitive frequency

PRR=1MHz

Pulse width Pulse amplitude t<sub>W</sub>=500ns V<sub>P</sub>=3V<sub>P-P</sub>


#### TYPICAL CHARACTERISTICS









<sup>( \* )</sup>All typical values are at V<sub>CC</sub>=12V, T<sub>a</sub>=25℃.




#### LOW-LEVEL OUTPUT VOLTAGE VS LOW-LEVEL OUTPUT CURRENT



TURN-OFF TIME VS AMBIENT TEMPERATURE




#### HIGH-LEVEL OUTPUT VOLTAGE VS HIGH-LEVEL OUTPUT CURRENT




HIGH-LEVEL OUTPUT CURRENT IOH (MA)

# TURN-ON TIME VS AMBIENT TEMPERATURE




AMBIENT TEMPERATURE Ta (℃)


#### RISE TIME VS AMBIENT TEMPERATURE




AMBIENT TEMPERATURE Ta (℃)







#### **APPLICATION EXAMPLE**



# LINE INTERFACE IC

5



# **M5A26LS29P**

#### QUADRUPLE 3-STATE SINGLE ENDED LINE DRIVER

#### **DESCRIPTION**

The M5A26LS29P is a semiconductor integrated circuit containing 4 line drivers for use with unbalanced digital data transmission, which meets EIA Standards RS-423-A.

#### **FEATURES**

- Output characteristics meet EIA Standards RS-423-A
- · Each driver has slew rate control input
- Capable of driving large output capacitive load
- Limitting circuit for short-circuit output current is provided
- 3-state outputs
- Input characteristics are compatible with TTL circuits

#### APPLICATION


For use as a data transmission interface in digital equipment

#### **FUNCTIONAL DESCRIPTION**

Input A has the equivalent electrical characteristics, capable of direct drive with integrated circuits of TTL system. Output control input  $\overline{OC}$  is common to all 4 drivers.

Slew rate control input SR is provided for each output and slew rate can be controlled by varying external capacitance connected between SR and output Y. Refer to the specifications. The slew rate is controlled based on transmisson line length and transmisson speed. Controling slew rate reduces crosstalk to other receivers connected to the line.

Y has source current of -60mA (typ) and sink current of 60mA (typ), capable of driving transmission line and large capacitive load. Positive power supply  $V_{\text{CC}}$  and negative power supply  $V_{\text{EE}}$  are used and Y changes symmetrically to the ground potential. When  $\overline{\text{OC}}\text{="H"}$  or power is off, Y is in a high-impedance state in the range of -10V to +10V and results in less loading of the bus line.



This integrated circuit is suitable for data transmission interface in digital equipment and the output characteristics meet EIA Standards RS-423-A. Refer to Table 1. The M5A26LS32AP is availabe as a receiver which meets this standard. The transmission form is unbalanced type. Refer to TYPICAL APPLICATION.

#### FUNCTION TABLE (Note 1)

Α	oc	Y
L	L	L
н	L	Н
Х	Н	Z


Note 1: X:irrelevant

Z:high-impedance

Table 1 Eia standards RS-423-A

	Parameter	RS-423-A	M5A26LS29P Corresponding parameters (symbol)
LO I	Transmission form	Unbalanced	Output Y
Common	Maximum transmission distance	1200m	
ပိ	Maximum transmission speed	100Kbit/s	S <sub>rc</sub>
	Maximum output voltage (no load)	±6 V	$V_0, \overline{V_0}$
,er	Minimum output voltage (loaded)	±3.6V	$V_T$ , $\overline{V_T}$
Driver	Minimum output resistance (power off)	100μA(-6 V <v<sub>0&lt;+6 V)</v<sub>	l <sub>x+</sub> , l <sub>x-</sub>
	Maximum short-circuit output current	±150mA	I <sub>S+</sub> , I <sub>S-</sub>
	Slew rate	Controllable	S <sub>rc</sub>
èr	Input resistance	≥ 4 kΩ	
Receiver	Maximum input threshold	−0.2~+0.2V	
B <sub>e</sub>	Maximum input voltage	-12~+12V	





#### **ABSOLUTE MAXIMUM RATINGS** $(T_a = -20 \sim +75^{\circ}C)$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Positive supply voltage		0~+7	٧
VEE	Negative supply voltage		0~-7	٧
Vı	Input voltage		-0.5~+15	V
Vo	Output voltage	When power supply is off	-15~+15	V
Pd	Power dissipation	T <sub>a</sub> =25°C (Note 2)	600	mW
Tstg	Storage temperature range		<del>-65∼+150</del>	°C

Note 2: Derate as 9mW/°C when  $T_a{\ge}40^\circ\!\text{C}$ 

### RECOMMENDED OPERATING CONDITIONS

Symbol	Dono		Unit		
	Parameter	Mın	Тур	Max	Unit
Vcc	Positive power supply	4. 75	5	5. 25	٧
VEE	Negative power supply	-4.75	<b>-</b> 5	-5.25	٧
V <sub>I</sub>	Input voltage	0		5.5	V
Vo Output voltage (power off)		-10		+10	٧
Topr Operating free-air ambient temperature range		-20		+75	Ĉ



## $\textbf{ELECTRICAL} \quad \textbf{CHARACTERISTICS} \; (v_{cc} = 5 \text{V} \pm 5 \text{\%}, \, v_{ee} = -5 \text{V} \pm 5 \text{\%}, \, r_{a} = -20 \text{$\sim$} + 75 \text{°C}, \, \text{unless otherwise noted})$

Cumbal	Parameter	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					
Symbol	Parameter	lest conditions		Mın	Typ*	Max	Unit
Vo	Output voltage	B	V <sub>I</sub> =2. 4V	3.9(Note 3)	4. 4	6.0	٧
Vo	Output voltage	H <sub>L</sub> =∞	V <sub>1</sub> =0.4V	-3.9(Note 4)	-4.4	-6.0	V
V <sub>T</sub>	Out at well as	D - 450.0	V <sub>1</sub> =2.4V	3.6	4. 1		٧
V <sub>T</sub>	Output voltage	H <sub>L</sub> =45011	V <sub>1</sub> =0.4V	-3.6	-4.1		٧
$ V_T  -  \overline{V}_T $	Output unbalance	$ V_{CC}  =  V_{EE} , R_L = 450 \Omega$			0.02	0.4	٧
l <sub>x+</sub>	Output leak current (power off)	V -V -0V	V <sub>0</sub> =10V		2.0	100	μA
l <sub>x</sub> _	Output leak current (power on)	VCC-VEE-UV	V <sub>o</sub> =-10V		-2.0	-100	$\mu A^{\gamma}$
ls+	Shart amarit autant arrant	V <sub>i</sub> =2.4V	V <sub>I</sub> =2.4V		-60	-150	mA >
I <sub>s</sub> _	Short-circuit output current	V <sub>0</sub> = 0 V	V <sub>I</sub> =0.4V		60	150	mA
Islew	Slew-control current	V <sub>SLEW</sub> =V <sub>EE</sub> +0.9V			±110		$\mu$ A
Icc	Positive supply current	V <sub>I</sub> =0.4V, R <sub>L</sub> =∞			18	30	mA
IEE	Negative supply current	V <sub>i</sub> =0.4V, R <sub>L</sub> =∞			-10	-22	mA
	Off state output oursent	V <sub>CC</sub> =5. 25V	V <sub>O</sub> =10V		2.0	100	
lo	Off-state output current	V <sub>EE</sub> =-5. 25V	V <sub>0</sub> =−10V		-2.0	-100	$\mu$ A
V <sub>IH</sub>	High-level input voltage			2.0			_ v
V <sub>IL</sub>	Low level input voltage					0.8	٧
	The total and surrent	V <sub>i</sub> =2.4V			, 1.0	40	
Ιн	High-level input current	V <sub>1</sub> ≤15V			10	100	μΑ
l <sub>IL</sub>	Low-level input current	V <sub>I</sub> =0.4V			-30	-200	μΑ
Vik	Input clamp voltage	I <sub>IK</sub> =-12mA				-1.5	٧

\*: All typical values are at V<sub>CC</sub>=5V, V<sub>EE</sub>=-5V, T<sub>a</sub>=25°C, with maximum load

Note 3: 4.0V minimum for  $T_a=0~75^{\circ}$ C


4: -4.0V minimum for  $T_a=0\sim75$ °C

# $\textbf{SWITCHING} \quad \textbf{CHARACTERISTICS} \,\, (\text{V}_{\text{cc}} = 5\text{V}, \, \text{V}_{\text{EE}} = -5\text{V}, \, \text{T}_{a} = 25\text{°C}, \, \text{unless otherwise noted})$

Symbol	Parameter	Tost sand	ttono		Limits		
	- arameter	Test cond	Test conditions		Тур	Max	Unit
t <sub>TLH</sub>		$R_L=450\Omega$ , $C_L=500pF$	C <sub>C</sub> =50pF		3.0		μs
'ILFI	Low-to-high level, high-to-low level output	(Note 5)	$C_C = 0 pF$		150	300	ns
t <sub>THL</sub>		$R_L=450\Omega$ , $C_L=500pF$	C <sub>C</sub> =50pF		3.0		μs
THE		(Note 5)	$C_C = 0 pF$		130	300	ns
Src	Slew rate coefficient	$R_L=450\Omega$ , $C_L=500$ pF (Note 5)	(Note 6)		0.06		μs/pF
t <sub>PLZ</sub>	Output disable time from low level	B =4500 C =500-5			60	300	ns
t <sub>PHZ</sub>	Output disable time from high level	$R_L = 450 \Omega$ , $C_L = 500 pF$			80	350	ns
t <sub>PZL</sub>	Output enable time to low level	$C_c = 0 \text{ pF}$			180	350	ns
t <sub>PZH</sub>	Qutput enable time to high level	(Note 5)			120	300	ns


Note 6: Slew rate coefficient=transition time  $(t_{TLH}, t_{THL})$ /external capacitance  $(C_C)$ 


Note 5: Test circuit




- (1) The pulse generator (PG) has the following characteristics : PRR=25KHz,  $t_f{\le}10ns,\,t_f{\le}10ns,\,Z_O{=}50\,\Omega$
- (2) C<sub>L</sub> includes probe and jig capacitance

#### **TIMING DIAGRAM**






#### TYPICAL APPLICATION




### TYPICAL CHARACTERISTICS


TRANSITION TIME VS EXTERNAL CAPACITANCE





EXTERNAL CAPACITANCE Cc(pF)


#### TYPICAL CHARACTERISTICS














# M5A26LS31P/FP

#### QUADRUPLE DIFFERENTIAL LINE DRIVER

#### DESCRIPTION

The M5A26LS31P/FP is a semiconductor integrated circuit containing 4 line drivers for use with balanced digital data transmission, which meet EIA Standards RS-422-A.

#### **FEATURES**

- Output characteristics meet EIA Standards RS-422-A
- Connection of a termination resistor of 100  $\Omega$  between complementary outputs is possible
- High output impedance in power-off conditions
- Limitting circuit for short-circuit output current is provided
- Input characteristics are compatible with TTL circuits
- Output control input is provided (OC, OC)
- Operates from single 5V power supply

#### **APPLICATION**

For use as a data transmission interface in digital equipment

#### **FUNCTIONAL DESCRIPTION**

Input A can be driven directly with TTL circuits.

Output control inputs OC,  $\overline{OC}$ , are common to all 4 drivers. Outputs Y and Z are complementary, where Y is non-inverted output, and Z inverted output. The sink current is 20mA, the source current is -20mA. Impedance matching can be made by connecting termination resistors to the transmission line whose characteristic impedance is  $100\,\Omega$ . When OC=low-level, and  $\overline{OC}$ =high-level, Y and Z are set to be in high-impedance state resulting in less loading of the bus line.

This integrated circuit is suitable for data transmission interface in digital equipment and the output characteristics meet EIA Standards RS-422-A. Refer to Table 1. The M5A26LS32AP/AFP is available as a receiver which meets this Standard. The transmission mode is of balanced. Refer to TYPICAL APPLICATION.

#### PIN CONFIGURATION (TOP VIEW) $\mathbf{v}_{cc}$ 15 - 4A INPUT 14 + 4Y OUTPUTS OUTPUT-CONTROL INPUT 4 13 → 4Z OUTPUT-CONTROL ⊢ oc OUTPUTS OUTPUTS INPUT 2A 9 INPUT GND 3A OUTLINE 16P4

#### FUNCTION TABLE (Note1)


Α	ОС	<u>oc</u>	Y	Z
Н	Н	X	Н	L
L	н	X	L	н
Н	X	L	н	L
L	X	L	L	н
X	L	H	Z	Z

Note 1 : Z : high-impedance X : irrelevant

#### Table 1 Eia standards RS-422-A

	Parameter	RS-422-A	M5A26LS31P Corresponding parameters (Symbol)
uo	Transmission form	Balanced	Output Y, Z
иошшо	Maximum transmission distance	1200m	
ŏ	Maximum transmission speed	10Mbit/s	I <sub>OH</sub> , I <sub>OL</sub>
	Maximum output voltage (no load)	6V (Between outputs)	With $V_{\text{CC}}$ =5 $\text{V}\pm5\%$ , the voltage between outputs never becomes greater than 6V.
Driver	Minimum output voltage (loaded)	2V (Between outputs)	V <sub>OH</sub> , V <sub>OL</sub>
á	Minimum output resistance (power off)	100μA(-0.25V <v<sub>0&lt;+6 V)</v<sub>	l <sub>x+</sub> , l <sub>x-</sub>
1	Maximum short-circuit output current	±150mA	los
	Slew rate	No need to control	
Je ,	Input resistance	≥ 4 kΩ	
Receiver	Maximum input threshold	−0. 2~+0. 2V	
Re	Maximum input voltage	−12~+12V	





#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter		Conditions	Ratings	Unit
V <sub>cc</sub>	Supply voltage			<b>−0.5~+7</b>	V
Vı	Input voltage			-0.5~+7	V
Vo	Output voltage		When output is in high-impedance state	-0.5~+5.5	V
_	Power dissipation DIP SOP		T <sub>a</sub> =25℃ (Note 2 )	1000	
Pd			T <sub>a</sub> =25°C (Note 3)	900	mW
Tstg	Storage temperature range			-65~+150	°C

Note 2: For operation above 40°C free-air temperature, derating of 9 mW/°C is necessary.

3: For operation above 25°C free-air temperature, derating of 7. 2mW/°C is necessary.

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Param	otor.			Limits		114
Syllibol	Falani	eter		Mın	Тур	Max	Unit
Vcc	Power supply	Power supply		4. 75	5	5. 25	٧
I <sub>OH</sub>	High-level output current	High-level output current		0		-20	mA
loL	Low-level output current	Low-level output current		0		20	mA
т	Operating free-air ambient	DIP	Dismounted	-20		+75	°C
Topr	temperature range	SOP	Mounted	-20		+70	°C



# M5A26LS31P/FP

#### QUADRUPLE DIFFERENTIAL LINE DRIVER

## **ELECTRICAL CHARACTERISTICS**

					Limits		
Symbol	Parameter	l est conditions	Test conditions		Тур*	Max	Unit
V <sub>IH</sub>	High-level input voltage			2			V
.,	Law lavel mant valtage		DIP			0.8	V
VIL	Low-level input voltage		SOP			0.7	V
VIK	Input clamp voltage	V <sub>CC</sub> =4.75V, I <sub>IK</sub> =-18mA				-1.5	V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> =4.75V, I <sub>OH</sub> =-20mA	V <sub>CC</sub> =4.75V, I <sub>OH</sub> =-20mA		2.9		٧
VoL	Low-level output voltage	V <sub>CC</sub> =4.75V, I <sub>OL</sub> =20mA			0.34	0.5	V
lozL	Off-state low-level output current	V <sub>CC</sub> =5. 25V, V <sub>O</sub> =0. 5V				-20	μΑ
I <sub>OZH</sub>	Off-state high-level output current	V <sub>CC</sub> =5. 25V, V <sub>O</sub> =2. 5V				20	μА
I <sub>x+</sub>	Output look ourset when never off	V =0V	V <sub>0</sub> = 6 V			50	μА
I <sub>X</sub> —	Output leak current when power off	V <sub>cc</sub> = 0 V	$V_0 = -0.25V$			-50	μΑ
l <sub>I</sub>	Maximum input current	$V_{CC}=5.25V, V_{I}=7V$				0.1	mA
l <sub>IH</sub>	High-level input current	V <sub>CC</sub> =5.25V, V <sub>I</sub> =2.7V				20	μА
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> =5. 25V, V <sub>I</sub> =0. 4V				-0.36	mA
los	Short-circuit output current	V <sub>CC</sub> =5. 25V (Note 4 )			75	-150	mA
Icc	Supply current	V <sub>CC</sub> =5.25V, All outputs disabled			43	85	mA


<sup>\*:</sup> All typical values are at V<sub>CC</sub>=5V, T<sub>a</sub>=25°C

Note 4: All measurements should be done quickly and not more than one output should be shorted at a time

#### **SWITCHING CHARACTERISTICS** ( $V_{cc}=5$ V, $T_a=25$ °C, unless otherwise noted)

Ob1	Parameter	Test condtions		Limits		Unit
Symbol	Parameter	Test condums	Min	Тур	Max	Unit
t <sub>PLH</sub>	Low-to-high level, high-to-low level output propagation			9	20	ns
t <sub>PHL</sub>	time from input A to output Y	C <sub>L</sub> =30pF (Note 5)		9	20	ns
Skew	Skew (Between outputs Y, Z)			1	6	ns
t <sub>PZH</sub>	Output enable time to high level	$C_L=30pF$ , $R_L=75\Omega$ (Note 5)		12	40	ns
t <sub>PZL</sub>	Output enable time to low level	C <sub>L</sub> =30pF, R <sub>L</sub> =180Ω (Note 5)		21	45	ns
t <sub>PHZ</sub>	Output disable time from high level	C <sub>1</sub> =10pF (Note 5)		10	30	ns
t <sub>PLZ</sub>	Output disable time from low level	OL-TOPP (Note 3 )		10	35	ns

Note 5: Test circuit




Parameter	SW1	SW2
t <sub>PZH</sub>	Open	Closed
t <sub>PZL</sub>	Closed	Open
t <sub>PHZ</sub>	Closed	Closed
t <sub>PLZ</sub>	Closed	Closed




The pulse generator (PG) has the following characteristics: PRR=1MHz, t<sub>f</sub>≤15ns, t<sub>f</sub>≤6 ns, V<sub>P</sub>=3V<sub>P-P</sub>, Z<sub>O</sub>=50Ω
 When measuring propagation time and skew, switches SW1 and SW2 are compared.


SW2 are open C<sub>L</sub> includes probe and jig capacitance.

## **TIMING DIAGRAM**







#### TYPICAL APPLICATION





 $R_T^*$ =Characteristic impedance of transmission line


#### TYPICAL CHARACTERISTICS
















# M5A26LS31P/FP


#### QUADRUPLE DIFFERENTIAL LINE DRIVER









AMBIENT TEMPERATURE  $T_a(^{\circ}C)$ 




Note 5: Input A is connected to V<sub>CC</sub> when output Y is measured. Input A is connected to GND when output Z is measured.



HIGH-LEVEL OUTPUT CURRENT IOH(MA)



LOW-LEVEL OUTPUT CURRENT IOL(MA)



Note 6: Input A is connected to GND when output Y is measured. Input A is connected to V<sub>CC</sub> when output Z is measured



# M5M3487P/FP

#### QUADRUPLE DIFFERENTIAL LINE DRIVER

#### DESCRIPTION

The M5M3487P/FP is a semiconductor integrated circuit containing 4 line drivers for use with balanced digital data transmission, which meet EIA Standards RS-422-A.

#### **FEATURES**

- Output characteristics meet EIA Standards RS-422-A
- Connection of a termination resistor of 100 Ω between complementary outputs is possible
- High output impedance in power-off conditions
- Limitting circuit for short-circuit output current is provided
- Input characteristics are compatible with TTL circuits
- Output control inputs are provided
- Operates from single 5V power supply

#### **APPLICATION**

For use as a data transmission interface in digital equipment

#### **FUNCTIONAL DESCRIPTION**

Input A can be driven directly with TTL circuits.

Output control inputs OCs are common to all 2 drivers. Outputs Y and Z are complementary, where Y is non-inverted output, and Z inverted output. The sink current is 20mA, the source current is -20mA. Impedance matching can be made by connecting termination resistors to the

20mA, the source current is -20mA. Impedance matching can be made by connecting termination resistors to the transmission line whose characteristic impedance is  $100\,\Omega$ . When OC = low-level, Y and Z are set to be in high-impedance state in the range of -0.2V to +6V and resulting in less loading of the bus line.


PIN CONFIGURATION (TOP VIEW)  $V_{CC}$ INPLIT 4A INPUT OUTPUTS OUTPUTS OUTPUT-CONTROL OC INPUT 1.2 13 ← OC OUTPUT-CONTROL INPUT 3. 4 12 OUTPUTS 11 **→** 37 OUTPUTS INPUT 10 → 3Y INPUT 16P4 OUTLINE 16P2N

This integrated circuit is suitable for data transmission interface in digital equipment and the output characteristics meet EIA Standards RS-422-A. The M5M3486P/FP and M5A26LS32AP/AFP is available as a receiver which meets this Standard. The transmission mode is of balanced. Refer to TYPICAL APPLICATION.

# **FUNCTION TABLE (Note 1)**

١	Α	ОС	Y	Z
	Н	Н	H	L
	L	Н	L	Н
	X	L	Z	Z

Note 1 : Z : high-impedance X : irrelevant





#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter		Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage			<b>−0.5~+7</b>	V
Vı	Input voltage			<b>−0.5~+7</b>	V
Vo	Output voltage		When output is in high-impedance state	-0.5~+5.5	V
D .	Power dissipation DIP SOP		T <sub>a</sub> =25°C (Note 2)	1000	T
Pd			T <sub>a</sub> =25℃ (Note 3)	900	mW
Tstg	Storage temperature range			-65~ <del>+</del> 150	င

Note 2: For operation above 40°C free-air temperature, derating of 9mW/°C is necessary

#### RECOMMENDED OPERATING CONDITIONS

C	ol Parameter –						
Symbol				Min	Тур	Max	Unit
Vcc	Power supply			4. 75	5	5. 25	V
Іон	High-level output current		V <sub>OH</sub> ≥2.5V	0		-20	mA
loL	Low-level output current		V <sub>OL</sub> ≤0.5V	0		20	mA
_	Operating free-air ambient	DIP	Dismounted	-20		<del>+</del> 75	°0
Topr	temperature range	SOP	Mounted	-20		+70	℃

#### **ELECTRICAL CHARACTERISTICS**

0					Limits		
Symbol	Parameter	Test conditions		Mın	Typ*	Max	Unit
V <sub>IH</sub>	High-level input voltage			2			V
.,			DIP			0.8	V
VIL	Low-level input voltage		SOP			0.7	V
VIK	Input clamp voltage	V <sub>CC</sub> =4.75V, I <sub>IK</sub> =-18mA				-1.5	V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> =4.75V, I <sub>OH</sub> =-20mA		2.5	2.9		V
VoL	Low-level output voltage	V <sub>CC</sub> =4.75V, I <sub>OL</sub> =20mA			0.34	0.5	V
I <sub>OZL</sub>	Off-state low-level output current	V <sub>CC</sub> =5.25V, V <sub>O</sub> =0.5V				-20	μA
I <sub>OZH</sub>	Off-state high-level output current	V <sub>cc</sub> =5.25V, V <sub>o</sub> =2.5V				20	μA
I <sub>X+</sub>	Output lably surrent when never off	V = 0 V	$V_0 = 6 V$			50	μA
I <sub>X</sub>	Output leak current when power off	V <sub>CC</sub> = 0 V	$V_0 = -0.25V$			-50	μΑ
l <sub>1</sub>	Maximum input current	$V_{CC}=5.25V, V_{I}=7V$				0.1	mA
l <sub>IH</sub>	High-level input current	V <sub>CC</sub> =5. 25V, V <sub>I</sub> =2. 7V				20	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> =5. 25V, V <sub>I</sub> =0. 4V				-0.36	mA
los	Short-circuit output current	V <sub>CC</sub> =5. 25V (Note 4 )		-30	<b>—75</b>	-150	mA
Icc	Supply current	V <sub>CC</sub> =5.25V, All outputs disabled			63	85	mA


\*: All typical values are at  $V_{CC}$ =5V,  $T_a$ =25 $^{\circ}$ C
Note 4: All measurements should be done quickly and not more than one output should be shorted at a time

#### **SWITCHING CHARACTERISTICS** ( $V_{cc} = 5 \text{ V}, T_a = 25 ^{\circ}\text{C}$ , unless otherwise noted)

C: h!	Davamatar.	Took one division	Limits			11-4
Symbol	Parameter	Test conditions	Mın	Тур	Max	Unit
t <sub>PLH</sub>	Low-to-high level, high-to-low level output propagation			9	20	ns
t <sub>PHL</sub>	time from input A to output Y, Z	C <sub>L</sub> =50pF (Note 5)		10	20	ns
Skew	Skew (Between outputs Y, Z)			1	6	ns
t <sub>PZH</sub>	Output enable time to high level			10	30	ns
t <sub>PZL</sub>	Output enable time to low level	C <sub>L</sub> =50pF (Note 6 )		19	30	ns
t <sub>PHZ</sub>	Output disable time from high level	CL—SUPF (Note 6 )		20	25	ns
t <sub>PLZ</sub>	Output disable time from low level			15	25	ns


<sup>3:</sup> For operation above 25°C free-air temperature, derating of 7. 2mW/°C is necessary.

Note 5: Test circuit




- $\begin{array}{ll} \text{(1)} & \text{The pulse generator (PG) has the following characteristics:} \\ PRR=1MHz, \ t_W=500ns, \ t_f\leq 5 \ ns, \ Z_0=50 \ \Omega \\ \text{(2)} & \text{All diode are switching diode (} \ t_{Tf}\leq 4 \ ns) \\ \text{(3)} & C_L \ \text{includes probe and jig capacitance.} \\ \end{array}$

#### **TIMING DIAGRAM**




Note 6: Test circuit




Parameter	SW1	SW2
t <sub>PZH</sub>	Open	Closed
t <sub>PZL</sub>	Closed	Open
t <sub>PHZ</sub>	Closed	Closed
t <sub>PLZ</sub>	Closed	Closed





### TYPICAL APPLICATION



 $R_T$ =Characteristic impedance of transmission line

# M5A26LS32AP/AFP

#### QUADRUPLE DIFFERENTIAL LINE RECEIVER

#### DESCRIPTION

The M5A26LS32AP/AFP is a semiconductor integrated circuit containing 4 line receivers for use with balanced and unbalanced digital data transmission, which meets EIA Standards RS-422-A and RS-423-A.

#### **FEATURES**

- Input characteristics meet EIA Standards RS-422-A and RS-423-A
- Differential input voltage range from −7 to +7V
- Input with hysteresis (A, A 50mV typ)
- Common mode input voltage range from −7 to +7V
- Input sensitivity of ±200mV
- High input impedance of  $12k\Omega$  (min)
- Output control input (OC, OC: Input characteristics are compatible with TTL circuits)
- Output characteristics are compatible with TTL circuits
- Three-state output
- Fail safe operation. Output always high when inputs are open
- Operated by single 5V power supply

#### **APPLICATION**

For use as a data transmission interface in digital equipment.


#### **FUNCTIONAL DESCRIPTION**

Within the common mode voltage range of -7 to +7V, the threshold voltage of A and  $\overline{A}$  is  $\pm 200$ mV. The hysteresis of A and  $\overline{A}$  is 50mV typ. and eliminates differential noise for a signal of long transition time. As the input impedance of A and  $\overline{A}$  is  $12k\Omega$  (min), the device will be easy to use.

Output control inputs OC and  $\overline{OC}$  are common to all four cirucits of the receiver. The input characteristics of OC and  $\overline{OC}$  are compatible with TTL circuits.

Output Y has three states and there will be a high impedance condition when OC is low and  $\overline{OC}$  is high. The Y output characteristics are compatible with TTL circuits.

The M5A26LS32AP can be used as a receiver for balanced



and unbalanced data transmission.

This integrated circuits is suitable for data transmission interface in digital equipment and the input characteristics meet EIA Standards RS-422-A and RS-423-A. Refer to Table 1, which shows these standards. Balanced transmission driver M5A26LS31P/FP meets RS-422-A, while unbalanced transmission driver M5A26LS29P meets RS-423-A. Refer to the TYPICAL APPLICATION for further information.

#### FUNCTION TABLE (Note1)


Α	Ā	ос	oc	Y
		Н	X	Н
V 1D-	>V <sub>TH</sub>	X	L	Н
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	$V_{TL} < V_{ID} < V_{TH}$		×	*
VTL~V	о∼∨тн	X	L	*
.,,	$V_{1D} < V_{TL}$		×	L
VIDS			L	L
	X		Н	Z

Note 1:  $V_{ID}$ : (applied voltage A)-(applied voltage  $\overline{A}$ )

V<sub>TH</sub>: 0. 2V
V<sub>TL</sub>: -0. 2V
X: rrelevant
\*: indeterminate
Z: high-impedance

Table 1 Eia standards RS-422-A, RS-423-A

	Parameter	RS-422-A	RS-423-A	M5A26LS32AP Corresponding parameters (symbol)
8	Transmission form	Balanced	Unbaranced	Input A, A
Common	Maximum transmission distance	1200m	1200m	
ပိ	Maximum transmission speed	10Mbit/s	100Kbit/s	
	Maximum output voltage (no load)	6 V (between outputs)	±6V .	
Driver	Minimum output voltage (loaded)	2 V (between outputs)	±3.6V	
ă	Minimum output resistance (power off)	$100\mu A(-0.25V < V_0 < +6V)$	$100\mu A(-6 V < V_0 < +6 V)$	
1	Maximum short-circuit output current	±150mA	±150mA	
<u> </u>	Slew rate	Control not required	Controllable	
/er	Input resistance	≥ 4 kΩ	≥ 4 kΩ	rı
Receiver	Maximum Input threshold	−0. 2~+0. 2V	−0.2~+0.2V	V <sub>TH</sub> , V <sub>TL</sub>
8	Maximum input voltage	-12∼+12 <b>V</b>	-12~+12V	l <sub>1</sub>



#### ABSOLUTE MAXIMUM RATINGS (Ta=-20~+75°C, unless otherwise noted)

Symbol	Parameter		Conditions	Ratings	Unit
Vcc	Supply voltage			-0.5~+7	V
.,	A, Ā			-25~+25	V
Vı	Input voltage	oc, oc		<b>−0.5~+7</b>	V
V <sub>ID</sub>	Voltage between inputs	A, Ā		-25~+25	V
loL	Low-level output current			0 ~50	mA
	D	DIP	Ta=25°C (Note 2)	1000	-101
Pd Power di	Power dissipation	ower dissipation SOP	T <sub>a</sub> =25°C (Note 3)	640	mW
Tstg	Storage temperature range		<del>-65∼+150</del>	°C	°C

Note 2: A derating of 9 mW/°C should be made when  $T_a \ge 40$ °C

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter			11		
Cynnbor			Min	Тур	Max	Unit
V <sub>CC</sub>	Supply voltage		4. 75	5	5. 25	V
V <sub>IC</sub>	Common mode input voltage (Note 4)	A, Ā	-7		+7	V
l <sub>oн</sub>	High-level output current	V <sub>OH</sub> ≩2.7V	0		-440	μА
loL	Low-level output current	V <sub>OL</sub> ≤0.45V	0		8	mA
Topr	Operating free-air ambient temperature range		-20		+75	Ĉ

Note 4: Common mode input voltages A,  $\overline{A}$  is the average value of the voltages applied on A,  $\overline{A}$ 

<sup>3 :</sup> A derating of 5.1mW/°C should be made when T<sub>a</sub>≥25°C

# M5A26LS32AP/AFP

#### QUADRUPLE DIFFERENTIAL LINE RECEIVER

#### **ELECTRICAL** CHARACTERISTICS (V<sub>CC</sub>=5V±5%, V<sub>IC</sub>=-7~+7V, T<sub>a</sub>=-20~+75°C, unless otherwise noted)

0	Peremeter		Table and Millian	Took and distance		Limits		
Symbol	Parameter	,	Test conditions		Min Typ* Max		Max	Unit
V <sub>TH</sub>	High threshold voltage	A, Ā	$V_{OH}=2.7V$ , $I_{OH}=-440\mu A$ , $V_{ID}=V_{TH}$				0.2	V
V <sub>TL</sub>	Low threshold voltage	A, Ā	$V_{OL}$ =0.45V, $I_{OL}$ =8 mA, $V_{ID}$ = $V_{TL}$		-0.2			V
$V_{T+}-V_{T-}$	Hysteresis (Note 5)	A, Ā				50		mV
V <sub>IH</sub>	High-level input voltage	oc, oc			2			V
VIL	Low-level input voltage	oc, oc					0.8	V
V <sub>IK</sub>	Input clamp voltage	oc, oc	V <sub>CC</sub> =4.75V, I <sub>I</sub> =-18mA				-1.5	٧
VoH	High-level output voltage		$V_{CC}=4.75V$ , $V_{ID}=1 V$ , $V_{I(\overline{OC})}=0.8V$ , $I_{CC}=0.8V$	<sub>OH</sub> =-440μA	2.7	3.5		V
V			V <sub>CC</sub> =4.75V, V <sub>ID</sub> =-1 V	I <sub>OL</sub> = 4 mA			0.4	V
V <sub>OL</sub>	Low-level output voltage		V <sub>I(OC)</sub> =0.8V	I <sub>OL</sub> = 8 mA			0. 45	V
lozh	Off-state high-level output co	ırrent	V <sub>CC</sub> =5.25V, V <sub>O</sub> =2.4V				20	μΑ
lozL	Off-state low-level output cu	rrent	V <sub>CC</sub> =5. 25V, V <sub>O</sub> =0. 4V				-20	μΑ
	l====4	A, Ā	V <sub>1</sub> =15V, other input at -10~+15V			•	1.2	4
11	Input current	Α, Α	$V_1 = -15V$ , other input at $-15 \sim +10V$				-1.7	mA
	High Janual immud annuamt	oc, oc	V <sub>1</sub> =5.5V				100	
l <sub>IH</sub>	High-level input current	00, 00	V <sub>I</sub> =2.7V				20	μA
I <sub>IL</sub>	Low-level input current	oc, oc	V <sub>1</sub> =0.4V				-0.36	mA
rį	Input resistance	A, Ā	V <sub>IC</sub> =-15~+15V, other inputs are AC GND		11 (Note 6)	15		kΩ
los	Short-circuit output current		V <sub>CC</sub> =5. 25V (Note 7 )		-15		-85	mA
Icc	Supply current		V <sub>CC</sub> =5. 25V, A=A= 0 V, All outputs disa	bled		52	70	mA


- \*: Typical values are at V<sub>CC</sub>=5V, T<sub>a</sub>=25°C, and V<sub>IC</sub>= 0 V.

  Note 5: Hysteresis is the difference between the positive-going input threshold voltage, V<sub>T-</sub>, and the negative-going input threshold voltage, V<sub>T-</sub>.
  - 6: The minimum value is 12k  $\Omega$  within the range of Ta=0 to 75°C.
  - 7: All measurements should be done quickly and not more than one output should be shorted at a time.

#### **SWITICHING CHARACTERISTICS** ( $V_{cc} = 5 \text{ V}, T_a = 25 \degree \text{C}$ , unless otherwise noted)

Cumbal	Parameter	Toot conditions		Unit		
Symbol	Parameter	Test conditions		Тур	Max	Uilli
t <sub>PLH</sub>	Low-to-high-level, high-to-low-level output	C <sub>1</sub> =15pF (Note 8)		14	35	ns
t <sub>PHL</sub>	propagation time, from input A, $\overline{A}$ to output Y	C <sub>L</sub> =15pF (Note 8)		22	35	ns
t <sub>PZH</sub>	Output enable time to high level	C <sub>1</sub> =15pF (Note 8)		18	22	ns
t <sub>PZL</sub>	Output enable time to low level	CL—15pr (Note 6)		20	25	ns
t <sub>PHZ</sub>	Output disable time from high level	$C_1 = 5 \text{ pF (Note 8)}$		20	30	ns
t <sub>PLZ</sub>	Output disable time from low level	CL= 5 pr (Note 8)		24	40	ns

Note 8 : Test circuit



- (1) The pulse generator (PG) has the following characteristics: PRR= 1 MHz,  $t_W$ =500ns,  $t_f$  $\leq$  5 ns,  $t_f$  $\leq$  5 ns,  $Z_O$ =50 $\Omega$
- (2) All diodes are switching diodes  $(t_{rr} \le 4 \text{ ns})$
- (3)  $C_L$  includes probe and jig capacitance.
- (4) Output control OC is tested with  $\overline{OC}$  high,  $\overline{OC}$  is tested with OC low


Parameter	SW1	SW2
$t_{PLH}, t_{PHL}$	Closed	Closed
t <sub>PZH</sub>	Open	Closed
t <sub>PZL</sub>	Closed	Open
t <sub>PHZ</sub>	Closed	Closed
t <sub>PLZ</sub>	Closed	Closed



# M5A26LS32AP/AFP


QUADRUPLE DIFFERENTIAL LINE RECEIVER

#### TIMING DIAGRAM




#### TYPICAL APPLICATION

#### a) BALANCED





R<sub>T</sub>\*=Characteristic impedance of transmission line.


#### b) UNBALANCED





#### TYPICAL CHARACTERISTICS


















## M5A26LS32AP/AFP

#### QUADRUPLE DIFFERENTIAL LINE RECEIVER









# M5M3486P/FP

#### QUADRUPLE DIFFERENTIAL LINE RECEIVER

#### DESCRIPTION

The M5M3486P/FP is an integrated circuit, consisting of 4 line receivers for use with balanced and unbalanced digital data transmission, which meets EIA standards RS-422A and RS-423A.

#### **FEATURES**

- Input characteristics meet EIA Standards RS-422A and RS-423A.
- Input with hysteresis (A, A 50mV typ)
- Common mode input voltage range from −7 to +7V
- Input sensitivity of ±200mV (max)
- Fail-safe operation. Output always set high when inputs
   A and A are open
- Three-state output
- Operated by single 5V power supply


#### **APPLICATION**

For use as a data transmission interface in digital equipment.

#### **FUNCTIONAL DESCRIPTION**

Within the common mode voltage range of -7V to +7V, the threshold voltage of A and  $\overline{A}$  is  $\pm 200$ mV. The characteristic hysteresis of A and  $\overline{A}$  is 50mV typ.

Output control inputs  ${\rm OC_1}$  and  ${\rm OC_2}$  are common to two circuits of the receiver. Output Y has three states and has a high impedance condition when OC is low. The Y output characteristics are compatible with TTL circuits. The M5M3486P/FP can be used as a receiver for balanced data transmissions and the input characteristics meet EIA Standards RS-422A and RS-423A. Balanced transmission driver M5A26LS31P/FP meets RS-422A while unbalanced




transmission driver M5A26LS29P meets RS-423A. Refer to the APPLICATION EXAMPLE for further information.

#### FUNCTION TABLE (Note 1)

Α	Ā	ОС	Υ
V <sub>ID</sub> >	V <sub>TH</sub>	Н	Н
V <sub>TL</sub> <v<sub>I</v<sub>	<sub>D</sub> <v<sub>TH</v<sub>	Н	*
V <sub>ID</sub> <	V <sub>TL</sub>	Н	L
×		L	Z

Note 1:  $V_{ID}$  : (applied voltage A)—(applied voltage  $\overline{A}$ )

V<sub>TH</sub>: 0.2V V<sub>TL</sub>: -0.2V X: irrelevant \*: indeterminate Z: high-impedance



#### **ABSOLUTE MAXIMUM RATINGS** ( $T_a = -20 \sim +75^{\circ}C$ , unless otherwise noted)

Symbol	Parameter		Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage			-0.5~+7	V
.,	t t	A, A		-25~+25	V
V,		· oc oc		-0.5~+8	_ v
V <sub>ID</sub>	Voltage difference between inputs	A, Ā		-25~+25	V
loL	Low-level output current			0~50	mA
		DIP	When T <sub>a</sub> =25℃(Note 2)	1000	
Pd	Pd Power dissipation		When Ta=25℃(Note 3)	640	mW
Tstg	Storage temperature			<del>-65∼+150</del>	°C

Note 2: A derating of 9mW/°C should be made when  $T_a{\ge}40{^\circ}\!\text{C}$ 

#### **RECOMMENDED OPERATING CONDITIONS** $(T_a = -20 \sim +75 \degree C$ , unless otherwise noted)

Complete	Parameter			Unit		
Symbol	Parameter	Mın	Тур	Max	Onit	
V <sub>CC</sub>	upply voltage		4. 75	5	5. 25	٧
V <sub>IC</sub>	Common mode input voltage (Note 4)	A, Ā	<b>—</b> 7		+7	٧
Іон	High-level output current	V <sub>OH</sub> ≥2.7V	0		-400	μА
loL	Low-level output current	V <sub>OL</sub> ≤0.5V	0		8	mA
Topr	Ambient temperature		-20		+75	°C

Note 4: Common mode input voltage A,  $\overline{A}$  is the average value of the voltage applied on A,  $\overline{A}$ 

#### **ELECTRICAL CHARACTERISTICS** (V<sub>CC</sub> =5V±5%, V<sub>IC</sub>=-7~+7V, T<sub>a</sub>=-20~+75°C)

Complete	B	_	Test con	414		Limits		Unit
Symbol	Paramete	er	rest con	aitions	Min	Тур*	Max	Unit
V <sub>TH</sub>	High threshold voltage	A, Ā	V <sub>OH</sub> =2.7V, I <sub>OH</sub> =-400,	$V_{OH}=2.7V$ , $I_{OH}=-400\mu A$			0.2	٧
V <sub>TL</sub>	Low threshold voltage	A, Ā	V <sub>OL</sub> =0.5V, I <sub>OL</sub> =8mA		-0.2			V
$V_{T+}-V_{T-}$	Hysteresis (Note 5)	A, Ā				50		mV
V <sub>IH</sub>	High-level input voltage	ос			2			V
V <sub>IL</sub>	Low-level input voltage	ос					0.8	V
VIK	Input clamp voltage	ос	I <sub>I</sub> =-10mA	,			-1.5	V
VoH	High-level output voltage		V <sub>ID</sub> =0.4V, I <sub>OH</sub> =-400μA		2.7	3.5		V
VoL	Low-level output voltage		V <sub>ID</sub> =-0.4V, I <sub>OL</sub> =8mA			0.31	0.5	V
lozh	Off-state high-level output currer	Off-state high-level output current		=2.4V			40.	μΑ
lozL	Off-state low-level output current	1	$V_1 = 0.8V, V_{1D} = 3V, V_O =$	$V_1$ =0.8V, $V_{1D}$ =3V, $V_0$ =0.5V			-40	μΑ
				V <sub>I</sub> =-10V			-3.25	
	Innut augrant	A, Ā	V <sub>CC</sub> =0V or 5. 25V Other inputs 0V	V₁=-3V			-1.5	⊸ mA
lı .	Input current	Α, Α		V <sub>1</sub> =3V			1.5	
				V <sub>1</sub> =10V			3.25	1
	High land in the	oc	V <sub>1</sub> =5. 25V				100	
l <sub>ін</sub>	High-level input current	00	V <sub>1</sub> =2.7V				20	μΑ
I <sub>IL</sub>	Low-level input current	ОС	V <sub>1</sub> =0.5V				-100	μΑ
los	Output short circuit current (Note	6)	V <sub>O</sub> =0V		-15		-100	mA
lcc	Supply current		V <sub>cc</sub> =5.25V, V <sub>oc</sub> =0V			55	75	mA

\*: Typical values are at  $V_{cc}=5V$ ,  $T_a=25^{\circ}C$  and  $V_{ic}=0V$ .

Note 5: Hysteresis is the difference between the positive-going input threshold voltage V<sub>T+</sub> and negative-going input threshold voltage V<sub>T+</sub>.

6: All measurement should be done quickly and not more than one output should be shorted at a time.




<sup>3:</sup> A derating of 5.1 mW/°C should be made when  $T_a \ge 25$ °C

#### **SWITCHING CHARACTERISTICS** ( $V_{cc}=5V$ , $T_a=25^{\circ}C$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
Symbol	Parameter	rest conditions	Mın	Тур	Max	O III
t <sub>PLH</sub>	Low-to high-level, high-to-low-level output	C <sub>L</sub> =15pF(Note 7)		14	30	ns
t <sub>PHL</sub>	propagation time, from input A, A to output Y			22	35	ns
t <sub>PZH</sub>	High-level output enable time	C <sub>1</sub> =15pF(Note 7)		18	30	ns
t <sub>PZL</sub>	Low-level output enable time	CL-19pr(Note //	1	20	30	ns
t <sub>PHZ</sub>	High-level output disable time	C <sub>L</sub> =5pF(Note 7)		20	35	ns
t <sub>PLZ</sub>	Low-level output disable time			24	35	ns


#### Note 7 : Test circuit




- (1) The pulse generator (PG) has the following characteristics: PRR = 1MHz,  $t_W$ =500ns,  $t_f$ ≤5ns,  $t_f$ ≤5ns,  $t_O$ =50 $\Omega$
- (2) All diodes are high-speed switching diodes ( $t_{rr} \le 4 ns$ )
- (3) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

Parameter	SW1	SW 2	SW3
t <sub>PLH</sub> , t <sub>PHL</sub>			Open
t <sub>PZH</sub>	Open	Closed	Closed
t <sub>PZL</sub>	Closed	Open	Closed
t <sub>PHZ</sub>	Closed	Closed	Closed
t <sub>PLZ</sub>	Closed	Closed	Closed


#### TIMING DIAGRAM






## **APPLICATION EXAMPLE**

#### a) Balanced Type



 $R_{\text{T}}$  is characteristic impedance of transmission line

#### b) Unbalanced type



# M5M34050P/FP M5M34051P/FP

**DUAL RS-422A TRANSCEIVER** 

#### DESCRIPTION

The M5M34050P/FP and M5M34051P/FP are semiconductor integrated circuits each with two differential drivers and differential receivers fulfilling the RS-422A EIA Standards.

#### **FEATURES**

#### [Common]

- Single 5V power supply
- Wide operating temperature range

$$(T_a = -20 \sim +75^{\circ}C)$$

Both DIP and SOP packages are available.

#### [Driver]

- $\bullet$  Termination resistance of 100  $\Omega$  can be connected between outputs.
- High output impedance when power is off.
- Includes output control input

#### [Receiver]

- High input sensitivity (±200mV max.)
- Hysterisis input (50mV typ.)
- High input impedance (12kΩ min.)
- When input is open, output is "H" (failsafe function).
- Includes output control input (M5M34050P/FP)

#### **APPLICATION**


HDD, LBP, printers, POS and other digital equipment highspeed data transmission interfaces.

#### **FUNCTIONAL DESCRIPTION**

The drivers and the receivers have the same characteristics as the M5A26LS31P and the M5A26LS32AP, respectively

The driver input, receiver output, and the two output control inputs have electrical characteristics equivalent to LSTTL, enabling direct drive of TTL ICs. The M5M34050P/FP has independent output control inputs DE and  $\overline{\text{RE}}$  for the driver and receiver, respectively, and the same control signal can be applied to these to alternately enable and disable the driver and receiver.

The M5M34051P/FP has separate output control inputs 1DE and 2DE for the drivers, enabling individual enable and disable settings for each driver.



#### **FUNCTION TABLE**

#### (1) Driver

DI	DE	DO	DO
L	н	L	Н
н	Н	Н	L
X	L	z	Z

#### (2) Receiver

RI	Ri	RE	RO
V <sub>ID</sub> >	+0.2V	L	н
−0. 2V<	$V_{ID} < 0.2V$	L	*
V <sub>ID</sub> <	-0.2V	L	L
	x	Н	Z

Note 1 : X : Irrelevant

Z : high impedance

\* : Output status unspecified

 $V_{ID}$ : (RI applied voltage)-( $\overline{RI}$  applied voltage)

#### **DUAL RS-422A TRANSCEIVER**

#### **ABSOLUTE MAXIMUM RATINGS** $(T_a=-20 \sim +75 ^{\circ}\text{C} \text{ unless otherwise noted})$

			O and the same	Rat	Ratings	
Symbol	Para	Parameter Conditions		Min.	Max	Unit
Vcc	Supply voltage			-0.5	<b>+</b> 7	V
	RI, RI			-20	+20	V
Vı	Input voltage	Other than above		-0.5	+7	· ·
V <sub>ID</sub>	Voltage between inputs	RI, RI		<b>—20</b>	+20	V
Vo	Output voltage		When output is in high impedance condition	-0.5	+5.5	V
		DIP	T <sub>a</sub> =25°C (Note 2)	10	00	mW
Pd Power dissipation		SOP	When mounted on PCB, Ta=25℃ (Note 3)	g	00	11100
T <sub>sta</sub>	Storage temperature range			-65	+150	℃

Note 2 : When  $T_a \ge 40^{\circ}C$ , derate as 9mW/°C. 3 : When  $T_a \ge 25^{\circ}C$ , derate as 7.2mW/°C

#### $\textbf{RECOMMENDED} \quad \textbf{OPERATING} \quad \textbf{CONDITIONS} \; (\textbf{T}_a = -20 \sim +75 \, \text{C} \; \text{unless otherwise noted})$

0	B	Parameter	/ Conditions		Limits		
Symbol	Param	rarameter		Min	Nom	Max	Unit
Vçc	Supply voltage			4. 75	5	5. 25	V
	#11"	DO, DO	V <sub>OH</sub> ≥2.5V	0		-20	mA
IOH "H" output current	RO	V <sub>OH</sub> ≥2.7V	0		-400	μA	
	41.11	DO, DO	V <sub>OL</sub> ≤0.5V	0		20	4
IOL	"L" output current	RO	V <sub>OL</sub> ≥0.45V	0		8	mA
V <sub>IC</sub>	Common mode input voltage (	Note 4)		<b>—</b> 7		+7	V
<b>-</b>	0	DIP		-20		+75	°C
T <sub>opr</sub> Operation	Operating temperature range	perating temperature range SOP	When IC is mounted on PCB	-20		十75	C

Note 4: The common mode input voltage is the average value of the voltage applied to RI and  $\overline{\text{RI}}$ .

#### **ELECTRICAL** CHARACTERISTICS $(T_a = -20 \sim +75\%$ unless otherwise noted)

⟨Driver Section⟩

0	B		-1	1	Limits		
Symbol	Parameter	l e	st conditions	Mın	Typ *	Max.	Unit
V <sub>IH</sub>	"H" input voltage			2			٧
VIL	"L" input voltage					0.8	٧
VIK	Input clamp voltage	V <sub>CC</sub> =4.75V, I <sub>IK</sub> =	=—18mA			-1.5	٧
V <sub>OH</sub>	"H" output voltage	V <sub>CC</sub> =4.75V, I <sub>ОН</sub>	=-20mA	2.5	3.1		٧
VoL	"L" output voltage	V <sub>CC</sub> =4.75V, I <sub>OL</sub> :	V <sub>CC</sub> =4.75V, I <sub>OL</sub> =20mA		0.32	0.5	V
lozL	"L" output current when off	V <sub>CC</sub> =5. 25V, V <sub>O</sub> =	=0.5V			-20	μΑ
lozh	"H" output current when off	V <sub>CC</sub> =5. 25V, V <sub>O</sub> =	=2.5V			20	μА
I <sub>x+</sub>	Output look surrent when never off	V <sub>cc</sub> =0V	Vo=6V			50	μА
I <sub>X</sub> —	Output leak current when power off	V <sub>CC</sub> -UV	V <sub>o</sub> =−0.25V			50	μА
	6117 :	V 5 25V	V <sub>1</sub> =7.0V			0.1	mA
ŀн	"H" input current	V <sub>CC</sub> =5.25V	V <sub>cc</sub> =5. 25V V <sub>i</sub> =2. 7V			20	μA
IIL	"L" input current	V <sub>CC</sub> =5.25V, V <sub>I</sub> =	V <sub>CC</sub> =5. 25V, V <sub>I</sub> =0. 4V		-0.05	-0.36	mA
los	Output short current (Note 5)	V <sub>CC</sub> =5. 25V		-30		-150	mA

Note 5: Measurement is conducted over a short period of time, and more than 2 outputs should not be shorted at a time



#### MITSUBISHI (DIGITAL ASSP)

## M5M34050P/FP M5M34051P/FP

#### **DUAL RS-422A TRANSCEIVER**

#### ⟨Receiver Section⟩

Complete	Parame		T4	onditions		Limits		Unit
Symbol	Parame	eter	l est co	onditions	Mın	Тур *	Max	Unit
V <sub>TH</sub>	High threshold voltage	RI, RI	$V_{OH}$ =2. 7V, $I_{OH}$ =-400 $\mu$ A $V_{IO}$ =V <sub>TH</sub>				0.2	٧
V <sub>TL</sub>	Low threshold voltage	RI, RI	$V_{OL} = 0.45V, I_{OH} = 8 \text{ mA}$ $V_{IO} = V_{TL}$		-0.2			V
V <sub>T+</sub> V <sub>T-</sub>	Hysterisis width (Note 6)	RI, RI				50		mV
V <sub>IH</sub>	"H" input voltage	RE			2			V
VIL	"L" input voltage	RE					0.8	V
Vik	Input clamp voltage	RE	V <sub>CC</sub> =4.75V, I <sub>IK</sub> =-18	lmA			-1.5	V
V <sub>OH</sub>	"H" output voltage		$V_{CC}=4.75V, V_{I(\overline{RE})}=V_{IL}$ $V_{IO}=0.4V, I_{OH}=-400\mu A$		2.7	3.5		٧
Vol	"L" output voltage		V <sub>CC</sub> =4.75V V <sub>IO</sub> =-0.4V	I <sub>L</sub> = 4 mA			0.4	V
			$V_{I(\overline{RE}})=V_{IL}$	I <sub>OL</sub> = 8 mA		0.31	0.45	
l <sub>ozL</sub>	"L" output current when off		V <sub>CC</sub> =5. 25V, V <sub>O</sub> =0. 4V V <sub>IO</sub> = 3 V	V			20	μΑ
l <sub>ozh</sub>	"H" output current when off		$V_{CC}=5.25V, V_{O}=2.4V$ $V_{IO}=3 V$	V			-20	μΑ
	Input current	RI, RI	$0 \le V_{CC} \le 5.25 \text{V}, V_{I} =$	12 <b>V</b>			1.0	mA
I <sub>1</sub>	input current	ni, ni	$0 \le V_{CC} \le 5.25V, V_1 = -7V$				-0.8	mA
ı	"H" input current	RE	V <sub>1</sub> =7.0V				100	μΑ
ļн	ri input current	I DE	V <sub>I</sub> =2.7V				20	μΑ
1,1	"L" input current	RE	V₁=0.4V				-0.36	mA
los	Output short current (Note 5)		V <sub>CC</sub> =5. 25V		-15		-85	mA

Note 6: The hysterisis width is the difference between the threshold voltage  $V_{T+}$  and  $V_{T-}$  in the positive and negative directions, respectively.

#### ⟨Power Supply Section⟩

Symbol	Parameter	Limits			Unit	
Syllibol	raidineter	Test conditions	Mın	Тур *	Max	Onit
Icc	Supply current	V <sub>CC</sub> =5. 25V, output enable condition		58	80	mA

<sup>\* :</sup> All typical values are at  $v_{\text{CC}}{=}5\text{V}$  and  $\text{T}_a{=}25^{\circ}\!\text{C}$ 

## M5M34050P/FP M5M34051P/FP

#### **DUAL RS-422A TRANSCEIVER**

#### **SWITCHING CHARACTERISTICS** (V<sub>cc</sub>=5V and T<sub>a</sub>=25°C)


⟨Driver Section⟩


Cumbal	Parameter	Test conditions		Limits		Unit	
Symbol	Parameter	rest conditions	Mın.	Тур.	Тур. Мах.	Onit	
t <sub>PLH</sub>	Outputs "L-H", "H-L" propagation time,			11	20	ns	
t <sub>PHL</sub>	from input DI to output DO, DO	C <sub>L</sub> =30pF		11	20	ns	
Skew	Skew (between outputs DO and DO)					ns	
	6117	C <sub>L</sub> =30pF		8	40		
t <sub>PZH</sub>	"H" output enable time	R <sub>L</sub> =75Ω to GND		°	40	ns	
	61 V 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	C <sub>L</sub> :=30pF		10	18	45	
t <sub>PZL</sub>	"L" output enable time	R <sub>L</sub> =180Ω to V <sub>CC</sub>		10	45	ns	
	(I) III	C <sub>L</sub> =10pF		10	30		
t <sub>PHZ</sub>	"H" output disable time	$R_L=75\Omega$ to GND	1	10	30	ns	
		C <sub>L</sub> =10pF		-11	25		
t <sub>PLZ</sub>	"L" output disable time	R <sub>L</sub> =180Ω to V <sub>CC</sub>		11	35	ns	

#### (Receiver Section)

Symbol	Parameter	Test conditions	Limits			
	T drameter	Test conditions	Min	Тур.	Max.	Unit
t <sub>PLH</sub>	Outputs "L-H", "H-L" propagation time,	C <sub>L</sub> =15pF		19	40	ns
t <sub>PHL</sub>	from inputs RI and RI to output RO			29	40	ns
t <sub>PZH</sub>	"H" output enable time			10	30	ns
t <sub>PZL</sub>	"L" output enable time	C <sub>L</sub> =15pF		16	30	ns
t <sub>PHZ</sub>	"H" output disable time			18	35	ns
$t_{PLZ}$	"L" output disable time	C <sub>L</sub> =15pF		16	35	ns

#### **TEST CIRCUIT**





For driver section

Parameter	SW1	SW2	CL
t <sub>PLH</sub>	Open	Open	30pF
t <sub>PHL</sub>	Open	Open	30pF
t <sub>PZH</sub>	Open	Closed	30pF
t <sub>PZL</sub>	Closed	Open	30pF
t <sub>PHZ</sub>	Open	Closed	10pF
t <sub>PLZ</sub>	Closed	Open	10pF

For receiver section

Parameter	SW1	SW2	C∟
t <sub>PLH</sub>	Open	Open	
t <sub>PHL</sub>	Open	Open	
t <sub>PZH</sub>	Open	Closed	15.5
t <sub>PZL</sub>	Closed	Open	15pF
t <sub>PHZ</sub>	Closed	Closed	
t <sub>PLZ</sub>	Closed	Closed	

Note 7: PG (pulse generator) output conditions are as follows.

 $\begin{array}{lll} \mbox{Rising time} & : t_f \!\!\leq\! 15 \mbox{ns} \\ \mbox{Falling time} & : t_f \!\!\leq\! 6 \mbox{ ns} \\ \mbox{Repeat frequency} & : \mbox{PRR} = 1 \mbox{ MHz} \\ \mbox{Pulse amp.} & : \mbox{$V_P \!\!=\! 3V_{P-P}$} \\ \mbox{Output impedance} & : \mbox{$Z_0 \!\!=\! 50\Omega$} \end{array}$ 





# M5M34050P/FP M5M34051P/FP

#### **DUAL RS-422A TRANSCEIVER**


#### **TIMING DIAGRAM**


#### **Driver Section**





#### Receiver Section





# M751270P/FP M751271P/FP

SEPTUPLE INVERTER/BUFFER DRIVER WITH OPEN COLLECTOR OUTPUT

#### **DESCRIPTION**

The M751270P/FP and M751271P/FP are semiconductor integrated circuits with seven high output voltage, high drive open collector output buffers each. They have the same characteristics as the TTL 7406/7407, and adopt data flow-through pin arrangement ideal for mounting.

#### **FEATURES**

- Open collector output
- High output voltage (V₀=30V)
- High drive capacity (I<sub>OL</sub>=48mA)
- High-speed operation (tpd=10ns typ.)
- Wide operating voltage range (V<sub>CC</sub>=5V±10%)
- Wide operating temperature range  $(T_a=-20\sim+75^{\circ}C)$

#### **APPLICATION**

FDD/HDD interface driver, LBP interface buffer, LED driver

#### **FUNCTION TABLE**

#### M751270

Input	Output
Α	Y
Н	Н
L	L

#### M751271

Input	Output
Α	Υ
Н	L
L	Н

# PIN CONFIGURATION (TOP VIEW) $V_{CC}$ INPUTS -OUTPUTS 12 → 4Y GND M751270P/FP $V_{CC}$ → 3Y INPUTS 4 OUTPUTS 12 → 4Y 11 → 5Y GND M751271P/FP **OUTLINE 16P4/16P2N** \* : Open collector

#### $\textbf{ABSOLUTE} \quad \textbf{MAXIMUM} \quad \textbf{RATINGS} \ ( \textbf{T}_a = -20 \sim +75 ^{\circ} \textbf{C} \text{, unless otherwise noted} )$

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.5~+7.0	V
Vı	Input voltage		-0.5~+15	V
Vo	Output voltage	When output is "H"	<b>−0.</b> 5∼ <b>+</b> 30	V
Tstg	Storage temperature range		<b>−65∼+150</b>	°C

#### RECOMMENDED OPERATING CONDITIONS (Ta=-20~+75°C, unless otherwise noted)

		D	Limits		Limits			Unit
Symbol	-	Parameter	Mın	Nom.	Max.	Onit		
Vcc	Supply voltage		4.5	5.0	5.5	V		
	<b>44.</b>	V <sub>0</sub> =15V			100			
Іон	"H" output current	V <sub>0</sub> =30V			250	μΑ		
	<i>u.</i> <b>n</b>	V <sub>OL</sub> ≤0.5V			40	mA		
lor	"L" output current	V <sub>OL</sub> ≤0.7V			48			
Topr	Operating temperature	range	-20		+75	Ç		



## SEPTUPLE INVERTER/BUFFER DRIVER WITH OPEN COLLECTOR OUTPUT

#### **ELECTRICAL** CHARACTERISTICS ( $\tau_a = -20 \sim +75 ^{\circ}C$ , unless otherwise noted)


0	Barranatan	-		Limits				
Symbol	Parameter	16	Test conditions		Typ.*	Max.	Unit	
V <sub>IH</sub>	"H" input voltage			2.0			V	
VIL	"L" input voltage					0.8	V	
.,	"I" outsut valtage	V <sub>cc</sub> =4.5V	I <sub>OL</sub> =40mA		0.40	0.5	.,	
VoL	"L" output voltage	$V_i = V_{iH}/V_{iL}$	I <sub>OL</sub> =48mA		0.45	0.7	7	
1		V <sub>CC</sub> =4.5V	V <sub>0</sub> =15V			100	μА	
Іон	"H" output current	VI=VIH/VIL	V <sub>0</sub> =30V			250		
	#117 A	V —5 5V	V <sub>1</sub> =2.7V			20		
I <sub>IH</sub>	"H" input current	V <sub>cc</sub> =5.5V V <sub>i=10V</sub>	V <sub>1</sub> =10V			100	μА	
I <sub>IL</sub>	"L" input current	V <sub>cc</sub> =5.5V, V <sub>i</sub> =0	V <sub>CC</sub> =5. 5V, V <sub>I</sub> =0. 4V -0		-0.2	mA		
Гссн	"H" power supply current	V <sub>cc</sub> =5.5V			8	15	mA	
	"I " nouse amply ourself	V -E EV	M751270		28	50	^	
ICCL	"L" power supply current	V <sub>CC</sub> =5.5V	V <sub>CC</sub> =5.5V M751271		32	55	mA	

<sup>\* :</sup> All typical values are at  $V_{CC}=5.0V$  and  $T_a=25^{\circ}C$ .

#### **SWITHING CHARACTERISTICS** (V<sub>cc</sub>=5.0V, T<sub>a</sub>=25°C)

Sumb at		Limits			Unit	
Symbol	Parameter	Test conditions	Mın.	Тур	Max.	Unit
t <sub>PHL</sub>	Output "H-L" propagation time	R <sub>L</sub> =110Ω		12	30	ns
t <sub>PLH</sub>	Output "L-H" propagation time	C <sub>L</sub> =15pF		6	15	ns

#### **TEST CIRCUIT**



# M751272P/FP M751273P/FP

PERIPHERAL DRIVER ARRAYS

#### **DESCRIPTION**

The M751272P/FP and M751273P/FP are semiconductor integrated circuit with six high drive capacity open collector drivers each.

#### **FEATURES**

- Open collector output
- High drive capacity (I<sub>OL</sub>=48mA)
- High-speed operation (tpd=10ns)
- Single 5V power supply
- Wide operating temperature range ( $T_a = -20 \sim +75^{\circ}$ C)


#### **APPLICATION**

Ideal for use as interface (daisy-chain) driver for floppy disks and hard disks.

#### **FUNCTION TABLE**

In	put	Output
G	Α	Y
L	×	Н
Н	L	Н
Н	Н	L

X: Irrelevant



#### **ABSOLUTE MAXIMUM RATINGS** ( $T_a = -20 \sim +75$ °C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Units
Vcc	Supply voltage		<b>−0.5</b> ~ <b>+7.0</b>	V
Vı	Input voltage		-0.5~+15	V
Vo	Output voltage	When output is "H"	-0.5~+7	V
Tstg	Storage temperature range		<del>-65~+150</del>	°C

#### $\textbf{RECOMMENDED} \quad \textbf{OPERATING} \quad \textbf{CONDITIONS} \; (\tau_a = -20 \sim +75 \, ^{\circ}\text{C} \text{, unless otherwise noted})$

Symbol	Parameter	Conditions	Limits			11-14
Symbol	Parameter		Min	Nom.	Max	Unit
Vcc	Supply voltage		4.5	5.0	5.5	V
Іон	"H" output current	V <sub>0</sub> =5.5V			250	μА
loL	"L" output current	V <sub>OL</sub> ≤0.5V			48	mA
Topr	Operation temperature range		-20		+75	င



# M751272P/FP M751273P/FP

#### PERIPHERAL DRIVER ARRAYS

#### $\textbf{ELECTRICAL} \quad \textbf{CHARACTERISTICS} \ \, (\texttt{T}_{a} = -20 \sim +75 \, ^{\circ} \texttt{C} \text{, unless otherwise noted})$


0		_	-1 11		Limits		
Symbol	Parameter	le	Test conditions		Typ.*	Max	Unit
VIH	"H" input voltage						V
VIL	"L" input voltage		200			0.8	V
V <sub>IC</sub>	Input clamp voltage	V <sub>CC</sub> =4.5V, I <sub>IC</sub> =-	V <sub>CC</sub> =4.5V, I <sub>IC</sub> =-18mA			-1.5	V
Іон	"H" output current	V <sub>CC</sub> =4.5V, V <sub>O</sub> =5	V <sub>CC</sub> =4.5V, V <sub>O</sub> =5.5V			250	μА
VoL	"L" output voltage	V <sub>CC</sub> =4.5V, I <sub>OL</sub> =4	V <sub>CC</sub> =4.5V, I <sub>OL</sub> =48mA		0.4	0.5	V
,	(11)	V <sub>CC</sub> =5, 5V	V <sub>1</sub> =2.7V			20	
Іін	"H" input current	V <sub>CC</sub> =5.5V	V <sub>I</sub> =10V			100	μΑ
I <sub>I</sub> L	"L" input current	V <sub>CC</sub> =5.5V, V <sub>I</sub> =0.	V <sub>CC</sub> =5.5V, V <sub>I</sub> =0.4V			-0.2	mA
I <sub>CCH</sub>	"H" power supply current	V <sub>CC</sub> =5.5V			1.5	6	mA
Iccl	"L" power supply current	V <sub>CC</sub> =5.5V			38	60	mA

<sup>\* :</sup> All typical values are at  $V_{CC}$ =5V and  $T_a$ =25°C.

#### **SWITCHING CHARACTERISTICS** $(v_{cc}=5.0v, T_a=25^{\circ}C)$

Symbol Parameter	Developed	Took conditions	Limits			Unit
	Parameter	Test conditions	Mın	Тур	Max	Unit
t <sub>PHL</sub>	Output "H-L" propagation time	R <sub>L</sub> =110Ω .		10	50	ns
t <sub>PLH</sub>	Output "L-H" propagation time	C <sub>L</sub> =50pF		10	50	ns

#### **TEST CIRCUIT**



Rising time :  $t_r \le 15$ ns Falling time :  $t_f \le 6$  ns Repeat frequency : PRR= 1 MHz Pulse amp. :  $V_P = 3 V_{P-P}$ 

Output impedance :  $Z_0 = 50 \Omega$ 

Voltage waveforms

# M75173P/FP

#### QUADRUPLE DIFFERENTIAL LINE RECEIVER

#### **DESCRIPTION**

The M75173P/FP is an integrated circuit consisting of 4 line receiver for use with balanced and unbalanced digital data transmission meets EIA Standards RS-485, RS-422A and RS-423A.

#### **FEATURES**

- Input characteristics meet EIA Standards RS-485, RS-422A and RS-423A.
- Input with hysteresis (A, A 50mV typ)
- Common mode input voltage range −12~+12V
- Input sensitivity of ±200mV (max)
- High input impedance  $12k\Omega$  (min)
- Fail safe operation. Output always high when inputs A and A are open
- Three-state output
- Operated by single 5V power supply

#### **APPLICATION**

For use as a data transmission interface in digital equipment.

#### **FUNCTIONAL DESCRIPTION**


Within the common mode voltage range of -12V to +12V, the threshold voltage of A and  $\overline{A}$  is  $\pm 200$ mV. The hysteresis of A and  $\overline{A}$  is 50mV typ. As the input impedance of A and  $\overline{A}$  is  $12k\Omega$  (min), the device will be easy to use.

Output control inputs OC and  $\overline{OC}$  are common to all circuits of the receiver. Output Y has three-state and will be high impedance when OC is low and  $\overline{OC}$  is high.

Y output characteristics are compatible with TTL circuits.

The M75173P/FP can be used as a receiver for balanced and unbalanced receiver. The device is suitable for data transmission and multi-point transmission circuit can be made in combination with drivers compatible with RS-485 Standards. Up to 32 driver/receiver pairs can be connected to the bus...

Refer to the APPLICATION EXAMPLE for further information.




#### FUNCTION TABLE (Note 1)

Α	Ā	ОС	00	Υ
		Н	Х	H
V <sub>ID</sub> ~	>V <sub>TH</sub>	Х	L	Н
V <sub>TL</sub> <v<sub>ID<v<sub>TH</v<sub></v<sub>		Н	X	*
V <sub>TL</sub> <v< td=""><td>ID &lt; VTH</td><td>Х</td><td>L</td><td>*</td></v<>	ID < VTH	Х	L	*
		Н	Х	L
$V_{ID} < V_{TL}$		Х	L	L
	X	L	Н	Z

Note 1:  $V_{ID}$ : (applied voltage A)—(applied voltage  $\overline{A}$ )

V<sub>TH</sub> : 0. 2V
V<sub>TL</sub> : -0. 2V
X : irrelevant
\* : indeterminate
Z : high-impedance





#### **ABSOLUTE MAXIMUM RATINGS** $(\tau_a = -20 \sim +75^{\circ}C$ , unless otherwise noted)

Symbol	Parameter		Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage			<b>−0.5~+7</b>	V
	land sellen	A, Ā		-25~+25	
Vi	Input voltage	OC,		<b>−0.5~+7</b>	_ v
V <sub>ID</sub>	Voltage between inputs	A, A		-25~+25	V
loL	Low-level output current			0~50	mA
ъ.	Daniel diameter	DIP	T <sub>a</sub> =25°C (Note 2)	1000	
Pd Power	Power dissipation	SOP	T <sub>a</sub> =25°C (Note 3)	640	mW
Tstg	Storage temperature range			<del>-65~+150</del>	°C

Note 2: A derating of 9mW/°C should be made when  $T_a \ge 40$ °C

## $\begin{tabular}{lll} \textbf{RECOMMENDED} & \textbf{OPERATING} & \textbf{CONDITIONS} & (\textbf{T}_a = -20 \sim +75 \, \text{°C}, unless otherwise noted) \\ \end{tabular}$

Symbol	Parameter			Limits		11-4
Symbol	Parameter		Mın	Тур	Max	Unit
V <sub>CC</sub>	Supply voltage		4. 75	5	5. 25	V
V <sub>IC</sub>	Common mode input voltage(Note 4)	A, Ā	-12		+12	V
Іон	High-level output current	V <sub>OH</sub> ≥2.7V	0		-400	μΑ
l <sub>OL</sub>	Low-level output current	V <sub>OL</sub> ≤0.5V	0		16	mA
Topr	Ambient temperature range		-20		+75	°C

Note 4: Common mode input voltage A,  $\overline{A}$  is the average value of the voltages applied on A,  $\overline{A}$ 

<sup>3:</sup> A derating of 5.1mW/℃ should be made when T<sub>a</sub>≥25℃

#### **ELECTRICAL CHARACTERISTICS** $(v_{cc}=5v\pm5\%, v_{ic}=-12\sim+12v, \tau_a=-20\sim+75\%)$

0			T4		Limits			I I = iA
Symbol	Parameter		Test condition	ons	Min Typ* Max		Max	Unit
V <sub>TH</sub>	High threshold voltage	A, Ā	$V_{OH}=2.7V$ , $I_{OH}=-400\mu A$				0.2	>
V <sub>TL</sub>	Low threshold voltage	A, Ā	V <sub>OL</sub> =0.5V, I <sub>OL</sub> =16mA		-0.2			<b>V</b>
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis(Note 5)	A, Ā				50		mV
V <sub>IH</sub>	High-level input voltage	oc, oc			2			٧
V <sub>IL</sub>	Low-level input voltage	oc, oc					0.8	٧
V <sub>IK</sub>	Input clamp voltage	oc, oc	I <sub>1</sub> =-18mA				-1.5	V
V <sub>OH</sub>	High-level output voltage		V <sub>ID</sub> =0.2V, I <sub>OH</sub> =-400μA		2.7	3.5		٧
	Low-lovel cutout veltage	N - 0.0V	I <sub>OL</sub> =8mA		0. 31	0. 45	.,	
V <sub>OL</sub>	Low-level output voltage		V <sub>ID</sub> =-0.2V	I <sub>OL</sub> =16mA		0.40	0.5	V
l <sub>ozh</sub>	Off-state high-level output current		V <sub>0</sub> =2.4V				20	μА
I <sub>OZL</sub>	Off-state low-level output current		V <sub>O</sub> =0.4V				-20	μА
				V <sub>1</sub> =12V			1	
l <sub>1</sub>	Input current	A, Ā	Oter inputs 0V	V <sub>1</sub> =-7V			-0.8	mA
I <sub>IH</sub>	High-level input current	oc, oc	V <sub>1</sub> =2.7V				20	μА
I <sub>IL</sub>	Low-level input current	oc, oc	V <sub>1</sub> =0.4V				-100	μА
rı	Input resistance	A, Ā			11 (Note 6)	15		kΩ
los	Output short circuit current (Note 6)	1,			-15		-85	mA
Icc	Supply current		All outputs in disable state			52	70	mA

\* : Typical values are at  $V_{cc}$ =5V,  $T_a$ =25°C,  $V_{ic}$ =0V

Note 5: Hysteresis is the difference between the positive-going input threshold voltage V<sub>T+</sub> and negative-going input threshold voltage V<sub>T+</sub>.


6: Minimum value is  $12k\Omega$  with  $T_a=0\sim75$ °C.

7: All measurement should be done quickly and not more than one output should be shorted at a time.

#### **SWITCHING CHARACTERISTICS** ( $V_{cc}=5V$ , $T_a=25^{\circ}C$ , unless otherwise noted)

	Parameter	Took on dikking		Limits		
Symbol		Test conditions	Min	Тур	Max	Unit
t <sub>PLH</sub>	Low-to high-level, high-to low-level output	0 -15-5 (N-4-9)		18	35	ns
t <sub>PHL</sub>	propagation time, from input A, A to output Y	C <sub>L</sub> =15pF (Note 8)		29	35	ns
t <sub>PZH</sub>	High-level output enable time	C <sub>L</sub> =15pF (Note 8)		20	30	ns
t <sub>PZL</sub>	Low-level output enable time	CL—TSPF (Note 6)		21	30	ns
t <sub>PHZ</sub>	High-level output disable time	C <sub>1</sub> =5pF (Note 8)		18	35	ns
t <sub>PLZ</sub>	Low-level output disable time	CL—obt (440te o)		27	35	ns


Note 8: Test circuits



- (1) The pulse generator (PG) has the following characteristics:
  - PRR=1MHz,  $t_W$ =500ns,  $t_f \le 5$ ns,  $t_f \le 5$ ns,  $Z_O$ =50 $\Omega$
- (2) All diodes are high-speed switching diodes ( $t_{rr} \leq 4ns$ )
- (3) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance.
- (4) When output control input OC is tested, output control input OC is high. When OC is tested, OC is low.


Parameter	SW 1	SW 2	SW3
t <sub>PLH</sub> , t <sub>PHL</sub>		-	Open
t <sub>PZH</sub>	Open	Closed	Closed
t <sub>PZL</sub>	Closed	Open	Closed
t <sub>PHZ</sub>	Closed	Closed	Closed
t <sub>PLZ</sub>	Closed	Closed	Closed






#### **APPLICATION EXAMPLE**

#### a) Balanced type



 $\boldsymbol{R}_{\boldsymbol{T}}$  is characteristics impedance of transmission line

#### b) Unbalanced type



# M75175P/FP

#### QUADRUPLE DIFFERENTIAL LINE RECEIVER

#### **DESCRIPTION**

The M75175P/FP is an integrated circuit consisting of 4 line receivers for use with balanced and unbalanced digital data transmissions meeting EIA standards RS-485, RS-422A and RS-423A.

#### **FEATURES**

- Input characteristics meet EIA standards RS-485, RS-422A and RS-423A.
- Input with hysteresis (A, A 50 mV typ)
- Common mode input voltage range −12~+12V
- Input sensitivity of ±200 mV (max)
- High input impedance  $12k\Omega$  (min)
- Fail safe operation. Output always high when inputs A and A are open
- Three-state output
- Operated by single 5V power supply

#### **APPLICATION**

For use as a data transmission interface in digital equipment.

#### **FUNCTIONAL DESCRIPTION**


Within the common mode voltage range of -12V to +12V, the threshold voltage of A and  $\overline{A}$  is  $\pm 200$ mV. The hysteresis of A and  $\overline{A}$  is 50mV typ. As the input impedance of A and  $\overline{A}$  is 12k $\Omega$  (min), the device will be easy to use.

Output control inputs OCs common to each two circuits of the receiver. Output Y has three-state and will be high impedance when OC is low.

Y output characteristics are compatible with TTL circuits.

The M75175P/FP can be used as a receiver for balanced and unbalanced receiver. The device is suitable for data transmission and multi-point transmission circuit can be made in combination with drivers compatible with RS-485 standards. Up to 32 driver/receiver pairs can be connected to the bus.

Refer to the APPLICATION EXAMPLE for further informa-




#### FUNCTION TABLE (Note 1)

Α	Ā	ОС	Υ
V <sub>ID</sub> ?	>V <sub>TH</sub>	Н	Н
$V_{TL} < V$	ID <vth< td=""><td>Н</td><td>*</td></vth<>	Н	*
V <sub>ID</sub> <	<v<sub>TL</v<sub>	Н	L
	X	L	Z

Note 1: V<sub>ID</sub> : (applied voltage A)—(applied voltage  $\overline{A}$ )

V<sub>TH</sub>: 0. 2V
V<sub>TL</sub>: -0. 2V
X: irrelevant
\*: indeterminate
Z: high-impedance





#### **ABSOLUTE MAXIMUM RATINGS** $(T_a = -20 \sim +75^{\circ}C)$ , unless otherwise noted)

Symbol	Parameter		Conditions	Ratings	Unit
V <sub>cc</sub>	Supply voltage			<b>−</b> 0.5∼ <b>+</b> 7	V
.,	land value	A, Ā		-25~+25	v
V <sub>I</sub>	V <sub>I</sub> Input voltage	/ <sub>I</sub> Input voltage OC		−0.5~+7	] <b>'</b>
V <sub>ID</sub>	Voltage difference between inputs	A, Ā		-25~+25	V
loL	Low-level output current			0~50	mA
_	D	DIP	T <sub>a</sub> =25℃ (Note 2)	1000	
Pd	Power dissipation	SOP	T <sub>a</sub> =25℃ (Note 3)	640	mW
Tstg	Storage temperature range			−65~+150 .	°C

Note 2: A derating of 9mW/°C should be made when  $T_a{\ge}40^\circ\!\text{C}$ 

3: A derating of 5.1mW/°C should be made when Ta≥25°C

#### **RECOMMENDED OPERATING CONDITIONS** $(T_a = -20 \sim +75 \, ^{\circ}C$ , unless otherwise noted)

Symbol	Downward and			Limits			
Symbol	Parameter			Тур	Max	Unit	
Vcc	Supply voltage		4. 75	5	5. 25	٧	
V <sub>IC</sub>	Common mode input voltage (Note 4)	A, Ā	-12		+12	٧	
Іон	High-level output current	V <sub>OH</sub> ≥2.7V	0		-400	μА	
I <sub>OL</sub>	Low-level output current	V <sub>OL</sub> ≤0.5V	0		16	mA	
Topr	Ambient temperature range		-20		+75	ొ	

Note 4: Common mode input voltage A,  $\overline{A}$  is the average value of the voltages applied on A,  $\overline{A}$ .



#### **ELECTRICAL CHARACTERISTICS** (V<sub>cc</sub>=5V±5%, V<sub>lc</sub>=-12~+12V, T<sub>a</sub>=-20~+75°C)

		Parameter				Limits		
Symbol	Parameter		lest co	Test conditions		Тур*	Max	Unit
V <sub>TH</sub>	High threshold voltage	A, Ā	V <sub>OH</sub> =2.7V, I <sub>OH</sub> =-400	)μA			0.2	>
V <sub>TL</sub>	Low threshold voltage	A, Ā	V <sub>OL</sub> =0.5V, I <sub>OL</sub> =16mA		-0.2			V
$V_{T+}-V_{T-}$	Hysterisis (Note 5)	A, Ā				50		mV
V <sub>IH</sub>	High-level input voltage	ОС			2			٧
VIL	Low-level input voltage	ОС					0.8	V
VIK	Input clamp voltage	ОС	I <sub>1</sub> =-18mA				-1.5	V
V <sub>OH</sub>	High-level output voltage		V <sub>ID</sub> =0. 2V, I <sub>OH</sub> =-400,	uA	2.7	3.5		V
			0.00	I <sub>OL</sub> =8mA		0.31	0.45	
VoL	Low-level output voltage		$V_{ID} = -0.2V$	I <sub>OL</sub> =16mA		0.40	0.5	V
I <sub>OZH</sub>	Off-state high-level output current		V <sub>o</sub> =2.4V				20	μА
lozL	Off-state low-level output current		V <sub>O</sub> =0.4V	V <sub>O</sub> =0.4V			-20	μА
		T	0.11	V <sub>1</sub> =12V			1	
l <sub>t</sub>	Input current	A, Ā	Other inputs 0V	V <sub>1</sub> =-7V			-0.8	mA
I <sub>IH</sub>	High-level input current	ОС	V <sub>I</sub> =2.7V				20	μА
I <sub>IL</sub>	Low-level input current	ОС	V <sub>I</sub> =0.4V				-100	μΑ
r,	Input resistance	A, Ā			11 (Note 6)	15		kΩ
los	Output short circuit current (Note	Output short circuit current (Note 7)			-15		-85	mA
Icc	Supply current		All outputs in disable :	state		55	75	mA

\* : Typical values are at  $V_{cc}$ =5V,  $T_a$ =25 $^{\circ}$ C and  $V_{ic}$ =0V. Note 5: Hysteresis is the difference between the positive input threshold voltage  $V_{T+}$  and negative input threshold voltage  $V_{T-}$ 


6: Minimum value is  $12k\Omega$  within  $T_a=0\sim75^{\circ}C$ .

7: All measurements should be done quickly and not more than one output should be shorted at a time.

#### **SWITCHING CHARACTERISTICS** (V<sub>CC</sub>=5V, T<sub>a</sub>=25°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
Symbol		l est conditions	Mın	Тур	Max	Unit
t <sub>PLH</sub>	Low-to-high-level, high-to-low-level output	0 - 15 - 5(1) 0)		17	35	ns
t <sub>PHL</sub>	propagation time, from input A, A to output Y	C <sub>L</sub> =15pF(Note 8)		26	35	ns
t <sub>PZH</sub>	High-level output enable time	C <sub>1</sub> =15pF(Note 8)		13	30	ns
t <sub>PZL</sub>	Low-level output enable time	CL—15pr(Note 8)		16	30	ns
t <sub>PHZ</sub>	High-level output disable time	C <sub>1</sub> =5pF(Note 8)		16	35	ns
t <sub>PLZ</sub>	Low-level output disable time	C <sub>L</sub> =spr(Note 8)		22	35	ns


Note 8 : Test circuit



- (1) The pulse generator(PG) has the following characteristiscs : PRR=1MHz,  $t_W$ =500ns,  $t_f$ ≤ 5ns,  $t_f$ ≤ 5ns,  $Z_O$ =50 $\Omega$
- (2) All diodes are high-speed switching diodes ( $t_{rr} \le 4ns$ )
- (3) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance

Parameter	SW 1	SW 2	SW3
t <sub>PLH</sub> , t <sub>PHL</sub>	_	_	Open
t <sub>PZH</sub>	Open	Closed	Closed
t <sub>PZL</sub>	Closed	Open	Closed
t <sub>PHZ</sub>	Closed	Closed	Closed
t <sub>PLZ</sub>	Closed	Closed	Closed


#### **TIMING DIAGRAM**






## APPLICATION EXAMPLE

#### a) Balanced type



#### b) Unbalanced type





# M75176P,M75177P M75178P,M75179P

**RS-485 TRANSCEIVER** 

#### **FEATURES**

- Meets EIA Standards RS-485 and RS-422A
- Multi-point, long-distance, high-speed data transmission is possible
- Driver part, built-in output current limit circuit
- Receiver part, high-input impedance 12kΩ min.


#### **APPLICATION**


Digital data transmission for personal computer, POS, and factory automation

#### **Outline of EIA Standard RS-485**

Operating mode		Balanced type	
Number of connectable terminals	32 receivers		
Maximum length of cable		1200 m	
	12 m	10Mbit/s	
Maximum transmission rate	120 m	1Mbit/s	
	1200 m	90Kbit/s	
	+12V		
Maximum common mode voltage		−7 <b>V</b>	
Driver output voltage	loaded	±1.5V	
Driver load resistance		54Ω	
B	Power on	±100μA(MAX)	
Driver output leakage current	-7V≦ V <sub>com</sub> ≦ 12V		
Receiver input common mode volta	-12V to 12V		
Receiver input sensitivity	±200mV		
Receiver input resistance	>12kΩ		

The specifications are subject to change without notice.





#### **DESCRIPTION**

The M75188P is a semiconductor integrated circuit containing 4 line drivers for use with unbalanced digital data transmission, which meets EIA Standards RS-232-C.

#### **FEATURES**

- Output characteristics meet EIA Standards RS-232-C
- Current-limited output ±10mA (typ)
- Power-off output impedance 300 Ω (min)
- Slew rate control by output load capacitor
- Input characteristics are compatibe with TTL circuits
- Wide range of supply voltages (V<sub>CC+</sub>=9~13.2V, V<sub>CC-</sub>=-9V~13.2V)

#### **APPLICATION**


For use as a data transmission interface in digital equipment


#### **FUNCTIONAL DESCRIPTION**

Inputs A and B can be driven directly with TTL circuits.

A resistor of  $300\,\Omega$  is connected in series with the output Y, and the output impedance is  $350\,\Omega\,(\text{typ})$ . Therefore, when use of a transmission line whose characteristic impedance is  $100\,\sim\,300\,\Omega$ , wave form distortion of the signals can be reduced. Connection of termination resistor enables extention of transmission line.

Connection of a capacitor between Y and GND enables slew rate adjustment. Refer to the specifications. Parasitic diodes are connected between Y and positive power supply  $V_{\rm CC-}$ , and negative power supply  $V_{\rm CC-}$ . Refer to the circuit diagram. Therefore, when voltages higher than  $V_{\rm CC+}$  or lower than  $V_{\rm CC-}$  are applied to Y, a protective circuit is required to avoid variation of power supply voltage connected to  $V_{\rm CC+}$  and  $V_{\rm CC-}$ . Refer to the TYPICAL APPLICATION a). This integrated circuit is suitable for data transmission interface in digital equipment and the output characteristics meet EIA Standard RS-232-C. Refer to Table 1. The M75189P and M75189AP are available as receivers which meet RS-232-C. The transmission form is unbalanced. Re-





fer to TYPICAL APPLICATION b).

#### FUNCTION TABLE (Note1)

Α	В	Y
н	н	L
L	Х	Н
X	L	Н

Note 1: X:irrelevant

Table 1 Eia standards RS-232-C

	Parameter	RS-232-C	M75188P Corresponding Parameters (Symbol)
o	Transmission form	Unbalanced	Output Y
Common	Maximum transmission distance	15m	Extention is possible by connecting C <sub>L</sub>
ပိ	Maximum transmission speed	20kbit/s	t <sub>TLH</sub> , t <sub>THL</sub> , when C <sub>L</sub> =2500pF
	Maximum output voltage (no load)	±25V	With V <sub>ccmax</sub> =13.2V, output voltages never become higher than +25V or lower than -25V.
Driver	Minimum output voltage (loaded)	±5~±15V	Voh, VoL
Dri	Minimum output resistance (power off)	R <sub>O</sub> =300 Ω	ro
	Maximum short-circuit output current	±500mA	I <sub>OS(H)</sub> , I <sub>OS(L)</sub>
	Slew rate	Maximum 30V/µs	t <sub>TLH</sub> , t <sub>THL</sub>
ē	Input resistance	3 k~ 7 kΩ	
ceiver	Maximum input threshold	-3~+3V	
Be	Maximum input voltage	-25~+25V	

#### ABSOLUTE MAXIMUM RATINGS (Ta=0~75°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>cc+</sub>	Positive supply voltage		0~15	V
V <sub>cc</sub> -	Negative supply voltage		0~-15	V
Vı	Input voltage		<b>−15~+7</b>	V
Vo	Output voltage		-15~+15	V
Pd	Power dissipation .	When Ta=25°C (Note 2)	1	W
Tstg	Storage temperature range		<del>-65~+150</del>	°C

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Donomotor.		Limits			
	Parameter	Mın	Тур	Max	Unit	
V <sub>cc+</sub>	Positive power supply	9		13. 2	٧	
V <sub>cc</sub> -	Negative power supply	-9		-13.2	V	
V <sub>I</sub> Input voltage		0		5.5	٧	
Topr	Operating free-air ambient temperature range	0		75	°C.	

#### **ELECTRICAL CHARACTERISTICS** ( $v_{cc+}=9v$ , $v_{cc-}=-9v$ , $v_{a}=0 \sim 75^{\circ}$ C, unless otherwise noted)

0 1 1		Test conditions			Limits		
Symbol	Parameter			Min	Typ*	Max	Unit
V <sub>IH</sub>	High-level input voltage			1.9			V
V <sub>IL</sub>	Low-level input voltage					0.8	٧
.,	High level autaut vallage	V <sub>IL</sub> =0.8V	V <sub>CC+</sub> =9V, V <sub>CC</sub> =-9V	6	7		V
νон	V <sub>OH</sub> High-level output voltage	$R_L=3k\Omega$	V <sub>CC+</sub> =13.2V, V <sub>CC</sub> =-13.2V	9	10.5		٧
.,	1	V <sub>IL</sub> =1.9V	V <sub>CC+</sub> =9V, V <sub>CC-</sub> =-9V		-7	-6	V
Val	Low-level output voltage	$R_L=3k\Omega$	V <sub>cc+</sub> =13.2V, V <sub>cc-</sub> =-13.2V		-10.5	-9	V
I <sub>IH</sub>	High-level input current	V <sub>I</sub> =5V				10	μΑ
IIL	Low-level input current	V <sub>i</sub> =0V			-1	-1.6	mA
I <sub>os(H)</sub>	High-level short-circuit output current (Note 3)	V <sub>I</sub> =0.8V, V <sub>O</sub> =0	)V	-6	-10	-12	mA
l <sub>os(L)</sub>	Low-level short-circuit output current (Note 3 )	V <sub>I</sub> =1.9V, V <sub>O</sub> =0	OV	6	10	12	mA
ro	Output resistance (power off)	V <sub>CC+</sub> =0V, V <sub>CC</sub> -	$=0V, V_0=-2\sim+2V$	300			Ω
		V <sub>cc+</sub> =9V	V <sub>1</sub> =1.9V		15	20	
		No load	V <sub>1</sub> =0.8V		3.7	6	
		V <sub>CC+</sub> =12V	V <sub>i</sub> =1.9V		19	25	
l <sub>cc+</sub>	Supply current from V <sub>CC+</sub>	No load	V <sub>I</sub> =0.8V		5.2	7	mA
		V <sub>CC+</sub> =15V	V <sub>i</sub> =1.9V			34	
		No load Ta=25℃	V <sub>i</sub> =0.8V			12	
		V <sub>CC</sub> =-9V	V <sub>i</sub> =1.9V		-13	-17	
,		No load	V <sub>i</sub> =0.8V			-0.015	
		V <sub>CC</sub> -=-12V	V <sub>i</sub> =1.9V		-18	-23	
Icc-	Supply current from V <sub>CC</sub> -	No load	V <sub>i</sub> =0.8V			-0.015	mA
		V <sub>CC</sub> =-15V	V <sub>i</sub> =1.9V			-34	
		No load Ta=25℃	V <sub>1</sub> =0.8V			-2.5	
ъ.		V <sub>cc+</sub> =9V, V <sub>cc</sub>	_=-9V, No load			333	\ A /
Pd	Total power dissipation	V <sub>CC+</sub> =12V, V <sub>CC</sub>	c-=-12V, No load			576	mW

#### $\textbf{SWITCHING} \quad \textbf{CHARACTERISTICS} \,\, (\textit{V}_{\texttt{CC+}} = 9\textit{V}, \, \textit{V}_{\texttt{CC-}} = -9\textit{V}, \, \textit{T}_{\textbf{a}} = 25^{\circ}\!\!\text{C}, \, \text{unless otherwise noted})$


Cumbal	Parameter	Test conditions	Limits			Unit
Symbol		lest conditions	Mın	Тур	Max	Oilit
t <sub>PLH</sub>	Low-to-high level, high-to-low level output propagation	$R_i = 3k\Omega$		285	350	ns
t <sub>PHL</sub>	time, from input A, B to output Y	$C_1 = 15pF$		60	175	ns
t <sub>TLH</sub>	Low-to-high, high-to-low output transition time,	(Note 4)		65	100	ns
t <sub>THL</sub>	from input A, B to output Y	(Note 4)		36	75	ns
t <sub>TLH</sub>	Low-to-high, high-to-low output transition time,	$R_L=3k\sim7k\Omega$ , $C_L=2500pF$ (Note 4)		3.6	5	μs
t <sub>THL</sub>	from input A, B to output Y	Transition time between $+3\mathrm{V}$ and $-3\mathrm{V}$		3.4	5	μs



<sup>\*:</sup> All typical values are at T<sub>a</sub>=25°C.


Note 3: All measurements should be done quickly and not more than one output should be shorted at a time

Note 4: Test circuit




- $\begin{array}{ll} \text{(1)} & \text{The pulse generator (PG) has the following characteristics:} \\ & \text{PRR=1MHz, } t_w = 500 \text{ns, } V_p = 3V_{p,p}, \ Z_0 = 50 \, \Omega \\ \text{(2)} & C_L \text{ includes probe and jig capacitance.} \end{array}$

#### **TIMING DIAGRAM**




#### TYPICAL APPLICATION

a) Power supply protection




b) Combination of a driver with a receiver






#### TYPICAL CHARACTERISTICS

#### OUTPUT VOLTAGE VS INPUT VOLTAGE




INPUT VOLTAGE VI(V)

# OUTPUT CURRENT VS OUTPUT VOLTAGE




OUTPUT VOLTAGE Vo(V)

#### OUTPUT SHORT-CIRCUIT CURRENT VS AMBIENT TEMPERATURE




AMBIENT TEMPERATURE Ta(℃)

#### SLEW RATE VS OUTPUT LOAD CAPACITANCE



OUTPUT LOAD CAPACITANCE CL(pF)

## MAXIMUM SUPPLY VOLTAGE VS



# M75189P/FP

QUADRUPLE LINE RECEIVER

#### **DESCRIPTION**

The M75189P/FP is a semiconductor integrated circuit containing 4 line receivers for use with unbalanced digital data transmission, which meets EIA Standards RS-232-C.

#### **FEATURES**

- Input characteristics meet EIA Standards RS-232-C
- Input resistance of 3k to 7k $\Omega$  (V<sub>I</sub>=-3 to -25V/3 to 25V)
- Input voltage range from −30 to +30V
- Input hysteresis is 0.25V typ.
- Response control provides: input threshold shifting, input noise filtering.
- Output characteristics are compatible with TTL circuits
- Operates from single 5V power supply

#### **APPLICATION**

For use as a data transmission interface in digital equipment.

#### **FUNCTIONAL DESCRIPTION**


A 4k  $\Omega$  (typ) resistor is connected in series with input I and the input impedance is 3k to 7k  $\Omega$ , (the applied input voltage  $V_I$  equalling -3 to -25V or 3 to 25V).

A resistor or a resistor and bias voltage can be connected between RC and GND to shift the input threshold voltage levels.

The input hysteresis is set to 0.25V (typ).

Input noise can be rejected by connecting a capacitor between RC and GND. Refer to TYPICAL APPLICATION b). Output  $\overline{O}$  is pulled up by  $2k\,\Omega$  resistor to  $V_{CC}$  so that the AND tie can be made, and can drive TTL circuits directly. The supply voltage is from a single 5V power supply.

This integrated circuit is suitable for data transmission interface in digital equipment since the input characteristics meet EIA Standards RS-232-C. Refer to Table 1, which shows the EIA Standards RS-232-C. M75188P may be used as a driver which meets these standards. An unbalanced form of transmission is used. Refer to TYPICAL APPLICATION a) for further information.






Table 1 Eia standards RS-232-C

	Parameter	RS-232-C	M75189P Corresponding Parameters (Symbol)
non	Transmission form	Unbalanced	Input I
иошшо	Maximum transmission distance	15m	
ŏ	Maximum transmission speed	20kbit/s	
	Maximum output voltage (no load)	±25V	
Driver	Minimum output voltage (loaded)	±5∼±15V	
ă	Minimum output resistance (power off)	R <sub>O</sub> =300 Ω	
	Maximum short-circuit output current	±500mA	
	Slew rate	Maximum 30V/μs	
je.	Input resistance	3 k~ 7 kΩ	
Receiver	Maximum input threshold	-3~+3V	V <sub>7+</sub> , V <sub>7-</sub>
Re	Maximum input voltage	−25~+25V	կн, կլ



#### ABSOLUTE MAXIMUM RATINGS (Ta=0~75°C, unless otherwise noted)

Symbol	Param	neter	Conditions	Ratings	Unit
Vcc	Supply voltage			-0.5~+10	V
Vı	Input voltage			-30~+30	V
lo	Output current		When output is low	20	mA
Pd	Power dissipation	DIP	T <sub>a</sub> =25℃(Note 1)	1000	
		SOP	T <sub>a</sub> =25°C (Note 2)	570	mW
T <sub>stg</sub>	Storage temperature range			−65~+150	င

Note 1 : A derating of 9.1 mW/°C should be made when  $T_a \ge 40$ °C 2 : A derating of 4.5 mW/°C should be made when  $T_a \ge 25$ °C

#### **RECOMMENDED OPERATING CONDITIONS**

Complete	P		Limits		
Symbol	Parameter	Min	Тур	Max	Unit
Vcc	Supply voltage	4. 75	5	5. 25	V
V <sub>I</sub>	Input voltage	-15		15	V
Topr	Operating free-air ambient temperature range	0		75	°C

#### **ELECTRICAL** CHARACTERISTICS ( $V_{cc}=5V$ , $T_a=0\sim75^{\circ}C$ , unless otherwise noted)


Symbol	D	T	Test conditions		Limits			Measurement
	Parameter	les			Тур*	Max	Unit	circuit
V <sub>T+</sub>		Ta=25℃	T <sub>a</sub> =25℃			1.5	v	1
	Positive-going theshold voltage					1.6		
.,	Negative-going theshold voltage	Ta=25℃	Ta=25℃			1.25		
V <sub>T</sub> —				0.65		1.25	V	'
V <sub>T+</sub> V <sub>T-</sub>	Hysteresis	Ta=25℃		0	0. 25	0.75	٧	1
	High-level output voltage	V <sub>1</sub> =0.75V, I <sub>OH</sub> =-0.5mA		2.6	4	5	v	, 1
V <sub>OH</sub>		V <sub>I</sub> : Open, I <sub>OH</sub> =-0.5mA		2.6	4	5		
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> =3V, I <sub>OL</sub> =10mA			0.2	0.45	٧	1
	High-level input current	V <sub>1</sub> =25V	DIP	3.6		8.3	mA	2
I <sub>IH</sub>		V <sub>1</sub> =15V	SOP			5.0		
		V <sub>I</sub> =3V		0.43				
IIL	Low-level input current	V₁=-25V	DIP	-3.6		-8.3		2
		V <sub>I</sub> =-15V	SOP			-5.0	mA	
		V <sub>I</sub> =-3V	V <sub>1</sub> =-3V					
los	Short-circuit output current	V <sub>I</sub> =0V, V <sub>O</sub> =0V	V <sub>1</sub> =0V, V <sub>0</sub> =0V		-2.5	-5	mA	3
Icc	Supply current	V <sub>CC</sub> =5V, V <sub>I</sub> =5V			20	26	mA	2

<sup>\* :</sup> All typical values are at  $V_{\text{CC1}}{=}5\text{V},\,T_{a}{=}25^{\circ}\!\text{C}\,.$ 


## $\textbf{SWITCHING} \quad \textbf{CHARACTERISTICS} \; (v_{cc} = 5v, \, \tau_a = 25 \, ^{\circ}\text{C}, \, \text{unless otherwise noted})$


Symbol	Parameter	Test conditions	Limits				Measurement
		rest conditions	Mın	Тур	Max	Unit	circuit
t <sub>PLH</sub>	Low-to-high-level, high-to-low-level output	$C_L=15pF, R_L=3.9K\Omega$		25	85	ns	
t <sub>PHL</sub>	propagation time, from input I to output O	$C_L = 15pF, R_L = 390 \Omega$		25	50	ns	!
t <sub>TLH</sub>	Low-to-high-level output transition time	$C_L=15pF, R_L=3.9k\Omega$		120	175	ns	4
t <sub>THL</sub>	High-to-low-level output transition time	C <sub>L</sub> =15pF, R <sub>L</sub> =390Ω		10	20	ns	

#### **MEASUREMENT CIRCUITS**




#### TYPICAL CHARACTERISTICS







#### INPUT THRESHOLD VOLTAGE VS FREE-AIR TEMPERATURE




#### INPUT THRESHOLD VOLTAGE VS SUPPLY VOLTAGE



#### NOISE REJECTION CHARACTERISTICS




#### INPUT CURRENT VS INPUT VOLTAGE




INPUT VOLTAGE 'VI(V)

#### TYPICAL APPLICATION

#### a) COMBINATION OF DRIVER AND RECEIVER



#### b) WAVEFORM RESTORATION AND NOISE REJECTION



As in the above diagram, in preventing inversion of output  $\overline{O}$  by input pulse, whose width  $t_w$  and amplitude greater than  $V_{T-}$ , or less than  $V_{T-}$ , connect capacitor  $C_C$ , the value of which can be obtained from a noise rejection characteristics table. Shorten the rise and fall time of input I if  $C_C$  is connected.

# M75189AP/AFP

QUADRUPLE LINE RECEIVER

#### DESCRIPTION

The M75189AP/AFP is a semiconductor integrated circuit containing 4 line receivers for use with unbalanced digital data transmission, which meets EIA Standards RS-232-C.

#### **FEATURES**

- Input characteristics meet EIA Standards RS-232-C
- Input resistance of 3k to  $7k\Omega(V_1 = -3 \text{ to } -25V/3 \text{ to } 25V)$
- Input voltage range from −30 to +30V
- Input hysteresis is 1.0V typ.
- Response control provides: input threshold shifting, input noise filtering.
- Output characteristics are compatible with TTL circuits
- Operates from single 5V power supply

#### **APPLICATION**

For use as a data transmission interface in digital equipment

#### **FUNCTIONAL DESCRIPTION**


A 4k  $\Omega$  (typ) resistor is connected in series with input I and the input impedance is 3k to 7k  $\Omega$ , (the applied input voltage  $V_I$  equalling -3 to -25V or 3 to 25V).

A resistor or a resistor and bias voltage can be connected between RC and GND to shift the input threshold voltage levels.

The input hysteresis is set to 1.0V (typ).

Input noise can be rejected by connecting a capacitor between RC and GND. Refer to TYPICAL APPLICATION b). Output  $\overline{O}$  is pulled up by 2k  $\Omega$  resistor to  $V_{CC}$  so that the AND tie can be made, and can drive TTL circuits directly. The supply voltage is from a single 5V power supply. This integrated circuit is suitable for data transmission interface in digital equipment since the input characteristics meet EIA Standards RS-232-C. Refer to Table 1, which

meet EIA Standards RS-232-C. Refer to Table 1, which shows the EIA Standards RS-232-C. M75188P may be used as a driver which meets these standards. An unbalanced form of transmission is used. Refer to TYPICAL APPLICATION a) for further information.






Table 1 Eia standards RS-232-C

	Parameter	RS-232-C	M75189AP Corresponding Parameters (Symbol)
8	Transmission form	Unbalanced	Input I
ommo	Maximum transmission distance	15m	
ပိ	Maximum transmission speed	20kbit/s	
	Maximum output voltage (no load)	±25V	
river	Minimum output voltage (loaded)	± 5 ∼±15V	
ă	Minimum output resistance (power off)	R <sub>O</sub> =300 Ω	·
	Maximum short-circuit output current	±500mA	
	Slew rate	Maximum 30V/μs	
eiver	Input resistance	3 k~ 7 kΩ	
1 0	Maximum input threshold	-3~+3∨	V <sub>T+</sub> , V <sub>T-</sub>
28	Maximum input voltage	-25~+25V	I <sub>IH</sub> , I <sub>IL</sub>



# M75189AP/AFP

#### **QUADRUPLE LINE RECEIVER**

#### ABSOLUTE MAXIMUM RATINGS ( $\tau_a=0\sim75^{\circ}C$ , unless otherwise noted)

Symbol	Paran	neter	Conditions	Ratings	Unit
V <sub>cc</sub>	Supply voltage			-0.5~+10	V
Vı	Input voltage			-30~+30	V
lo	Output current		When output is low	0~20	mA
	D	DIP	Ta=25°C (Note 1)	1000	
Pd	Power dissipation SOP	T <sub>a</sub> =25℃(Note 2)	570	mW	
T <sub>sta</sub>	Storage temperature range			<del>-65~+150</del>	°C

Note 1 : A derating of 9.1mW/°C should be made when Ta≥40°C 2 : A derating of 4.5mW/°C should be made when Ta≥25°C

# RECOMMENDED OPERATING CONDITIONS

			Limits		
Symbol	Parameter	Min	Тур	Max	Unit
V <sub>CC</sub>	Supply voltage	4. 75	5	5. 25	V
Vı	Input voltage	-15		15	V
Topr	Operating free-air ambient temperature range	0		75	°C

#### **ELECTRICAL** CHARACTERISTICS (V<sub>cc</sub>=5V, T<sub>a</sub>=0~75°C, unless otherwise noted)

O	D	T	t conditions		Limits		Unit	Measurement	
Symbol	Parameter	Tes	a conditions	Min	Тур*	Max	Unit	circuit	
.,	Bt	Ta=25°C	Ta=25℃			1.5	.,,	1	
V <sub>T+</sub>	Positive-going theshold voltage			0.9		1.6	V	1	
.,		Ta=25℃		0. 75		1.25	>	,	
$V_{\tau-}$	Negative-going theshold voltage					1.25	V	1	
$V_{T+}-V_{T-}$	Hysteresis	Ta=25℃	T <sub>a</sub> =25℃		0.25	0. 75	٧	1	
V <sub>OH</sub>	Illeb level autout veltare	V <sub>I</sub> =0.75V, I <sub>OH</sub> =-	$V_1 = 0.75V$ , $I_{OH} = -0.5mA$		4	5	V	,	
	High-level output voltage	V <sub>I</sub> : Open, I <sub>OH</sub> =-	$V_1$ : Open, $I_{OH}=-0.5$ mA		4	5		'	
VoL	Low-level output voltage	V <sub>I</sub> =3V, I <sub>OL</sub> =10mA			0.2	0.45	٧	1	
		V <sub>i</sub> =25V	DIP	3.6		8.3			
l <sub>IH</sub>	High-level input current	V <sub>1</sub> =15V	SOP			5.0	mA	2	
		V <sub>1</sub> =3V	V <sub>1</sub> =3V				ĺ		
		V <sub>1</sub> =-25V	DIP	-3.6		-8.3			
l <sub>1</sub> _	Low-level input current	V <sub>I</sub> =-15V	SOP			-5.0	mA	2	
		V₁=−3V	V <sub>1</sub> =-3V						
los	Short-circuit output current	V <sub>1</sub> =0V, V <sub>0</sub> =0V	V <sub>1</sub> =0V, V <sub>0</sub> =0V		-2.5	-5	mA	3	
Icc	Supply current	V <sub>CC</sub> =5V, V <sub>I</sub> =5V			20	26	mA	2	


<sup>\* :</sup> All typical values are at  $V_{CC1}$ =5V,  $T_a$ =25°C

#### **SWITCHING CHARACTERISTICS** ( $V_{cc}=5V$ , $T_a=25^{\circ}C$ , unless otherwise noted)

		T1		Limits		Unit	Measurement circuit	
Symbol	Parameter	Test conditions	Min	Тур	Max	Unit		
t <sub>PLH</sub>	Low-to-high-level, high-to-low-level output	C <sub>L</sub> =15pF, R <sub>L</sub> =3.9KΩ		25	85	ns		
t <sub>PHL</sub>	propagation time, from input I to output O	C <sub>L</sub> =15pF, R <sub>L</sub> =390Ω		25	50	ns	1	
t <sub>TLH</sub>	Low-to-high-level output transition time	$C_L=15pF, R_L=3.9k\Omega$		120	175	ns	7	
t <sub>THL</sub>	High-to-low-level output transition time	$C_L = 15pF, R_L = 390 \Omega$		10	20	ns		

#### **QUADRUPLE LINE RECEIVER**

#### **MEASUREMENT CIRCUITS**







# M75189AP/AFP

#### QUADRUPLE LINE RECEIVER


#### TYPICAL CHARACTERISTICS




#### MEASUREMENT CIRCUIT




#### INPUT THRESHOLD VOLTAGE VS FREE-AIR TEMPERATURE




# INPUT THRESHOLD VOLTAGE VS SUPPLY VOLTAGE



#### NOISE REJECTION CHARACTERISTICS




#### INPUT CURRENT VS INPUT VOLTAGE




#### QUADRUPLE LINE RECEIVER

#### TYPICAL APPLICATION

# a ) COMBINATION OF DRIVER AND RECEIVER



#### b) WAVEFORM RESTORATION AND NOISE REJECTION



As in the above diagram, in preventing inversion of output O by input pulse, whose width  $t_w$  and amplitude greater than  $V_{T^+}$  or less than  $V_{T^-}$  connect capacitor  $C_C$ , the value of which can be obtained from a noise rejection characteristics table. Shorten the rise and fall time of input I if  $C_C$  is connected.

# M751701P

#### RS-232C LINE DRIVER and RECEIVER

#### **DESCRIPTION**

The M751701P is a semiconductor integrated circuit with one digital data transmission line driver and one digital data transmission line receiver, both of which satisfy EIA Standard RS-232C.

#### **FEATURES**

#### <Common>

Wide supply voltage range (±4.5~±15V)

#### <Driver Section>


- When power is off, output impedance is  $300 \Omega$  (min.)
- Output limit current is ±11mA(typ.)
- Through rate control by output load capacity
- Input characteristic is TTL level

#### <Receiver Section>

- Wide input voltage range (±3~±25V)
- Input resistance is 3 to  $7k\Omega(V_1=\pm 3\sim \pm 25V)$
- Input hysterisis width is 1.0V(typ.)
- Threshold control input included
- Output characteristic is TTL level

#### **APPLICATION**

Data transmission interface for digital equipment.




#### **FUNCTIONAL DESCRIPTION**

The driver section and the receiver section have the same characteristics as the M75188P and the M75189AP, respectively.

With a reference regulator circuit included, M751701P can be used over a wide range of supply voltages  $\pm\,4.5\,\sim\,\pm\,15\text{V}.$ 

Connecting a load capacity between the driver output and ground enables through-rate control.

The receiver section has a threshold control terminal RC and a resistor or a resistor together with a bias power supply serial circuit can be connected between RC and ground to enable variation of input threshold voltage.





# RS-232C LINE DRIVER and RECEIVER

#### **ABSOLUTE MAXIMUM RATINGS** ( $T_a=0\sim+75$ °C unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>cc+</sub>	Positive supply voltage		-0.4~+18	V
V <sub>cc</sub> -	Negative supply voltage		-18~+0.4	V
V <sub>I(D)</sub>	Driver input voltage		<b>−5~+18</b>	V
V <sub>I(R)</sub>	Receiver input voltage		-30~+30	V
V <sub>O(D)</sub>	Driver output voltage		-15~+15	V
V <sub>O(R)</sub>	Receiver output voltage		<b>−0.</b> 4∼ <b>+</b> 7	V
I <sub>O(D)</sub>	Driver output current		. 50	mA
I <sub>RC</sub>	Threshold control input current		-10~+10	mA
Tstg	Storage temperature range		<del>-65∼+150</del>	°C

### RECOMMENDED OPERATING CONDITIONS

0	B		Limits			
Symbol	Parameter	Min.	Nom.	Max	Unit	
V <sub>cc+</sub>	Positive power voltage	4.5		15	V	
V <sub>CC</sub> -	Negative power voltage	-4.5		-15	V	
IRC	Threshold control input current	-5.5		十5.5	mA	
V <sub>I(D)</sub>	Driver input voltage			15	V	
V <sub>I(R)</sub>	Receiver input voltage	-25		+25	V	
V <sub>O(R)</sub>	Driver output current			24	mA	
Topr	Operating temperature range	0		75	°C	

#### **ELECTRICAL CHARACTERISTICS**

Common (Ta=0~75°C, unless otherwise noted)

O b. a.l	D		Took conditions		Limits		Unit
Symbol	Parar	neter	Test conditions	Mın	Typ.*	Max	Unit
		V <sub>CC+</sub> =5V	V <sub>I(D)</sub> =2.0V		6.5	8.4	
		V <sub>CC+</sub> =9V	$V_{I(R)} = V_{T+(max)}$		9.2	11.9	
lcc+	8	V <sub>CC+</sub> =12V	Unloaded		10.2	14.0	
	Positive power supply current	V <sub>cc+</sub> =5V	V <sub>I(D)</sub> =0.8V		2.5	3.4	mA
		V <sub>CC+</sub> =9V	$V_{I(R)}=V_{T-(min)}$		3.7	5.1	
		V <sub>CC+</sub> =12V	Unloaded		3.9	5.6	
		V <sub>CC</sub> -=-5V	V <sub>I(D)</sub> =2.0V		-2.5	-3.1	
		V <sub>CC</sub> =-9V	$V_{I(R)}=V_{T+(max)}$		-3.8	-4.9	
		V <sub>CC</sub> =-12V	Unloaded		-4.7	<b>-6.</b> 1	
lcc-	Negative power supply current	V <sub>cc</sub> =-5V	V <sub>I(D)</sub> =0.8V		-0.8	-1.2	mA
		V <sub>CC</sub> -=-9V	V <sub>I(R)</sub> =V <sub>T-(min)</sub>		-1.0	-2.0	
		V <sub>CC</sub> =-12V	Unloaded		-1.0	-2.0	
		V <sub>cc+</sub> =5V	$V_{I(R)} = V_{T+(max)}, V_{I(D)} = 0V$	,	5. 1	6. 4	
cc+	Positive power supply current	V <sub>CC+</sub> =12V	V <sub>CC</sub> =0V, Unloaded		7.0	9. 1	mA

<sup>\* :</sup> All typical values are at  $T_a{=}25^{\circ}\!\text{C}$ 



#### RS-232C LINE DRIVER and RECEIVER

Driver Section ( $V_{CC+}=12V$ ,  $V_{CC-}=-12V$ , and  $T_a=0\sim75^{\circ}C$ , unless otherwise noted)

Complete	Dozametez	Task and distant		Limits			
Symbol		Parameter	Test conditions	Mın.	Тур.*	Max	Unit
ViH	"H" input voltage			2.0			V
VIL	"L" input voltage					0.8	V
	"H" output voltage $V_{CC}=\pm5V$ $V_{CC}=\pm9V$ $V_{CC}=\pm12V$	V <sub>CC</sub> =±5V	V -0.0V	3.2	3.7		v
Voh		V <sub>CC</sub> =±9V	V <sub>I(D)</sub> =0.8V	6.5	7.2		
		V <sub>CC</sub> =±12V	$R_L=3k\Omega$	8.9	9.8		
	"L" output voltage	V <sub>cc</sub> =±5V			-3.6	-3.2	
VoL		V <sub>CC</sub> =±9V	V <sub>I(D)</sub> =2.0V		<b>—7.</b> 1	-6.4	V
		V <sub>CC</sub> =±12V	$R_L=3k\Omega$		-9.7	-8.8	
l <sub>IH</sub>	"H" input current		V <sub>I(D)</sub> =7V			5	μΑ
IIL	"L" input current		V <sub>I(D)</sub> =0V		-0.14	-0.4	mA
los(H)	"H" output short current		V <sub>I(D)</sub> =0.8V, V <sub>O(D)</sub> =0V	-6.0	-11.5	-14.0	mA
los(L)	"L" output short current		V <sub>I(D)</sub> =2.0V, V <sub>O(D)</sub> =0V	6.0	9.5	14.0	mA
ro	Output resistance		$V_{CC}=\pm 0V, V_{O(D)}=-2\sim +2V$	300			Ω

<sup>\* :</sup> All typical volues are at  $T_a=25^{\circ}C$ .

Receiver Section (V<sub>CC+</sub>=12V, V<sub>CC-</sub>=-12V, and  $T_a$ =0~75°C, unless otherwise noted)

Constant	Parameter	Test conditions		Limits				
Symbol		Parameter	rest conditions	Min	Тур.*	Max	Unit	
V <sub>T+</sub>	Positive direction thresh	old voltage		1.2	1.9	2.3	V	
V <sub>T</sub> _	Negative direction thres	hold voltage		0.6	0.95	1.2	V	
V <sub>T+</sub> -V <sub>T-</sub>	Hysterisis width			0.6	1.0		٧	
.,		V <sub>CC</sub> =±5V	$V_{I(R)} = V_{T-(min)}$	3.7	4.1	5.0		
	"H" output voltage	$V_{CC}=\pm 12V$	I <sub>OH</sub> =-10μA	4. 4	4.7	5.5	v	
V <sub>OH</sub>		V <sub>cc</sub> =±5V	V <sub>I(R)</sub> =V <sub>T-(min)</sub>	3. 1	3.4	4.3	\ \	
		V <sub>CC</sub> =±12V	I <sub>OH</sub> =-0.4mA	3.6	4.0	4.8		
VoL	"L" output voltage		$V_{I(R)}=V_{T+(max)}$ , $I_{OL}=24mA$		0, 2	0.3	V	
	41.11		V <sub>I(R)</sub> =25V	3.6	6.2	8.3	mA	
Iн	"H" input current		V <sub>I(R)</sub> =3V	0.43	0.7	1.0		
1			V <sub>I(R)</sub> =-25V	-3.6	-6.2	-8.3		
IIL	"L" input current		V <sub>I(R)</sub> =-3V	-0.43	-0.7	-1.0	mA	
los	Output short current		$V_{I(R)} = V_{T-(min)}$		-2.8	-3.7	mA	

<sup>\* :</sup> All typical values are at Ta=25°C.

# **SWITCHING CHARACTERISTICS** $(v_{cc+}=12v, v_{cc-}=-12v, and T_a=25^{\circ}C, unless otherwise noted)$ Driver Section

Complete	Parameter	Test conditions		Limits		
Symbol	Parameter			Тур	Max	Unit
t <sub>PLH</sub>	Out 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			250	480	ns
t <sub>PHL</sub>	Outputs "L-H", "H-L" propagation time	$R_L=3k\Omega$		60	150	ns
t <sub>TLH</sub>	Out 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	C <sub>L</sub> =50pF		100	180	ns
t <sub>THL</sub>	Outputs "L—H", "H—L" transition time			100	160	ns
t <sub>TLH</sub>	Outputs "L-H", "H-L" transition time	$R_L=3k\Omega\sim7k\Omega$ $C_L=2500pF$		1.4	3.0	μs
t <sub>THL</sub>	Outputs L-H, H-L transmonttime	Output between $-3$ and $+3$ V		1.6	3.0	μs


### Receiver Section

Completel	B	Test conditions	Limits			Unit
Symbol	Parameter	Test conditions	Mın	Тур	Max	Oill
t <sub>PLH</sub>	Out. 1 11" 411 1"			200	240	ns
t <sub>PHL</sub>	Outputs "L—H", "H—L" propagation time	R <sub>L</sub> =400 Ω		45	100	ns
t <sub>TLH</sub>	Out. 4- 41 112 411 12 4	C <sub>L</sub> =50pF		190	360	ns
t <sub>THL</sub>	Outputs "L—H", "H—L" transition time			18	35	ns




#### SWITCHING CHARACTERISTICS MEASUREMENT CIRCUIT

#### **Driver Section**




- (1) Pulse generator (PG) performance PRR=1MHz,  $t_W$ =500ns,  $V_P$ =3 $V_{P-P}$ ,  $Z_O$ =50 $\Omega$
- (2) C<sub>L</sub> includes stray capacitance and jig capacitance.

#### Timing Diagram




#### Receiver Section



- (1) Pulse generator (PG) performance PRR=1MHz,  $t_W$ =500ns,  $V_P$ =4 $V_{P-P}$ ,  $Z_O$ =50 $\Omega$
- (2) C<sub>L</sub> includes stray capacitance and jig capacitance.
- (3) RC terminal is open.

#### Timing Diagram





#### DESCRIPTION

The M753114P is a semiconductor integrated circuit that includes a set of high-current driver and Schmitt trigger inverter receiver. Combining it with a high-speed photocoupler enables high-speed, long-distance transmissions with excellent noise resistance. Please refer to the application example.

The driver input and receiver output are TTL level, enabling direct connection to TTL digital systems.

#### **FEATURES**

<Common>

- High-speed operation (can handle 10 Mbps)
- Data flow pin arrangement enabling easy mounting
- Single 5V power supply

CDriver Section>


- Differential output (balanced transmission)
- High-current drive capacity  $(I_0 = \pm 20 \text{mA})$
- Output three-state control input
- Input can be directly connected to TTL

<Receiver Section>

- Hysterisis built in (0.8V typ)
- Fail-safe function
- TTL compatible output

#### **APPLICATION**

High-speed Photocoupler Interface



#### **FUNCTION TABLE**

	Driver	Receiver section			
Ing	Input		tput	Input	Output
OC	D	Y	Ÿ	Ā	R
L	Н	Н	L	Н	Н
L	L	L	н	L	L
Н	×	z	z	Open	н

Note : X : Irrelevant Z : High impedance

#### ABSOLUTE MAXIMUM RATINGS ( $T_a=-20\sim+75^{\circ}$ C unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.5~+7.0	V
Vı	Input voltage		-0.5~+Vcc	V
Vo	Output voltage	When output is "H" or high impedance	-0.5~+5.5	V
Tstg	Storage temperature		<del>-65~+150</del>	℃

## **RECOMMENDED OPERATING CONDITIONS** ( $\tau_a = -20 \sim +75^{\circ}\text{C}$ unless otherwise noted)

Symbol		Parameter		Unit			
Symbol		Parameter	Min	Nom	Max	Unit	
Vcc	Supply voltage			4. 75	5.0	5. 25	٧
	#117 a. da. da.	Driver	V <sub>OH</sub> ≥2.5V		,-	-20	A
Юн	"H" output current	Receiver	V <sub>OH</sub> ≥2.7V			-0.4	mA
	#1 " t t	Driver	V <sub>OL</sub> ≤0.5V			20	^
loL	"L" output current	Receiver V <sub>OL</sub> ≤0.5V			8	mA	
Topr	Operating temperature	range		-20		<b>+</b> 75	Ĉ

# $\textbf{ELECTRICAL} \quad \textbf{CHARACTERISTICS} \; (\texttt{T}_a = -20 \sim +75 \, ^{\circ} \texttt{C} \; \text{unless otherwise noted})$

**Driver Section** 

0				-112		Limits				
Symbol	Parameter	16	est cor	nditions	Min	Typ.*	Max.	Unit		
V <sub>IH</sub>	"H" input voltage				2			٧		
VIL	"L" input voltage						0.8	٧		
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> =4.75V, I <sub>IK</sub> =	18n	nA			-1.5	٧		
VoH	"H" output voltage	V <sub>CC</sub> =4.75V, I <sub>OH</sub> =	=-20	mA	2.5	3.1		٧		
VoL	"L" output voltage	V <sub>CC</sub> =4.75V, I <sub>OL</sub> =	=20m/	1		0.3	0.5	V		
lozL	"L" output current when off	V <sub>cc</sub> =5. 25V, V <sub>o</sub> =	=0.5V				-20	μА		
lozh	"H" output current when off	V <sub>CC</sub> =5. 25V, V <sub>O</sub> =	=2.5V				20	μΑ		
l <sub>x+</sub>		N -01		Vo=6V			50	μΑ		
l <sub>x</sub> _	Output leak current when power off	V <sub>cc</sub> =0V		V₀=-0.25V			-50	μA		
		V <sub>CC</sub> =5. 25V, V <sub>I</sub> =	7V				0.1	mA		
l <sub>IH</sub>	"H" input current	V <sub>CC</sub> =5. 25V, V <sub>I</sub> =	2.7V	10000			20	μА		
I <sub>IL</sub>	"L" input current	V <sub>CC</sub> =5, 25V, V <sub>I</sub> =	0.4V			-0.04	-0.36	mA		
los	Output short current	V <sub>CC</sub> =5.25V			-30		-150	mA		

#### **Receiver Section**

		_					Unit
Symbol	Parameter	Tes	Test conditions		Тур *	Max.	Unit
V <sub>T+</sub>	Positive-direction threshold voltage	V <sub>CC</sub> =5V		1.4	1.6	1.9	V
V <sub>T</sub> _	Negative-direction threshold voltage	V <sub>cc</sub> =5V		0.5	0.8	1	٧
$V_{T+}-V_{T-}$	Hysterisis width	V <sub>CC</sub> =5V		0.4	0.8		V
		V <sub>CC</sub> =4.75V, V <sub>i</sub> =1	.9V	2. 7	3.5		V
V <sub>OH</sub>	"H" output voltage	$I_{OH} = -400 \mu A$		2. /	3. 3		<b>V</b>
.,		V <sub>CC</sub> =4.75V	I <sub>OL</sub> =4mA			0.4	V
VoL	"L" output voltage	V₁=0.5V	I <sub>OL</sub> =8mA		0.37	0.5	V
l <sub>tH</sub>	"H" input current	V <sub>CC</sub> =5, 25V, V <sub>I</sub> =2	.7V	·	-0.24	-0.36	mA
l <sub>IL</sub>	"L" input current	V <sub>CC</sub> =5. 25V, V <sub>i</sub> =0	. 4V		-0.7	-1.2	mA
los	Output short current	V <sub>CC</sub> =5. 25V, V <sub>O</sub> =6	0V	-20		-100	mA

#### Power Supply

		T4		Limits		l lait
Symbol	Parameter	Test conditions	Min.	Typ *	Max.	Unit
Icc	Supply current	V <sub>CC</sub> =5. 25V, other inputs are 0V		23	32	mA

\* : All typical values are at V<sub>CC</sub>=5V and T<sub>a</sub>=25°C.



# SWITCHING CHARACTERISTICS (V<sub>cc</sub>=5V and T<sub>a</sub>=25°C)


**Driver Section** 

Symbol	Parameter	Test conditions		Limits		Unit
Symbol	Parameter	rest conditions	Min	Тур.	Max.	Ullit
t <sub>PLH</sub>	Outputs "L-H", "H-L"			11	20	ns
t <sub>PHL</sub>	propagation time	C <sub>L</sub> =30pF		11	20	ns
SKew	From input D to outputs Y, $\overline{Y}$				6	ns
t <sub>PZH</sub>	"H" output enable time	C <sub>L</sub> =30pF, R <sub>L</sub> =75Ω		9	40	ns
t <sub>PZL</sub>	"L" output enable time	$C_L=30pF, R_L=180\Omega$		17	45	ns
t <sub>PHZ</sub>	"H" output disable time	C <sub>L</sub> =10pF, R <sub>L</sub> =75Ω		6	30	ns
t <sub>PLZ</sub>	"L" output disable time	C <sub>L</sub> =10pF, R <sub>L</sub> =180Ω		7	35	ns

#### Receiver Section

C	D	Test conditions		Limits		Unit
Symbol	Parameter	l est conditions	Min	Тур	Max	Unit
t <sub>PLH</sub>	Outputs "L-H", "H-L"	0 -15-5		19	30	ns
t <sub>PHL</sub>	propagation time	C <sub>L</sub> =15pF		15	30	ns

#### **TEST CIRCUIT**




Parameter	SW1	SW2
t <sub>PLH</sub>	Open	Open
t <sub>PHL</sub>	Open	Open
t <sub>PZH</sub>	Open	Closed
t <sub>PZL</sub>	Closed	Open
t <sub>PHZ</sub>	Open	Closed
t <sub>PLZ</sub>	Closed	Open

Note 1: PG (pulse generator) output conditions are as follows.


 $t_r \le 15 \text{ns}$   $t_f \le 6 \text{ ns}$ PRR= 1 MHz  $V_P = 3 V_{P-P}$ 

2 : C<sub>L</sub> includes the stray capacitance and jig capacitance.

#### **TIMING DIAGRAM**



# **APPLICATION EXAMPLE** (High-speed Serial Data Transmission System)



# **CROSSPOINT SWITCH**

6

. ,			
	,		
		8	
			i.
		,	

# M402100BP/BFP

4×4 CROSSPOINT SWITCH WITH CONTROL MEMORY

#### DESCRIPTION

The M402100BP/BFP is a semiconductor integrated circuit consisting of a  $4\times4$  crosspoint switch capable of selecting 16 analog switches in a  $4\times4$  array with 4 address inputs as well as 2 types of control signals.

#### **FEATURES**


- Internal 16-bit latch circuit
- Has power on/reset function
- Low on-state resistance 60 Ω typical (V<sub>DD</sub>=15V)
- High off-state resistance more than  $10^9 \Omega$  typical
- Good linearity transfer characteristics distortion 0.07% typical (R<sub>L</sub>=1kΩ, V<sub>DD</sub>=5V, V<sub>SS</sub>=-5V)


#### **APPLICATION**

Line switching of telephone and communications equipments.

#### **FUNCTIONAL DESCRIPTION**

The input address signals (A, B, C, D) are four-bit binary coded. When the strobe input is high-state the switch that corresponds to the value of the input address signals is selected. If, at this time, the data-in signal becomes high-state, the switch is turned on and for the duration of the input/output period remains in low-impedance state. If the data-in signal becomes low-state then the switch is turned off and for the duration of the input/output period remains in high-impedance state. When the strobe becomes low-state, the switch condition that existed immediately prior to the strobe signal is maintained. As there is an internal power on/reset function, all switches can be set to the off-state when the power is applied.





# M402100BP/BFP

#### 4×4 CROSSPOINT SWITCH WITH CONTROL MEMORY

#### **FUNCTION TABLE**

Strobe input		Addres	s input		Data input							S	election	channe	els	·					
ST	D	С	В		DI		Y	o			Y	1			١	′ <sub>2</sub>			Y	′ <sub>3</sub>	
51	U	C	В	Α	DI	Xo	X <sub>1</sub>	X <sub>2</sub>	Хз	Xo	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	Xo	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	Xo	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>
L	Х	Х	Х	Х	Х	-							NC-								-
Н	L	L	L	L	L	OFF	4						NC -								-
Н	L	L	L	L	Н	ON	◀						NC -								
Н	L	L	L	Н	L	NC	OFF	4					NC-								-
Н	L	L	L	Н	Н	NC	ON	4					NC-								-
н	L	L	Н	L	L	NC	NC	OFF	-				NC-								-
Н	L	L	Н	L	Н	NC	NC	ON	-				NC-								-
Н	L	L	Н	Н	L	4	NC -	-	OFF	-			NC-							-	-
Н	L	L	Н	Н	Н	-	NC -		ON	<b>←</b> —			NC -								
	1	- 1		- 1	1	1	1		1		-		-			-		1	- 1		
	;			- 1						- 1		1			- 1		1	- }	1		
Н	Н	Н	Н	Н	L	4							NC-								OFF
Н	Н	Н	Н	Н	Н	◄							NC-	-						-	ON

Note 1: X: Either high-or low-state

ON : Low impedance during Xn-Yn(n : 0 $\sim$ 3) OFF : High impedance during Xn-Yn(n : 0 $\sim$ 3)

NC : No change, maintains prior condition
←NC→ : While ↔ all are NC

#### POWER ON/RESET FUNCTION

The M402100BP/BFP has an internal power on/reset function that turns all switches off. This function was made possible by internally fabricated capacity. When the power on/reset function is used it is nesessary that power supply rise-time satisfy the specifications given in Table 1 (see application example). If, while some switch is in the onstate, the supply voltage should be turned off, the power


on/reset function can be avoided by reapplying the supply voltage within approximately 10 seconds. In such a case set all switches to off prior to turning the supply voltage off.

When using the power on/reset function, give careful consideration as to whether or not the supply voltage should be used to activate this function.

Table 1 SUPPLY VOLTAGE RISE-TIME REQUIREMENT

-	Symbol	Parameter	Conditions	Lin	nits	Unit
-	Symbol	Farameter	Conditions	Mın	Max	Offic
	$t_r(V_{DD})$	Supply voltage rise-time	Data in=low-state		25	ms/V

### **OPERATING TIMING DIAGRAM**





# **ABSOLUTE** MAXIMUM RATINGS ( $T_a = -40 \sim +85^{\circ}C$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>DD</sub>	Supply voltage		V <sub>ss</sub> −0.5~V <sub>ss</sub> +20	V
Vı	Input voltage		V <sub>SS</sub> -0.5~V <sub>DD</sub> +0.5	V
V <sub>I/O</sub>	On-state voltage difference between input and output		±0.5	V
Vo	Output voltage		V <sub>SS</sub> -0.5~V <sub>DD</sub> +0.5	V
1,	Input current	A~D, STROBE, DATA IN	±10	mA
lo	Output current	Switch off	±10	mA
Topr	Operating temperature range		<b>−40~+85</b>	°
Tstg	Storage temperature range		−65~ <b>+</b> 150	°C

#### **RECOMMENDED OPERATING CONDITIONS** ( $\tau_a = -40 \sim +85^{\circ}C$ , unless otherwise noted)

Symbol	Parameter		Limits		11
Syllibol	Parameter	Mıń	Тур	Max	Unit
V <sub>DD</sub>	Supply voltage	3		18	٧
V <sub>I</sub>	Input voltage	Vss		V <sub>DD</sub>	٧
Vo	Output voltage	V <sub>ss</sub>		V <sub>DD</sub>	٧

# **ELECTRICAL** CHARACTERISTICS $(v_{ss} = 0v)$

							Limits				-
Symbol	Parameter	Test conditions		-4	10℃		25℃		85	s°C	Unit
			V <sub>DD</sub> (V)	Min	Max	Min	Тур	Max	Mın	Max	
	High-level input voltage		5	3.5		3.5			3.5		
$V_{IH}$	(A~D, STROBE,)	Switch on	10	7.0		7.0			7.0		V
	(DATA IN	Ron Ron MAX	15	11.0		11.0			11.0		
	Low-level input voltage	Switch off	5	•	1.5			1.5		1.5	
$V_{IL}$	(A∼D, STROBE,	IL<0.2μA	10		3.0			3.0		3.0	V
	DATA IN		15		4.0			4.0		4.0	
			5		520			650		820	
n	On resistance	$V_i = \frac{V_{DD} - V_{SS}}{2}$	10		125			150		185	Ω
R <sub>ON</sub>		V <sub>1</sub> =2	12		105		i	125		160	4.2
	Measurement circuit 1		15		95			115		145	
	On resistance		5				35				
40	difference	$V_{I} = \frac{V_{DD} - V_{SS}}{2}$	10				20			[	•
⊿R <sub>on</sub>	(between switches)	$v_i = {2}$	12				18				Ω
	of the 16 switches		15				15				
	Input-to-output off-state	All switches off	18		±300			+200		<b>±1000</b>	_ ^
I <sub>OFF</sub>	leakage current	All switches off	18		±300			±300		±1000	nA
	Owenest summit		5		5			5		150	
$I_{DD}$	Quiescent supply	$V_I = V_{DD}, V_{SS}$	10		10			10		300	$\mu A$
	current	:	15		20			20		600	
	High-level input current	v -19v	18		0.3			0.3		1.0	
l <sub>IH</sub>	(A~D, ST, DI)	V <sub>IH</sub> =18V	18		0.3			0.3		1.0	μΑ
	Low-level input current	V <sub>IL</sub> = 0 V	18		-0.3			-0.3		1.0	
IIL	(A~D, ST, DI)	V <sub>IL</sub> — U V	18		-0.3			-0.3		-1.0	μΑ

# $4\times4$ Crosspoint switch with control memory

# **SWITCHING CHARACTERISTICS** $(T_a = 25^{\circ}C)$


Symbol	Parameter	Test conditions				Limits		Unit
	- aramoto		V <sub>SS</sub> (V)	V <sub>DD</sub> (V)	Min	Тур	Max	
fmax(I/O)	Maximum transfer frequency	R <sub>L</sub> =1kΩ Measurement circuit 2	5	5		50		MH
		R <sub>L</sub> =1kΩ	0	5	0.6			
f (C)	Maximum control frequency	C <sub>L</sub> =50pF	0	10	1.6			мна
'max(CIN)	waxiiiuiii control frequency	Measurement circuit 3	0	15	2.5			1011 12
		Measurement circuit 3	0	5	2.5		60	
	I am I am I have been been been been been been been be		l.					
t <sub>PLH</sub>	Low-level to high-level and	$R_L=10k\Omega$	0	10			30	ns
	high-level to low-level output	C <sub>L</sub> =50pF	0	15			20	
	propagation time	Measurement circuit 4	0	5			60	
t <sub>PHL</sub>	(Xn/Yn—Yn/Xn)	*	0	10			30	ns
			0	15			20	
	Output disable time from high-level		0	5			330	
t <sub>PHZ</sub>	(STROBE—Yn/Xn)	$R_L=1k\Omega$	0	10			170	ns
	(STROBE—TII/XII)	C <sub>L</sub> =50pF	0	15			140	
			0	5			600	
t <sub>PZH</sub>	Output enable time to high-level	Measurement circuit 5	0	10			250	ns
	(STROBE—Yn/Xn)		0	15			160	
			0	5			420	
t <sub>PZH</sub>			0	10			220	ns
·PZП	Output enable time to	$R_L=1k\Omega$	0	15			150	
	high-level and low-level	C <sub>L</sub> =50pF	0	5			420	
	(DATA IN-Yn/Xn)	Measurement circuit 6	0	10			220	ns
t <sub>PZL</sub>			0	15			150	115
			0					
_	Output disable time from high-level		1 -	5			870	
t <sub>PHZ</sub>	(A~D—Yn/Xn)	$R_L=1k\Omega$	0	10			420	ns
		C <sub>1</sub> =50pF	0	15			320	
	Output enable time to high-level	Measurement circuit 7	0	5			700	
t <sub>PZH</sub>	(A~D—Yn/Xn)	moded offer of the control of the co	0	10			270	ns
	(A D III/AII)		0	15			180	
		$R_L=1k\Omega$						
_	Sinewave distortion	f <sub>I</sub> =1kHz	<b>—</b> 5	5		0.07		%
		Measurement circuit 2	1					
	Feedthrough	$R_L=1k\Omega$	-5	5		-100	` `	dB
_	(switch off)	Measurement circuit 8	-5	) 5		-100		uB
		R <sub>L</sub> =10kΩ		10		150		
_	Crosstalk	Measurement circuit 9	0	10		150		m۷
		5 11 0						
		$R_L = 1 \times 11$ SW(A)=On $20 \log \frac{V_O(B)}{V_I(A)} = -40 dE$	—5	5		1.5		МН
_	Crosstalk frequency	SW(B)=Off						
	Orossian nequency		_	_		0.1		
		Lolog V.(A)   1100	B —5	5		0.1		kH:
		circuit 10		1			7.5	
_		A∼D, STROBE, DATA IN				40	/.5	pF
Cı	Input capacitance	Signal input Xn				40		рF
		Yn Yn				40		
C <sub>xn/Yn</sub>	Input/output capacitance					0.4		pF

#### TIMING REQUIREMENTS $(\tau_a = 25^{\circ}C, V_{SS} = 0V)$

Symbol	Parameter	Test conditions			Limits		Unit
Symbol	raiameter	rest conditions	$V_{DD}(V)$	Min	Тур	Max	Unit
			5	600			
t <sub>w(ST)</sub>	Strobe pulse width		10	240			ns
			15	190			
			5	190			
tsu	Data setup time respect to A~D, strobe		10	50			ns
i			15	30			
		]	5	360			
th	Data hold time respect to A~D, strobe		10	220			ns
			15	120			




#### **MEASUREMENT** CIRCUIT (Capacitance C<sub>L</sub> includes stray probe and wiring capacitance)



 $R_{ON}{=}10{\times}\frac{(V_{I}{-}V_{O})}{V_{O}}(K\Omega)$ 

See function table for condition of address inputs A through D


Maximum transfer frequency (f<sub>max</sub>(I/O))
Sinewave distortion




With an input sinewave of  $\pm 2\,5V_{P-P}$ ,  $f_{max}(I/O)$  is equal to frequency  $(f_I)$  when  $20\,log_{10}\frac{V_O}{V_I}{=}{-}3dB$ 

See function table for condition of address inputs A through D

Maximum control frequency (fmax(C<sub>IN</sub>))




#### Timing diagram




 $f_{max}\left(C_{iN}\right)$  is the value of  $f_{i}$  when output amplitude has become half value of its original value at the time the input frequency  $f_{i}$ =1kHz See function table for condition of address inputs A through D.

Low-level to high-level and high-level to low-level output propagation time




#### Timing diagram




See function table for condition of address inputs A through D

# M402100BP/BFP


#### **4×4 CROSSPOINT SWITCH WITH CONTROL MEMORY**









#### TYPICAL CHARACTERISTICS





#### TYPICAL APPLICATION

Power on/reset usage



# M402101BP/BWP

**4×8 CROSSPOINT SWITCH WITH CONTROL MEMORY** 

#### **DESCRIPTION**

The M402101BP/BWP is a semiconductor integrated circuit consisting of a  $4\times8$  cross point switch capable of selecting 32 analog switches with 5 address inputs as well as 2 types of control signals.

#### **FEATURES**


- Internal control latch circuit
- Internal level- shifter circuit
- Good crosstalk characteristics −100dB (@f=3kHz)
- Low on-state resistance 60 Ω typical (@V<sub>DD</sub>=15V)
- High off-state resistance more than 10<sup>9</sup>Ω typ.
- Excellent transfer linearity Distortion 0.05% typ. (@R<sub>L</sub>=1kΩ, V<sub>DD</sub>=5V, V<sub>SS</sub>=-5V)
- 5V control logic

#### APPLICATION


Line switching of telephone and communication equipments.

#### **FUNCTIONAL DESCRIPTION**

The input address signals (A, B, C, D, E) are five-bit binary coded. When the STROBE input is high, the switch that corresponds to the value of the input address signals is selected. If, at this time, the DATA IN input is high, the switch is turned on and until DATA IN is pulled low. If the



DATA IN is low, the switch is turned off and becomes in high-impedance state. When the STROBE becomes low, any of the switch conditions are not changed. The internal level-shifter makes possible to handle 15V<sub>p-p</sub> analog signals by 5V control logic signals.





# MITSUBISHI (DIGITAL ASSP) M402101BP/BWP

#### 4×8 CROSSPOINT SWITCH WITH CONTROL MEMORY


#### FUNCTION TABLE (Note: 1)

				0		1		2		3		4		5		6		7		8			3	0	3	1
		Α	Х	L	L	Н	Н	L	L	Н	Н	L	L	Н	Н	L	L	Н	Н	L	L		L	L	Н	Н
ايا		В	х	L	L	L	L	Н	Н	Н	Н	L	L	L	L	Н	Н	Н	Н	L	L	•••	Н	Н	Н	н
lip (		С	x	L	L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	L	L	•••	Н	Н	Н	Н
2		D	Х	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	Н	Н	•••	Н	Н	Н	Н
Control input		E	Х	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	•••	Н	Н	Н	Н
١٠١	ST	ROBE	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н		Н	Н	Н	Н
	DA	TA IN	Х	L	Н	L	Н	L	Н	L	Н	L	Н	L	Н	L	Н	L	Н	L	Н	•••	L	Н	L	Н
	0	X0Y0	NC	OFF	ON	•				_																NC
	1	X1Y0	NC -			OFF	ON	◆																		NC
1 1	2	X2Y0	NC -				<b></b>	OFF	ON	◆																NC
1 1	3	X3Y0	NC -							OFF	ON	•														NC
	4	X0Y1	NC -									OFF	ON	◄												NC
	5	X1Y1	NC -											OFF	ON	<b>←</b>										NC
	6	X2Y1	NC -													OFF	ON	-								NC
	7	X3Y1	NC .				<del></del> -											OFF	ON	←						NC
	8	X0Y2	NC -																	OFF	ON	<b>←</b>				NC
1 1		÷	:	:	:	÷	÷	:	÷	÷	:	÷	÷	:	:	÷	:	:	:	÷	:	÷	÷	:	÷	÷
	30	X2Y7	NC -																				OFF	ON	<b>←</b>	NC
	31	X3Y7	NC-																						OFF	ON

Note 1: X: Irrelevant

A. interval: ON: Low impedance between  $X_i - Y_j (i=0 \sim 3, j=0 \sim 7)$  OFF: High impedance between  $X_i - Y_j (i=0 \sim 3, j=0 \sim 7)$  NC: No change and previous state is maintained.

#### **OPERATING TIMING DIAGRAM**





#### **ABSOLUTE MAXIMUM RATINGS** $(T_a = -40 \sim +85^{\circ}C)$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>DD</sub>	Supply voltage 1		-0.5~20	V
Vcc	Supply voltage 2		-0.5~20	V
$V_{DD}-V_{CC}$	Supply voltage 1—supply voltage 2		-0.5~20	V
Vı	Input voltage	A~E, STROBE, DATA IN	V <sub>ss</sub> -0.5~V <sub>DD</sub> +0.5	V
Vı	Input voltage	X <sub>0</sub> ~X <sub>3</sub> , Y <sub>0</sub> ~Y <sub>7</sub>	V <sub>ss</sub> -0.5~V <sub>DD</sub> +0.5	V
V <sub>I/O</sub>	On-state voltage diffrence between input and output	X <sub>0</sub> ~X <sub>3</sub> , Y <sub>0</sub> ~Y <sub>7</sub>	+0.5	V
Vo	Output voltage	$X_0 \sim X_3, Y_0 \sim Y_7$	-0.5~V <sub>cc</sub> +0.5	V
l <sub>1</sub>	Input current	A~E, STROBE, DATA IN	±10	mA
lo	Output current	Switch off	±10	mA
Tstg	Storage temperature		<del>-65~+150</del>	°C

#### RECOMMENDED OPERATING CONDITIONS

Cumbal	Parameter		Limits		
Symbol	Parameter	Mın	Тур	Max	Unit
V <sub>DD</sub>	Supply voltage 1	Vcc	15	18	V
Vcc	Supply voltage 2	4.5	5	5.5	٧
Vı	Input voltage (A~E, STROBE, DATA IN)	V <sub>SS</sub>		V <sub>cc</sub>	V
Vı	Input voltage (X <sub>0</sub> ~X <sub>3</sub> , Y <sub>0</sub> ~Y <sub>7</sub> )	V <sub>ss</sub>		V <sub>DD</sub>	V
Vo	Output voltage (X <sub>0</sub> ~X <sub>3</sub> , Y <sub>0</sub> ~Y <sub>7</sub> )	V <sub>ss</sub>		V <sub>DD</sub>	٧
Topr	Operating free air temperature range	-40		+85	°C

#### **ELECTRICAL CHARACTERISTICS** (V<sub>cc</sub>=5V)

						Limits			
Symbol	Parameter	Test conditions			25℃		-40~	-+85°C	Unit
			V <sub>DD</sub> (V)	Min	Тур	Max	Mın	Max	
	High-level input voltage	Switch on	5	4.0			4.0		
$V_{IH}$	(A~E, STROBE,)	Ron <ron max<="" td=""><td>10</td><td>3.5</td><td>i</td><td></td><td>3.5</td><td>)  </td><td>V</td></ron>	10	3.5	i		3.5	)	V
	(DATA IN	Switch off	15	3.5			3.5		
	Low-level input voltage	I <sub>L</sub> <0. 2μA	5			1.5		1.5	
$V_{IL}$	(A~E, STROBE,)	V <sub>CC</sub> =5V	10			1.5		1.5	V
	(DATA IN	VC6-3V	15			1.5		1.5	
	On-resistance	V V	5		170	650		820	
Ron	(Test circuit 1)	$V_1 = \frac{V_{DD} - V_{SS}}{2}$	10		75	150		185	Ω
	(Test circuit 1)		15		60	100		130	
	On-resistance difference	V V	5		16				
$\Delta R_{ON}$	(between 2 switches)	$V_1 = \frac{V_{DD} - V_{SS}}{2}$	10		17				Ω
	of the 32 switches	_	15		17				
lo	Output off-leak current	Switch off	±0.3			±0.3		±1.0	μA
			5			10		150	
1	Quiescent supply current	$V_i = V_{DD}, V_{SS}$	10			20		300	
IDD	(per package)		15			40		600	$\mu$ A
		V <sub>I</sub> =3.5, 1.5V(Note 2)	15		2. 2				
	High-level input current	V <sub>CC</sub> =6V	18			0.3		1.0	μΑ
l <sub>IH</sub>	(A~E, ST, DI)	V <sub>IH</sub> =6V	10			0.3		1.0	μΑ
	High-level input voltage	V <sub>CC</sub> =6V	18			-0.3		-1.0	
	(A~E, ST, DI)	V <sub>IL</sub> =0V	10			-0.3		_1.0	μΑ

Note  $\,2\,:\,$  Only one input is set to this value and all other inputs are tied to  $V_{CC}$  or GND

#### SWITCHING CHARACTERISTICS (Vcc=5V)


Symbol	Parameter	Test conditions				Limits		Unit
0,111001			V <sub>SS</sub> (V)	V <sub>DD</sub> (V)	Min	Тур	Max	
f <sub>max</sub> (I/O)	Maximum frequency	$R_L=1k\Omega$	-5	5		50		MHz
		Test circuit 2 R <sub>L</sub> =1kΩ	0	5	0.6	5		
	Maximum control frequency	$C_L=50pF$	0	10	1.6	10		MH:
fmax	Maximum control frequency	Test circuit 3	0	15	2.5	11		IVITI
		Test circuit 3	0	5	2. 3	15	60	
	Low- to high-level and		0	10		7	30	ns
t <sub>PLH</sub>	high- to low-level output	$R_L=10k\Omega$	0	15		6	20	115
	propagation time	C <sub>L</sub> =50pF	0	5		10	60	
	(Xn/Yn—Yn/Xn)	Test circuit 4	0	10		6	30	ns
t <sub>PHL</sub>	(AID III TIDAII)		0	15		5	20	115
			0	5		200	530	
	High-level output disable time		0	10		115	370	ns
t <sub>PHZ</sub>	(STROBE-Yn/Xn)	$R_L=1k\Omega$	0	15		100	340	115
		— С <sub>∟</sub> =50рF	0	5		180	800	
t <sub>PZH</sub>	High-level output enable time	Test circuit 5	0	10		95	450	ns
ФИ	(STROBE-Yn/Xn)		0	15		80	360	113
			0	5		125	620	
t <sub>PZH</sub>			0	10		80	440	ns
ФИ	High-level, low-level	$R_L=1k\Omega$	0	15		70	400	113
	output enable time	C <sub>L</sub> =50pF	0	5		130	620	
(D	(DATA IN-Yn/Xn)	Test circuit 6	0	10		80	440	ns
4PZL			0	15		70	400	,,,,
		-	0	5		140	1070	
t <sub>PHZ</sub>	High-level output disable time		0	10		80	720	ns
PHZ	(A~E—Yn/Xn)	$R_L=1k\Omega$	0	15		75	520	113
		C <sub>L</sub> =50pF	0	5		125	900	
t <sub>PZH</sub>	High-level output enable time	Test circuit 7	o	10		65	470	ns
ФИ	(A~E—Yn/Xn)		0	15		60	380	110
		$R_L=1k\Omega$	<u> </u>	"			300	
_	Sinewave distortion	f <sub>i</sub> =1kHz	<b>—</b> 5	5		0.05	ļ	%
	Sillottato distallar	Test circuit 2				555		,,,
	Feedthrough	$R_1 = 1 k \Omega$						
-	(switch off)	Test circuit 8	<b>-5</b>	5		-80		dE
		R <sub>L</sub> =10kΩ		(Note: 5)				
-	Crosstalk	Test circuit 9	0	10		150		m\
		$R_L=1k\Omega$ (Note: 3)	-5	5		1.5		NA1
_	Crosstalk frequency	SW(A)=on, SW(B)=off	<u> </u>	ļ				МН
	,	Test circuit 10 (Note: 4)	<b>-5</b>	5		0.1		k <b>⊭</b> ä
		A~E, STROBE, DATA IN, RESE	Т			5	7.5	pF
Cı	Input capacitance		Xn			75		
		Signal input	Yn			48		pF
C <sub>xn/Yn</sub>	Input/output capacitance					0.6		pF

Note 3:  $20 \cdot \log \frac{V_O(B)}{V_I(A)} = -40 dB$ , Note 4:  $20 \cdot \log \frac{V_O(B)}{V_I(A)} = -110 dB$ , Note 5:  $V_{CC} = 10 V$ 


# TIMING REQUIREMENT (Vcc=5V, Vss=0V)

Symbol	Parameter	Test conditions		Limits			Unit
Symbol	Parameter	rest conditions	$V_{DD}(V)$	Mın	Тур	Max	Unit
	,		5	600	135		
t <sub>w(ST)</sub>	Strobe pulse width		10	240	60		ns
			15	190	45	ì	
			5	280	70		
t <sub>su</sub>	Data setup time before A~E, STROBE		10	140	35		ns
			15	120	25		
			5	420	60		
th	Data hold time after A~E, STROBE		10	280	35		ns
Į.		_	15	180	25		






2 Maximum frequency (f<sub>max</sub>(I/O)) sinewave distortion




With an input sinewave of  $+2.5 V_{P.P.}$   $f_{max}(I/O)$  is equal to frequency  $(\mathfrak{f}_1)$  when 20  $\cdot$  log10  $V_O/V_1\!=\!-3dB.$ 

See function table for conditions of address inputs A through E.

Maximum control frequency (fmax(C<sub>IN</sub>))




Low- to high-level and high- to low-level output propagation time (Xn/Yn—Yn/Xn)




#### Timing diagram

3



Timing diagram





See function table for conditions of address inputs A through E

 $f_{max}(C_{IN})$  is the value of  $f_1$  when output amplitude reaches half the value of its original value at the time the input frequency  $f_1=1 kHz$ . See function table for conditions of address inputs A through E

# M402101BP/BWP


#### 4×8 CROSSPOINT SWITCH WITH CONTROL MEMORY






#### TYPICAL CHARACTERISTICS

# CROSSTALK-INPUT SIGNAL FREQUENCY




INPUT SIGNAL FREQUENCY (kHz)

# $R_{ON}$ -INPUT VOLTAGE $(V_I - \frac{V_{DD}}{2})$



#### FREQUENCY RESPONSE



INPUT SIGNAL FREQUENCY f(Hz)

# M74HC-1 SERIES

# M74HC138-1P/FP

1-OF-8 DECODER/DEMULTIPLEXER

#### DESCRIPTION

The M74HC138-1 is a semiconductor integrated circuit consisting of a 3-bit binary to 8-line decoder/demultiplexer with chip select inputs.

#### **FEATURES**

- High-fanout output:( $I_{OL}=24\text{mA}$ ,  $I_{OH}=-24\text{mA}$ )
- Three types of chip select inputs
- Expandable to 24 outputs without externally connected components
- High-speed: 12ns typ. (C<sub>L</sub>=50pF, V<sub>CC</sub>=5V)
- Low power dissipation: 25μW/package, max (V<sub>CC</sub>=5V, T<sub>a</sub>=25°C, quiescent state)
- High noise margin: 30% of V<sub>CC</sub>, min (V<sub>CC</sub>=4.5V, 6V)
- Capable of driving 60 74LSTTL loads
- Wide operating voltage range: V<sub>CC</sub>=2∼6V
- Wide operating temperature range: T<sub>a</sub>=−40~+85°C

#### **APPLICATION**

General purpose, for use in industrial and consumer digital equipment.

#### **FUNCTIONAL DESCRIPTION**

Use of silicon gate technology allows the M74HC138-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS138.

The circuit is designed to suppress the increased switching noise that normally occurs at high output currents.

When operated as a decoder, a 3-bit binary code are applied to inputs A0, A1 and A2, one of outputs  $\overline{Y0}$  through  $\overline{Y7}$ 


PIN **CONFIGURATION (TOP VIEW)** 16  $V_{CC}$ INPUTS → <u>Y0</u> 15 3 Α2 14 lcs2 13 + ¥3 OUTPUTS CHIP SELECT INPUTS 5 CS3 16 11 CS1 OUTPUT **Y7** 10 7 GND 16P4 Outline 16P2N

corresponding to this value will become low and the other outputs will all become high.

In this case, chip select input CS1 should be maintained at high while  $\overline{\text{CS2}}$  and  $\overline{\text{CS3}}$  should be maintained at low.

When CS1,  $\overline{\text{CS2}}$  and  $\overline{\text{CS3}}$  are in conditions other than those given above, all outputs will become high irrespective of A0 through A2.

When operated as a 1-of-8 demultiplexer, CS1,  $\overline{\text{CS2}}$ , or  $\overline{\text{CS3}}$  is used as data input and A0 through A2 input are used as selecting input.



#### 1-OF-8 DECODER/DEMULTIPLEXER

#### FUNCTION TABLE (Note 1)

		Inputs						Out	puts			
CS1	CSX	A2	A1	A0	YO	<u>Y1</u>	Y2	<u>73</u>	Y4	¥5	<u>Y6</u>	Y7
X	Н	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
L	Х	Х	Х	х	Н	Н	Н	Н	Н	Н	Н	н
Н	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
Н	L	L	L	Н	Н	L	H-	Н	Н	Н	Н	Н
Н	L	L	Н	L	Н	Н	L	Н	Н	н	Н	н
Н	L	L	Н	Н	Н	Н	Н	L	н	н	Н	Н
Н	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н
Н	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	н
Н	L	Н	н	L	Н	Н	Н	Н	н	Н	L	Н
Н	L	Н	Н	Н	Н	Н	н	Н	Н	Н	Н	L

Note 1:  $\overline{CSX} = \overline{CS2} + \overline{CS3}$ X: Irrelevant

### **ABSOLUTE MAXIMUM RATINGS** ( $\tau_a = -40 \sim +85 ^{\circ}$ C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit		
Vcc	Supply voltage		-0.5~+7.0	V		
Vı	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V		
Vo	Output voltage		$-0.5 \sim V_{cc} + 0.5$	٧		
	Input pretection deeds surrent	$V_1 < 0V$	<b>—20</b>	A		
l lik	Input protection diode current	$V_{l} > V_{CC}$	20	mA		
	Output parasitic diode current	V <sub>0</sub> < 0V	-20			
loк		$V_{O} > V_{CC}$	20	mA		
lo	Output current per output pin		±50	mA		
Icc	Supply/GND current	V <sub>CC</sub> , GND	±200	mA		
Pd	Power dissipation	(Note 2)	500	mW		
Tstg	Storage temperature range		<del>-65∼+150</del>	°C		

Note 2: M74HC138-1FP,  $T_a = -40 \sim +70 ^{\circ}\text{C}$  and  $T_a = 70 \sim 85 ^{\circ}\text{C}$  are derated at -6 mW/C

# **RECOMMENDED OPERATING CONDITIONS** $(T_a = -40 \sim +85^{\circ}C)$

Symbol	Parameter			Limits				
			Mın	Тур	Max	Unit		
Vcc	Supply voltage	2		6	V			
Vı	Input voltage	0		V <sub>CC</sub>	V			
Vo	Output voltage	0		Vcc	V			
Topr	Operating temperature range		-40		+85	°C		
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	$V_{CC} = 2.0V$	0		500			
		$V_{CC} = 4.5V$	0		50	ns/V		
	$V_{CC} = 6.0V$		0		30			



#### 1-OF-8 DECODER/DEMULTIPLEXER

# **ELECTRICAL CHARACTERISTICS**

			Test conditions $V_{CC}(V)$		Limits					
Symbol	Parameter	Test			25°C			-40~+85°C		Unit
					Min	Тур	Max	Min	Max	
V <sub>IH</sub>		V - 0 1V V	$V_{O} = 0.1V, V_{CC} = 0.1V$ $ I_{O}  = 20\mu A$		1.5			1.5		
	High-level input voltage				3. 15			3.15		V
		$ 1_0  = 20\mu$ A			4.2			4.2		
V <sub>IL</sub>		V = 0.1V V	$V_{O} = 0.1V, V_{CC} = 0.1V$ $ I_{O}  = 20\mu A$				0.5		0.5	
	Low-level input voltage						1.35		1.35	V
		$ I_0  = 20\mu A$			ĺ		1.8	ì	1.8	
	High-level output voltage		$I_{OH} = -20\mu A$	2.0	1.9			1.9		v
.,		V - V V	$I_{OH} = -20\mu A$	4.5	4.4			4.4		
V <sub>OH</sub>		$V_i = V_{iH}, V_{iL}$	$I_{OH} = -20 \mu A$	6.0	5.9		Ì	5.9		
			$I_{OH} = -24mA$	4.5	3.83			3.70		
	Low-level output voltage		$I_{OL} = 20 \mu A$	2.0			0.1		0.1	
V		V - V V	$I_{OL} = 20 \mu A$	4.5			0.1	}	0.1	
VoL		$V_{i} = V_{iH}, V_{iL}$	$I_{OL} = 20 \mu A$	6.0			0.1		0.1	V
			$I_{OL} = 24mA$	4.5			0.44		0.53	
l <sub>IH</sub>	High-level input current	$V_I = 6V$	$V_1 = 6V$				0.1		1.0	μА
I <sub>IL</sub>	Low-level input current	$V_l = 0V$		6.0			-0.1		-1.0	μΑ
Icc	Quiescent supply current	VI = VCC, GND	$I_0 = 0 \mu A$	6.0			5.0		50.0	μΑ

# **SWITCHING CHARACTERISTICS** $(V_{cc} = 2\sim6V, T_a = -40\sim+85^{\circ}C)$

		Test conditions		Limits					
Symbol	Parameter			25℃			-40~+85°C		Unit
			V <sub>CC</sub> (V)	Mın	Тур	Max	Mın	Max	
			2.0			60		75	
t <sub>TLH</sub>	Low-level to high-level and		4.5			12		15	ns
	high-level to low-level		6.0			10		13	
	ingli-level to low-level		2.0			60		75	-
t <sub>THL</sub>	output transition time		4.5			12	1	15	ns
			6.0			10		13	
			2.0			105		150	
$t_{PLH}$	Low-level to high-level and		4.5			21		30	ns
	high-level to low-level	0 - 50-5 (144-4)	6.0			18		26	
t <sub>PHL</sub>	output propagation time		2.0			105		150	
	$(A - \overline{Y})$		4.5		1	21		30	ns
			6.0		1	18		26	
		- C <sub>L</sub> = 50pF (Note 4)	2.0			105		150	
t <sub>PLH</sub>	Low-level to high-level and		4.5			21		30	ns
	high-level to low-level		6.0	}		18		26	
	output propagation time		2.0			105		150	
t <sub>PHL</sub>	$(CS1 - \overline{Y})$		4.5		1	21	1	30	ns
			6.0			18		26	
			2.0			105		150	
t <sub>PLH</sub>	Low-level to high-level and		4.5			21	1	30	ns
	high-level to low-level		6.0			18		26	
t <sub>PHL</sub>	output propagation time		2.0			105		150	,
	$(\overline{CS2}, \overline{CS3} - \overline{Y})$		4.5		1	21	ł	30	ns
			6.0		1	18	L	26	1
Cı	Input capacitance					10		10	pF
C <sub>PD</sub>	Power dissipation capacitance (Note 3)								pF

Note 3:  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. The power dissipated during operation under no-load conditions is calculated using the following formula:  $P_D = C_{PD} \cdot V_{Cc}^2 \cdot f_1 + I_{Cc} \cdot V_{Cc}$ 




#### 1-OF-8 DECODER/DEMULTIPLEXER

#### **SWITCHING CHARACTERISTICS** $(v_{cc} = 5v, T_a = 25^{\circ}C)$


Symbol	Parameter	Test conditions		Unit		
	Parameter	rest conditions	Min	Тур	Max	Unit
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level				10	ns
t <sub>THL</sub>	output transition time				10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level				20	ns
t <sub>PHL</sub>	output propagation time (A $-\overline{Y}$ )	$C_L = 50pF (Note 4)$			20	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level	CL — Sopr (Note 4)			20	ns
t <sub>PHL</sub>	output propagation time (CS1 $-\overline{Y}$ )				20	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level				20	ns
t <sub>PHL</sub>	output propagation time (CS2, CS3 - Y)				20	ns

Note 4: Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10% $\sim$ 90%):  $t_f = 3$ ns,  $t_f = 3$ ns
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance.

#### TIMING DIAGRAM



# M74HCT138-1P/FP

## 1-OF-8 DECODER/DEMULTIPLEXER WITH LSTTL-COMPATIBLE INPUTS

#### DESCRIPTION

The M74HCT138-1 is a semiconductor integrated circuit consisting of a 3-bit binary-to 8-line decoder/demultiplexer with chip select inputs.

#### **FEATURES**

- TTL level input V<sub>IL</sub>=0.8V max, V<sub>IH</sub>=2.0V min
- High-fanout output:(I<sub>OL</sub>=24mA, I<sub>OH</sub>=−24mA)
- Three types of chip select inputs
- High-speed: 14ns typ. (C<sub>L</sub>=50pF, V<sub>CC</sub>=5V)
- Low power dissipation: 25μW/package, max (V<sub>CC</sub>=5V, T<sub>a</sub>=25°C, quiescent state)
- Capable of driving 60 74LSTTL loads
- Wide operating temperature range:  $T_a = -40 \sim +85^{\circ}$ C

#### APPLICATION

General purpose, for use in industrial and consumer digital equipment.


#### FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HCT138-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS138.

The circuit is designed to suppress the increased switching noise that normally occurs at high output currents.

As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. In that case, no pull-up resistors are required.

When operated as a decoder, a 3-bit binary code are ap-




plied to inputs A0, A1 and A2, one of outputs  $\overline{Y0}$  through  $\overline{Y7}$ corresponding to this value will become low and the other outputs will all become high.

In this case, chip select input CS1 should be maintained at high while  $\overline{\text{CS2}}$  and  $\overline{\text{CS3}}$  should be maintained at low.

When CS1, CS2 and CS3 are in conditions other than those given above, all outputs will become high irrespective of A0 through A2.

When operated as a 1-of-8 demultiplexer, CS1, CS2, or CS3 is used as data input and A0 through A2 input are used as selecting input.



## 1-0F-8 DECODER/DEMULTIPLEXER WITH LSTTL-COMPATIBLE INPUTS

## FUNCTION TABLE (Note 1)

		Inputs			Outputs							
CS1	CSX	A2	A1	A0	<u>70</u>	<u>Y1</u>	Y2	<u>¥3</u>	¥4	Y5	<u>Y6</u>	<del>Y</del> 7
Х	Н	Х	Х	х	Н	Н	Н	Н	Н	Н	Н	Н
L	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
Н	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
Н	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н
Н	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н
Н	L	L	Н	Н	Н	Н	Н	L	Н	Н	н	Н
Н	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н
Н	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н
Н	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н
Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L

Note 1 :  $\overline{CSX} = \overline{CS2} + \overline{CS3}$ X : Irrelevant

## **ABSOLUTE MAXIMUM RATINGS** $(T_a = -40 \sim +85^{\circ}C)$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	٧
V <sub>I</sub>	Input voltage		-0.5~V <sub>cc</sub> +0.5	٧
Vo	Output voltage		-0.5~V <sub>cc</sub> +0.5	V
L	Input protection diode current	$V_I < 0V$	-20	
lik	input protection diode current	$V_{I} > V_{CC}$	20	mA
lok	Output parasitic diode current	$v_0 < 0v$	-20	
юк	Output parasitic diode current	$V_{O} > V_{CC}$	20	mA
lo	Output current, per output pin		±50	mA
Icc	Supply/GND current	V <sub>CC</sub> , GND	±200	mA
Pd	Power dissipation	(Note 2)	500	mW
Tstg	Storage temperature range		−65~+150°	င

Note 2 : M74HCT138-1FP,  $T_a = -40 \sim +70 ^{\circ} C$  and  $T_a = 70 \sim 85 ^{\circ} C$  are derated at  $-6 mW/^{\circ} C$ 

## **RECOMMENDED OPERATING CONDITIONS** $(\tau_a = -40 \sim +85 ^{\circ}C)$

Cumbal	Parameter			Limits					
V <sub>I</sub>	Para	imeter	Min	Тур	Max	Unit			
V <sub>CC</sub>	Supply voltage		4.5		5.5	V			
Vı	Input voltage		0		Vcc	V			
Vo	Output voltage		0		Vcc	V			
Topr	Operating temperature ran	nge	-40		+85	°C			
	Input rise time fall time	$V_{CC} = 4.5V$	0		25	() (			
ir, if		$V_{CC} = 5.5V$	0		15	ns/V			



## 1-OF-8 DECODER/DEMULTIPLEXER WITH LSTTL-COMPATIBLE INPUTS

## **ELECTRICAL** CHARACTERISTICS ( $V_{cc} = 5V \pm 10\%$ , unless otherwise noted)

					Limits					
Symbol	Parameter	Test conditions			25°C			-40~+85℃		
				Mın	Тур	Max	Mın	Max		
	11-5-1	$V_0 = 0.1V$ , $V_{CC}$	-0.1V	2.0			2.0		V	
V <sub>IH</sub>	High-level input voltage	$ I_0  = 20 \mu A$		2.0			2.0		V	
.,	Law law law and walks and	$V_0 = 0.1V, V_{CC}$	-0.1V			0, 8		0.8	v	
VIL	Low-level input voltage	$ I_0  = 20 \mu A$				0.0		0.0	V	
		$I_{OH} = -20 \mu A$	V <sub>CC</sub> -0.1			V <sub>CC</sub> -0.1		v		
V <sub>OH</sub>	High-level output voltage	VI VIL	$I_{OH} = -24 \text{mA}, V_{CC} = 4.5 \text{V}$	3, 83			3.70		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
.,		W - W W	$I_{OL} = 20 \mu A$			0. 1		0.1	V	
VoL	Low-level output voltage	$V_{l} = V_{lH}, V_{lL}$	$I_{OL} = 24 \text{mA}, V_{CC} = 4.5 \text{V}$			0.44		0.53	· ·	
I <sub>IH</sub>	High-level input current	$V_1 = 5.5V$				0.1		1.0	μА	
I <sub>IL</sub>	Low-level input current	$V_1 = 0V$				-0.1		-1.0	μA	
Icc	Quiescent supply current	$V_{I} = V_{CC}$ , GND	$I_0 = 0 \mu A$			5.0		50.0	μA	
Δlcc	Maximum quiescent state supply current	$V_1 = 2.4V, 0.4V$	/ (Note 3)			2.7		2.9	mA	

Note  $\,3\,$  : Only one input is set at this value and all others are fixed at  $V_{CC}$  or GND

## **SWITCHING CHARACTERISTICS** $(v_{cc} = 5v, \tau_a = 25^{\circ}C)$

Symbol	Parameter	Test conditions		Unit		
Cymbol	Farameter	rest conditions	Min	Тур	Max	Unit
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level				10	ns
t <sub>THL</sub>	output transition time				10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level				22	ns
t <sub>PHL</sub>	output propagation time (A $-\overline{Y}$ )	$C_1 = 50 \text{pF} \text{ (Note 5)}$			24	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level	$C_L = \text{Supr (Note 5)}$			22	ns
t <sub>PHL</sub>	output propagation time (CS1 $-\overline{Y}$ )				24	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level				22	ns
t <sub>PHL</sub>	output propagation time ( $\overline{\text{CS2}}$ , $\overline{\text{CS3}} - \overline{\text{Y}}$ )	•			24	ns

## **SWITCHING** CHARACTERISTICS ( $v_{cc} = 5v \pm 10\%$ , $T_a = -40 \sim +85^{\circ}C$ )


					Limits	Limits					
Symbol	Parameter	Test conditions	25℃			-40~+85°C		Unit			
			Min	Тур	Max	Min	Max	1			
t <sub>TLH</sub>	Low-level to high-level and high-level				12		15	ns			
t <sub>THL</sub>	to low-level output transition time				12		15	ns			
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output				23		29	ns			
t <sub>PHL</sub>	propagation time (A-Y)	C - 50-5 (N-4- 5)			25		31	ns			
t <sub>PLH</sub>	Low-level to high-level and	$C_L = 50 pF $ (Note 5)			23		29	ns			
t <sub>PHL</sub>	high-level to low-level output propagation time (CS1-Y)				25		31	ns			
t <sub>PLH</sub>	Low-level to high-level and				23		29	ns			
t <sub>PHL</sub>	high-level to low-level output propagation time (CS2, CS3-Y)				25		31	ns			
C <sub>i</sub>	Input capacitance				10		10	pF			
C <sub>PD</sub>	Power dissipation capacitance (Note 4)							pF			

Note 4:  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. The power dissipated during operation under no-load conditions is calculated using the following formula  $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$ 





## 1-OF-8 DECODER/DEMULTIPLEXER WITH LSTTL-COMPATIBLE INPUTS


Note 5: Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_{\rm f}=3{\rm ns},\, t_{\rm f}=3{\rm ns}$
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance









# M74HC139-1P/FP

**DUAL 1-OF-4 DECODER/DEMULTIPLEXER** 

#### DESCRIPTION

The M74HC139-1 is a semiconductor integrated circuit consisting of a 2-bit binary to divide-by-4 decoder/demultiplexer with chip select inputs.

#### **FEATURES**

- High-fanout output: (I<sub>OL</sub>=24mA, I<sub>OH</sub>=−24mA)
- Chip select inputs
- High-speed: 13ns typ. (C<sub>L</sub>=50pF, V<sub>CC</sub>=5V)
- Low power dissipation: 25µW/package, max (V<sub>CC</sub>=5V, T<sub>a</sub>=25°C, quiescent state)
- High noise margin: 30% of V<sub>CC</sub>, min (V<sub>CC</sub>=4.5V, 6V)
- Capable of driving 60 74LSTTL loads
- Wide operating voltage range: V<sub>CC</sub>=2~6V
- Wide operating temperature range: T<sub>a</sub>=−40~+85°C

#### APPLICATION


General purpose, for use in industrial and consumer digital equipment.

## **FUNCTIONAL DESCRIPTION**

Use of silicon gate technology allows the M74HC139-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS139.


The circuit is designed to suppress the increased switching noise that normally occurs at high output currents.

When operated as a decoder, a 2-bit binary code are applied to inputs A0 and A1, one of outputs  $\overline{Y0}$  through  $\overline{Y3}$  corresponding to this value will become low and the other out-



puts will all become high. In this case, chip select input  $\overline{CS}$  should be maintained at low. When  $\overline{CS}$  is high, all outputs will become high irrespective of A0 and A1.

When operated as a 1-of-4 demultiplexer,  $\overline{CS}$  is used as a data input and A0 and A1 are used as selecting inputs.



## DUAL 1-0F-4 DECODER/DEMULTIPLEXER

## FUNCTION TABLE (Note 1)

	Inputs		Outputs						
CS	A1	A0	Y0	<u>Y1</u>	Y2	Y3			
L	L	L	L	Н	н	Н			
L	L	Н	Н	L	Н	Н			
L	Н	L	Н	Н	L	Н			
L	Н	Н	Н	Н	Н	L			
Н	X	X	Н	Н	Н	Н			

Note 1: X: Irrelevant

## **ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85 \,^{\circ}\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.5~+7.0	V
Vı	Input voltage		-0.5~V <sub>cc</sub> +0.5	V
Vo	Output voltage		-0.5~V <sub>cc</sub> +0.5	V
	[	V <sub>1</sub> < 0V	-20	4
l <sub>IK</sub>	Input protection diode current	$V_{l} > V_{CC}$	20	mA
		V <sub>0</sub> < 0V	-20	
lok	Output parasitic diode current	$V_{o} > V_{cc}$	20	mA
lo	Output current per output pin	\	±50	mA
Icc	Supply/GND current	V <sub>CC</sub> , GND	±200	mA
Pd	Power dissipation	(Note 2)	500	mW
Tstg	Storage temperature range		<del>-65~+150</del>	°C

Note 2 : M74HC139-1FP,  $T_a = -40 \sim +70 \, ^{\circ} C$  and  $T_a = 70 \sim 85 \, ^{\circ} C$  are derated at  $-6 \, mW/^{\circ} C$ .

## **RECOMMENDED OPERATING CONDITIONS** $(\tau_a = -40 \sim +85 \degree C)$

0				Limits		
Symbol	Pa	rameter	Mın	Тур	Max	Unit
Vcc	Supply voltage		2		6	V
Vı	Input voltage		0		V <sub>CC</sub>	V
Vo	Output voltage		0		V <sub>CC</sub>	V
Topr	Operating temperature ra	ange	-40		+85	°C
		$V_{CC} = 2.0V$	0		500	
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	$V_{CC} = 4.5V$	0		50	ns/V
		$V_{CC} = 6.0V$	0		30	1

## **ELECTRICAL CHARACTERISTICS**

							Limits			
Symbol	Parameter	Test	Test conditions			25℃			+85°C	Unit
			V <sub>CC</sub> (V)		Mın	Тур	Max	Mın	Max	]
		$V_{\rm O} = 0.1 V, \ V_{\rm C}$	_0 1v	2.0	1.5			1.5		
VIH	High-level input voltage		$ I_0  = 20\mu A$		3.15			3.15		v
		1101 - 20µA	101 — 20μΑ		4. 2			4.2		
		$V_{\rm O} = 0.1 V, \ V_{\rm C}$	0.114	2.0			0.5		0.5	
VIL	Low-level input voltage	$ I_0  = 20\mu A$	c-0.1 <b>v</b>	4.5			1.35		1.35	V
-		1101 - 20µA		6.0			1.8		1.8	
		gh-level output voltage $V_{I} = V_{IH}, \ V_{IL}$	$I_{OH} = -20\mu A$	2.0	1.9			1.9		
V <sub>OH</sub>	High-level output voltage		$I_{OH} = -20\mu A$	4.5	4. 4			4.4		
∙он	riigii-level output voltage		$I_{OH} = -20\mu A$	6.0	5.9			5.9		٧
			$I_{OH} = -24 \text{mA}$	4.5	3.83			3. 70		
			$I_{OL} = 20 \mu A$	2.0			0.1		0.1	
VoL	Low-level output voltage	$V_{I} = V_{IH}, V_{IL}$	$I_{OL} = 20 \mu A$	4.5			0.1		0.1	
·OL	Low lover output voltage	VI - VIH, VIL	$I_{OL} = 20 \mu A$	6.0			0.1		0.1	٧
			$I_{OL} = 24mA$	4.5			0.44		0.53	
l <sub>iH</sub>	High-level input current	$V_i = 6V$		6.0			0.1		1.0	μА
l <sub>IL</sub>	Low-level input current	$V_i = 0V$		6.0			-0.1		-1.0	μА
Icc	Quiescent supply current	$V_i = V_{CC}$ , GNE	$I_0 = 0 \mu A$	6.0			5. 0		50.0	μА

## **DUAL 1-0F-4 DECODER/DEMULTIPLEXER**

## SWITCHING CHARACTERISTICS ( $v_{cc} = 5v$ , $\tau_a = 25^{\circ}C$ )

				Limits		Unit
Symbol	Parameter	Test conditions	Mın	Тур	Max	Oilit
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level				10	ns
t <sub>THL</sub>	output transition time	0 50-5 (No. 4)			10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level	$C_L = 50 pF (Note 4)$			20	ns
t <sub>PHL</sub>	output propagation time $(\overline{CS} - \overline{Y})$				20	ns
t <sub>PLH</sub>		Number of delay			20	ns
t <sub>PHL</sub>	Low-level to high-level and high-level to low-level	gate stages 4			20	ns
t <sub>PLH</sub>	output propagation time $(A - \overline{Y})$	Number of delay			21	ns
t <sub>PHL</sub>		gate stages 5			21	ns

## **SWITCHING CHARACTERISTICS** $(v_{cc} = 2\sim6v, T_a = -40\sim+85^{\circ}C)$


						Limits			
Symbol	Parameter	Test conditions			25℃			+85°C	Unit
		V <sub>cc</sub> (v)		Mın	Тур	Max	Mın	Max	
			2.0			60		75	
t <sub>TLH</sub>	Low-level to high-level and		4.5			12		15	ns
	high-level to low-level		6.0			10		13	
	Iligii-level to low-level		2. 0			60		75	
t <sub>THL</sub>	output transition time		4. 5			12		15	ns
		C <sub>1</sub> = 50pF (Note 4)	6.0			10		13	
		CL = Sopr (Note 4)	2. 0			105		130	
t <sub>PLH</sub>	Low-level to high-level and		4.5			21		26	ns
	high-level to low-level		6.0			18		22	
	output propagation time $(\overline{CS} - \overline{Y})$		2.0			105		130	
t <sub>PHL</sub>			4.5			21		26	ns
			6.0			18		22	
			2.0			105		130	
t <sub>PLH</sub>		Number of delay	4.5			21		26	ns
		Number of delay	6.0			18		22	
		gate stages 4	2.0			105		130	
t <sub>PHL</sub>	Low-level to high-level and	gate stages 4	4.5			21		26	ns
	high-level to low-level		6.0			18		22	
	output propagation time		2.0	l		110		140	
t <sub>PLH</sub>	$(A - \overline{Y})$	Number of delay	4.5	]		22		28	ns
		Number of delay	6.0			19		24	
		gate stages 5	2. 0			110		140	
t <sub>PHL</sub>		gate stages 3	4.5			22		28	ns
			6.0			19		24	
C <sub>I</sub>	Input capacitance					10		10	pF
CPD	Power dissipation capacitance (Note 3	)							рF

Note 3:  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions (per decoder). The power dissipated during operation under no-load conditions is calculated using the following formula  $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$ 





## **DUAL 1-0F-4 DECODER/DEMULTIPLEXER**

Note 4: Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_f=3 n s$ ,  $t_f=3 n s$
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance





## M74HCT139-1P/FP

DUAL 1-0F-4 DECODER/DEMULTIPLEXER
WITH LSTTL-COMPATIBLE INPUTS

### **DESCRIPTION**

The M74HCT139-1 is a semiconductor integrated circuit consisting of a 2-bit binary to divide-by-4 decoder/demultiplexer with chip select inputs.

#### **FEATURES**

- TTL level inputs V<sub>IL</sub>=0.8V max, V<sub>IH</sub>=2.0V min
- High-fanout output:( $I_{OL}=24mA$ ,  $I_{OH}=-24mA$ )
- Chip select inputs
- High-speed: 14ns typ.  $(C_1 = 50pF, V_{CC} = 5V)$
- Low power dissipation: 25µW/package, max (V<sub>CC</sub>=5V, T<sub>a</sub>=25°C, quiescent state)
- High noise margin: 30% of V<sub>CC</sub>, min (V<sub>CC</sub>=4.5V, 6V)
- Capable of driving 60 74LSTTL loads
- Wide operating temperature range: Ta=−40~+85°C

#### APPLICATION


General purpose, for use in industrial and consumer digital equipment.

#### **FUNCTIONAL DESCRIPTION**

Use of silicon gate technology allows the M74HCT139-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS139.


The circuit is designed to suppress the increased switching noise that normally occurs at high output currents.

As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. In that case, no pull-up resistors are required.



When operated as a decoder, a 2-bit binary code are applied to inputs A0 and A1, one of outputs  $\overline{\text{V0}}$  through  $\overline{\text{Y3}}$  corresponding to this value will become low and the other outputs will all become high. In this case, chip select input  $\overline{\text{CS}}$  should be maintained at low. When  $\overline{\text{CS}}$  is high, all outputs will become high irrespective of A0 and A1.

When operated as a 1-of-4 demultiplexer,  $\overline{CS}$  is used as a data input and A0 and A1 are used as selecting inputs



# DUAL 1-0F-4 DECODER/DEMULTIPLEXER WITH LSTTL-COMPATIBLE INPUTS

## FUNCTION TABLE (Note 1)

	Inputs			Outputs					
CS	A1	A0	Y0	Y1	Y2	<u>Y3</u>			
L	L	L	L	Н	Н	Н			
L	L	Н	Н	L	Н	Н			
L	Н	L	Н	Н	L	Н			
L	Н	Н	Н	н	н	L			
Н	X	Х	Н	Н	Н	Н			

Note 1: X: Irrelevant

## **ABSOLUTE** MAXIMUM RATINGS ( $T_a = -40 \sim +85^{\circ}C$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit		
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V		
V <sub>L</sub>	Input voltage		-0.5~V <sub>cc</sub> +0.5	V		
Vo	Output voltage		-0.5~V <sub>cc</sub> +0.5	V		
•0		V <sub>1</sub> < 0V	-20	mA		
l <sub>iK</sub>	Input protection diode current	$V_{l} > V_{CC}$	20	IIIA		
		V <sub>0</sub> < 0V	-20	4		
lok	Output parasitic diode current	$V_0 > V_{CC}$	20	mA		
l <sub>o</sub>	Output current per output pin		±50	mA		
Icc	Supply/GND current	V <sub>CC</sub> , GND	±200	mA		
Pd	Power dissipation	(Note 2)	500	mW		
Tstg	Storage temperature range		<del>-65~+150</del>	°C		

Note 2 : M74HCT139-1FP, Ta =  $-40 \sim +70 ^{\circ}\mathrm{C}$  and Ta =  $70 \sim 85 ^{\circ}\mathrm{C}$  are derated at  $-6 \mathrm{mW/^{\circ}C}$ .

## **RECOMMENDED OPERATING CONDITIONS** $(\tau_a = -40 \sim +85 \degree c)$

Symbol	Parameter			Unit		
Syllibol	Pai	i alameter			Max	Unit
Vcc	Supply voltage		4. 5		5.5	V
Vı	Input voltage		0		Vcc	V
Vo	Output voltage	The same of the sa	0		Vcc	V
Topr	Operating temperature ra	inge	-40		+85	°C
	land single-real falls-real	$V_{CC} = 4.5V$	0		25	
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	$V_{CC} = 5.5V$	0		15	ns/\

## **ELECTRICAL** CHARACTERISTICS ( $v_{cc} = 5v \pm 10\%$ , unless otherwise noted)

					Limits					
Symbol	Parameter	Test conditions		25℃			_40~+85°C		Unit	
				Min	Тур	Max	Mın	Max		
V <sub>IH</sub>	High-level input voltage	$V_{O} = 0.1V, V_{CC} = 0.1V$ $ I_{O}  = 20\mu A$		2.0			2.0		٧	
V <sub>IL</sub>	Low-level input voltage	$V_0 = 0.1V, V_{CO}$ $ I_0  = 20\mu A$	$V_0 = 0.1V, V_{CC} - 0.1V$ $I_0   = 20\mu A$			0.8		0.8	V	
.,	Iliah Iarah aran darah sahara		$I_{OH} = -20\mu A$	V <sub>CC</sub> -0.1			V <sub>CC</sub> -0.1		V	
$V_{OH}$	High-level output voltage	$V_I = V_{IL}$	$I_{OH} = -24 \text{mA}, V_{CC} = 4.5 \text{V}$	3.83			3. 70		· · · · · · · · · · · · · · · · · · ·	
.,	I am land a tank a land	V = V V	$I_{OL} = 20 \mu A$			0.1		0.1		
VoL	Low-level output voltage	$V_i = V_{iH}, V_{iL}$	$t_{OL} = 24 \text{mA}, V_{CC} = 4.5 \text{V}$			0.44		0.53	V	
I <sub>IH</sub>	High-level input current	$V_1 = 5.5V$				0.1		1.0	μА	
I <sub>IL</sub>	Low-level input current	$V_1 = 0V$				-0.1		-1.0	μA	
Icc	Quiescent supply current	$V_I = V_{CC}$ , GND, $I_O = 0\mu A$				5.0		50.0	μA	
⊿I <sub>cc</sub>	Maximum quiescent state supply current	$V_1 = 2.4V, 0.4$	V <sub>1</sub> = 2.4V, 0.4V (Note 3)			2.7		2.9	mA	

Note  $\, 3 \, \div \,$  Only one input is set at this value and all others are fixed at  $V_{\text{CC}}$  or GND



## M74HCT139-1P/FP

# DUAL 1-0F-4 DECODER/DEMULTIPLEXER WITH LSTTL-COMPATIBLE INPUTS

## **SWITCHING CHARACTERISTICS** ( $v_{cc} = 5V$ , $T_a = 25^{\circ}C$ )

Symbol	Parameter	Test conditions		Limits			
Symbol	Parameter	rest conditions	Min	Тур	Max	Unit	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level				10	ns	
t <sub>THL</sub>	output transition time	$C_1 = 50 pF $ (Note 5)			10	ns	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level	CL — SOPF (Note 5)			22	ns	
t <sub>PHL</sub>	output propagation time $(\overline{CS} - \overline{Y})$				24	ns	
t <sub>PLH</sub>		Number of delay			22	ns	
t <sub>PHL</sub>	Low-level to high-level and high-level to low-level	gate stages 4			24	ns	
t <sub>PLH</sub>	output propagation time $(A - \overline{Y})$	Number of delay		1	22	ns	
t <sub>PHL</sub>	1	gate stages 5			25	ns	

## **SWITCHING CHARACTERISTICS** $(v_{cc} = 5v \pm 10\%, T_a = -40 \sim +85^{\circ}C)$


					Limits					
Symbol	Parameter	Test conditions $V_{CC}(V)$			25℃		-40~	+85°C	Unit	
				Mın	Тур	Max	Mın	Max		
t <sub>TLH</sub>	Low-level to high-level and					12		15	ns	
	high-level to low-level									
t <sub>THL</sub>	output transition time	C <sub>L</sub> = 50pF (Note 5)				12		15	ns	
	Low-level to high-level and					23		29		
t <sub>PLH</sub>	high-level to low-level					23		29	ns	
t <sub>PHL</sub>	output propagation time $(\overline{CS} - \overline{Y})$					25		31	ns	
t <sub>PLH</sub>	Low-level to high-level and	Number of delay				23		29	ns	
t <sub>PHL</sub>	High-level to low-level	gate stages 4				25		31	ns	
t <sub>PLH</sub>	output propagation time	Number of delay				24		30	ns	
t <sub>PHL</sub>	$(A - \overline{Y})$	gate stages 5				26		33	ns	
Cı	Input capacitance					10		10	рF	
C <sub>PD</sub>	Power dissipation capacitance (Note 4)								pF	

Note 4: C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions (per decoder)

The power dissipated during operation under no-load conditions is calculated using the following formula

P<sub>D</sub>'= C<sub>PD</sub> · V<sub>CC</sub><sup>2</sup> · f<sub>1</sub>+I<sub>CC</sub> · V<sub>CC</sub>

Note 5: Test Circuit





<sup>(1)</sup> The pulse generator (PG) has the following characteristics (10%~90%)  $\rm\,t_f=3ns,\,t_f=3ns$ 

<sup>(2)</sup> The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance

## M74HCT139-1P/FP

# DUAL 1-0F-4 DECODER/DEMULTIPLEXER WITH LSTTL-COMPATIBLE INPUTS





## M74HC240-1P/FP

## OCTAL 3-STATE INVERTING BUFFER/LINE DRIVER/LINE RECEIVER

#### DESCRIPTION

The M74HC240-1 is an integreted circuit chip consisting of two blocks of 3-state inverting buffers with four independent circuits that share a common enable input.

#### **FEATURES**


- High-fanout 3 state output : (I<sub>OL</sub>=24mA, I<sub>OH</sub>=−24mA)
- High-speed: 8ns typ. (C<sub>L</sub>=50pF, V<sub>CC</sub>=5V)
- Low power dissipation : 25µW/package, max (V<sub>CC</sub>=5V, T<sub>a</sub>=25℃, quiescent state)
- High noise margin: 30% of V<sub>CC</sub>, min (V<sub>CC</sub>=4.5, 6V)
- Capable of driving 60 74 LSTTL loads
- Wide operating voltage range : V<sub>CC</sub>=2~6V
- Wide opreating temperature range: T<sub>a</sub>=−40~+85°C


#### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

#### **FUNCTION**

Use of silicon gate technology allows the M74HC240-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS240. The circuit is designed to suppress the increased switching noise that normally occurs at high output currents. The M74HC240-1 consists of two independent blocks with each block containing four buffers. When enable input  $\overline{E}$  is low and input A (or B) is low, then output  $\overline{Y}$  will be set high. However, if A (or B) is high, then  $\overline{Y}$  will be set low. When  $\overline{E}$  is high, all outputs within the block will become high-impedence state, irrespective of A (or B). All eight buffer circuits can be controlled simultaneously by connecting  $\overline{EA}$  and  $\overline{EB}$ .





#### FUNCTION TABLE (Note 1)

Int	out	output
А, В	EA, EB	YA, YB
L	L	Н
Н	L	L
X	Н	Z

Note 1: Z: High impedance X: Irrelevant

## **ABSOLUTE MAXIMUM RATINGS** $(T_a = -40 \sim +85^{\circ}C, \text{ unless otherwise noted})$

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>cc</sub>	Supply voltage		-0.5~+7.0	V
Vı	Input voltage		-0.5~V <sub>cc</sub> +0.5	V
Vo	Output voltage		-0.5~V <sub>cc</sub> +0.5	V
	In a standard and a sure of	V <sub>1</sub> <0V	-20	
l <sub>iK</sub>	Input protection diode current	V <sub>I</sub> >V <sub>CC</sub>	20	mA
	0.11	V <sub>0</sub> <0V	-20	
lok	Output parasitic diode current	V <sub>o</sub> >V <sub>cc</sub>	20	mA
l <sub>o</sub>	Output current		±50	mA
Icc	Supply/GND current	V <sub>CC</sub> , GND	±200	mA
Pd	Power dissipation	(Note 2)	500	mW
Tstg	Storage temperature		<del>-65~+150</del>	°C

Note 2: M74HC240-1FP;  $T_a = -40 \sim +75^{\circ}$ C and  $T_a = 75 \sim 85^{\circ}$ C are derated at -7 mW/°C

## **RECOMMENDED OPERATING CONDITIONS** $(T_a = -40 \sim +85^{\circ}C)$

0	D	Parameter			Limits				
Symbol	Par	ameter	Min	Тур	Max	Unit			
V <sub>CC</sub>	Supply voltage	Supply voltage			6	V			
Vı	Input voltage	0		Vcc	V				
Vo	Output voltage	0		Vcc	V				
Topr	Operating temperature	11.7.100	-40		+85	°°C			
		V <sub>CC</sub> =2.0V	0		500				
t <sub>r</sub> , t <sub>f</sub>	Input rise time, fall time	V <sub>cc</sub> =2.0V V <sub>cc</sub> =4.5V V <sub>cc</sub> =6.0V	0		50	ns/V			
		V <sub>CC</sub> =6.0V	0		30	1			

## **ELECTRICAL CHARACTERISTICS**

							Limits			
Symbol	Parameter	Test	conditions			25°C		-40~	+85°C	Unit
		Vc		V <sub>cc</sub> (v)	Mın	Тур	Max	Mın	Max	
		V -0.1V		2.0	1.5			1.5		
V <sub>IH</sub>	High-level input voltage	$V_0 = 0.1V$ $ I_0  = 20 \mu A$		4.5	3. 15			3. 15		V
		1101 —20µA		6.0	4.2			4.2		
		V <sub>0</sub> =0.1V, V <sub>CC</sub> -	-0.11/	2.0			0.5		0.5	
V <sub>IL</sub>	Low-level input voltage		-0.1 <b>v</b>	4.5			1.35		1.35	V
		1101 —20µA	$ I_0  = 20\mu A$				1.8		1.8	
	V <sub>OH</sub> High-level output voltage		$I_{OH} = -20 \mu A$	2.0	1.9			1.9		
\ ,,		V <sub>I</sub> =V <sub>IL</sub>	$I_{OH} = -20 \mu A$	4.5	4.4			4. 4		v
<b>V</b> OH			$I_{OH} = -20 \mu A$	6.0	5.9			5.9		
			I <sub>OH</sub> =-24mA	4.5	3.83			3. 70		
			I <sub>OL</sub> =20μA	2.0			0.1		0.1	<b>V</b>
Vol	Low-level output voltage	V <sub>I</sub> =V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> =20μA	4.5		İ	0.1		0.1	
VOL	Low-level output voltage	VI—VIH, VIL	$I_{OL}=20\mu A$	6.0			0.1		0.1	V
			I <sub>OL</sub> =24mA	4.5			0.44		0.53	
l <sub>iH</sub>	High-level input current	V <sub>I</sub> =6V		6.0			0.1		1.0	μA
l <sub>IL</sub>	Low-level input current	V <sub>I</sub> =0V		6.0			-0.1		-1.0	μA
l <sub>ozh</sub>	Off-state high-level output	VI=VIH, VIL, VO=VCC		6.0			0.5		5.0	μА
l <sub>ozL</sub>	Off-state low-level output current	VI=VIH, VIL, V	V <sub>I</sub> =V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> =GND				-0.5		<b>-5.</b> 0	μA
Icc	Static supply current	VI=VCC, GND,	$I_O = 0 \mu A$	6.0			5.0		50.0	μА

## **SWITCHING CHARACTERISTICS** (V<sub>cc</sub>=5V, T<sub>a</sub>=25°C)


Comple at	Parameter	Test conditions		Limits			
Symbol	Parameter	rest conditions	Min	Тур	Max	Unit	
t <sub>TLH</sub>	Low-to high-level and high-to low-level output				10	ns	
t <sub>THL</sub>	transition time	C <sub>1</sub> =50pF (Note 4)			10	ns	
t <sub>PLH</sub>	Low-to high-level and high-to low-level output	C <sub>L</sub> =50pF (Note 4)			14	ns	
t <sub>PHL</sub>	propagation time $(A-\overline{YA}, B-\overline{YB})$				14	ns	
t <sub>PLZ</sub>	Low-level and high-level output disable time	C <sub>L</sub> = 5 pF (Note 4)			18	ns	
t <sub>PHZ</sub>	(EA-YA, EB-YB)	C <sub>L</sub> = 5 pr (Note 4)			18	ns	
t <sub>PZL</sub>	Low-level and high-level output enable time	C ====================================			20	ns	
t <sub>PZH</sub>	$(\overline{EA} - \overline{YA}, \overline{EB} - \overline{YB})$	C <sub>L</sub> =50pF (Note 4)			20	ns	

## **SWITCHING CHARACTERISTICS** $(V_{cc}=2\sim6V, T_a=-40\sim+85^{\circ}C)$

						Limits			
Symbol	Parameter	Test conditions			25℃		-40~	+85°C	Unit
			V <sub>CC</sub> (V)	Mın	Тур	Max	Mın	Max	
			2.0		13	60	1	75	1
t <sub>TLH</sub>	Low-to high-level and		4. 5		5	12		15	ns
	high-to low-level		6.0		4	10		13	
	mgn-to low-level		2.0		14	60		75	
t <sub>THL</sub>	output transition time		4.5		5	12		15	ns
			6.0		4	10		13	
			2.0		23	75		95	
t <sub>PLH</sub>	Low-to high-level and		4.5		8	15		19	ns
	high-to low-level		6.0		6	13		16	
	output propagation time		2.0		21	75		95	
t <sub>PHL</sub>	(A—YA, B—YB)		4.5		8	15		19	ns
		C <sub>L</sub> =50pF (Note 4)	6.0		6	13		16	
		CL—30pr (Note 4)	2.0		11	105		130	
$t_{PLZ}$	Low-level and high-level		4.5		6	21		26	ns
	output disable time		6.0		5	18		22	
			2.0		16	105		130	
t <sub>PHZ</sub>	(EA-YA, EB-YB)		4.5	l	9	21		26	ns
			6.0		8	18		22	
			2.0		21	105		130	
$t_{PZL}$	Low-level and high-level		4.5		7	21		26	ns
	output enable time		6.0		6	18		22	
	output enable time		2.0		24	105		130	
$t_{PZH}$	( <del>EA</del> - <del>YA</del> , <del>EB</del> - <del>YB</del> )		4.5		8	21		26	ns
			6.0		7	18		22	
Cı	Input capacitance					10		10	pF
Co	Off-state output capacitance	EA=V <sub>CC</sub> , EB=V <sub>CC</sub>				15		15	pF
C <sub>PD</sub>	Power dissipation capacitance (Note 3)				39.7				pF

Note 3: C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions (per buffer). The power dissipated during opration under no-load condition is calculated using the following formula:  $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$ 


Note 4: Test Circuit




Parameter	sw
t <sub>TLH</sub> , t <sub>THL</sub> t <sub>PLH</sub> , t <sub>PHL</sub>	Open
t <sub>PLZ</sub>	Closed
t <sub>PHZ</sub>	Open
t <sub>PZL</sub>	Closed
t <sub>PZH</sub>	Open

- (1) The pulse generator (PG) has the following characteristics ( $10\% \sim 90\%$ ):  $t_r=3$ ns,  $t_f=3$ ns
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance







## M74HCT240-1P/FP

OCTAL 3-STATE INVERTING BUFFER/LINE DRIVER/LINE RECEIVER
WITH LSTTL-COMPATIBLE INPUTS

#### DESCRIPTION

The M74HCT240-1 is an integrated circuit chip consisting of two blocks of 3-state inverting buffers with four independent circuits that share a common enable input.

#### **FEATURES**

- TTL level input : V<sub>IL</sub>=0.8V max V<sub>IH</sub>=2.0V min
- High-fanout 3-state output : (I<sub>OL</sub>=24mA, I<sub>OH</sub>=−24mA)
- High-speed: 10ns typ. (C<sub>L</sub>=50pF, V<sub>CC</sub>=5V)
- Low power dissipation : 25μ W/package, max (V<sub>CC</sub>=5V, T<sub>a</sub>=25°C, quiescent state)
- Capable of driving 60 74LSTTL loads
- Wide operating temperature range : T<sub>a</sub>=−40~+85°C

#### **APPLICATION**

General purpose, for use in industrial and consumer digital equipment


## **FUNCTION**


Use of sillicon gate technology allows the M74HCT240-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS240. As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. When used as such, no pull-up resistors are required.

The M74HCT240-1 consists of two independent blocks with each block containing four buffers.

When enable input  $\overline{E}$  is low and input A (or B) is low, then output  $\overline{Y}$  will be set high. However, if A (or B) is high, then  $\overline{Y}$  will be set low.

When  $\overline{E}$  is high, then all outputs within the block become high-impedance state, irrespective of A (or B). All eight buffer circuits can be controlled simultaneously by connecting  $\overline{EA}$  and  $\overline{EB}$ .





## FUNCTION TABLE (Note 1)

Inp	Output	
A, B	A, B EA, EB	
L	L L	
Н	L	L
X	Н	Z

Note 1: Z: High impedance X: Irrelevant

# OCTAL 3-STATE INVERTING BUFFER/LINE DRIVER/LINE RECEIVER WITH LSTTL-COMPATIBLE INPUTS

## **ABSOLUTE MAXIMUM RATINGS** $(T_a = -40 \sim +85 ^{\circ}C)$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit	
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V	
Vı	Input voltage		-0.5~V <sub>cc</sub> +0.5	V	
Vo	Output voltage		-0.5~V <sub>cc</sub> +0.5	V	
	Input protection diode current	V <sub>1</sub> <0V	-20		
lik		V <sub>I</sub> >V <sub>CC</sub>	20	mA	
		V <sub>0</sub> <0V	-20		
lok	Output parasitic diode current	V <sub>o</sub> >V <sub>cc</sub>	20	mA	
lo	Output current		±50	mA	
Icc	Supply/GND current	V <sub>CC</sub> , GND	±200	mA	
Pd	Power dissipation	(Note 2)	500	mW	
Tsta	Storage temperature		<del>-65~+150</del>	°C	

Note 2: M74HCT240-1FP ,  $T_a{=}-40{\sim}+75^{\circ}\!\!\mathrm{C}$  and  $T_a{=}75{\sim}85^{\circ}\!\!\mathrm{C}$  are derated at  $-7mW/^{\circ}\!\!\mathrm{C}$ 

## **RECOMMENDED OPERATING CONDITIONS** $(\tau_a = -40 \sim +85 \degree C)$

Symbol	Parameter			Limits			
			Min	Тур	Max	Unit	
V <sub>CC</sub>	Supply voltage		4.5		5.5	V	
V <sub>I</sub>	Input voltage		0		V <sub>cc</sub>	٧	
Vo	Output voltage		0		V <sub>CC</sub>	V	
Topr	Operating temperature		-40		+85	°C	
	1	V <sub>CC</sub> =4.5V	0		25		
t <sub>r</sub> , t <sub>f</sub>	Input rise time, fall time	$V_{cc} = 4.5V$ $V_{cc} = 5.5V$	0		15	ns/V	

## **ELECTRICAL CHARACTERISTICS** ( $V_{cc}$ =5 $V\pm10\%$ , unless otherwise noted)

						Limits				
Symbol	Parameter	Test conditions		25°C		-40~	+85°C	Unit		
				Min	Тур	Max	Mın	Max		
VIH	High-level input voltage	$V_0 = 0.1V$ $ I_0  = 20\mu A$		2.0			2.0		V	
VIL	Low-level input voltage	$V_0 = 0.1V, V_{CC}$ $ I_0  = 20\mu A$	-0.1V			0.8		0.8	٧	
V <sub>OH</sub>	High-level output voltage	VI=VIH, VIL	$I_{OH} = -20\mu A$ $I_{OH} = -24mA, V_{CC} = 4.5V$	V <sub>cc</sub> -0.1			V <sub>cc</sub> -0.1		٧	
V <sub>OL</sub>	Low-level output voltage	VI=VIH, VIL	I <sub>OL</sub> =20μA I <sub>OL</sub> =24mA, V <sub>CC</sub> =4.5V			0.1		0. 1 0. 53	٧	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> =V <sub>CC</sub>				0.1		1.0	μΑ	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> =GND				-0.1		-1.0	μΑ	
l <sub>ozh</sub>	Off-state high-level output current	VI=VIH, VIL, V	$V_i = V_{IH}, V_{IL}, V_O = V_{CC}$			0.5		5.0	μΑ	
lozL	Off-state low-level output current	$V_{l}=V_{lH}, V_{lL}, V_{O}=GND$				-0.5		-5.0	μA	
Icc	Quiescent supply current	VI=VCC, GND,	$V_1 = V_{CC}$ , GND, $I_0 = 0\mu A$			5.0		50.0	μА	
⊿lcc	Maximum quiescent supply current	V <sub>I</sub> =2.4V, 0.4V	(Note 3)			2.7		2.9	mA	

Note 3: Only one input is set at this value. All others inputs are fixed at  $V_{\text{CC}}$  or GND

## **SWITCHING CHARACTERISTICS** $(v_{cc}=5v, \tau_a=25^{\circ}C)$

Symbol	Parameter	Test conditions	Limits			T
		rest conditions	Mın	Тур	Max	Unit
t <sub>TLH</sub>	Low-to high-level and high-to low-level output				10	ns
t <sub>THL</sub>	transition time	C == F(n F (Note F)			10	ns
t <sub>PLH</sub>	Low-to high-level and high-to low-level	C <sub>L</sub> =50pF (Note 5)			16	ns
t <sub>PHL</sub>	output propagation time (A-YA, B-YB)				18	ns
t <sub>PLZ</sub>	Low-level and high-level output	$C_1 = 5 pF \text{ (Note 5)}$			20	ns
t <sub>PHZ</sub>	disable time (EA-YA, EB-YB)	GL— 5 pr (Note 5)			20	ns
t <sub>PZL</sub>	Low-level and high-level output	O ====================================			22	ns
t <sub>PZH</sub>	enable time (EA-YA, EB-YB)	C <sub>L</sub> =50pF (Note 5)			22	ns




# OCTAL 3-STATE INVERTING BUFFER/LINE DRIVER/LINE RECEIVER WITH LSTTL-COMPATIBLE INPUTS

## **SWITCHING CHARACTERISTICS** $(v_{cc}=5v\pm10\%, T_a=-40\sim85^{\circ}C)$

			Limits					
Symbol	Parameter	Test conditions		25℃		-40~+85°C		Unit
			Min	Тур	Max	Min	Max	
t <sub>TLH</sub>	Low-to high-level and high-to			5	12		15	ns
t <sub>THL</sub>	low-level output transition time			5	12		15	ns
t <sub>PLH</sub>	Low-to high-level and high-to			9	17		21	ns
t <sub>PHL</sub>	low-level output propagation time $(A-\overline{YA}, B-\overline{YB})$	C <sub>L</sub> = 50pF (Note 5)		12	19		24	ns
t <sub>PLZ</sub>	Low-level and high-level			8	23		29	ns
t <sub>PHZ</sub>	output disable time (EA-YA, EB-YB)			10	23		29	ns
t <sub>PZL</sub>	Low-level and high-level			11	23		29	ns
t <sub>PZH</sub>	output enable time (EA-YA, EB-YB)			9	23		29	ns
Cı	Input capacitance				10		10	рF
Со	Off-state output capacitance	EA=V <sub>CC</sub> , EB=GND			15		15	pF
C <sub>PD</sub>	Power dissipation capacitance (Note 4)			41.7				рF


Note 4: C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions (per buffer). The power dissipated during operation under no-load condition is calculated using the following formula:  $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$ 

Note 5: Test Circuit



Parameter	SW			
t <sub>TLH</sub> , t <sub>THL</sub>	Open			
' t <sub>PLZ</sub>	Closed			
t <sub>PHZ</sub>	Open			
t <sub>PZL</sub>	Closed			
t <sub>PZH</sub>	Open			

- (1) The pulse generator (PG) has the following characteristics (10%~90%)t<sub>r</sub>=3ns, t<sub>f</sub>=3ns
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance



## M74HC241-1P/FP

## OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER

#### DESCRIPTION

The M74HC241-1 is an integrated circuit chip consisting of two blocks of 3-state noninverting buffers with four independent circuits that share a common enable input.

#### **FEATURES**

- High-fanout 3-state output : (I<sub>OL</sub>=24mA, I<sub>OH</sub>=−24mA)
- High-speed: 9ns typ. (C<sub>L</sub>=50pF, V<sub>CC</sub>=5V)
- Low power dissipation: 25µW/package, max (V<sub>CC</sub>=5V, T<sub>a</sub>=25℃, quiescent state)
- High noise margin : 30% of V<sub>CC</sub>, min (V<sub>CC</sub>=4.5, 6V)
- Capable of driving 60 74LSTTL loads
- Wide operating voltage range: V<sub>CC</sub>=2~6V
- Wide operating temperature range: T<sub>a</sub>=−40~85°C


#### **APPLICATION**

General purpose, for use in industrial and consumer digital equipment.

#### **FUNCTION**

Use of silicon gate technology allows the M74HC241-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS241. The circuit is designed to suppress the increased switching noise that normally occurs at high output currents. The M74HC241-1 consists of two independent blocks with each block containing for buffers.

When enable input EA is low and input A is low, then output



YA will become low However, if A is high, then YA will become high. Inverted in the other block, a high enable input EB signal causes opreation the same as that just described with input B signal output at YB.


When  $\overline{\text{EA}}$  is high or EB is low then all the output within the block will become high-impedance state, irrespective A or B

#### FUNCTION TABLE (Note 1)

Inp	Inputs	
Α	EA	YA
L	L	L
Н	L	Н
X	Н	Z

Note 1: Z: High impedance X: Irrelevant

Ing	Output	
В	B EB	
L	Н	L
Н	Н	Н
×	L	Z



## $\textbf{ABSOLUTE} \quad \textbf{MAXIMUM} \quad \textbf{RATINGS} \quad (\texttt{T}_a = -40 \sim +85 \, \texttt{°C}, \text{ unless otherwise noted})$

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>cc</sub>	Supply voltage		<b>−0.5~+7.0</b>	V
Vı	Input voltage		-0.5~V <sub>cc</sub> +0.5	V
Vo	Output voltage		-0.5~V <sub>cc</sub> +0.5	V
	Input protection diode current	V <sub>1</sub> <0V	-20	
l <sub>IK</sub>		V <sub>I</sub> >V <sub>CC</sub>	20	mA
	Output parasitic diode current	Vo<0V	-20	
Ток		v <sub>o</sub> >v <sub>cc</sub>	20	mA
lo	Output current		±50	mA
Icc	Supply/GND current	V <sub>CC</sub> , GND	±200	mA
Pd	Power dissipation	(Note 2)	500	mW
Tstg	Storage temperature		<del>-65∼+150</del>	°C

Note 2: M74HC241-1FP,  $T_a = -40 \sim +75^{\circ}$ C and  $T_a = 75 \sim 85^{\circ}$ C are derated at -7 mW/C

## **RECOMMENDED OPERATING CONDITIONS** $(T_a = -40 \sim +85\%)$

Symbol	Parameter			Limits				
Symbol	rais	Parameter		Тур	Max	Unit		
Vcc	Supply voltage	Supply voltage			6	V		
Vı	Input voltage		0		V <sub>cc</sub>	V		
Vo	Output voltage		0		V <sub>CC</sub>	V		
Topr	Operating temperature		-40		+85	℃		
		V <sub>CC</sub> =2.0V	0		500			
t <sub>r</sub> , t <sub>f</sub>	Input rise time, fall time	V <sub>CC</sub> =4.5V	0		50	ns/V		
		V <sub>CC</sub> =6.0V	0		30			

## **ELECTRICAL CHARACTERISTICS**

							Limits			
Symbol	Parameter	Test conditions		25℃			-40~+85℃		Unit	
				V <sub>CC</sub> (V)	Mın	Тур	Max	Mın	Max	
		V <sub>O</sub> =0.1V, V <sub>CC</sub> =	-0.17	2.0	1.5			1.5		
$V_{IH}$	High-level input voltage	$ I_0  = 20\mu A$	-0.10	4.5	3.15	1		3. 15		\ \ \ \ \
		1101 -20µA		6.0	4. 2			4.2		
		Vo=0.1V, Vcc	_0 1v	2.0			0.5	ĺ	0.5	
VIL	Low-level input voltage	$ V_0 = 0.1V, V_{CC} $ $ I_0  = 20 \mu A$	-0.10	4.5			1.35	ļ	1.35	V
		1101 -20µA		6.0			1.8		1.8	
			I <sub>OH</sub> =−20µA	2.0	1.9			1.9		
	Lich lovel extrust veltage	V-V V	$I_{OH} = -20 \mu A$	4.5	4.4			4. 4		v
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> =V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OH</sub> =−20µA	6.0	5.9			5.9		· •
			I <sub>OH</sub> =-24mA	4.5	3.83			3. 70		
			I <sub>OL</sub> =20μA	2.0			0.1		0.1	
.,	Low-level output voltage	   v = v = v	I <sub>OL</sub> =20μA	4.5		1	0.1		0.1	v
VoL	Low-level output voltage	V <sub>I</sub> =V <sub>IH</sub> , V <sub>IL</sub>	I <sub>OL</sub> =20μA	6.0			0.1		0.1	· ·
			I <sub>OL</sub> =24mA	4.5			0.44		0.53	
l <sub>iH</sub>	High-level input current	V <sub>I</sub> =6V		6.0			0.1		1.0	μA
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> =0V		6.0			-0.1		-1.0	μА
lozh	Off-state high-level output current	VI=VIH, VIL, VO	=V <sub>CC</sub>	6.0			0.5		5.0	μA
lozL	Off-state low-level output current	VI=VIH, VIL, V	=GND	6.0			-0.5		-5.0	μA
Icc	Static supply current	V <sub>I</sub> =V <sub>CC</sub> , GND,	$I_0 = 0 \mu A$	6.0			5.0		50.0	μA

## **SWITCHING CHARACTERISTICS** $(v_{cc}=5v, \tau_a=25^{\circ}C)$


Symbol	Parameter	Test conditions	Limits			Unit
Symbol	Farameter	rest conditions	Mın	Тур	Max	Unit
t <sub>TLH</sub>	Low-to high-level and high-to low-level output				10	ns
t <sub>THL</sub>	transition time	C <sub>1</sub> =50pF (Note 4)			10	ns
t <sub>PLH</sub>	Low-to high-level and high-to low-level output	CL—Supr (Note 4)			15	ns
t <sub>PHL</sub>	propagation time (A-YA, B-YB)				15	ns
t <sub>PLZ</sub>	Low-level and high-level output disable time	$C_1 = 5 pF \text{ (Note 4)}$			18	ns
t <sub>PHZ</sub>	(EA-YA, EB-YB)	CL—5 pr (Note 4)			18	ns
t <sub>PZL</sub>	Low-level and high-level output enable time	C <sub>L</sub> =50pF (Note 4)			20	ns
t <sub>PZH</sub>	(EA-YA, EB-YB)	CL—SUPF (Note 4)			20	ns

## **SWITCHING CHARACTERISTICS** $(v_{cc}=2\sim6V, T_a=-40\sim+85^{\circ}C)$

						Limits			
Symbol	Parameter	Parameter Test conditions		25℃			-40~+85°C		Unit
			V <sub>cc</sub> (V)		Тур	Max	Min	Max	
			2.0		13	60		75	
t <sub>TLH</sub>	Low-to high-level and		4.5		5	12		15	ns
	high-to low-level		6.0		4	10		13	
	might-to low-level		2.0		21	60		75	
t <sub>THL</sub>	output transition time		4.5		5	12		15	ns
			6.0		4	10		13	
			2.0		25	80		100	
t <sub>PLH</sub>	Low-to high-level and	ļ	4.5		9	16		20	ns
	high-to low-level	·	6.0		6	14		17	
	output propagation time		2.0		24	80		100	
t <sub>PHL</sub>	(A-YA, B-YB)		4.5		9	16		20	ns
		C <sub>L</sub> =50pF (Note 4)	6.0		7	14		17	
		C <sub>L</sub> -50pF (Note 4)	2.0		13	105		130	
t <sub>PLZ</sub>	Low-level and high-level		4.5		6	21		26	ns
	autaut diaphia tima		6.0		5	18		22	l
	output disable time		2.0		15	105		130	
t <sub>PHZ</sub>	(EA-YA, EB-YB)		4.5		10	21		26	ns
			6.0		8	18		22	
			2.0		22	105		130	
t <sub>PZL</sub>	Low-level and high-level		4.5		7	21		26	ns
	and an about a section of		6.0		6	18		22	
	output enable time		2.0		24	105		130	
t <sub>PZH</sub>	(EA-YA, EB-YB)		4.5		8	21		26	ns
			6.0		7	18		22	
Cı	Input capacitance					10		10	pF
Со	Off-state output capacitance	EA=V <sub>CC</sub> , EB=GND				15		15	рF
C <sub>PD</sub>	Power dissipation capacitance (Note	3)			43.7				pF

Note 3: C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions (per buffer) The power dissipated during opration under no-load condition is calculated using the following formula:  $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$ 

Note 4: Test Circuit





Parameter	SW
t <sub>TLH</sub> , t <sub>THL</sub>	Open
t <sub>PLH</sub> , t <sub>PHL</sub>	орол
t <sub>PLZ</sub>	Closed
t <sub>PHZ</sub>	Open
t <sub>PZL</sub>	Closed
t <sub>PZH</sub>	Open

<sup>(1)</sup> The pulse generator (PG) has the following characteristics ( $10\% \sim 90\%$ ):  $t_r=3$ ns,  $t_f=3$ ns

<sup>(2)</sup> The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance







## M74HCT241-1P/FP

OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER
WITH LSTTL-COMPATIBLE INPUTS

#### DESCRIPTION

The M74HCT241-1 is an integrated circuit chip consisting of two blocks of 3-state noninverting buffers with four independent circuits that share a common enable input.

#### **FEATURES**

- TTL level input V<sub>IL</sub>=0.8V max, V<sub>IH</sub>=2.0V min
- High-fanout 3-state output : (I<sub>OL</sub>=24mA, I<sub>OH</sub>=−24mA)
- High-speed: 11ns typ. (C<sub>L</sub>=50pF, V<sub>CC</sub>=5V)
- Low power dissipation: 25μW/package, max (V<sub>CC</sub>=5V, T<sub>a</sub>=25°C, quiescent state)
- Capable of driving 60 74LSTTL loads
- Wide operating temperature range: T<sub>a</sub>=−40~+85°C


#### **APPLICATION**

General purpose, for use in industrial and consumer digital equipment

#### **FUNCTION**

Use of silicon gate technology allows the M74HCT241-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS241. The circuit is designed to suppress the increased switching noise that normally occurs at high output currents. As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. When used as such, no pull-up resistors are required.

The M74HCT241-1 consists of two independent blocks with each block containing four buffers.



When enable input  $\overline{EA}$  is low and input A is low, then output YA will be set low. However, if A is high, then YA will be set high. Inverted in the other block, a high enable input EB signal causes operation the same as that just described with input B signal output at YB.


When  $\overline{\text{EA}}$  is high or EB is low, all output within the block become high-impedance state, irrespective A or B.

### FUNCTION TABLE (Note 1)

ing	outs	Output
Α	EA	YA
L	L	L
Н	L	Н
х	Н	Z

Note 1: Z: High impedance X: Irrelevant

Inp	Output	
В	EB	YB
L	Н	L
Н	Н	Н
×	L	Z



# OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER WITH LSTTL-COMPATIBLE INPUTS

## **ABSOLUTE MAXIMUM RATINGS** $(T_a = -40 \sim +85^{\circ}C$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		· -0.5~+7.0	V
V <sub>1</sub>	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
Vo	Output voltage		-0.5~V <sub>cc</sub> +0.5	V
	lanut protection diada gurrant	V <sub>I</sub> <0V	<b>—20</b>	A
lik	Input protection diode current	V <sub>I</sub> >V <sub>CC</sub>	20	mA
	Output parasitic diode current	V <sub>o</sub> <0V	-20	
Ток	Output parastic diode current	V <sub>o</sub> >V <sub>cc</sub>	20	mA
lo	Output current		±50	mA
Icc	Supply/GND current	V <sub>CC</sub> , GND	±200	mA
Pd	Power dissipation	(Note 2)	500	mW
Tstg	Storage temperature		<del>-65~+150</del>	င

Note 2 : M74HCT241-1FP , Ta=-40~+75°C and Ta=75~85°C are derated at  $-7\text{mW}/^{\circ}\text{C}$ 

## **RECOMMENDED OPERATING CONDITIONS** $(T_a=-40\sim+85^{\circ}C)$

Comple et	Parameter			Unit		
Symbol	Para	imeter	Min	Тур	Max	Unit
V <sub>CC</sub>	Supply voltage		4.5		5.5	V
Vı	Input voltage		0		Vcc	V
Vo	Output voltage		0		Vcc	V
Topr	Operating temperature		-40		+85	°C
		$V_{CC} = 4.5V$	0		25	01
t <sub>r</sub> , t <sub>f</sub>	Input rise time, fall time	$V_{CC} = 5.5V$	0		15	ns/V

#### **ELECTRICAL CHARACTERISTICS** (V<sub>CC</sub>=5V±10%, unless otherwise noted)

						Limits			
Symbol	Symbol Parameter		Test conditions		25℃			+85℃	Unit
				Min	Тур	Max	Mın	Max	
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> =0.1V, V <sub>CC</sub> -	-0.1V	2.0			2.0		V
* 1H	- Ingili lotor input tenage	$ I_{O}  = 20\mu A$					2.0		
	I am laval raput valtage	$V_{\rm O}=0.1V,\ V_{\rm CC}$	-0.1V			0.8	[	0.8	V
$V_{IL}$	Low-level input voltage	$ I_0  = 20 \mu A$				0.8		0.0	V
.,			$I_{OH} = -20\mu A$	V <sub>cc</sub> -0.1			V <sub>CC</sub> -0.1		V
V <sub>OH</sub>	High-level output voltage	$V_{l} = V_{lH}, V_{lL}$	$I_{OH} = -24 \text{mA}, \ V_{CC} = 4.5 \text{V}$	3.83			3.70		V
	Lew level output voltage	$V_{l} = V_{lH}, V_{lL}$	$I_{OL} = 20 \mu A$			0.1		0.1	V
Vol	Low-level output voltage	VI - VIH, VIL	$I_{OL} = 24 mA$ , $V_{CC} = 4.5 V$			0.44		0.53	<b>V</b>
l <sub>tH</sub>	High-level input current	$V_I = V_{CC}$				0.1		1.0	μA
I <sub>IL</sub>	Low-level input current	$V_{I} = GND$				-0.1		-1.0	μА
lozh	Off-state high-level output current	$V_I = V_{IH}, \ V_{IL}, \ V$	$v_0 = V_{CC}$			0.5		5.0	μA
lozL	Off-state low-level output current	$V_1 = V_{IH}, V_{IL}, V$	$V_I = V_{IH}, \ V_{IL}, \ V_O = GND$			一0.5		<b>-5.</b> 0	μA
Icc	Static supply current	$V_I = V_{CC}$ , GND.	$V_1 = V_{CC}$ , GND, $I_0 = 0\mu A$			5.0		50.0	μА
⊿I <sub>CC</sub>	Maximum static supply current	$V_1 = 2.4V, 0.4V$	(Note 3)			2.7		2.9	mA

Note 3: Only one input is set at this value. All others are fixed to  $V_{\text{CC}}$  or GND

## SWITCHING CHARACTERISTICS (Vcc=5V, Ta=25°C)

Symbol Parameter		Test conditions	Limits			Unit
Symbol	Parameter	rest conditions	Min	Тур	Max	Unit
t <sub>TLH</sub>	Low-to high-level and high-to low-level				10	ns
t <sub>THL</sub>	output transition time	C <sub>1</sub> =50pF (Note 5)			10	ns
t <sub>PLH</sub>	Low-to high-level and high-to low-level	CL—supr (Note 5)			17	ns
t <sub>PHL</sub>	output propagation time (A-YA, B-YB)				19	ns
t <sub>PLZ</sub>	Low-level and high-level output	$C_1 = 5 pF $ (Note 5)			20	ns
t <sub>PHZ</sub>	disable time (EA-YA, EB-YB)	C <sub>L</sub> —5 pr (Note 5)			20	ns
t <sub>PZL</sub>	Low-level and high-level output	0 50 5 (N + 5)			22	ns
t <sub>PZH</sub>	enable time (EA-YA, EB-YB)	C <sub>L</sub> =50pF (Note 5)			22	ns

## M74HCT241-1P/FP


# OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER WITH LSTTL-COMPATIBLE INPUTS

## **SWITCHING CHARACTERISTICS** (V<sub>cc</sub>=5V±10%, T<sub>a</sub>=-40~+85°C)

			Limits					
Symbol	Parameter	Test conditions		25℃			-40~+85°C	
1			Mın	Тур	Max	Min	Max	
t <sub>TLH</sub>	Low-to high-level and high-to			5	12		15	ns
t <sub>THL</sub>	low-level output transition time			5	12		15	ns
t <sub>PLH</sub>	Low-to high-level and high-to			8	18		23	ns
t <sub>PHL</sub>	low-level output propagation time (A—YA, B—YB)			11	20		25	ns
t <sub>PLZ</sub>	Low-level and high-level output disable time	$C_L = 50 pF \text{ (Note 5)}$		8	23		29	ns
t <sub>PHZ</sub>	(EA-YA, EB-YB)			10	23		29	ns
t <sub>PZL</sub>	Low-level and high-level			9	23		29	ns
t <sub>PZH</sub>	output enable time (EA-YA, EB-YB)			7	23		29	ns
Cı	Input capacitance				10		10	рF
Co	Off-state output capacitance	$\overline{EA} = V_{CC}$ , EB = GND			15		15	pF
C <sub>PD</sub>	Power dissipation capacitance (Note 4)			43.8				pF


Note 4:  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions (per buffer). The power dissipated during opration under no-load condition is calculated using the following formula:  $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$ 


Note 5: Test Circuit



Parameter	sw
t <sub>TLH</sub> , t <sub>THL</sub>	Open
t <sub>PLZ</sub>	Closed
t <sub>PHZ</sub>	Open
t <sub>PZL</sub>	Closed
t <sub>PZH</sub>	Open

- (1) The pulse generator (PG) has the following characteristics (10% $\sim$ 90%) :  $t_r$ =3ns,  $t_f$ =3ns
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance.







# M74HC244-1P/FP

#### OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER

#### DESCRIPTION

The M74HC244-1 is an integrated circuit chip consisting of two blocks of 3-state noninverting buffers with four independent circuits that share a common enable input.

#### **FEATURES**

- High-fanout 3-state output : (I<sub>OL</sub>=24mA, I<sub>OH</sub>=−24mA)
- High-speed: 9ns typ. (C<sub>L</sub>=50pF, V<sub>CC</sub>=5V)
- Low power dissipation : 25μ/W/package, max
   (V<sub>CC</sub>=5V, T<sub>a</sub>=25°C, quiescent state)
- High noise margin: 30% of V<sub>CC</sub>, min (V<sub>CC</sub>=4.5, 6V)
- Capable of driving 60 74 LSTTL loads
- Wide operating voltage range : V<sub>CC</sub>=2∼6V
- Wide operating temperature range: T<sub>a</sub>=−40~+85°C


#### APPLICATION


General purpose, for use in industrial and consumer digital equipment.

#### **FUNCTION**

Use of silicon gate technology allows the M74HC244-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS244. The circuit is designed to suppress the increased switching noise that normally occurs at high output currents. The M74HC244-1 consists of two independent blocks with each block containing four buffers.

When enable input E is low and input A or B is low, output Y will be set low, However, if A or B is high, then Y will be set high. When  $\overline{E}$  is high, all outputs within the block will become high-impedance state, irrespective A or B. All eight buffer circuits can be controlled simultaneously by connecting  $\overline{EA}$  and  $\overline{EB}$ .





#### FUNCTION TABLE (Note 1)

Inp	outs	output	
A, B	A, B EA, EB		
L	L	L	
Н	L	Н	
Х	Н	Z	

Note 1 : Z : High impedance X : Irrelevant

## **ABSOLUTE MAXIMUM RATINGS** $(T_a = -40 \sim +85 \degree C$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		<b>−0.5∼+7.0</b>	V
Vı	Input voltage		-0.5~V <sub>cc</sub> +0.5	V
Vo	Output voltage		-0.5~V <sub>cc</sub> +0.5	V
	1	V <sub>1</sub> <0V	-20	
IIK	Input protection diode current	V <sub>I</sub> >V <sub>CC</sub>	20	mA
		V <sub>0</sub> <0V	-20	
Іок	Output parasitic diode current	V <sub>o</sub> >V <sub>cc</sub>	20	mA
lo	Output current		±50	mA
Icc	Supply/GND current	V <sub>CC</sub> , GND	±200	mA
Pd	Power dissipation	(Note 2)	500	mW
Tstg	Storage temperature		<del>-65~+150</del>	°C

Note 2: M74HC244-1FP; Ta=-40~+75°C and Ta=75~85°C are derated at  $-7\text{mW}/^{\circ}\text{C}$ 

## **RECOMMENDED OPERATING CONDITIONS** $(\tau_a = -40 \sim +85^{\circ}C)$

Cumbal	Dow	Parameter		Limits				
Symbol	Symbol		Min	Тур	Max	Unit		
V <sub>CC</sub>	Supply voltage		2		6	V		
Vı	Input voltage	Input voltage			V <sub>cc</sub>	V		
Vo	Output voltage	Output voltage			V <sub>CC</sub>	V		
Topr	Operating temperature		-40		+85	°C		
		V <sub>CC</sub> =2.0V	0		500			
t <sub>r</sub> , t <sub>f</sub>	Input rise time, fall time	V <sub>CC</sub> =4.5V	0		50	ns/V		
		V <sub>CC</sub> =6.0V	0		30			

## **ELECTRICAL CHARACTERISTICS**

							Limits			
Symbol	Parameter	Test conditions		25℃			-40~+85°C		Unit	
				V <sub>CC</sub> (V)	Mın	Тур	Max	Mın	Max	
1		V <sub>o</sub> =V <sub>cc</sub> -0.1V		2.0	1.5			1.5		
V <sub>IH</sub>	High-level input voltage	$ I_O  = 20\mu A$		4.5	3.15			3.15		V
		101 - 20μΑ		6.0	4.2			4.2		
,		V <sub>O</sub> =0.1V, V <sub>CC</sub> -	-0.11/	2.0			0.5		0.5	
VIL	Low-level input voltage	$ V_0 = 0.1V, V_{CC} = 10$	-0.1 <b>v</b>	4.5		1	1.35	l	1.35	V
		1101 -20µA		6.0		1	1.8		1.8	
			I <sub>OH</sub> =-20μA	2.0	1.9			1.9		
<b>,</b> ,	High-level output voltage	V-V V	$I_{OH} = -20 \mu A$	4.5	4.4	•		4. 4		v
V <sub>OH</sub>	High-level output voltage	$V_{I}=V_{IL}, V_{IH}$	$I_{OH} = -20 \mu A$	6.0	5.9			5.9		•
			$I_{OH} = -24mA$	4. 5	3.83			3.70		
			$I_{OL}=20\mu A$	2.0			0.1		0.1	
.,	Low-level output voltage	VI=VIH, VIL	I <sub>OL</sub> =20μA	4.5	İ		0.1		0.1	v
Vol	Low-level output voltage	VI-VIH, VIL	$I_{OL}=20\mu A$	6.0			0.1		0.1	•
			I <sub>OL</sub> =24mA	4.5			0.44		0.53	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> =6V		6.0			0.1		1.0	μA
l <sub>IL</sub>	Low-level input current	V <sub>I</sub> =0V	V <sub>1</sub> =0V				-0.1		-1.0	μΑ
lozh	Off state high-level output current	$V_i = V_{iH}, V_{iL}, V_O = V_{CC}$		6.0			0.5		5.0	μА
I <sub>OZL</sub>	Off-state low-level output current	VI=VIH, VIL, V	=GND	6.0			-0.5		-5.0	μА
lcc	Static supply current	V <sub>I</sub> =V <sub>CC</sub> , GND,	I <sub>O</sub> =0μA	6.0			5.0		50.0	μA

## **SWITCHING CHARACTERISTICS** (V<sub>cc</sub>=5V, T<sub>a</sub>=25°C)


Symbol	Parameter	Test conditions	Limits			Unit
Symbol	Parameter	rest conditions	Min	Тур	Max	Oille
t <sub>TLH</sub>	Low-to high-level and high-to low-level output				10	ns
t <sub>THL</sub>	transition time	C <sub>L</sub> =50pF (Note 4)			10	ns
t <sub>PLH</sub>	Low-to high-level and high-to low-level output				15	ns
t <sub>PHL</sub>	propagation time (A-YA, B-YB)				15	ns
t <sub>PLZ</sub>	Low-level and high-level output disable time	$C_1 = 5 pF $ (Note 4)			18	ns
t <sub>PHZ</sub>	(EA-YA, EB-YB)	$C_L = 5 \text{ pF (Note 4)}$		}	18	ns
t <sub>PZL</sub>	Low-level and high-level output enable time	C <sub>L</sub> =50pF (Note 4)			20	ns
t <sub>PZH</sub>	(EA-YA, EB-YB)	OL—Supr (Note 4)			20	ns

## **SWITCHING CHARACTERISTICS** $(v_{cc}=2\sim6v, \tau_a=-40\sim+85^{\circ}C)$

						Limits			
Symbol	Parameter	Test conditions			25°C		-40~	+85°C	Unit
			V <sub>CC</sub> (V)	Mın	Тур	Max	Min	Max	
			2.0		13	60		75	
t <sub>TLH</sub>	Low-to high-level and		4.5		5	12	]	15	ns
	high-to low-level		6.0		4	10		13	
	mighto low-level		2.0		18	60		75	
t <sub>THL</sub>	output transition time		4.5		4	12		15	ns
			6.0		4	10		13	
			2.0		24	80		100	
t <sub>PLH</sub>	Low-to high-level and		4.5		8	16		20	ns
	high-to low-level		6.0		7	14		17	
	output propagation time		2.0		22	80		100	
t <sub>PHL</sub>	(A-YA, B-YB)	C <sub>1</sub> =50pF (Note 4)	4.5		8	16		20	ns
			6.0		7	14		17	
		CL—SOPF (Note 4)	2.0		12	105		130	
t <sub>PLZ</sub>	Low-level and high-level		4.5		6	21	l	26	ns
	output disable time		6.0		5	18	ĺ	22	
	output disable time		2.0		16	105		130	
t <sub>PHZ</sub>	(EA-YA, EB-YB)		4.5		9	21	İ	26	ns
			6.0		8	18		22	
			2.0		21	105		130	
t <sub>PZL</sub>	Low-level and high-level		4.5		7	21		26	ns
	sutput anable time		6.0		6	18		22	
	output enable time		2.0		24	105		130	
t <sub>PZH</sub>	(EA-YA, EB-YB)		4.5		8	21		26	ns
			6.0		7	18		22	
Cı	Input capacitance					10		10	pF
Co	Off-state output capacitance	EA=V <sub>CC</sub> , EB=V <sub>CC</sub>				15		15	pF
C <sub>PD</sub>	Power dissipation capacitance (Note 3)				42.4				pF

Note 3:  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions (per buffer) The power dissipated during operation under no-load condition is calculated using the following formula:  $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$ 


Note 4: Test Circuit




Parameter	SW
t <sub>TLH</sub> , t <sub>THL</sub>	Open
t <sub>PLZ</sub>	Closed
t <sub>PHZ</sub>	Open
t <sub>PZL</sub>	Closed
t <sub>PZH</sub>	Open

- (1) The pulse generator (PG) has the following characteristics ( $10\% \sim 90\%$ ):  $t_r=3$ ns,  $t_f=3$ ns
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance







## M74HCT244-1P/FP

OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER
WITH LSTTL-COMPATIBLE INPUTS

### **DESCRIPTION**

The M74HCT 244-1 is an integrated circuit chip consisting of two blocks of 3-state noninverting buffers with four independent circuits that share a common enable input.

#### **FEATURES**

- TTL level input V<sub>IL</sub>=0.8V max., V<sub>IH</sub>=2.0V min.
- High-fanout 3-state output : (I<sub>OL</sub>=24mA, I<sub>OH</sub>=−24mA)
- High-speed : 11ns typ. (C<sub>L</sub>=50pF, V<sub>CC</sub>=5V)
- Low power dissipation: 25μW/package, max (V<sub>CC</sub>=5V, T<sub>a</sub>=25°C, quiescent state)
- Capable of driving 60 74LSTTL loads
- Wide operating temperature range : T<sub>a</sub>=−40~+85°C

#### APPLICATION

General purpose, for use in industrial and consumer digital equipment


#### **FUNCTION**


Use of silicon gate technology allows the M74HCT244-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS244. As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. When used as such, no pull-up resistors are required.

The M74HCT244-1 consists of two independent blocks with each block containing four buffers.

When enable input  $\overline{E}$  is low and input A or B is low, then output Y will be set to low. However, if A or B is high, then Y will be set to high.

When  $\overline{E}$  is high, then all output within the block will become high-impedance state, irrespective of A (or B). All eight buffer circuits can be controlled simultaneously by connecting  $\overline{EA}$  and  $\overline{EB}$  of the two blocks.





## FUNCTION TABLE (Note 1)

lnt	Inputs			
A, B	A, B EA, EB			
L	L L			
Н	L	Н		
X	Н	Z		

Note 1: Z: High impedance X: Irrelevant

# OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER WITH LSTTL-COMPATIBLE INPUTS

#### **ABSOLUTE MAXIMUM RATINGS** $(T_a = -40 \sim +85^{\circ}C)$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>cc</sub>	Supply voltage		-0.5~+7.0	ν
Vı	Input voltage		-0.5~V <sub>cc</sub> +0.5	V
Vo	Output voltage		-0.5~V <sub>cc</sub> +0.5	V
		V <sub>1</sub> <0V	-20	
lік	Input protection diode current	V <sub>I</sub> >V <sub>CC</sub>	20	mA
	Output and the desired	V <sub>o</sub> <0V	-20	4
ок	Output parasitic diode current	V <sub>o</sub> >V <sub>cc</sub>	20	mA
lo	Output current		±50	mA
loc	Supply/GND current	V <sub>CC</sub> , GND	±200	mA
Pd	Power dissipation	(Note 2)	500	mW
Tstg	Storage temperature		<del>-65∼+150</del>	°C

Note 2: M74HC244-1FP , Ta=-40~+75°C and Ta=75~85°C are derated at  $-7\text{mW}/^{\circ}\text{C}$ 

## **RECOMMENDED OPERATING CONDITIONS** $(\tau_a = -40 \sim +85^{\circ}C, \text{ unless otherwise noted})$

Symbol	Des	Deservator		Limits			
	Parameter		Min	Тур	Max	Unit	
V <sub>CC</sub>	Supply voltage		4.5		5.5	V	
Vı	Input voltage		0		Vcc	٧	
Vo	Output voltage		0		Vcc	٧	
Topr	Operating temperature		-40		+85	Ĉ	
		V <sub>CC</sub> =4.5V	0		25		
t <sub>r</sub> , t <sub>f</sub> In	input rise time, fail time	Input rise time, fall time V <sub>CC</sub> =5.5V			15	ns/V	

## **ELECTRICAL CHARACTERISTICS** (V<sub>CC</sub>=5V±10%, unless otherwise noted)

					Limits				
Symbol	Parameter		Test conditions	25℃		-40~		+85℃	Unit
				Min	Тур	Max	Min	Max	
V <sub>IH</sub>	High-level input voltage	$V_0 = V_{CC} - 0.1V$ $ I_0  = 20\mu A$		2.0			2.0		V
V <sub>IL</sub>	Low-level input voltage	$V_0=0.1V, V_{CC}=0.1V$ $ I_0 =20\mu A$				0.8		0.8	V
V <sub>OH</sub>	High-level output voltage	VI=VIH, VIL	$I_{OH} = -20\mu A$ $I_{OH} = -24mA, V_{CC} = 4.5V$	V <sub>cc</sub> -0.1			V <sub>cc</sub> -0.1		v
V <sub>OL</sub>	Low-level output voltage	VI=VIH, VIL	I <sub>OL</sub> =20μA I <sub>OL</sub> =24mA, V <sub>CC</sub> =4.5V			0.1		0.1	V
I <sub>IH</sub>	High-level input current	V <sub>I</sub> =V <sub>CC</sub>				0.1		1.0	μА
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> =GND				<b>−0.</b> 1		-1.0	μА
lozh	Off-state high-level output current	VI=VIH, VIL, V	=V <sub>CC</sub>			0.5		5.0	μА
l <sub>OZL</sub>	Off-state low-level output current	VI=VIH, VIL, VO=GND				-0.5		-5.0	μА
Icc	Static supply current	V <sub>I</sub> =V <sub>CC</sub> , GND,	$I_0 = 0 \mu A$			5.0		50.0	μА
⊿I <sub>CC</sub>	Maximum static supply current	V <sub>i</sub> =2.4V, 0.4V	(Note 3)			2.7		2.9	mA

Note 3: Only one input is set at this value. All other inputs are fixed at  $V_{\text{CC}}$  or GND.

## SWITCHING CHARACTERISTICS (Vcc=5V, Ta=25°C)

Cumbal	Parameter	Test conditions	Limits			Unit
Symbol	Parameter	rest conditions	Mın	Тур	Max	Unit
t <sub>TLH</sub>	Low-to high-level and high-to low-level				10	ns
t <sub>THL</sub>	output transition time	C <sub>L</sub> =50pF (Note 5)			10	ns
t <sub>PLH</sub>	Low-to high-level and high-to low-level				17	ns
t <sub>PHL</sub>	output propagation time (A-YA, B-YB)				19	ns
t <sub>PLZ</sub>	Low-level and high-level output	$C_1 = 5 pF $ (Note 5)			20	ns
t <sub>PHZ</sub>	disable time (EA-YA, EB-YB)	CL= 5 pr (Note 5)			20	ns
t <sub>PZL</sub>	Low-level and high-level output	C <sub>1</sub> =50pF (Note 5)			22	ns
t <sub>PZH</sub>	enable time (EA-YA, EB-YB)	CL-Supr (Note 5)			22	ns


# OCTAL 3-STATE NONINVERTING BUFFER/LINE DRIVER/LINE RECEIVER WITH LSTTL-COMPATIBLE INPUTS

## **SWITCHING CHARACTERISTICS** $(v_{cc}=5v\pm10\%, T_a=-40\sim+85^{\circ}C)$

					Limits			
Symbol	Parameter	Test conditions		25℃		-40~	+85°C	Unit
			Min	Тур	Max	Min	Max	
t <sub>TLH</sub>	Low-to high-level and high-to			5	12		15	ns
t <sub>THL</sub>	low-level output transition time			5	12		15	ns
t <sub>PLH</sub>	Low-to high-level and high-to	C <sub>L</sub> = 50pF (Note 5)		8	18		23	ns
t <sub>PHL</sub>	low-level output propagation time (A-YA, B-YB)			10	20		25	ns
t <sub>PLZ</sub>	Low-level and high-level output disable time			8	23		29	ns
t <sub>PHZ</sub>	(EA-YA, EB-YB)			11	23		29	ns
t <sub>PZL</sub>	Low-level and high-level output enable time			8	23		29	ns
t <sub>PZH</sub>	(EA-YA, EB-YB)			8	23		29	ns
ō	Input capacitance				10		10	pF
Со	Off-state output capacitance	EA=V <sub>CC</sub> , EB=GND			15		15	pF
C <sub>PD</sub>	Power dissipation capacitance (Note 4)			43.6				pF


Note 4: C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions (per buffer). The power dissipated during operation under no-load condition is calculated using the following formula:  $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$ 


Note 5: Test Circuit



Parameter	SW
t <sub>TLH</sub> , t <sub>THL</sub>	Open
t <sub>PLZ</sub>	Closed
t <sub>PHZ</sub>	Open
t <sub>PZL</sub>	Closed
t <sub>PZH</sub>	Open

- (1) The pulse generator (PG) has the following characteristics  $(10\% \sim 90\%)t_f=3ns$ ,  $t_f=3ns$
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance





## M74HC245-1P/FP

#### OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER

#### DESCRIPTION

The M74HC245-1 is an integrated circuit chip consisting of eight transceivers with noninverted outputs.

#### **FEATURES**

- High-fanout 3-state output :  $(I_{OL}=24mA, I_{OH}=-24mA)$
- High-speed: 9ns typ. (C<sub>L</sub>=50pF, V<sub>CC</sub>=5V)
- Low power dissipation: 25μW/package, max
- (V<sub>CC</sub>=5V, T<sub>a</sub>=25°C, quiescent state)
- High noise margin: 30% of V<sub>CC</sub>, min (V<sub>CC</sub>=4.5, 6V)
- Capable of driving 60 74 LSTTL loads
- Wide operating voltage range : V<sub>CC</sub>=2∼6V
- Wide operating temperature range: T<sub>a</sub>=−40~+85°C

#### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

#### **FUNCTION**

Use of silicon gate technology allows the M74HC245-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS245. The circuit is designed to suppress the increased switching noise that normally occurs at high output currents. Two buffers with 3-state noninverted outputs have their inputs and outputs connected and can be used as buffers in both directions.

The input/output direction is controlled by direction input DIR.

When DIR is high, the A data ports will become input terminals and the B data ports will become output terminals.

When DIR is low, B will become input terminals and A will become output terminals.

When output enable  $\overline{OE}$  is high, A and B will both become high-impedance state and they will be separated.

#### FUNCTION TABLE (Note 1)


Inp	uts	Data ports			
ŌĒ	DIR	Α	В		
L	L	0	1		
L	Н	1	Ο΄		
Н	X	Z	Z		


Note 1: I : Input pin

O: Output pin

Z : High impedance (A and B are separated)

X : Irrelevant







## OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER

## $\textbf{ABSOLUTE} \quad \textbf{MAXIMUM} \quad \textbf{RATINGS} \quad (\tau_a = -40 \sim +85 \, ^{\circ} \text{C} \text{, unless otherwise noted})$

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		<b>−0.5~+7.0</b>	٧
Vı	Input voltage		$-0.5 \sim V_{cc} + 0.5$	V
Vo	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
	land and a sure	V <sub>1</sub> <0V	-20	
I <sub>IK</sub> Input protection diode current		V <sub>I</sub> >V <sub>CC</sub>	20	mA
	0.1.1.1	V <sub>o</sub> <0V	-20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>o</sub> >V <sub>cc</sub>	20	mA
I <sub>o</sub>	Output current		±50	mA
Icc	Supply/GND current	V <sub>CC</sub> , GND	±200	mA
Pd	Power dissipation	(Note 2)	500	mW
Tstg	Storage temperature		<del>-65~+150</del>	°C

Note 2: M74HC245-1FP:  $T_a = -40 \sim +75^{\circ}$ C and  $T_a = 75 \sim 85^{\circ}$ C are derated at -7mW/°C

## **RECOMMENDED OPERATING CONDITIONS** $(\tau_a = -40 \sim +85 ^{\circ}\text{C})$

Cumbal	Dos	ameter	Limits			Unit	
Symbol	Par	ameter	Mın	Mın Typ Max			
V <sub>CC</sub>	Supply voltage		2		6	V	
V <sub>I</sub>	Input voltage		0		V <sub>CC</sub>	V	
Vo	Output voltage		0		V <sub>CC</sub>	V	
Topr	Operating temperature		-40		+85	°C	
		V <sub>CC</sub> =2.0V	0		500		
t <sub>r</sub> , t <sub>f</sub>	Input rise time, fall time	V <sub>CC</sub> =4.5V	0		50	ns/V	
		V <sub>CC</sub> =6.0V	0		30		

## **ELECTRICAL CHARACTERISTICS**

							Limits			
Symbol	Parameter	Test	conditions		25°C		-40~+85°C		Unit V V	Unit
				V <sub>CC</sub> (V)	Mın	Тур	Max	Mın	0.5 1.35 1.8 0.1 0.1 0.1 0.53 1.0	
		Vo=0.1V, Vcc-	-0.11/	2.0	1.5			1.5		
$V_{1H}$	High-level input voltage	$ V_0 = 0.1V, V_{CC} = 1$ $ I_0  = 20 \mu A$	-0.10	4.5	3.15			3.15		V
		1101 - 20μΑ		6.0	4.2			4.2	0.5 1.35 1.8  0.1 0.1 0.1 0.53 1.0 -1.0	
		V <sub>O</sub> =0.1V, V <sub>CC</sub> -	-0.11/	2.0			0.5		0.5	
$V_{IL}$	Low-level input voltage	-	-0. I V	4.5			1.35		1.35	V
		$ I_0  = 20 \mu A$		6.0			1.8		1.8	
			$I_{OH} = -20 \mu A$	2.0	1.9			1.9		
.,	Lively level extent wellows	\ \_\\ \\	$I_{OH} = -20\mu A$	4.5	4.4			4.4		.,
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> =V <sub>IL</sub> , V <sub>IH</sub>	$I_{OH} = -20\mu A$	6.0	5.9			5.9		V
			$I_{OH} = -24mA$	4.5	3.83			3. 70		
			I <sub>OL</sub> =20μA	2.0			0.1		0.1	
	Law layer autaut valtage	V V V	I <sub>OL</sub> =20μA	4.5			0.1		0.1	· .,
V <sub>OL</sub>	Low-level output voltage	$V_i = V_{iH}, V_{iL}$	I <sub>OL</sub> =20μA	6.0			0.1		0.1	· ·
			I <sub>OL</sub> =24mA	4.5			0.44		0.53	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> =6V		6.0			0.1		1.0	μА
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> =0V		6.0			-0.1		-1.0	μА
l <sub>ozh</sub>	Off-state high-level output current	VI=VIH, VIL, VO=VCC		6.0			0.5		5.0	μА
lozL	Off-state low-level output current	V <sub>I</sub> =V <sub>IH</sub> , V <sub>IL</sub> , V <sub>O</sub> =GND		6.0			-0.5		<b>-5.</b> 0	μA
Icc	Static supply current	VI=VCC, GND,	I <sub>O</sub> =0μA	6.0			5.0		50.0	μА

## OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER

## **SWITCHING CHARACTERISTICS** (V<sub>cc</sub>=5V, T<sub>a</sub>=25°C)


Symbol	Parameter	Test conditions		Unit		
Symbol	Parameter	l'est conditions	Mın	Тур	Max	Unit
t <sub>TLH</sub>	Low-to high-level and high-to low-level output				10	ns
t <sub>THL</sub>	transition time	C <sub>1</sub> =50pF (Note 4)			10	ns
t <sub>PLH</sub>	Low-to high-level and high-to low-level output	CL—Supr (Note 4)			16	ns
t <sub>PHL</sub>	propagation time (A-B, B-A)				16	ns
t <sub>PLZ</sub>	Low-level and high-level output disable time	C <sub>L</sub> = 5 pF (Note 4)			25	ns
t <sub>PHZ</sub>	(OE-A, B)	CL— 5 pr (Note 4)			25	ns
t <sub>PZL</sub>	Low-level and high-level output enable time	C <sub>1</sub> =50pF (Note 4)			27	ns
t <sub>PZH</sub>	(OE-A, B)	GL—Supr (Note 4)			27	ns

## SWITCHING CHARACTERISTICS ( $v_{cc}=2\sim6$ V, $\tau_a=-40\sim+85$ °C)

						Limits			
Symbol	Parameter	Test conditions			25℃		<b>−40</b> ~	+85℃	Unit
			$V_{CC}(V)$	Mın	Тур	Max	Mın	Max	
			2.0		16	60		75	
t <sub>TLH</sub>	Low-to high-level and		4.5		6	12		15	ns
	high-to low-level		6.0		4	10		13	
	mgn-to low-level		2.0		23	60		75	
t <sub>THL</sub>	output transition time		4.5		5	12		15	ns
			6.0		4	10		13	
			2.0		26	85		105	
t <sub>PLH</sub>	Low-to high-level and		4.5		9	17		21	ns
	high-to low-level	•	6.0		7	14		18	
	output propagation time		2.0		27	85		105	
t <sub>PHL</sub>	(A-B, B-A)		4.5		10	17		21	ns
		C <sub>L</sub> =50pF (Note 4)	6.0		8	14		18	
		CL—Supr (Note 4)	2.0		21	140		175	
t <sub>PLZ</sub>	Low-level and high-level		4.5		9	28		35	ns
	output disable time		6.0		8	24		30	
	output disable time		2.0		24	140		175	
t <sub>PHZ</sub>	(OE-A, B)		4.5		12	28		35	ns
			6.0		11	24		30	
			2.0		32	140		175	
t <sub>PZL</sub>	Low-level and high-level		4.5		11	28		35	ns
	autout anable turns		6.0		10	24		30	
	output enable time		2.0		33	140		175	
t <sub>PZH</sub>	(OE-A, B)		4.5		12	28		35	ns
			6.0		9	24		30	
c	Input capacitance					10		10	рF
Со	Off-state output capacitance	OE=V <sub>CC</sub>				15		15	pF
C <sub>PD</sub>	Power dissipation capacitance (Note 3)				56. 3				pF

Note 3:  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions (per buffer) The power dissipated during operation under no-load condition is calculated using the following formula:  $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$ 

Note 4: Test Circuit





Parameter	SW			
t <sub>TLH</sub> , t <sub>THL</sub>	Open			
t <sub>PLZ</sub>	Closed			
t <sub>PHZ</sub>	Open			
t <sub>PZL</sub>	Closed			
t <sub>PZH</sub>	Open			

- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r$ =3ns,  $t_f$ =3ns



# OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER





# M74HCT245-1P/FP

# OCTAL 3-STATE NONIVERTING BUS TRANSCEIVER WITH LSTTL-COMPATIBLE INPUTS

### **DESCRIPTION**

The M74HCT 245-1 is an integrated circuit chip consisting of eight transceivers with noninverted outputs.

### **FEATURES**

- TTL level inputs V<sub>IL</sub>=0.8V max, V<sub>IH</sub>=2.0V min
- High-fanout 3-state output : (I<sub>OL</sub>=24mA, I<sub>OH</sub>=−24mA)
- High-speed : 11ns typ. (C<sub>L</sub>=50pF, V<sub>CC</sub>=5V)
- Low power dissipation : 25μW/package, max (V<sub>CC</sub>=5V, T<sub>a</sub>=25℃, quiescent state)
- Capable of driving 60 74LSTTL loads
- Wide operating temperature range : T<sub>a</sub>=−40~+85°C

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### **FUNCTION**

Use of silicon gate technology allows the M74HCT245-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS245. The circuit is designed to suppress the increased switching noise that normally occurs at high output currents. As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. When used as such, no pull-up resistors are required.

Two buffers with 3-state noninverted outputs have their inputs and outputs connected and can be used as buffers in both directions.

The input/output direction is controlled by directions input DIR.

When DIR is high, the A data ports will become input terminals and the B data ports will become output terminals.

When DIR is low, B will become input termilals and A will become output terminals.

When output enable  $\overline{OE}$  is high, A and B will both become high-impedance state and they will be separated.

### FUNCTION TABLE (Note 1)


in	outs	Data ports		
OE	OE DIR		В	
L	L	0	1	
L	Н	ı	0	
Н	X	Z	Z	


Note 1: I : Input pin

O : Output pin

 ${\bf Z}\,$  : High impedance (A and B are separated )

X : Irrelevant







# OCTAL 3-STATE NONIVERTING BUS TRANSCEIVER WITH LSTTL-COMPATIBLE INPUTS

# **ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85 ^{\circ}C$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		−0.5~+7.0	V
V-	Input voltage		-0.5~V <sub>cc</sub> +0.5	V
Vo	Output voltage		-0.5~V <sub>cc</sub> +0.5	٧
	land and and all all	V <sub>1</sub> <0V	-20	
lik	Input protection diode current	V <sub>I</sub> >V <sub>CC</sub>	20	mA
	0.4-4	V <sub>0</sub> <0V	-20	
Ток	Output parasitic diode current	V <sub>o</sub> >V <sub>cc</sub>	20	mA
lo	Output current		±50	mA
Icc	Supply/GND current	V <sub>CC</sub> , GND	±200	mA
Pd	Power dissipation	(Note 2)	500	mW
Tstg	Storage temperature		<del>-65~+150</del>	°C

Note 2: M74HCT245-1FP:  $T_a = -40 \sim +75 ^{\circ} C$  and  $T_a = 75 \sim 85 ^{\circ} C$  are derated at -7 mW/C

### RECOMMENDED OPERATING CONDITIONS (Ta=-40~+85°C)

Complete	Per			Limits				
Symbol	Para	ameter	Min	Тур	Max	Unit		
V <sub>CC</sub>	Supply voltage		4. 5		5.5	V		
V <sub>1</sub>	Input voltage		0		Vcc	V		
Vo	Output voltage	Output voltage			V <sub>CC</sub>	V		
Topr	Operating temperature		-40		+85	°C		
	b	V <sub>CC</sub> =4.5V	0		25	01		
t <sub>r</sub> , t <sub>f</sub>	Input rise time, fall time	V <sub>CC</sub> =4.5V V <sub>CC</sub> =5.5V	0		15	ns/V		

# **ELECTRICAL CHARACTERISTICS** ( $V_{cc}=5V\pm10\%$ , unless otherwise noted)

						Limits			
Symbol	Parameter	Test conditions			25°C			-40~+85°C	
				Mın	Тур	Max	Mın	Max	
V <sub>IH</sub>	High-level input voltage	$V_0 = 0.1 V, V_{CC} - 1_0 = 20 \mu A$	$V_0 = 0.1 \text{V}, V_{CC} = 0.1 \text{V}$ $I_0 \mid = 20 \mu \text{A}$				2.0		V
V <sub>IL</sub>	Low-level input voltage	$V_0 = 0.1 V, V_{CC} -  I_0  = 20 \mu A$	$V_0 = 0.1 V, V_{CC} = 0.1 V$ $I_0   = 20 \mu A$			0.8		0.8	V
V <sub>OH</sub>	High-level output voltage	$V_i = V_{IH}, \ V_{IL}$	$I_{OH} = -20\mu A$ $I_{OH} = -24mA$ , $V_{CG} = 4.5V$	V <sub>cc</sub> -0.1			V <sub>cc</sub> -0.1		V
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> =V <sub>IL</sub>	$I_{OL}=20\mu A$ $I_{OL}=24mA, V_{CC}=4.5V$	3.03		0.1	3.70	0.1	V
l <sub>IH</sub>	High-level input current	V <sub>I</sub> =V <sub>CC</sub>				0.1		1.0	μА
IIL	Low-level input current	V <sub>I</sub> =GND				-0.1		-1.0	μΑ
lozh	Off-state high-level output current	VI=VIH, VIL, VI	o=V <sub>CC</sub>			0.5		5.0	μΑ
lozL	Off-state low-level output current	VI=VIH, VIL, V	=GND			-0.5		-5.0	μА
Icc	Static supply current	VI=VCC, GND,	$I_0 = 0 \mu A$			5.0		50.0	μΑ
⊿I <sub>CC</sub>	Maximum static supply current	V <sub>I</sub> =2.4V, 0.4V	(Note-3)			2.7	1	2. 9	mA

Note 3: Only one input is set at this value. All others are fixed to  $V_{CC}$  and GND

# **SWITCHING CHARACTERISTICS** $(v_{cc}=5v, \tau_a=25^{\circ}C)$

Cumbal	Parameter	Tool and there		Limits		
Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
t <sub>TLH</sub>	Low-to high-level and high-to low-level	C <sub>L</sub> =50pF (Note 5)			10	ns
t <sub>THL</sub>	output transition time				10	ns
t <sub>PLH</sub>	Low-to high-level and high-to low-level				18	ns
t <sub>PHL</sub>	output propagation time (A-B, B-A)				20	ns
t <sub>PLZ</sub>	Low-level and high-level output	C = E = E (Nete E)			27	ns
t <sub>PHZ</sub>	disable time (OE-A, B)	$C_L = 5 pF (Note 5)$			27	ns
t <sub>PZL</sub>	Low-level and high-level output	C <sub>1</sub> =50pF (Note 5)			29	ns
t <sub>PZH</sub>	enable time (OE-A, B)	GL—SUPF (Note 5)			29	ns


# OCTAL 3-STATE NONIVERTING BUS TRANSCEIVER WITH LSTTL-COMPATIBLE INPUTS

### **SWITCHING CHARACTERISTICS** $(v_{cc}=5v\pm10\%, \tau_a=-40\sim+85\%)$

					Limits			
Symbol	Parameter	Test conditions		25℃			-40~+85°C	
			Min	Тур	Max	Min	Max	L
t <sub>TLH</sub>	Low-to high-level and high-to			5	12		15	ns
t <sub>THL</sub>	low-level output transition time			5	12		15	ns
t <sub>PLH</sub>	Low-to high-level and high-to			9	19		24	ns
t <sub>PHL</sub>	low-level output propagation time (A-B, B-A)			12	21		26	ns
t <sub>PLZ</sub>	Low-level and high-level	$C_L = 50 pF \text{ (Note 5)}$		10	30		38	ns
t <sub>PHZ</sub>	output disable time			13	30		38	ns
t <sub>PZL</sub>	Low-level and high-level			12	30		38	ns
t <sub>PZH</sub>	output enable time (OE-A, B)			11	30		38	ns
Cı	Input capacitance				10		10	pF
Со	Off-state output capacitance	OE=V <sub>CC</sub>			15		15	pF
C <sub>PD</sub>	Power dissipation capacitance (Note 4)			62.0				pF


Note 4: C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions (per buffer). The power dissipated during operation under no-load condition is calculated using the following formula:  $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$ 


Note 5: Test Circuit



Parameter	SW
t <sub>TLH</sub> , t <sub>THL</sub> t <sub>PLH</sub> , t <sub>PHL</sub>	Open
t <sub>PLZ</sub>	Closed
t <sub>PHZ</sub>	Open
t <sub>PZL</sub>	Closed
t <sub>PZH</sub>	Open

- (1) The pulse generator (PG) has the following characteristics (10%~90%)t<sub>r</sub>=3ns, t<sub>f</sub>=3ns
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance





# M74HC273-1P/FP

OCTAL D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET

### **DESCRIPTION**

The M74HC273-1 is a semiconductor integrated circuit consisting of eight positive-edge triggered D-type flip flops with common clock and direct reset inputs.

### **FEATURES**

- High-fanout output:( $I_{OL}=24\text{mA}$ ,  $I_{OH}=-24\text{mA}$ )
- High-speed: (clock frequency) 50MHz typ. (C<sub>L</sub>=50pF, V<sub>CC</sub>=5V)
- Low power dissipation: 25µW/package, max (V<sub>CC</sub>=5V, T<sub>a</sub>=25°C, quiescent state)
- High noise margin: 30% of V<sub>CC</sub>, min (V<sub>CC</sub>=4.5V, 6V)
- Capable of driving 60 74LSTTL loads
- Wide operating voltage range: V<sub>CC</sub>=2∼6V
- Wide operating temperature range: T<sub>a</sub>=-40~+85℃

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### **FUNCTIONAL DESCRIPTION**


Use of silicon gate technology allows the M74HC273-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS273.

The circuit is designed to suppress the increased switching noise that normally occurs at high output currents.

The M74HC273-1 contains eight edge-triggered D-type flip flops with common direct reset input  $\overline{R_D}$  and common clock input CK.

When CK changes from low-level to high-level, the signals just previously input at D appears at output Q in accordance with the function table given.

When  $\overline{R_D}$  is low, all outputs Q will become low, irrespective of other inputs. When used as a D-type flip flop,  $\overline{R_D}$  should be maintained high.



# FUNCTION TABLE (Note 1)

	Inputs		Output
R <sub>D</sub>	СК	D	Q
L	X	X	L
Н	T I	Н	Н
Н	<b>†</b>	L	L
Н	L	Х	Qº
Н	Į į	×	Q°


Note 1: † : Change from low to high

↓ : Change from high to low

Q<sup>0</sup>: Output state Q before clock input

changed

X : Irrelevant





# OCTAL D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET

# **ABSOLUTE MAXIMUM RATINGS** $(T_a = -40 \sim +85 \degree C$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit	
Vcc	Supply voltage		-0.5~+7.0	٧	
Vı	Input voltage		-0.5~V <sub>cc</sub> +0.5	V	
Vo	Output voltage		-0.5~V <sub>cc</sub> +0.5	V	
		V <sub>1</sub> < 0V	-20		
lıк	Input protection diode current	V <sub>I</sub> > V <sub>CC</sub>	20	⊢ mA	
	0.44	V <sub>0</sub> < 0V	-20		
lok	Output parasitic diode current	$V_{\rm o} > V_{\rm cc}$	20	mA	
lo	Output current per output pin		±50	mA	
Icc	Supply/GND current	V <sub>CC</sub> , GND	±200	mA	
Pd	Power dissipation	(Note 2)	500	mW	
Tstg	Storage temperature range		<del>-65∼+150</del>	°C	

Note 2: M74HC273-1FP,  $T_a = -40 \sim +75^{\circ}$ C and  $T_a = 75 \sim 85^{\circ}$ C are derated at -7mW/°C

# **RECOMMENDED OPERATING CONDITIONS** $(T_a = -40 \sim +85\%)$

Complement	De	Description		Limits				
Symbol	Parameter		Min	Тур	Max	Unit		
Vcc	Supply voltage	upply voltage			6	V		
Vi	Input voltage		0		Vcc	V		
V <sub>o</sub>	Output voltage	Output voltage			Vcc	V		
Topr	Operating temperature ra	ange	-40		+85	°C		
		$V_{CC} = 2.0V$	0		500			
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	$V_{CC} = 4.5V$	0		50	ns/V		
		$V_{CC} = 6.0V$	0		30	1		

# **ELECTRICAL CHARACTERISTICS**

							Limits			
Symbol	Parameter	Test	conditions			25℃		-40~	+85°C	Unit
			V <sub>cc</sub> (V)		Mın	Тур	Max	Mın	Max	
		V - 0 1V V	$v_0 = 0.1V, V_{CC} = 0.1V$		1.5			1.5		
V <sub>IH</sub>	High-level input voltage		;0.1 <b>V</b>	4.5	3. 15		·	3. 15		V
		$ I_0  = 20\mu A$		6.0	4.2			4.2	i	
							0.5		0.5	
VIL	Low-level input voltage	$V_0 = 0.1V, V_{CC}$	;—u. IV	4.5			1.35		1.35	٧
		$ I_0  = 20\mu A$		6.0			1.8		1.8	
			$I_{OH} = -20\mu A$	2.0	1.9			1.9		
		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	$I_{OH} = -20\mu A$	4.5	4.4			4.4	į	v
V <sub>OH</sub>	High-level output voltage	$V_{I} = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	6.0	5.9			5.9		V
			$I_{OH} = -24mA$	4.5	3.83			3. 70		
			$I_{OL} = 20 \mu A$	2.0			0.1		0.1	
		1, -, ,	$I_{OL} = 20 \mu A$	4.5			0.1		0.1	v
$V_{OL}$	Low-level output voltage	$V_{I} = V_{IH}, V_{IL}$	$I_{OL} = 20 \mu A$	6.0	į		0.1		0.1	, ,
			$I_{OL} = 24mA$	4.5			0. 44		0.53	
l <sub>iH</sub>	High-level input current	$V_I = 6V$		6.0			0.1		1.0	μА
I <sub>IL</sub>	Low-level input current	$V_1 = 0V$		6.0			-0.1		-1.0	μА
Icc	Quiescent supply current	VI = VCC, GND	$I_0 = 0 \mu A$	6.0			5.0		50.0	μА

### OCTAL D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET

# **SWITCHING CHARACTERISTICS** $(v_{cc} = 5v, T_a = 25^{\circ}C)$

Symbol	Parameter	Test conditions	Limits			Unit
Symbol	Parameter	rest conditions	Min	Тур	Max	, UIIII
fmax	Maximum clock frequency		35	1		MHz
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level				10	ns
t <sub>THL</sub>	output transition time				10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level	$C_L = 50 pF (Note 4)$			20	ns
t <sub>PHL</sub>	output propagation time (CK - Q)				20	ns
t <sub>PHL</sub>	High-level to low-level output propagation time $(\overline{R}_D - Q)$				23	ns

# **SWITCHING CHARACTERISTICS** $(V_{cc} = 2\sim6V, T_a = -40\sim+85^{\circ}C)$

		Test conditions				Limits			
Symbol	Parameter			25℃			-40~+85°C		Unit
			V <sub>CC</sub> (V)	Mın	Тур	Max	Mın	Max	
			2.0	6			5		
fmax	Maximum clock frequency		4.5	32			26		MHz
			6.0	38			31		
			2.0			60		75	
t <sub>TLH</sub>	Low-level to high-level and		4.5			12	ļ	15	ns
	high-level to low-level		6.0			10		13	
	nigh-level to low-level		2.0			60		75	
t <sub>THL</sub>	HL output transition time		4.5			12		15	ns
		$C_L = 50 pF \text{ (Note 4)}$	6.0			10		13	
		C <sub>L</sub> = 50pr (Note 4)	2.0			105		130	
t <sub>PLH</sub>	Low-level to high-level and		4.5			21	İ	26	ns
	high-level to low-level		6.0			18	1	22	
	output propagation time		2.0			105		130	
t <sub>PHL</sub>	(CK - Q)		4.5			21		26	ns
			6.0			18		22	
	Nich level to level and autout		2.0			125		155	
t <sub>PHL</sub>	High-level to low-level output propagation time $(\overline{R_D} - Q)$		4.5			25		31	ns
	propagation time (R <sub>D</sub> — Q)		6.0			21		26	
Cı	Input capacitance					10		10	pF
C <sub>PD</sub>	Power dissipation capacitance (Note 3)								pF


Note 3:  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions (per flip-flop). The power dissipated during operation under no-load conditions is calculated using the following formula  $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$ 

# **TIMING REQUIREMENTS** ( $v_{cc} = 2\sim 6v$ , $\tau_a = -40\sim +85^{\circ}C$ )


Symbol	Parameter	Test conditions		25℃			-40~+85°C		Unit
			V <sub>CC</sub> (V)	Mın	Тур	Max	Mın	Max	
			2.0	60			75		
t <sub>w</sub>	CK, RD pulse width		4.5	12			15		ns
			6.0	10			13		
			2.0	75			95		
t <sub>su</sub>	D setup time with		4.5	15			19		ns
	respect to CK		6.0	13			16		
	D		2.0	25			30		
th	D hold time with		4.5	5			6		ns
	respect to CK		6.0	5			6		
	5		2.0	75			95		
trec	R <sub>D</sub> recovery time with		4.5	15			19		ns
	respect to CK		6.0	13			16		

### OCTAL D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET

Note 4: Test Circuit



(1) The pulse generator (PG) has the following characteristics (10%~90%): t<sub>r</sub> = 3ns, t<sub>f</sub> = 3ns
 (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance





# M74HCT273-1P/FP

# OCTAL D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET WITH LSTTL-COMPATIBLE INPUTS

### **DESCRIPTION**

The M74HCT273-1 is a semiconductor integrated circuit consisting of eight positive-edge triggered D-type flip flops with common clock and direct reset inputs.

### **FEATURES**

- TTL level inputs V<sub>IL</sub>=0.8V max, V<sub>IH</sub>=2.0V min
- High-fanout output:(I<sub>OL</sub>=24mA, I<sub>OH</sub>=-24mA)
- High-speed: (clock frequency) 50MHz typ.
   (C<sub>L</sub>=50pF, V<sub>CC</sub>=5V)
- Low power dissipation: 25μW/package, max (V<sub>CC</sub>=5V, T<sub>a</sub>=25°C, quiescent state)
- High noise margin: 30% of V<sub>CC</sub>, min (V<sub>CC</sub>=4.5V, 6V)
- Capable of driving 60 74LSTTL loads
- Wide operating voltage range: V<sub>CC</sub>=2∼6V
- Wide operating temperature range. T<sub>a</sub>=−40~+85°C

### **APPLICATION**

General purpose, for use in industrial and consumer digital equipment.

### **FUNCTIONAL DESCRIPTION**


Use of silicon gate technology allows the M74HCT273-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS273.

The M74HCT273-1 contains eight edge-triggered D-type flip flops with common direct reset input  $\overline{R_D}$  and common clock input CK.

When CK changes from low-level to high-level, the signals just previously input at D appears at output Q in accordance with the function table given.

The circuit is designed to suppress the increased switching noise that normally occurs at high output currents.

As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. In that



### FUNCTION TABLE (Note 1)

	Inputs		Output
R <sub>D</sub>	CK	D	Q
L	Х	X	L
Н	1	Н	Н
Н	1	L	L
Н	L	X	Q <sup>0</sup>
Н	1	Х	Q°

Note 1: † : Change from low to high


: Change from high to low

Q0 : Output state Q before clock input

changed : Irrelevant

case, no pull-up resistors are required.

When  $\overline{R_D}$  is low, all outputs Q will become low, irrespective of other inputs. When used as a D-type flip flop,  $\overline{R_D}$  should be maintained high.



# OCTAL D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET WITH LSTTL-COMPATIBLE INPUTS

# **ABSOLUTE** MAXIMUM RATINGS ( $T_a = -40 \sim +85 \,^{\circ}$ C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.5~+7.0	V
Vı	Input voltage		-0.5~V <sub>cc</sub> +0.5	V
Vo	Output voltage		-0.5~V <sub>cc</sub> +0.5	V
	In the second se	V <sub>1</sub> < 0V	-20	
lικ	Input protection diode current	$V_i > V_{CC}$	20	mA
		V <sub>0</sub> < 0V	-20	
lok	Output parasitic diode current	Vo > Vcc	20	mA
lo	Output current per output pin		±50	mA
Icc	Supply/GND current	V <sub>CC</sub> , GND	±200	mA
Pd	Power dissipation	(Note 2)	500	mW
Tstg	Storage temperature range		−65~+150	°C

Note 2 : M74HCT273-1FP,  $T_a = -40 \sim +75 ^{\circ}\text{C}$  and  $T_a = 75 \sim 85 ^{\circ}\text{C}$  are derated at  $-7 \text{mW/}^{\circ}\text{C}$ 

# **RECOMMENDED OPERATING CONDITIONS** $(\tau_a = -40 \sim +85 \degree c)$

Countries.	Des	Parameter		Limits				
Symbol	Par	ameter	Mın	Тур	Max	Unit		
V <sub>cc</sub>	Supply voltage		4.5		5.5	V		
Vı	Input voltage	out voltage			Vcc	V		
Vo	Output voltage	Output voltage			Vcc	V		
Topr	Operating temperature ra	ange	-40		+85	℃		
	Innut riceture falltune	$V_{CC} = 4.5V$	0		25	ns/V		
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	$V_{CC} = 5.5V$	0		15	1157 V		

### **ELECTRICAL CHARACTERISTICS** (V<sub>cc</sub>=5V±10%, unless otherwise noted)

			Test conditions		Limits				
Symbol	Parameter				25°C			+85°C	Unit
					Тур	Max	Mın	Max	
.,	Much level mout veltage	$V_0 = 0.1V, V_{CO}$	-0.1V	2.0			2.0		v
V <sub>IH</sub>	High-level input voltage	$ I_0  = 20 \mu A$	$ I_0  = 20\mu A$				2.0		\ \ \
.,	1 1 1 1 1 1 1 1 1	$V_{O} = 0.1V, V_{C}$	0.1V, V <sub>cc</sub> -0.1V			0.8		0.8	V
VIL	Low-level input voltage	$ I_0  = 20 \mu A$				0.0		0.0	\ \ \
.,		\ _\\	$I_{OH} = -20\mu A$	V <sub>CC</sub> -0.1			V <sub>CC</sub> -0.1		v
V <sub>OH</sub>	High-level output voltage	V <sub>1</sub> = V <sub>11</sub>	$I_{OH} = -24 \text{mA}, V_{CC} = 4.5 \text{V}$	3.83			3.70		
W	Law lavel extent voltage	V - V V	$I_{OL} = 20\mu A$			0.1		0.1	v
V <sub>OL</sub>	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 24mA, V_{CC} = 4.5V$			0.44		0.53	V
l <sub>iH</sub>	High-level input current	$V_1 = 5.5V$				0.1		1.0	μA
I <sub>IL</sub>	Low-level input current	$V_i = 0V$				-0.1		-1.0	μА
Icc	Quiescent supply current	VI = VCC, GNE	$I_0 = 0 \mu A$			5.0		50.0	μА
⊿Icc	Maximum quiescent state supply current	$V_1 = 2.4V, 0.4$	V (Note 3)			2.7		2.9	mA

Note 3: Only one input is set at this value and all others are fixed at  $V_{\text{CC}}$  or GND



# OCTAL D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET WITH LSTTL-COMPATIBLE INPUTS

# **SWITCHING CHARACTERISTICS** $(v_{cc} = 5v, T_a = 25^{\circ}C)$

Symbol	Parameter	Task and disas	1	Limits			
Symbol	Parameter	Test conditions	Mın	Тур	Max	Unit	
fmax	Maximum clock frequency		35			MHz	
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level				10	ns	
t <sub>THL</sub>	output transition time				10	ns	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level	$C_L = 50 pF (Note 5)$			22	ns	
t <sub>PHL</sub>	output propagation time (CK - Q)				24	ns	
t <sub>PHL</sub>	High-level to low-level output propagation time $(\overline{R}_D - Q)$				27	ns	

### **SWITCHING** CHARACTERISTICS ( $v_{cc} = 5v \pm 10\%$ , $\tau_a = -40 \sim +85$ °C)

		Test conditions		Limits					
Symbol	Parameter			25℃			-40~+85°C		Unit
			V <sub>cc</sub> (V)	Mın	Тур	Max	Mın	Max	
fmax	Maximum clock frequency			32			26		MHz
t <sub>TLH</sub>	Low-level to high-level and					12		15	ns
	high-level to low-level					<u> </u>			
t⊤⊢∟	output transition time					12		15	ns
	Low-level to high-level and	$C_1 = 50 pF $ (Note 5)				23		29	ns
t <sub>PLH</sub>	high-level to low-level	CL — SOPF (Note 5)				23		29	115
	output propagation time					25		31	ns
t <sub>PHL</sub>	(CK - Q)					25		31	ns
	High-level to low-level output					29		36	
t <sub>PHL</sub>	propagation time $(\overline{R_D} - Q)$					29		36	ns
Cı	Input capacitance					10		10	pF
C <sub>PD</sub>	Power dissipation capacitance (Note 4)								pF


Note 4:  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per flip-flop) The power dissipated during operation under no-load conditions is calculated using the following formula:  $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$ 

### **TIMING REQUIREMENTS** $(V_{cc} = 5V \pm 10\%, T_a = -40 \sim +85^{\circ}C)$

Symbol	Parameter	Test conditions		25℃			-40~+85°C		Unit
			V <sub>CC</sub> (V)	Mın	Тур	Max	Mın	Max	1
tw	CK, RD pulse width		4.5	12			15		ns
t <sub>su</sub>	D setup time with respect to CK		4.5	15			19		ns
	D hold time with								
th	respect to CK		4.5	5			6		ns
trec	R <sub>D</sub> recovery time with		4.5	15			19		ns
-160	respect to CK								

# OCTAL D-TYPE FLIP-FLOP WITH COMMON CLOCK AND RESET WITH LSTTL-COMPATIBLE INPUTS

Note 5 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10% $\sim$ 90%)  $t_r = 3$ ns,  $t_f = 3$ ns (2) The capacitance  $C_L$  includes stray wiring
- capacitance and the probe input capacitance.

#### **TIMING DIAGRAM** 3. 0V D 50% 1.3V 1.3V GND tsu tsu $t_{\mathsf{h}}$ th 3.0V СК 1.3V . 1. 3V GND 90% $V_{\text{OH}}$ 90% Q 1.3V 10% 10% $V_{OL}$ t<sub>TLH</sub> $t_{\mathsf{THL}}$ 3.0V $\overline{R_D}$ 1.3V 1.3V GND trec 3.0V СК 1.3V GND t<sub>PHL</sub> $V_{\text{OH}}$ Q $V_{OL}$

# M74HC373-1P/FP

### OCTAL 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH

### **DESCRIPTION**

The M74HC373-1 is an integrated circuit chip consisting of eight 3-state output D-type latches with common-enable input and output-enable input.

### **FEATURES**

- High-fanout 3-state output : (I<sub>OL</sub>=24mA, I<sub>OH</sub>=−24mA)
- High-speed: 9ns typ. (C<sub>L</sub>=50pF, V<sub>CC</sub>=5V)
- Low power dissipation : 25µW/package, max (V<sub>CC</sub>=5V, T<sub>a</sub>=25°C, quiescent state)
- High noise margin : 30% of V<sub>CC</sub>, min (V<sub>CC</sub>=4.5, 6V)
- Capable of driving 60 74 LSTTL loads
- Wide operating voltage range : V<sub>CC</sub>=2~6V
- Wide operating temperature range : T<sub>a</sub>=−40~+85°C

### **APPLICATION**


General purpose, for use in industrial and consumer digital equipment.

### **FUNCTION**

Use of silicon gate technology allows the M74HC373-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS373. The circuit is designed to suppress the increased switching noise that normally occurs at high output currents. The M74HC373-1 consists of eight D-type latches with latch-enable input  $\overline{\text{LE}}$  and output-enable input  $\overline{\text{OE}}$  common to all circuits.

When  $\overline{\text{LE}}$  is high-level, the data input D appears at output Q through the latch and the Q state follows changes in the D state. When  $\overline{\text{LE}}$  changes from high to low-level, the data immediately prior to the change at D will be stored in the latch

Even if other inputs are changed when  $\overline{\text{LE}}$  is low-level, the contents stored in the latch will not be affected.



When  $\overline{\text{OE}}$  is high-level, all outputs Q will become high-impedance states.

A version of the M74HC373-1 with the same pin connection and an inverted output, the M74HC533-1, is also available.

### FUNCTION TABLE (Note 1)

	Inputs		Output
OE	LE	D	Q
L	Н	Н	Н
L	н	L	L
L	L	×	Q°
Н	X	Х	Z

Note 1: Q<sup>0</sup>: Output state Q before LE changed.

Z: High impedance X: Irrelevant

OUTPUT OE OUTPUT

### OCTAL 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH

# **ABSOLUTE MAXIMUM RATINGS** ( $\tau_a = -40 \sim +85 ^{\circ}$ C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.5~+7.0	V
Vı	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
Vo	Output voltage		-0.5~V <sub>cc</sub> +0.5	V
	I	V <sub>1</sub> < 0V	-20	,
lік	Input protection diode current	V <sub>I</sub> > V <sub>CC</sub>	20	mA
		V <sub>0</sub> < 0V	-20	
ок	Output parasitic diode current	$V_{\rm o} > V_{\rm cc}$	20	mA
lo	Output current		±50	mA
Icc	Supply/GND current	V <sub>CC</sub> , GND	±200	mA
Pd	Power dissipation	(Note 2)	500	mW
Tstg	Storage temperature		<del>-65∼+150</del>	°C

Note 2: M74HC373-1FP:  $T_a = -40 \sim +75 ^{\circ} C$  and  $T_a = 75 \sim 85 ^{\circ} C$  are derated at  $-7 mW/^{\circ} C$ 

# **RECOMMENDED OPERATING CONDITIONS** $(T_a = -40 \sim +85 \degree C)$

Cumbal	Dor	Parameter		Limits				
Symbol	Par	ameter	Mın	Тур	Max	Unit		
Vcc	Supply voltage	, , , , , , , , , , , , , , , , , , , ,	2		6	V		
Vı	Input voltage	put voltage			V <sub>CC</sub>	V		
Vo	Output voltage	Output voltage			V <sub>CC</sub>	V		
Topr	Operating temperature		-40		+85	°C		
		$V_{CC} = 2.0V$	0		500			
t <sub>r</sub> , t <sub>f</sub>	Input rise time, fall time	$V_{CC} = 4.5V$	0	_	50	ns/V		
	V <sub>CC</sub> = 6.0V		0		30			

# **ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test	Test conditions		25°C			<b>−40</b> ~	+85℃	Unit
		V <sub>cc</sub> (		V <sub>CC</sub> (V)	Mın	Тур	Max	Mın	Max	
		V = 0.1V V	0.11/	2.0	1.5			1.5		
VIH	High-levl input voltage	$V_O = 0.1V, V_{CC} - 0.1V$ $ I_O  = 20\mu A$		4.5	3. 15			3.15		v
		1101 - 20µA		6.0	4.2			4.2		
	$V_0 = 0$ .	V = 0.1V V	_0.1v	2.0			0.5		0.5	
VIL	Low-level input voltage		$V_0 = 0.1V, V_{CC} - 0.1V$ $ I_0  = 20\mu A$				1.35		1.35	V
		1101 — 20μΑ					1.8		1.8	
	High-level output voltage	$V_{I} = V_{IL}, V_{IH}$	$I_{OH} = -20\mu A$	2.0	1.9			1.9		V
V <sub>OH</sub>			$I_{OH} = -20\mu A$	4.5	4. 4			4.4		
<b>v</b> он			$I_{OH} = -20 \mu A$	6.0	5.9			5.9		
			$I_{OH} = -24mA$	4.5	3.83			3.70		
			$I_{OL} = 20 \mu A$	2.0			0.1		0.1	V
VoL	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20 \mu A$	4.5			0.1		0.1	
VOL	Low-level output voltage	VI — VIH, VIL	$I_{OL} = 20 \mu A$	6.0			0.1		0.1	· •
			$I_{OL} = 24mA$	4.5			0.44		0.53	
l <sub>IH</sub>	High-level input current	$V_I = 6V$		6.0			0.1		1.0	μA
l <sub>IL</sub>	Low-level input current	$V_i = 0V$		6.0			<b>—0.1</b>		-1.0	μA
l <sub>ozh</sub>	Off-state high-level output current	$V_{I} = V_{IH}, \ V_{IL}, \ V_{IL}$	$V_I = V_{IH}, \ V_{IL}, \ V_O = V_{CC}$				0.5		5. 0	μΑ
lozL	Off-state low-level output current	$V_i = V_{iH}, \ V_{iL}, \ V_{iL}$	o = GND	6.0			-0.5		-5.0	μΑ
Icc	Quiescent supply current	$V_i = V_{CC}$ , GND	$I_O = 0 \mu A$	6.0			5.0		50.0	μΑ

### OCTAL 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH

# **SWITCHING CHARACTERISTICS** $(v_{cc} = 5v, \tau_a = 25^{\circ}c)$

Symbol	Parameter	Test conditions			Unit	
Symbol	Parameter	rest conditions	Min	Тур	Max	Unit
t <sub>TLH</sub>	Low-to high-level and high-to low-level output				10	ns
t <sub>THL</sub>	transition time				10	ns
t <sub>PLH</sub>	Low-to high-level and high-to low-level output	C <sub>L</sub> = 50pF (Note 4)			17	ns
t <sub>PHL</sub>	opagation time (D - Q)				17	ns
t <sub>PLH</sub>	Low-to high-level and high-to low-level output				20	ns
t <sub>PHL</sub>	propagation time (LE - Q)				20	ns
t <sub>PLZ</sub>	Low-level and high-level output disable time	$C_1 = 5  pF  (Note  4)$			18	ns
t <sub>PHZ</sub>	(OE - Q)	$C_L = 5  \text{pr}  (\text{Note 4})$			18	ns
t <sub>PZL</sub>	Low-level and high-level output enable time	$C_1 = 50 pF \text{ (Note 4)}$			20	ns
t <sub>PZH</sub>	(OE - Q)	C <sub>L</sub> — Supr (Note 4)			20	ns

# **SWITCHING CHARACTERISTICS** $(v_{cc} = 2\sim6v, \tau_a = -40\sim+85^{\circ}C)$

						Limits			
Symbol	Parameter	Test conditions			25℃		-40~	+85℃	Unit
			V <sub>CC</sub> (V)	Mın	Тур	Max	Min	Max	
			2.0		12	60		75	
tTLH			4.5		5	12	ł	15	ns
	Low-to high-level and high-to		6.0		4	10		13	
	low-level output transition time		2.0		18	60		75	
t <sub>THL</sub>			4.5		5	12	ł	15	ns
			6.0		4	10	ļ	13	
			2.0		36	90		115	
t <sub>PLH</sub>	Law to book lavel and book to		4.5		9	18	ľ	23	ns
	Low-to high-level and high-to		6.0		7	15		20	
	low-level output propagation time (D - Q)		2.0		28	90		115	
t <sub>PHL</sub>	$(\mathbf{D} - \mathbf{Q})$		4.5		10	18		23	ns
			6.0		9	15	}	20	
			2.0		32	105		130	
t <sub>PLH</sub>	Law to high layed and high to		4.5		11	21	İ	26	ns
Low-to high-level and high-to	0 = 50=5 (N=1= 4)	6.0		9	18	ļ	22		
	low-level output propagation time (LE - Q)	$C_L = 50 pF \text{ (Note 4)}$	2.0		33	105		130	
t <sub>PHL</sub>	(LE - Q)		4.5		11	21		26	ns
			6.0		9	18		22	
			2.0		15	105		130	
t <sub>PLZ</sub>	Landan de la land		4.5		7	21		26	ns
	Low-level and high-level		6.0		7	18		22	
	output disable time (OE - Q)		2.0		16	105		130	
t <sub>PHZ</sub>	(OE - Q)		4.5		10	21		26	ns
			6.0		9	18		22	
			2.0		22	105		130	
t <sub>PZL</sub>	Law lavel and high lavel		4.5		8	21		26	ns
	Low-level and high-level		6.0		6	18		22	
	output enable time		2.0		24	105		130	
t <sub>PZH</sub>	$(\overline{OE} - Q)$		4.5		9	21		26	ns
			6.0		7	18		22	
Cı	Input capacitance					10		. 10	рF
Co	Off-state output capacitance	OE = V <sub>CC</sub>				15		15	pF
C <sub>PD</sub>	Power dissipation capacitance (Note 3)				44.5				pF

Note 3: C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions (per latch) The power dissipated during operation under no-load condition is calculated using the following formula:  $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$ 




# OCTAL 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH

### TIMING REQUIREMENTS ( $v_{cc} = 2\sim 6V$ , $T_a = -40\sim +85^{\circ}C$ )


Symbol	Parameter	Test conditions		25°C			-40~+85℃		Unit
			V <sub>CC</sub> (V)	Min	Тур	Max	Min	Max	
		2.0	60	8		75			
tw	Latch-enable pulse width		4.5	12	3		15		ns
			6.0	10	2		13		
			2.0	50	3		65		
t <sub>su</sub>	D setup time with respect to LE		4.5	10	1		13		ns
	1		6.0	9	1		11		
			2.0	25	-2		30		
th	D hold time with respect to LE		4.5	5	0		6		ns
			6.0	5	0		6		


Note 4: Test Circuit





Parameter	SW
t <sub>TLH</sub> , t <sub>THL</sub> t <sub>PLH</sub> , t <sub>PHL</sub>	Open
t <sub>PLZ</sub>	Closed
t <sub>PHZ</sub>	Open
t <sub>PZL</sub>	Closed
t <sub>PZH</sub>	Open

- (1) The pulse generator (PG) has the following characteristics (10%~90%) :  $t_f$ =3ns,  $t_f$ =3ns
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance









### MITSUBISHI (DIGITAL ASSP)

# M74HCT373-1P/FP

OCTAL 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH
WITH LSTTL-COMPATIBLE INPUTS

### DESCRIPTION

The M74HCT373-1 is an integrated circuit chip consisting of eight 3-state output-D-type latches with common-enable input and output-enable input.

### **FEATURES**

- TTL level inputs V<sub>IL</sub>=0.8V max, V<sub>IH</sub>=2.0V min
- High-fanout 3-state output : (I<sub>OL</sub>=24mA, I<sub>OH</sub>=-24mA)
- High-speed: 11ns typ. (C<sub>L</sub>=50pF, V<sub>CC</sub>=5V)
- Low power dissipation: 25μW/package, max (V<sub>CC</sub>=5V, T<sub>a</sub>=25°C, quiescent state)
- Capable of driving 60 74 LSTTL loads
- Wide opreating temperature range: T<sub>a</sub>=−40~+85°C

### **APPLICATION**


General purpose, for use in industrial and consumer digital equipment.

### **FUNCTION**

Use of silicon gate technology allows the M74HCT373-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series While giving high-speed performance equivalent to the 74LS373. The circuit is designed to suppress the increased switching noise that normally occurs at high output currents. As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. Used as such, no pull-up resistors are required.

The M74HCT373-1 consists of eight D-type latches with latch-enable input  $\overline{\text{DE}}$  and output-enable input  $\overline{\text{OE}}$  common to all circuits.


When  $\overline{\text{LE}}$  is high-level, the data input D appears at output Q through the latch and the Q state follows changes in the D state. When  $\overline{\text{LE}}$  changes from high-level to low-level, the data immediately prior to the change at D will be stored in the latch.



Even if other inputs are changed when  $\overline{\text{LE}}$  is low-level, the contents stored in the latch will not be affected.

When  $\overline{\text{OE}}$  is high, all outputs Q will become high-impedance states.

A version of the M74HCT373-1 with the same pin connection and an inverted output, the M74HCT533-1, is also available.



# OCTAL 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH WITH LSTTL-COMPATIBLE INPUTS

# FUNCTION TABLE (Note 1)

	Inputs		Output
ŌĒ	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	×	Q°
Н	х	×	Z

Note 1: Q<sup>0</sup>: Output state Q before LE changed

Z: High impedance X: Irrelevant

# **ABSOLUTE MAXIMUM RATINGS** $(\tau_a = -40 \sim +85^{\circ}C, \text{ unless otherwise noted})$

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>cc</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
Vo	Output voltage		-0.5~V <sub>cc</sub> +0.5	V
		V <sub>1</sub> < 0V	-20	
lık	Input protection diode current	$V_{I} > V_{CC}$	20	mA
	0.4-4	V <sub>0</sub> < 0V	-20	
lok	Output parasitic diode current	Vo > Vcc	20	mA
lo	Output current		±50	mA
Icc	Supply/GND current	V <sub>CC</sub> , GND	±200	mA
Pd	Power dissipation	(Note 2)	500	mW
Tstg	Storage temperature		<del>-65~+150</del>	°C

Note 2: M74HCT373-1FP:  $T_a = -40 \sim +75^{\circ}C$  and  $T_a = 75 \sim 85^{\circ}C$  are derated at -7mW/ $^{\circ}C$ 

# **RECOMMENDED OPERATING CONDITIONS** ( $\tau_a = -40 \sim +85$ °C, unless otherwise noted)

0	Parameter			Unit			
Symbol	Para	ameter	Mın	Тур	Max	Unit	
V <sub>CC</sub>	Supply voltage		4.5		5.5	٧	
Vı	Input voltage		0		Vcc	V	
Vo	Output voltage		0		V <sub>CC</sub>	٧	
Topr	Operating temperature		-40		+85	°C	
		$V_{CC} = 4.5V$	0		25		
t <sub>r</sub> , t <sub>f</sub>	Input rise time, fall time	$V_{CC} = 5.5V$	0		15	ns/V	

# **ELECTRICAL** CHARACTERISTICS ( $v_{cc} = 5v \pm 10\%$ , unless otherwise noted)

						Limits			
Symbol	Parameter		Test conditions		25℃			-40~+85°C	
				Mın	Тур	Max	Mın	Max	
V <sub>IH</sub>	High-level input voltage	$V_0 = 0.1V, V_{CO}$ $ I_0  = 20\mu A$					2.0		٧
V <sub>IL</sub>	Low-level input voltage	$V_0 = 0.1V, V_{CO}$ $ V_0  = 20\mu A$				0.8		0.8	V
V <sub>OH</sub>	High-level output voltage	veloutput voltage   Vi = Viu. Vii   —	$I_{OH} = -20\mu A$	V <sub>CC</sub> -0.1			V <sub>cc</sub> -0.1		V
*OH	Thigh level output voltage		$I_{OH} = -24 \text{mA}, \ V_{CC} = 4.5 \text{V}$	3.83			3.70		
VoL	Low-level output voltage	$V_{i} = V_{iH}, V_{iL}$	$I_{OL} = 20 \mu A$			0.1		0.1	v
VOL	Low-level output voltage	VI VIH, VIL	$I_{OL} = 24 \text{mA}, \ V_{CC} = 4.5 \text{V}$			0.44		0.53	
I <sub>IH</sub>	High-level input current	$V_I = V_{CC}$				0.1		1.0	μА
I <sub>IL</sub>	Low-level input current	$V_I = GND$				-0.1		-1.0	μА
l <sub>ozh</sub>	Off-state high-level output current	$V_{i} = V_{iH}, \ V_{iL}, \ V_{iL}$	$V_0 = V_{CC}$			0.5		5.0	μΑ
lozL	Off-state low-level output current	$V_I = V_{IH}, \ V_{IL}, \ V_O = GND$				-0.5		<b>-5.</b> 0	μА
Icc	Static supply current	$V_I = V_{CC}$ , GND	$I_0 = 0 \mu A$			5.0		50.0	μА
⊿l <sub>cc</sub>	Maximum static supply current	$V_1 = 2.4V, 0.4V$	/ (Note 3)			2.7		2.9	mA

Note 3: Only one input is set to this value. All others are fixed to V<sub>CC</sub> or GND



# OCTAL 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH WITH LSTTL-COMPATIBLE INPUTS

# **SWITCHING CHARACTERISTICS** $(v_{cc} = 5v, \tau_a = 25^{\circ}C)$

Symbol	Parameter	Test conditions			Unit	
Syllibol	Parameter	l'est conditions	Mın	Тур	Max	Unit
tTLH	Low-to high-level and high-to low-level output				10	ns
t <sub>THL</sub>	transition time	C <sub>L</sub> = 50pF (Note 5)			10	ns
t <sub>PLH</sub>	Low-to high-level and high-to low-level output				19	ns
t <sub>PHL</sub>	propagation time (D - Q)				21	ns
t <sub>PLH</sub>	Low-to high-level and high-to low-level output				22	ns
t <sub>PHL</sub>	propagation time (LE - Q)				24	ns
t <sub>PLZ</sub>	Low-level and high-level output disable time	$C_1 = 5 pF \text{ (Note 5)}$			20	ns
t <sub>PHZ</sub>	(OE - Q)	C <sub>L</sub> = 5 pr (Note 5)			20	ns
t <sub>PZL</sub>	Low-level and high-level output enable time	C <sub>1</sub> = 50pF (Note 5)			22	ns
t <sub>PZH</sub>	(OE - Q)	OL - Supr (Note 3)			22	ns

# SWITCHING CHARACTERISTICS ( $v_{cc} = 5v \pm 10\%$ , $\tau_a = -40 \sim +85$ °C)

					Limits			
Symbol	Parameter	Test conditions	25℃			-40~	+85℃	Unit
1			Min	Тур	Max	Mın	+85°C Max 15 15 15 25 28 29 31 29 29 29 29 10 15	
t <sub>TLH</sub>	Low-to high-level and high-to			5	12		15	ns
t <sub>THL</sub>	low-levl output transition time			5	12		15	ns
t <sub>PLH</sub>	Low-to high-level and high-to			9	20		25	ns
	low-level output propagation time			10				
t <sub>PHL</sub>	(D — Q)	C <sub>L</sub> = 50pF (Note 5)		12	22		28	ns
t <sub>PLH</sub>	Low-to high-level and high-to			11	23		29	ns
	low-level output propagation time		ļ	13	25		21	
t <sub>PHL</sub>	(LE - Q)			13	25		31	ns
t <sub>PLZ</sub>	Low-level and high-level			9	23		29	ns
	output disable time							
t <sub>PHZ</sub>	(OE - Q)			11	23		29	ns
t <sub>PZL</sub>	Low-level and high-level			11	23		29	ns
<u> </u>	output enable time							
t <sub>PZH</sub>	(OE - Q)			8	23		29	ns
Cı	Input capacitance				10		10	pF
Со	Off-state output capacitance	OE = V <sub>CC</sub>			15		15	pF
C <sub>PD</sub>	Power dissipation capacitance (Note 4)			47. 1				рF

Note 4: C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions (per latch). The power dissipated during opration under no-load condition is calculated using the following formula:  $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$ 


### **TIMING REQUIREMENTS** $(v_{cc} = 5v \pm 10\%, T_a = -40 \sim +85^{\circ}C)$

Symbol	Parameter	Test conditions		25°C		<b>−40</b> ~	+85°C	Unit
			Min	Тур	Max	Min	Max	
t <sub>W</sub>	Latch-enable pulse width		12	7		15		ns
t <sub>su</sub>	D set up time with respect to LE		10	1		13		ns
th	D hold time with respect to LE		5	1		6		ns

# OCTAL 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH WITH LSTTL-COMPATIBLE INPUTS

SW


Note 5: Test Circuit





Open
Closed
Open
Closed
Open


Parameter

- (1) The pulse generator (PG) has the following characteristics (10%~90%) :  $t_r$ =3ns,  $t_f$ =3ns
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance.









# M74HC374-1P/FP

OCTAL 3-STATE NONINVERTING D-TYPE FLIP-FLOP

### **DESCRIPTION**

The M74HC374-1 is an integrated circuit chip consisting of eight positive-edge-triggered 3-state output D-type flip-flops with common clock input and output-enable input.

### **FEATURES**

- High-fanout 3-state output : (I<sub>OL</sub>=24mA, I<sub>OH</sub>=-24mA)
- High-speed: (Clock frequency) 80MHz typ.
   (C<sub>L</sub>=50pF, V<sub>CC</sub>=5V)
- Low power dissipation: 25µW/package, max (V<sub>CC</sub>=5V, T<sub>a</sub>=25℃, quiescent state)
- High noise margin: 30% of V<sub>CC</sub>, min (V<sub>CC</sub>=4.5, 6V)
- Capable of driving 60 74 LSTTL loads
- Wide operating voltage range : V<sub>CC</sub>=2∼6V
- Wide operating temperature range : Ta=−40~+85°C


### **APPLICATION**

General purpose, for use in industrial and consumer digital equipment.

### **FUNCTION**

Use of silicon gate technology allows the M74HC374-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS374. The circuit is designed to suppress the increased switching noise that normally occurs at high output currents. The M74HC374-1 consists of eight edge-triggered D-type flip-flops, sharing common clock input CK and output-enable input  $\overline{\text{OE}}$ .


When CK changes from low-level to high-level, the signal just previously input D is stored in the flip-flop.



When  $\overline{\text{OE}}$  is low-level, the signal stored in the flip-flop will be output to Q.

When  $\overline{OE}$  is high-level, all outputs Q will become high impedance states. The contents stored in the flip-flop will not be affecterd even if  $\overline{OE}$  changes.

A version of the M74HC374-1 with the same pin connection and an inverted output, the M74HC534-1, is also available.



# OCTAL 3-STATE NONINVERTING D-TYPE FLIP-FLOP

### FUNCTION TABLE (Note 1)

	Inputs		Output
ŌĒ	СК	D	Q
L	Ť	L	L
L	t	н	Н
L	L	×	Q <sup>0</sup>
L	н	х	Q <sup>0</sup>
L	1	х	Q <sup>0</sup>
Н	×	×	Z

Note 1: Q<sup>0</sup>: Output state Q before CK changed Z: High impedance

X: Irrelevant

↑ : Change from low-to high-level
↓ : Change from high-to low-level

**ABSOLUTE MAXIMUM RATINGS** ( $\tau_a = -40 \sim +85 \, ^{\circ} \text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
Vı	Input voltage		-0.5~V <sub>cc</sub> +0.5	V
Vo	Output voltage		-0.5~V <sub>cc</sub> +0.5	V
	Input protection diode current	V <sub>1</sub> < 0V	-20	
I <sub>IK</sub>		Input protection diode current $V_{l} > V_{CC}$	$V_{i} > V_{CC}$	20
		V <sub>0</sub> < 0V	-20	
lok	Output parasitic diode current	V <sub>o</sub> > V <sub>cc</sub>	20	mA
lo	Output current		±50	mA
Icc	Supply/GND current	V <sub>CC</sub> , GND	±200	mA
Pd	Power dissipation	(Note 2)	500	mW
Tstg	Storage temperature		<del>-65~+150</del>	°C

Note 2: M74HC374-1FP:  $T_a = -40 \sim +75 ^{\circ} C$  and  $T_a = 75 \sim 85 ^{\circ} C$  are derated at  $-7 mW/^{\circ} C$ 

### **RECOMMENDED OPERATING CONDITIONS** $(T_a = -40 \sim +85^{\circ}C)$

Cumbal	Por	Parameter		Limits				
Symbol	Par	ameter	Mın	Тур	Max	Unit		
V <sub>CC</sub>	Supply voltage		2		6	V		
Vı	Input voltage		- 0		V <sub>CC</sub>	V		
V <sub>o</sub>	Output voltage	Output voltage			V <sub>CC</sub>	V		
Topr	Operating temperature		-40		+85	°C		
		$V_{CC} = 2.0V$	0		500			
t <sub>r</sub> , t <sub>f</sub>	Input rise time, fall time	$V_{CC} = 4.5V$	0		50	ns/V		
		$V_{CC} = 6.0V$	0		30	}		

### **ELECTRICAL CHARACTERISTICS**

							Limits			
Symbol	Parameter	Test	conditions			25℃		-40~	+85°C	Unit
				V <sub>CC</sub> (V)	Mın	Тур	Max	Min	Max	1
		Vo=0.1V, Vcc-	-0.11/	2.0	1.5			1.5		
$V_{IH}$	High-level input voltage	$ I_0  = 20 \mu A$	0.10	4.5	3.15			3. 15	ı	V
		Ποη 20μΑ		6.0	4. 2			4.2		
		V <sub>o</sub> =0.1V, V <sub>cc</sub> -	-0.1V	2.0	1		0.5		0.5	
$V_{IL}$	Low-level input voltage	$ I_0  = 20\mu A$	0.14	4.5	Ì		1.35		1.35	V
		1101 -20#A		6.0			1.8		1.8	
	V <sub>OH</sub> High-level output voltage		$I_{OH} = -20 \mu A$	2.0	1.9			1.9		
V <sub>OH</sub>		VI=VIL, VIH	$I_{OH} = -20 \mu A$	4.5	4. 4		l	4.4		v
<b>v</b> он	riigii-ievei output voitage	VI-VIL, VIH	$I_{OH} = -20 \mu A$	6.0	5.9		1	5.9		\ \ \
			I <sub>OH</sub> =-24mA	4.5	3.83			3. 70		
			I <sub>OL</sub> =20μA	2.0			0.1		0.1	
VoL	Low-level output voltage	VI=VIH, VIL	I <sub>OL</sub> =20μA	4.5	1		0.1		0.1	v
VOL	Low-level output voltage	VI—VIH, VIL	I <sub>OL</sub> =20μA	6.0			0.1		0.1	•
			I <sub>OL</sub> =24mA	4.5			0.44		0.53	
I <sub>tH</sub>	High-level input current	V <sub>i</sub> =6V		6.0			0.1		1.0	μА
I <sub>IL</sub>	Low-level input current	V <sub>i</sub> =0V		6.0			-0.1		-1.0	μА
lozh	Off-state high-level output current	$V_i = V_{iH}, \ V_{iL}, \ V_{C}$	=V <sub>CC</sub>	6.0			0.5		5.0	μА
I <sub>OZL</sub>	Off-state low-level output current	$V_i = V_{iH}, \ V_{iL}, \ V_{C}$	=GND	6.0			-0.5		-5.0	μА
Icc	Static supply current	$V_l = V_{CC}$ , GND,	I <sub>O</sub> =0μA	6.0			5.0		50.0	μА



### OCTAL 3-STATE NONINVERTING D-TYPE FLIP-FLOP

# **SWITCHING CHARACTERISTICS** $(v_{cc} = 5v, \tau_a = 25^{\circ}C)$

Symbol	Parameter	Test conditions	Limits			Unit
Symbol	raiametei	rest conditions	Min	Тур	Max	Unit
fmax	Maximum repetitive frequency		35			MHz
t <sub>TLH</sub>	Low-to high-level and high-to low-level output				10	ns
t <sub>THL</sub>	transition time	$C_L = 50 pF \text{ (Note 4)}$			10	ns
t <sub>PLH</sub>	Low-to high-level and high-to low-level output				20	ns
t <sub>PHL</sub>	propagation time (CK — Q)				20	ns
t <sub>PLZ</sub>	Low-level and high-level output disable time	$C_1 = 5 pF \text{ (Note 4)}$			18	ns
t <sub>PHZ</sub>	(OE Q)	CL = 5 pr (Note 4)			18	ns
t <sub>PZL</sub>	Low-level and high-level output enable time	$C_1 = 50pF \text{ (Note 4)}$			20	ns
t <sub>PZH</sub>	(OE - Q)	CL — 50pr (Note 4)			20	ns

# SWITCHING CHARACTERISTICS ( $V_{cc}=2\sim6V$ , $T_a=-40\sim+85^{\circ}C$ )

					774.	Limits			
Symbol	Paramerter	Test conditions			25℃		-40~	+85°C	Unit
	1		V <sub>CC</sub> (V)	Mın	Тур	Max	Mın	Max	]
			2.0	6			5		
fmax	Maximum repetitive frequncy		4.5	32			26		MHz
			6.0	38			31		
			2.0		12	60		75	
t <sub>TLH</sub>			4.5		5	12		15	ns
	Low-to high-level and high-to		6.0		4	10	1	13	
	low-level output transition time	1	2.0		17	60		75	
t <sub>THL</sub>			4.5		5	12		15	ns
			6.0		4	10		13	
			2. 0		35	105		130	
t <sub>PLH</sub>	Laurent Laurent and Brook An		4.5		12	21		26	ns
	Low-to high-level and high-to		6.0		10	18		22	
	low-level output propagation time		2.0		35	105		130	
t <sub>PHL</sub>	(CK-Q)	C <sub>L</sub> =50pF (Note 4)	4.5		12	21		26	ns
	1		6.0		10	18		22	ļ
			2.0		16	105		130	
t <sub>PLZ</sub>	I am land and book land		4.5		8	21		26	ns
	Low-level and high-level		6.0		7	18		22	
	output disable time		2.0		17	105		130	
$t_{PHZ}$	(OE-Q)		4.5		10	21		26	ns
			6.0		9	18		22	
		]	2.0		23	105		130	
t <sub>PZL</sub>	Law laws and both laws		4.5		8	21		26	ns
	Low-level and high-level		6.0		7	18		22	
	output enable time		2.0		24	105		130	
t <sub>PZH</sub>	(OE-Q)		4.5		10	21		26	ns
			6.0		8	18		22	
Cı	Input capacitance					10		10	pF
Со	Off-state output capacitance	ŌE=V <sub>CC</sub>				15		15	pF
C <sub>PD</sub>	Power dissipation capacitance (Note 3)				61.0				pF

Note 3:  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions (per flip-flop). The power dissipated during operation under no-load condition is calculated using the following formura:  $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$ 




# OCTAL 3-STATE NONINVERTING D-TYPE FLIP-FLOP

# TIMING REQUIREMENTS ( $v_{cc} = 2\sim 6v$ , $T_a = -40\sim +85^{\circ}C$ )


				Limits					
Symbol	Parameter Test cond	Test conditions			25℃		-40~+85℃		Unit
			V <sub>cc</sub> (V)	Mın	Тур	Max	Min	Max	]
			2.0	60	10		75		
tw	CLock pulse width		4.5	12	4		15		ns
			6.0	10	2		13		
			2.0	50	4		65		
t <sub>su</sub>	D setup time with respect to CK		4.5	10	2		13		ns
			6.0	9	1		11		
			2.0	25	0		30		
th	D hold time with respect to CK		4.5	5	0		6		ns
			6.0	5	0		6		

Note 4: Test Circuit



Parameter	SW
t <sub>TLH</sub> , t <sub>THL</sub>	Open
t <sub>PLZ</sub>	Closed
t <sub>PHZ</sub>	Open
t <sub>PZL</sub>	Closed
t <sub>PZH</sub>	Open

- The pulse generator (PG) has the following characteristics (10%~90%): t<sub>r</sub>=3ns, t<sub>f</sub>=3ns
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance.





# M74HCT374-1P/FP

OCTAL 3-STATE NONINVERTING D-TYPE FLIP-FLOP WITH LSTTL-COMPATIBLE INPUTS

### DESCRIPTION

The M74HCT374-1 is an integrated circuit chip consisting of eight positive-edge-triggered 3-state output D-type flip-flops with common clock input and output-enable input.

#### **FEATURES**

- TTL level input V<sub>IL</sub>=0.8V max V<sub>IH</sub>=2.0V min
- High-fanout 3-state output :  $(I_{OL}=24\text{mA}, I_{OH}=-24\text{mA})$
- High-speed: (Clock frequency) 70MHz typ.
   (C<sub>1</sub>=50pF, V<sub>CC</sub>=5V)
- Low power dissipation : 25µW/package, max (V<sub>CC</sub>=5V, T<sub>a</sub>=25°C, quiescent state)
- Capable of driving 60 74 LSTTL loads
- Wide operating temperature range: T<sub>a</sub>=−40~+85°C


### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### **FUNCTION**

Use of silicon gate technology allows the M74HCT374-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS374. The circuit is designed to suppress the increased switching noise that normally occurs at high output currents. As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. Used as such, no pull-up resistors are required.

The M74HCT374-1 consists of eight edge-triggered D-type flip-flops, sharing common clock input CK and output-enable input  $\overline{\text{OE}}$ .




When CK changes from low-level to high-level, the signal just previously input at D is stored in the flip-flop.

When  $\overline{OE}$  is low-level, the signal stored in the flip-flop will be output to Q.

When  $\overline{OE}$  is high-level, all outputs Q will become high impedance states. The contents stored in the flip-flop will not be affecterd even if  $\overline{OE}$  changes.

A version of the M74HCT374-1 with the same pin connection and an inverted output, the M74HCT534-1, is also available.



# M74HCT374-1P/FP

# OCTAL 3-STATE NONINVERTING D-TYPE FLIP-FLOP WITH LSTTL-COMPATIBLE INPUTS

# FUNCTION TABLE (Note 1)

	Inputs		Output
ŌE	СК	D	Q
L	1	L	L
L	†	H	Н
L	L	Х	Q <sup>o</sup>
L	Н	Х	Q <sup>o</sup>
L	1	Х	Qº
Н	X	X	Z

Note 1:  $Q^0$ : Output state Q before CK changed. Z: High impedance

X: Irrelevant

† : Change from low-to high-level

↓ : Change from high-to low-level

### **ABSOLUTE MAXIMUM RATINGS** $(T_a = -40 \sim +85^{\circ}C)$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit	
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V	
Vı	Input voltage		-0.5~V <sub>cc</sub> +0.5	V	
Vo	Output voltage		-0.5~V <sub>cc</sub> +0.5	V	
	Input protection deads surrent	V <sub>1</sub> < 0V	-20	mA.	
lік	Input protection diode current	$V_{I} > V_{CC}$	20		
	Out-utti- dd-	V <sub>0</sub> < 0V	-20		
lok	Output parasitic diode current	$V_{o} > V_{cc}$	20	mA	
lo	Output current		±50	mA	
Icc	Supply/GND current	V <sub>CC</sub> , GND	±200	mA	
Pd	Power dissipation	(Note 2)	500	mW	
Tstg	Storage temperature		<del>-65~+150</del>	°C	

Note 2: M74HCT374-1FP:  $T_a = -40 \sim +75 \,^{\circ}\text{C}$  and  $T_a = 75 \sim 85 \,^{\circ}\text{C}$  are derated at  $-7 \,\text{mW}/^{\circ}\text{C}$ 

# **RECOMMENDED OPERATING CONDITIONS** $(T_a = -40 \sim +85^{\circ}C)$ , unless otherwise noted)

Symbol	D			Limits				
	Para	Parameter			Max	Unit		
Vcc	Supply voltage		4.5		5.5	٧		
Vı	Input voltage		0		Vcc	V		
Vo	Output voltage		0		V <sub>CC</sub>	V		
Topr	Operating temperature		-40		+85	°C		
t <sub>r</sub> , t <sub>f</sub> Input rise time, fall time	$V_{CC} = 4.5V$	0		25				
	$V_{CC} = 5.5V$	0		15	ns/\			

### **ELECTRICAL** CHARACTERISTICS ( $V_{cc} = 5V \pm 10\%$ , unless othrwise noted)

					Limits				
Symbol	Parameter		Test conditions	25℃			-40~+85°C		Unit
				Min	Тур	Max	Mın	Max	
V <sub>IH</sub>	High-level input voltage	$V_0 = 0.1V, V_{CO}$ $ I_0  = 20\mu A$	$V_0 = 0.1V, V_{CC} - 0.1V$ $ I_0  = 20\mu A$				2.0		<b>&gt;</b>
VIL	Low-level input voltage	$V_0 = 0.1V, V_{CO}$ $ I_0  = 20\mu A$	e-0.1V			0.8		0.8	٧
V <sub>OH</sub>	High-level output voltage	$V_I = V_{IH}, \ V_{IL}$	$I_{OH} = -20\mu A$ $I_{OH} = -24mA, V_{CC} = 4.5V$	V <sub>cc</sub> -0.1			V <sub>cc</sub> -0.1		V
V <sub>OL</sub>	Low-level output voltage	$V_I = V_{IH}, \ V_{IL}$	$I_{OL} = 20\mu A$ $I_{OL} = 24mA, V_{CC} = 4.5V$			0.1		0.1	٧
I <sub>IH</sub>	High-level input current	$V_{i} = V_{CC}$				0.1		1.0	μΑ
I <sub>IL</sub>	Low-Jevel input current	$V_I = GND$				-0.1		-1.0	μA
l <sub>ozh</sub>	Off-state high-level output current	$V_{I} = V_{IH}, \ V_{IL}, \ $	$V_0 = V_{CC}$			0.5		5. 0	μА
lozL	Off-state low-level output current	$V_I = V_{IH}, \ V_{IL}, \ V_O = GND$				-0.5		-5.0	μА
Icc	Quiescent supply current	$V_1 = V_{CC}$ , GND, $I_0 = 0\mu A$				5.0		50.0	μА
⊿lcc	Maximum quiescent supply current	$V_1 = 2.4V, 0.4V$	V (Note 3)			2.7		2.9	mA

Note 3: Only one input is set to this value. All others are fixed to V<sub>CC</sub> or GND.



# M74HCT374-1P/FP

# OCTAL 3-STATE NONINVERTING D-TYPE FLIP-FLOP WITH LSTTL-COMPATIBLE INPUTS

### **SWITCHING CHARACTERISTICS** $(v_{cc} = 5v, \tau_a = 25^{\circ}C)$

Compleal	Parameter	Test conditions		Unit		
Symbol	Parameter	rest conditions	Mın	Тур	Max	, Oilit
f <sub>max</sub>	Maximum repetitive frequency		35			MHz
t <sub>TLH</sub>	Low-to high-level and high-to low-level output	7			10	ns
t <sub>THL</sub>	transition time	$C_L = 50pF \text{ (Note 5)}$			10	ns
t <sub>PLH</sub>	Low-to high-level and high-to low-level output	7			22	ns
t <sub>PHL</sub>	propagation time (CK — Q)				24	ns
t <sub>PLZ</sub>	Low-level and high- level output disable time	$C_1 = 5  \text{pF}  (\text{Note 5})$			20	ns
t <sub>PHZ</sub>	(OE - Q)	CL — 5 pr (Note 5)			20	ns
t <sub>PZL</sub>	Low-level and high-level output enable time	$C_1 = 50 pF \text{ (Note 5)}$			22	ns
t <sub>PZH</sub>	( <del>OE</del> – Q)	CL — Supr (Note 5)			22	ns

# **SWITCHING CHARACTERISTICS** $(v_{cc} = 5v \pm 10\%, \tau_a = -40 \sim +85°C)$


					Limits			
Symbol	Parameter	Test conditions	25℃			-40~+85℃		Unit
			Mın	Тур	Max	Mın	Max	
fmax	Maximum repetitive frequency		32			26		MHz
t <sub>TLH</sub>	Low-to high-level and high-to			4	12		15	ns
t <sub>THL</sub>	low-level output transition time			4	12		15	ns
t <sub>PLH</sub>	Low-to high-level and high-to			11	23		29	ns
t <sub>PHL</sub>	low-level output propagation time (CK – Q)	C <sub>1</sub> = 50pF (Note 5)		14	25		31	ns
t <sub>PLZ</sub>	Low-level and high-level outpt	CL — SUPP (Note 5)		10	23		29	ns
t <sub>PHZ</sub>	disable time (OE - Q)			11	23		29	ns
t <sub>PZL</sub>	Low-level and high-level output			11	23		29	ns
t <sub>PZH</sub>	(OE - Q)			9	23		29	ns
c	Input capacitance				10		10	pF
Co	Off-state output capacitance	OE = V <sub>CC</sub>			15		15	pF
C <sub>PD</sub>	Power dissipation capacitance (Note 4)			61.3				pF

Note 4: C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions (per flip-flop). The power dissipated during operation under no-load condition is calculated using the following formula:  $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$ 

# TIMING REQUIREMENTS ( $v_{cc} = 5v \pm 10\%$ , $t_a = -40 \sim +85^{\circ}C$ )

				Limits					
Symbol	Parameter	Test conditions		25℃		-40~	+85℃	Unit	
			Min	Тур	Max	Min	Max		
t <sub>w</sub>	Clock pulse width		12	3		15		ns	
t <sub>su</sub>	D setup time with respect to CK		10	1		13		ns	
th	D hold time with respect to CK		5	1		6		ns	


Note 5: Test Circuit




Parameter	SW
t <sub>TLH</sub> , t <sub>THL</sub>	Open
t <sub>PLZ</sub>	Closed
t <sub>PHZ</sub>	Open
t <sub>PZL</sub>	Closed
t <sub>PZH</sub>	Open

- The pulse generator (PG) has the following characteristics (10%~90%): t<sub>f</sub>=3ns, t<sub>f</sub>=3ns
   The capacitance C<sub>L</sub> includes stray wiring
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance

# OCTAL 3-STATE NONINVERTING D-TYPE FLIP-FLOP WITH LSTTL-COMPATIBLE INPUTS





# M74HC533-1P/FP

### OCTAL 3-STATE INVERTING D-TYPE TRANSPARENT LATCH

### DESCRIPTION

The M74HC533-1 is an integrated circuit chip consisting of eight 3-state output D-type latches with common-enable input and output-enable input.

### **FEATURES**

- High-fanout 3-state output : (I<sub>OL</sub>=24mA, I<sub>OH</sub>=−24mA)
- High-speed : 10ns typ. (C<sub>L</sub>=50pF, V<sub>CC</sub>=5V)
- Low power dissipation : 25μW/package, max (V<sub>CC</sub>=5V, T<sub>a</sub>=25°C, quiescent state)
- High noise margin : 30% of V<sub>CC</sub>, min (V<sub>CC</sub>=4.5, 6V)
- Capable of driving 60 74LSTTL loads
- Wide operating voltage range : V<sub>CC</sub>=2~6V
- Wide operating temperature range: T<sub>a</sub>=−40~+85°C

### APPLICATION


General purpose, for use in industrial and consumer digital equipment.

### **FUNCTION**

Use of silicon gate technology allows the M74HC533-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS533. The circuit is designed to suppress the increased switching noise that normally occurs at high output currents. The M74HC533-1 consists of eight D-type latches with latch-enable input  $\overline{\text{LE}}$  and output-enable input  $\overline{\text{OE}}$  common to all circuits.

When  $\overline{LE}$  is high-level, the data input D appears at output  $\overline{Q}$  through the latch and the  $\overline{Q}$  state follows changes in the D state. When  $\overline{LE}$  changes from high-level to low-level, the data existing immediately prior to the change at D will be stored in the latch.

Even if other inputs are changed when  $\overline{\text{LE}}$  is low-level, the contents stored in the latch will not be affected.




When  $\overline{OE}$  is high-level, all outputs  $\overline{Q}$  will become high-impedance state.

A version of the M74HC533-1 with the same pin connection and a noninverted output, the M74HC373-1, is also available

# FUNCTION TABLE (Note 1)

,	Inputs				
OE	LE	D	Q		
L	Н	Н	L		
L	Н	L	Н		
L	L	×	Q°		
Н	X	X	Z		

- Note 1:  $\overline{Q}^0$ : Output state  $\overline{Q}$  before  $\overline{LE}$  changed
  - Z: High impedance
  - X: Irrelevant



# OCTAL 3-STATE INVERTING D-TYPE TRANSPARENT LATCH

# **ABSOLUTE MAXIMUM RATINGS** $(\tau_a = -40 \sim +85 \degree\text{C}, \text{ unless otherwise noted})$

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~ <del>+</del> 7.0	٧
Vı	Input voltage		-0.5~V <sub>cc</sub> +0.5	٧
Vo	Output voltage		-0.5~V <sub>cc</sub> +0.5	V
,	Innut nucleotion diada aurent	V <sub>1</sub> < 0V	-20	
lik	Input protection diode current	$V_{I} > V_{CC}$	20	mA
	0.1	V <sub>0</sub> < 0V	-20	
lok	Output parasitic diode current	$V_{o} > V_{cc}$	20	mA
lo	Output current		±50	mA
Icc	Supply/GND current	V <sub>CC</sub> , GND	±200	mA
Pd	Power dissipation	(Note 2)	500	mW
Tstg	Storage temperature		<del>-65~+150</del>	င

Note 2: M74HC533-1FP; Ta=-40~+75°C and Ta=75~85°C are derated at  $-7\text{mW}/^{\circ}\text{C}$ 

# **RECOMMENDED OPERATING CONDITIONS** $(\tau_a = -40 \sim +85^{\circ}C)$

Symbol	Parameter			Limits				
Syllibol	Para	ameter	Min	Тур	Max	Unit		
V <sub>cc</sub>	Supply voltage		2		6	V		
Vı	Input voltage				Vcc	V		
Vo	Output voltage		0		Vcc	V		
Topr	Operating temperature		-40		+85	Č		
		$V_{CC} = 2.0V$	0		500			
t <sub>r</sub> , t <sub>f</sub>	Input rise time, fall time	$V_{CC} = 4.5V$	0		50	ns/V		
		$V_{CC} = 6.0V$	0		30			

# **ELECTRICAL CHARACTERISTICS**

							Limits			
Symbol	Symbol Parameter		Test conditions $V_{CC}(V)$		25℃			-40~+85°C		Unit
					Mın	Тур	Max	Mın	Max	
		V = 0.1V V	-0.17	2.0	1.5			1.5		
$V_{IH}$	High-level input voltage	$ I_0  = 20\mu A$	$V_0 = 0.1V, V_{CC} - 0.1V$		3.15			3.15		V
		Πο ( — 20μΑ		6.0	4.2			4. 2		
		V = 0 1V V	$v_0 = 0.1V, V_{CC} - 0.1V$				0.5		0.5	
VIL	Low-level input voltage	$ I_0  = 20\mu A$	-0. TV	4.5			1.35	İ	1.35	V
		1101 — 20µA		6.0			1.8		1.8	
	V <sub>OH</sub> High-level output voltage V		$I_{OH} = -20\mu A$	2.0	1.9	ļ		1.9	İ	
V <sub>OH</sub>		$V_i = V_{iL}, V_{iH}$	$I_{OH} = -20\mu A$	4.5	4.4			4. 4		v
<b>V</b> ОН	Trigh-level output voltage	VI — VIL, VIH	$I_{OH} = -20\mu A$	6.0	5.9			5.9		V
			$I_{OH} = -24mA$	4.5	3.83			3. 70		
			$I_{OL} = 20 \mu A$	2.0			0.1		0.1	
VoL	Low-level output voltage	$V_{I} = V_{IH}, V_{IL}$	$I_{OL} = 20 \mu A$	4.5			0.1		0.1	v
VOL	Low-level output voltage	VI — VIH, VIL	$I_{OL} = 20\mu A$	6.0			0.1		0.1	•
			$I_{OL} = 24mA$	4.5			0.44		0.53	
l <sub>tH</sub>	High-level input current	$V_1 = 6V$		6.0			0.1		1.0	μΑ
I <sub>IL</sub>	Low-level input current	$V_1 = 0V$		6.0			-0.1		-1.0	μA
I <sub>OZH</sub>	Off-state high-level output current	$V_l = V_{lH}, \ V_{lL}, \ V$	$V_{\rm O} = V_{\rm CC}$	6.0			0.5		5.0	μА
l <sub>ozL</sub>	Off-state low-level output current	$V_{l} = V_{lH}, V_{lL}, V_{lL}$	$t_0 = GND$	6.0			-0.5		-5.0	μА
Icc	Quiescent supply current	$V_I = V_{CC}$ , GND	$I_0 = 0\mu A$	6.0			5.0		50.0	μΑ

# OCTAL 3-STATE INVERTING D-TYPE TRANSPARENT LATCH

# **SWITCHING CHARACTERISTICS** $(v_{cc} = 5v, \tau_a = 25^{\circ}C)$

0	Barrandar	T1		Limits			
Symbol	Parameter	Test conditions	Min	Тур	Max	Unit	
t <sub>TLH</sub>	Low-to high-level and high-to low-level output				10	ns	
t <sub>THL</sub>	transition time				10	ns	
t <sub>PLH</sub>	Low-to high-level and high-to low-level output	$C_1 = 50 pF \text{ (Note 4)}$			18	ns	
t <sub>PHL</sub>	propagation time $(D-\overline{Q})$	C <sub>L</sub> = supr (Note 4)			18	ns	
t <sub>PLH</sub>	Low-to high-level and high-to low-level output				20	ns	
t <sub>PHL</sub>	propagation time $(\overline{LE} - \overline{Q})$				20	ns	
t <sub>PLZ</sub>	Low-level and high-level output disable time	$C_1 = 5 pF \text{ (Note 4)}$			18	ns	
t <sub>PHZ</sub>	$(\overline{OE} - \overline{Q})$	$C_L = 5  \text{pr}  (\text{Note 4})$			18	ns	
t <sub>PZL</sub>	Low-level and high-level output enable time	$C_L = 50 pF \text{ (Note 4)}$			20	ns	
t <sub>PZH</sub>	$(\overline{OE} - \overline{Q})$	C <sub>L</sub> — sopr (Note 4)			20	ns	

### **SWITCHING CHARACTERISTICS** $(v_{cc} = 2\sim6v, \tau_a = -40\sim+85^{\circ}C)$

						Limits			
Symbol	Parameter	Test conditions			25°C		-40~	+85°C	Unit
			V <sub>cc</sub> (V)	Mın	Тур	Max	Mın	Max	
			2.0		12	60		75	
t <sub>TLH</sub>			4.5		5	12		15	ns
	Low-to high-level and high-to		6.0	İ	4	10	ł	13	}
	low-level output transition time		2.0		16	60		75	
t <sub>THL</sub>			4.5		5	12		15	ns
			6.0		4	10		13	
			2.0		30	95		120	
t <sub>PLH</sub>	1		4.5		11	19		24	ns
	Low-to high-level and high-to		6.0		9	16		20	
	low-level output propagation time $(D - \overline{Q})$		2.0		30	95		120	
t <sub>PHL</sub>	(D – Q)		4.5		11	19		24	ns
			6.0		9	16		20	
			2.0		33	105		130	
t <sub>PLH</sub>			4.5		12	21		26	ns
	Low-to high-level and high-to	0 - 50 - 5 (No. 4)	6.0		9	18		22	22
	low-level output propagation time $(\overline{LE} - \overline{Q})$	$C_L = 50 pF \text{ (Note 4)}$	2.0		33	105		130	
t <sub>PHL</sub>	(LE - Q)		4.5		12	21		26	ns
			6.0		10	18		22	
			2.0		15	105		130	
$t_{PLZ}$	I and and and both to the standard		4.5		7	21		26	ns
	Low-level and high-level output		6.0	•	6	18		22	
	disable time $(\overline{OE} - \overline{Q})$		2.0		18	105		130	
t <sub>PHZ</sub>	(OE - Q)		4.5		11	21		26	ns
			6.0		8	18		22	
			2.0		22	105		130	-
t <sub>PZL</sub>	I am family and book family areas.		4.5		9	21		26	ns
	Low-level and high-level output		6.0		7	18		22	
	enable time (OE - Q)		2.0		25	105		130	
t <sub>PZH</sub>	(OE - Q)		4.5		10	21		26	ns
	1		6.0		9	18		22	
Cı	Input capacitance					10		10	pF
Со	Off-state output capacitance	OE = V <sub>CC</sub>				15		15	pF
C <sub>PD</sub>	Power dissipation capacitance (Note 3)				45.9				pF


Note 3: C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions (per latch) The power dissipated during operation under no-load condition is calculated using the following formula:  $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$ 

# OCTAL 3-STATE INVERTING D-TYPE TRANSPARENT LATCH

TIMING F	REQUI	REMENTS	$(V_{CC} = 2 \sim 6V,$	$T_a = -40 \sim +85^{\circ}C$
----------	-------	---------	------------------------	-------------------------------


						Limits			
Symbol	Parameter	Test conditions		25℃			-40~	Unit	
			V <sub>CC</sub> (V)	Mın	Тур	Max	Mın	Max	
			2.0	60	7		75		
tw	t <sub>w</sub> Latch-enable pulse width		4.5	12	2		15		ns
		;	6.0	10	2		13		
			2.0	50	3		65		
t <sub>su</sub>	D setup time with respect to LE		4.5	10	1		13		ns
	respect to LE		6.0	9	1		11		
			2.0	25	-2		30		
th D hold time with respect to LE			4.5	5	0		6		ns
	respect to LE		6.0	5	0		6		


Note 4: Test Circuit





_	
Parameter	SW
$t_{TLH}, t_{THL}$ $t_{PLH}, t_{PHL}$	Open
t <sub>PLZ</sub>	Closed
t <sub>PHZ</sub>	Open
t <sub>PZL</sub>	Closed
t <sub>PZH</sub>	Open

- (1) The pulse generator (PG) has the following characteristics (10% $\sim$ 90%):  $t_r$ =3ns,  $t_f$ =3ns
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance











# M74HCT533-1P/FP

OCTAL 3-STATE INVERTING D-TYPE TRANSPARENT LATCH
WITH LSTTL-COMPATIBLE INPUTS

### DESCRIPTION

The M74HCT533-1 is an integrated circuit chip consisting of eight 3-state output D-type latches with common-enable input and output-enable input.

### **FEATURES**

- TTL level inputs  $V_{IL}$ =0.8V max,  $V_{IH}$ =2.0V min
- High-fanout 3-state output : (I<sub>OL</sub>=24mA, I<sub>OH</sub>=−24mA)
- High-speed : 12ns typ. (C<sub>L</sub>=50pF, V<sub>CC</sub>=5V)
- Low power dissipation : 25µW/package, max (V<sub>CC</sub>=5V, T<sub>a</sub>=25℃, quiescent state)
- Capable of driving 60 74LSTTL loads
- Wide operating temperature range: T<sub>a</sub>=−40~+85°C

### **APPLICATION**


General purpose, for use in industrial and consumer digital equipment.

### **FUNCTION**

Use of silicon gate technology allows the M74HCT533-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS533. The circuit is designed to suppress the increased switching noise that normally occurs at high output currents. As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. In that case, no pull-up resistors are required.

The M74HCT533-1 consists of eight D-type latches with latch-enable input  $\overline{\text{LE}}$  and output-enable input  $\overline{\text{OE}}$  common to all circuits.


When  $\overline{LE}$  is high-level, the data input D appears at output  $\overline{Q}$  through the latch and the  $\overline{Q}$  state follows changes in the D state. When  $\overline{LE}$  changes from high-level to low-level, the data existing immediately prior to the change at D will be stored in the latch.



Even if other inputs are changed when  $\overline{LE}$  is low-level, the contents stored in the latch will not be affected.

When  $\overline{OE}$  is high-level, all outputs  $\overline{Q}$  will become high-impedance state.

A version of the M74HCT533-1 with the same pin connection and a non-inverted output, the M74HCT373-1, is also available.



# OCTAL 3-STATE INVERTING D-TYPE TRANSPARENT LATCH WITH LSTTL-COMPATIBLE INPUTS

# FUNCTION TABLE (Note 1)

	Inputs		Output
ŌĒ	LE	D	Q
L	Н	Н	L
L	Н	L	Н
L	L	×	Q°
Н	Х	X	Z

Note 1:  $\overline{Q}^0$ : Output state  $\overline{Q}$  before  $\overline{LE}$  changed

Z: High impedance X: Irrelevant

# **ABSOLUTE** MAXIMUM RATINGS ( $T_a = -40 \sim +85 ^{\circ}C$ , unless otherwise noted)

Symbol	Parameter	Conditions Ratings		Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
Vı	Input voltage		-0.5~V <sub>cc</sub> +0.5	V
Vo	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
	V <sub>I</sub> < 0V	-20		
l <sub>IK</sub>	Input protection diode current	$V_{I} > V_{CC}$	20	mA
		V <sub>0</sub> < 0V	-20	
lok	Output parasitic diode current	Vo > Vcc	20	mA
lo	Output current		±50	mA
Icc	Supply/GND current	V <sub>CC</sub> , GND	±200	mA
Pd	Power dissipation	(Note 2)	500	mW
Tstg	Storage temperature		<del>-65∼+150</del>	°C

Note 2: M74HCT533-1FP:  $T_a = -40 \sim +75 ^{\circ} C$  and  $T_a = 75 \sim 85 ^{\circ} C$  are derated at  $-7 \text{mW}/^{\circ} C$ 

# **RECOMMENDED OPERATING CONDITIONS** $(T_a = -40 \sim +85\%)$

Symbol	D	Parameter			Unit	
	Para	ameter	Min			
Vcc	Supply voltage		4.5		5.5	V
Vı	Input voltage		0		V <sub>CC</sub>	V
Vo	Output voltage		0		V <sub>CC</sub>	V
Topr	Operating temperature		-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input rise time, fall time	$V_{CC} = 4.5V$	0	25		
		$V_{CC} = 5.5V$	0		15	ns/V

### **ELECTRICAL** CHARACTERISTICS ( $V_{cc} = 5V \pm 10\%$ , unless otherwise noted)

				T		Limits			
Symbol	Parameter	Test conditions		25℃			-40~+85°C		Unit
				Min	Тур	Max	Min	Max	
V <sub>IH</sub>	High-level input voltage	$V_0 = 0.1V, V_{CC}$ $ I_0  = 20\mu A$	$V_0 = 0.1V, V_{CC} - 0.1V$ $ I_0  = 20\mu A$				2.0		٧
V <sub>IL</sub>	Low-level input voltage	$V_0 = 0.1V, V_{CO}$ $ I_0  = 20\mu A$	;=0.1V			0.8		0.8	٧
V <sub>OH</sub>	High-level output voltage	$V_I = V_{IH}, \ V_{IL}$	$I_{OH} = -20\mu A$ $I_{OH} = -24mA$ , $V_{CC} = 4.5V$	V <sub>cc</sub> -0.1			V <sub>cc</sub> -0.1		V
V <sub>OL</sub>	Low-level output voltage	$V_{l} = V_{lH}, V_{lL}$	$I_{OL} = 20 \mu A$ $I_{OL} = 24 \text{mA}, \ V_{CC} = 4.5 \text{V}$			0.1		0. 1 0. 53	٧
l <sub>IH</sub>	High-level input current	$V_i = V_{CC}$				0.1		1.0	μА
l <sub>IL</sub>	Low-level input current	$V_1 = GND$				-0.1		-1.0	μА
l <sub>ozh</sub>	Off-state high-level output current	$V_{I} = V_{IH}, \ V_{IL}, \ V_{IL}$	$V_{I} = V_{IH}, V_{IL}, V_{O} = V_{CC}$			0.5		5.0	μΑ
lozL	Off-state low-level output current	$V_I = V_{IH}, \ V_{IL}, \ V_O = GND$				-0.5		<b>-5.0</b>	μА
Icc	Quiescent supply current	$V_I = V_{CC}$ , GND	$I_0 = 0\mu A$			5.0		50.0	μΑ
⊿Icc	Maximum quiescent supply current	$V_1 = 2.4V, 0.4V$	/ (Note 3)			2.7		2.9	mA

Note 3: Only one input is set to this value All others are fixed to  $V_{\text{CC}}$  or GND



# OCTAL 3-STATE INVERTING D-TYPE TRANSPARENT LATCH WITH LSTTL-COMPATIBLE INPUTS

# **SWITCHING CHARACTERISTICS** $(v_{cc} = 5v, \tau_a = 25^{\circ}C)$

Symbol	Parameter	Test conditions		Limits		11
Symbol		rest conditions	Mın	Тур	Max	Unit
t <sub>TLH</sub>	Low-to high-level and high-to low-level output				10	ns
t <sub>THL</sub>	transition time				10	ns
t <sub>PLH</sub>	Low-to high-level and high-to low-level output	0 = 50=5 (N=v=5)			20	ns
t <sub>PHL</sub>	propagation time $(D-\overline{Q})$	$C_L = 50pF \text{ (Note 5)}$			22	ns
t <sub>PLH</sub>	Low-to high-level and high-to low-level output				22	ns
t <sub>PHL</sub>	propagation time $(\overline{LE} - \overline{Q})$				24	ns
t <sub>PLZ</sub>	Low-level and high-level output disable time	C <sub>1</sub> = 5 pF (Note 5)			20	ns
t <sub>PHZ</sub>	$(\overline{OE} - \overline{Q})$	CL = 5 pr (Note 5)			20	ns
t <sub>PZL</sub>	Low-level and high-level output enable time	C <sub>L</sub> = 50pF (Note 5)			22	ns
t <sub>PZH</sub>	$(\overline{OE} - \overline{Q})$	OL — SOPE (NOTE S)			22	ns

# **SWITCHING CHARACTERISTICS** $(V_{cc} = 5V \pm 10\%, T_a = -40 \sim +85^{\circ}C)$

					Limits			
Symbol	Parameter	Test conditions		25℃		-40~+85°C		Unit
			Mın	Тур	Max	Mın	Max	
t <sub>TLH</sub>	Low-to high-level and high-to			5	12		15	ns
t <sub>THL</sub>	low-level output transition time			5	12		15	ns
t <sub>PLH</sub>	Low-to high-level and high-to			10	21		26	ns
t <sub>PHL</sub>	low-level output propagation time $(D-\overline{Q})$	C <sub>L</sub> = 50pF (Note 5)		13	23		29	ns
t <sub>PLH</sub>	Low-to high-level and high-to			12	23		29	ns
t <sub>PHL</sub>	low-level output propagation time $(\overline{LE} - \overline{Q})$			14	25		31	ns
t <sub>PLZ</sub>	Low-level and high-level output disable time			9	23		29	ns
t <sub>PHZ</sub>	$(\overline{OE} - \overline{Q})$			12	23		29	ns
t <sub>PZL</sub>	Low-level and high-level output enable time			13	23		29	ns
t <sub>PZH</sub>	$(\overline{OE} - \overline{Q})$			10	23		29	ns
Cı	Input capacitance				10		10	pF
Со	Off-state output capacitance	$\overline{OE} = V_{CC}$			15		15	pF
C <sub>PD</sub>	Power dissipation capacitance (Note 4)			48. 1				pF

Note 4: C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions (per latch). The power dissipated during operation under no-load condition is calculated using the following formula:

P<sub>D</sub>=C<sub>PD</sub> · V<sub>CC</sub><sup>2</sup> · f<sub>1</sub>+I<sub>CC</sub> · V<sub>CC</sub>


# **TIMING REQUIREMENTS** $(v_{cc} = 5v \pm 10\%, T_a = -40 \sim +85^{\circ}C)$

Symbol	Parameter	Test conditions	25°C			-40~+85°C		Unit
			Mın	Тур	Max	Mın	Max	
tw	Latch-enable pulse width		12	2		15		ns
t <sub>su</sub>	D setup time with respect to LE		10	2		13		ns
th	D hold time with respect to LE		5	-1		6		ns

# M74HCT533-1P/FP


# OCTAL 3-STATE INVERTING D-TYPE TRANSPARENT LATCH WITH LSTTL-COMPATIBLE INPUTS


Note 5: Test Circuit





Parameter	SW
t <sub>TLH</sub> , t <sub>THL</sub>	Open
t <sub>PLH</sub> , t <sub>PHL</sub>	
t <sub>PLZ</sub>	Closed
t <sub>PHZ</sub>	Open
t <sub>PZL</sub>	Closed
t <sub>PZH</sub>	Open

- (1) The pulse generator (PG) has the following characteristics (10% $\sim$ 90%) :  $t_f$ =3ns,  $t_f$ =3ns
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance









# M74HC534-1P/FP

OCTAL 3-STATE INVERTING D-TYPE FLIP-FLOP

# **DESCRIPTION**

The M74HC534-1 is an integrated circuit chip consisting of eight edge-triggered 3-state output D-type flip-flops with common clock input and output-enable input.

### **FEATURES**

- High-fanout 3-state output: (I<sub>OL</sub>=24mA, I<sub>OH</sub>=-24mA)
- High-speed: (Clock frequency) 80MHz typ. (C<sub>L</sub>=50pF, V<sub>CC</sub>=5V)
- Low power dissipation: 25µW/package, max (V<sub>CC</sub>=5V, T<sub>a</sub>=25°C, quiescent state)
- High noise margin: 30% of V<sub>CC</sub>, min (V<sub>CC</sub>=4.5, 6V)
- Capable of driving 60 74LSTTL loads
- Wide operating voltage range : V<sub>CC</sub>=2∼6V
- Wide operating temperature range : Ta=−40~+85°C


#### **APPLICATION**

General purpose, for use in industrial and consumer digital equipment.

### **FUNCTION**

Use of silicon gate technology allows the M74HC534-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS534. The circuit is designed to suppress the increased switching noise that normally occurs at high output currents. The M74HC534-1 consists of eight edge-triggered D-type flip-flops, sharing common clock input CK and output-enable input  $\overline{\text{OE}}$ .


When CK changes from low-level to high-level, the signals just previously data input D is stored in the flip-flop.



When  $\overline{OE}$  is low-level, the signal stored in the flip-flop will be output to  $\overline{Q}$ .

When  $\overline{OE}$  is high-level, all outputs  $\overline{Q}$  will become high impedance state. The contents stored in the flip-flop will not be affecterd even if  $\overline{OE}$  changes.

A version of the M74HC534-1 with the same pin connection and a noninverted output, the M74HC374-1, is also available.



### OCTAL 3-STATE INVERTING D-TYPE FLIP-FLOP

# FUNCTION TABLE (Note 1)

	Inputs					
ŌĒ	CK	D	Output Q			
. L	t	L	Н			
L	Ť	Н	L			
L	L	×	Q٥			
L	Н	х	Q°			
L	ļ	х	Q٥			
Н	X	X	Z			

Note 1:  $\overline{Q}^0$ : Output state  $\overline{Q}$  before  $\overline{CK}$  changed

Z: High impedance
X: Irrelevant

† : Chnage from low-to high-level

↓ : Change from high-to low-level

# **ABSOLUTE MAXIMUM RATINGS** $(T_a = -40 \sim +85 \degree C$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>cc</sub> +0.5	V
Vo	Output voltage		-0.5~V <sub>cc</sub> +0.5	V
	1	V <sub>1</sub> < 0V	-20	^
lік	Input protection diode current	$V_i > V_{CC}$	20	mA
		V <sub>0</sub> < 0V	-20	
ок	Output parasitic diode current	V <sub>o</sub> > V <sub>cc</sub>	20	mA
lo	Output current		±50	mA
Icc	Supply/GND current	V <sub>CC</sub> , GND	±200	mA
Pd	Power dissipation	(Note 2)	500	mW
Tstg	Storage temperature		<del>-65∼+150</del>	င

Note 2: M74HC534-1FP:  $T_a = -40 \sim +75 ^{\circ} C$  and  $T_a = 75 \sim 85 ^{\circ} C$  are derated at  $-7 mW/^{\circ} C$ 

# **RECOMMENDED OPERATING CONDITIONS** $(T_a = -40 \sim +85 \degree C)$

Cumahad	Parameter			Limits				
Symbol	Par	Parameter			Max	Unit		
V <sub>CC</sub>	Supply voltage		2		6	V		
Vı	Input voltage		0		Vcc	V		
Vo	Output voltage		0		V <sub>CC</sub>	V		
Topr	Operating temperature	,	-40		+85	°C		
		$V_{CC} = 2.0V$	0		500			
t <sub>r</sub> , t <sub>f</sub>	Input rise time, fall time	$V_{CC} = 4.5V$	0		50	ns/V		
		$V_{CC} = 6.0V$	0		30			

# **ELECTRICAL CHARACTERISTICS**

		Test conditions		Limits					ĺ	
Symbol	Parameter			25℃			-40~+85°C		Unit	
				V <sub>CC</sub> (V)	Mın	Тур	Max	Mın	Max	
		V = 0.1V V	-0.11	2.0	1.5			1.5		
$V_{IH}$	High-level input voltage	$ V_0 = 0.1V, V_{CC} $ $ I_0  = 20\mu A$	- 0.10	4.5	3.15			3.15		V
	$ I_0  = 20\mu A$		6.0	4.2			4.2			
		$V_{\rm O} = 0.1 V, V_{\rm CO}$	-0.11/	2.0			0.5		0.5	
$V_{IL}$	Low-level input voltage	$ I_0  = 20\mu A$	:U.1 <b>V</b>	4.5			1.35		1.35	V
		1 <sub>0</sub>   = 20μΑ		6.0			1.8		1.8	
			$I_{OH} = -20 \mu A$	2.0	1.9			1.9		
	N = V W		$I_{OH} = -20 \mu A$	4.5	4.4			4.4		v
V <sub>OH</sub>	High-level output voltage	age $V_I = V_{IL}, V_{IH}$	$I_{OH} = -20\mu A$	6.0	5.9			5.9		, v
			$I_{OH} = -24mA$	4.5	3.83			3. 70		
			$I_{OL} = 20 \mu A$	2.0			0.1		0.1	
.,	1 1 1 1 1	\ _ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	$I_{OL} = 20 \mu A$	4.5			0.1		0.1	v
V <sub>OL</sub>	Low-level output voltage	$V_{l} = V_{lH}, V_{lL}$	$I_{OL} = 20 \mu A$	6.0			0.1		0.1	•
			$I_{OL} = 24mA$	4.5			0.44		0.53	
I <sub>IH</sub>	High-level input current	$V_i = 6V$		6.0			0.1		1.0	μA
I <sub>IL</sub>	Low-level input current	$V_i = 0V$		6.0			-0.1		-1.0	μΑ
l <sub>ozh</sub>	Off-state high-level output current	$V_{I} = V_{IH}, V_{IL}, V_{IL}$	$V_0 = V_{CC}$	6.0			0.5		5.0	μА
lozL	Off-state low-level output current	$V_I = V_{IH}, \ V_{IL}, \ V_{IL}$	o = GND	6.0			-0.5		-5.0	μΑ
Icc	Quiescent supply current	$V_I = V_{CC}$ , GND	$I_{O} = 0 \mu A$	6.0			5.0		50.0	μΑ



### OCTAL 3-STATE INVERTING D-TYPE FLIP-FLOP

# **SWITCHING CHARACTERISTICS** $(v_{cc} = 5v, \tau_a = 25^{\circ}C)$

Completed	Parameter	Test conditions	Limits			Unit
Symbol	Parameter	rest conditions	Mın	Тур	Max	Unit
fmax	Maximum repetitive frequency		35			MHz
t <sub>TLH</sub>	Low-to high-level and high-to low-level output transition time				10	ns
t <sub>THL</sub>	Low-to high-lever and high-to low-lever output transition time	$C_L = 50pF \text{ (Note 4)}$			10	ns
t <sub>PLH</sub>	Low-to high-level and high-to low-level output propagation time				20	ns
t <sub>PHL</sub>	$(CK - \overline{Q})$				20	ns
t <sub>PLZ</sub>	Low-level and high-level output disable time	$C_1 = 5 pF \text{ (Note 4)}$			18	ns
t <sub>PHZ</sub>	$(\overline{OE} - \overline{Q})$	C <sub>L</sub> — 5 pr (Note 4)			18	ns
t <sub>PZL</sub>	Low-level and high-level output enable time	$C_1 = 50pF \text{ (Note 4)}$			20	ns
t <sub>PZH</sub>	$(\overline{OE} - \overline{Q})$	OL — SUPF (NOIE 4)			20	ns

# **SWITCHING CHARACTERISTICS** $(v_{cc} = 2\sim6v, T_a = -40\sim+85^{\circ}C)$

						Limits			
Symbol	Parameter	Test conditions			25°C		-40~	+85℃	Unit
			V <sub>cc</sub> (V)	Mın	Тур	Max	Mın	Max	
			2.0	6			5		
fmax	Maximum repetitive frequency		4.5	32			26		MHz
			6.0	38			31		
			2.0		13	60		75	
t <sub>TLH</sub>			4.5		5	12		15	ns
	Low-to high-level and high-to		6.0		4	10		13	
	low-level output transition time		2.0		16	60		75	
t <sub>THL</sub>			4.5		5	12		15	ns
			6.0		4	10		13	
			2.0		35	105		130	
t <sub>PLH</sub>	Low-to high-level and high-to		4.5		12	21		26	ns
		low-level output propagation time	6.0		10	18	i	22	
	$(CK - \overline{Q})$		2.0		34	105		130	
t <sub>PHL</sub>	(CK - Q)	C <sub>L</sub> = 50pF (Note 4)	4.5		13	21		26	ns
			6.0		10	18		22	
			2.0		16	105		130	
t <sub>PLZ</sub>			4.5		8	21		26	ns
	Low-level and high-level	· ·	6.0		7	18		22	
	output disable time (OE — Q)		2.0		17	105		130	
t <sub>PHZ</sub>	(OE - Q)		4.5		10	21		26	ns
			6.0		10	18		22	
			2.0		22	105		130	
t <sub>PZL</sub>			4.5		8	21		26	ns
	Low-level and high-level		6.0		7	18		22	
	output enable time		2.0		27	105		130	
t <sub>PZH</sub>	(OE - Q)		4.5		11	21		26	ns
			6.0		9	18		22	
Cı	Input capacitance					10		10	pF
Со	Off-state output capacitance	$\overline{OE} = V_{CC}$				15		15	pF
C <sub>PD</sub>	Power dissipation capacitance (Note 3)				61.6				pF


Note 3: C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions (per flip-flop). The power dissipated during operation under no-load condition is calculated using the following formula:  $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$ 

# OCTAL 3-STATE INVERTING D-TYPE FLIP-FLOP

TIMING	REQUIREMENTS	$(V_{CC} = 2 \sim 6V,$	$T_a = -40 \sim +85^{\circ}C$
--------	--------------	------------------------	-------------------------------

				Limits					
Symbol	Parameter	Test conditions			25℃		-40~	+85°C	Unit
			V <sub>cc</sub> (V)	Min	Тур	Max	Min	Max	
			2.0	60	10		75		
tw	Clock pulse width		4.5	12	3		15		ns
			6.0	10	2		13		
			2.0	50	2		65		
t <sub>su</sub>	D setup time with respect to CK		4.5	10	1		13		ns
			6.0	9	0		11		
			2.0	25	1		30		
th	D hold time with respect to CK		4.5	5	1		6		ns
}			6.0	5	0		6		

Note 4: Test Circuit




Parameter	sw
t <sub>TLH</sub> , t <sub>THL</sub>	Open
t <sub>PLZ</sub>	Closed
t <sub>PHZ</sub>	Open
t <sub>PZL</sub>	Closed
t <sub>PZH</sub>	Open

- (1) The pulse generator (PG) has the following
- characteristics (10%~90%): t₁=3ns, t₁=3ns

  (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance

# **TIMING DIAGRAM**





# M74HCT534-1P/FP

# OCTAL 3-STATE INVERTING D-TYPE FLIP-FLOP WITH LSTTL-COMPATIBLE INPUTS

### **DESCRIPTION**

The M74HCT534-1 is an integrated circuit chip consisting of eight edge-triggered 3-state output D-type flip-flops with common clock input and output-enable input.

### **FEATURES**

- ●TTL level input V<sub>IL</sub>=0.8V max V<sub>IH</sub>=2.0V min
- High-fanout 3-state output : (I<sub>OL</sub>=24mA, I<sub>OH</sub>=−24mA)
- High-speed: (Clock frequency) 70MHz typ.
   (C<sub>L</sub>=50pF, V<sub>CC</sub>=5V)
- Low power dissipation : 25µW/package, max (V<sub>CC</sub>=5V, T<sub>a</sub>=25℃, quiescent state)
- Capable of driving 60 74LSTTL loads
- Wide operating temperature range: T<sub>a</sub>=−40~+85°C


### **APPLICATION**

General purpose, for use in industrial and consumer digital equipment

### **FUNCTION**

Use of silicon gate technology allows the M74HCT534-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS534. The circuit is designed to suppress the increased switching noise that normally occurs at high output currents. As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. When used as such, no pull-up resistors are required.

The M74HCT534-1 consists of eight edge-triggered D-type flip-flops, sharing common clock input CK and output-enable input  $\overline{\text{OE}}$ .




When CK changes from low-level to high-level, the signals just previously input D is stored in the flip-flop.

When  $\overline{OE}$  is low-level, the signal stored in the flip-flop will be output to  $\overline{Q}$ .

When  $\overline{OE}$  is high-level, all outputs  $\overline{Q}$  will become high impedance state. The contents stored in the flip-flop will not be affecterd even if  $\overline{OE}$  changes.

A version of the M74HCT534-1 with the same pin connection and a non-inverted output, the M74HCT374-1, is also available.



### OCTAL 3-STATE INVERTING D-TYPE FLIP-FLOP WITH LSTTL-COMPATIBLE INPUTS

# FUNCTION TABLE (Note 1)

	Inputs		Output
ŌĒ	СК	D	Q
L	t	L	Н
L	†	Н	L
L	L	×	Q٥
L	Н	×	Q٥
L	1	×	Q٥
Н	X	X	Z

Note 1:  $\overline{Q}^0$ : Output state  $\overline{Q}$  before CK changed

Z : High impedance

X: Irrelevant

↑ : Change from low-to high-level ↓ : Change from high-to low-level

# **ABSOLUTE MAXIMUM RATINGS** $(\tau_a = -40 \sim +85 \, \text{°C}, \text{unless otherwise noted})$

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.5~+7.0	V
Vı	Input voltage		-0.5~V <sub>cc</sub> +0.5	V
Vo	Output voltage		-0.5~V <sub>cc</sub> +0.5	V
	Innut protection deads surrent	v <sub>i</sub> < 0v	-20	
I <sub>IK</sub>	Input protection diode current	$\dot{V}_{\rm I} > V_{\rm CC}$	20	mA
,	0.4	V <sub>0</sub> < 0V	-20	
lok	Output parasitic diode current	V <sub>O</sub> > V <sub>CC</sub>	20	mA
lo	Output current		±50	mA
Icc	Supply/GND current	V <sub>CC</sub> , GND	±200	mA
Pd	Power dissipation	(Note 2)	500	mW
Tstg	Storage temperature		<del>-65∼+150</del>	°C

Note 2: M74HCT534-1FP:  $T_a = -40 \sim +75 ^{\circ} C$  and  $T_a = 75 \sim 85 ^{\circ} C$  are derated at  $-7 \text{mW/}^{\circ} C$ 

# **RECOMMENDED OPERATING CONDITIONS** $(T_a = -40 \sim +85\%, unless otherwise noted)$

Commando ad	Doe			Limits				
Symbol	Par	ameter	Mın	Тур	Max	Unit		
V <sub>CC</sub>	Supply voltage		4.5		5.5	V		
Vı	Input voltage		0		Vcc	٧		
Vo	Output voltage		0		Vcc	V		
Topr	Operating temperature		-40		+85	°C		
	1	$V_{CC} = 4.5V$	0		25	01		
ι <sub>r</sub> , ι <sub>f</sub>	r, tf Input rise time, fall time	$V_{CC} = 5.5V$	0		15	ns/V		

# **ELECTRICAL** CHARACTERISTICS ( $v_{cc} = 5v \pm 10\%$ , unless otherwise noted)

				Limits					
Symbol	Parameter		Test conditions		25℃		-40~	+85°C	Unit
				Min Typ Ma		Max	Mın	Max	
V <sub>IH</sub>	High-level input voltage	$V_{O} = 0.1V, V_{CO}$ $ I_{O}  = 20\mu A$	$V_{O} = 0.1V, V_{CC} - 0.1V$ $ I_{O}  = 20\mu A$				2.0		٧
V <sub>IL</sub>	Low-level input voltage	$V_0 = 0.1V, V_{C}$ $ I_0  = 20\mu A$	$V_0 = 0.1 \text{V}, \ V_{CC} = 0.1 \text{V}$ $V_0 = 20 \mu \text{A}$			0.8		0.8	٧
.,		$V_{I} = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$	V <sub>cc</sub> -0.1			V <sub>cc</sub> -0.1		V
V <sub>OH</sub>	High-level output voltage	VI — VIH, VIL	$I_{OH} = -24 \text{mA}, \ V_{CC} = 4.5 \text{V}$	3. 83			3.70		
.,	I am tamal autom to alterna	$I_{OL} = 20\mu A$			0.1		0.1	v	
VoL	Low-level output voltage	$V_{I} = V_{IH}, V_{IL}$	$I_{OL} = 24 \text{mA}, \ V_{CC} = 4.5 \text{V}$			0.44		0.53	
I <sub>IH</sub>	High-level input current	$V_i = V_{CC}$				0.1		1.0	μA
I <sub>IL</sub>	Low-level input current	$V_1 = GND$				-0.1		-1.0	μA
l <sub>ozh</sub>	Off-state high-level output current	$V_{I} = V_{IH}, \ V_{IL},$	$V_0 = V_{CC}$			0.5		5.0	μА
lozL	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_O = GND$				-0.5		-5.0	μА
Icc	Quiescent supply current	$V_1 = V_{CC}$ , GND, $I_0 = 0 \mu A$				5.0		50.0	μΑ
⊿lcc	Maximum quiescent supply current	$V_1 = 2.4V, 0.4$	V (Note 3)			2.7		2.9	mA

Note 3: Only one input is set to this value. All others are fixed to  $V_{\text{CC}}$  or GND.



# OCTAL 3-STATE INVERTING D-TYPE FLIP-FLOP WITH LSTTL-COMPATIBLE INPUTS

# **SWITCHING CHARACTERISTICS** $(v_{cc} = 5v, \tau_a = 25^{\circ}C)$

Committee of	Parameter	Test conditions		Limits	10 10 22	11
Symbol	Parameter	l est conditions	Mın	Тур	Max	Unit
fmax	Maximum repetitive frequency		35			MHz
t <sub>TLH</sub>	Law to high level and high to law level output transition time				10	ns
t <sub>THL</sub>	Low-to high-level and high-to low-level output transition time	$C_L = 50pF \text{ (Note 5)}$			10	ns
t <sub>PLH</sub>	Low-to high-level and high-to low-level output propagation time				22	ns
t <sub>PHL</sub>	$(CK - \overline{Q})$				24	ns
t <sub>PLZ</sub>	Low-level and high-level output disable time	$C_1 = 5  pF  (Note  5)$			20	ns
t <sub>PHZ</sub>	$(\overline{OE} - \overline{Q})$	C <sub>L</sub> = 5 pF (Note 5)			20	ns
t <sub>PZL</sub>	Low-level and high-level output enable time	$C_1 = 50 pF \text{ (Note 5)}$			22	ns
t <sub>PZH</sub>	$(\overline{OE} - \overline{Q})$	GL Supr (Note 5)			22	ns

# **SWITCHING CHARACTERISTICS** $(v_{cc} = 5V \pm 10\%, T_a = -40 \sim +85^{\circ}C)$


				Limits				
Symbol	Parameter	Test conditions		25℃		-40~+85℃		Unit
			Mın	Тур	Max	Mın	Max	]
fmax	Maximum repetitive frequency		32			26		MHz
t <sub>TLH</sub>	Low-to high-level and high-to			4	12		15	ns
t <sub>THL</sub>	low-level output transition time			4	12		15	ns
t <sub>PLH</sub>	Low-to high-level and high-to			12	23		29	ns
t <sub>PHL</sub>	low-level output propagation time $(CK - \overline{Q})$			13	25		31	ns
t <sub>PLZ</sub>	Low-level and high-level	$C_L = 50pF \text{ (Note 5)}$		10	23		29	ns
t <sub>PHZ</sub>	output disable time $(\overline{OE} - \overline{Q})$			12	23		29	ns
t <sub>PZL</sub>	Low-level and high-level			11	23		29	ns
t <sub>PZH</sub>	output enable time (OE - Q)			10	23		29	ns
Cı	Input capacitance				10		10	pF
Со	Off-state output capacitance	OE = V <sub>CC</sub>			15		15	pF
C <sub>PD</sub>	Power dissipation capacitance (Note 4)			61.2				pF

Note 4: C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions (per flip-flop). The power dissipated during operation under no-load condition is calculated using the following formula:  $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$ 

# TIMING REQUIREMENTS ( $v_{cc} = 5v \pm 10\%$ , $\tau_a = -40 \sim +85^{\circ}C$ )

					Limits			
Symbol	Parameter	Test conditions		25℃		-40~	+85°C ∫	Unit
			Mın	Тур	Max	Mın	Max	
t <sub>w</sub>	Clock pulse width		12	3		15		ns
t <sub>su</sub>	D setup time with respect to CK		10	1		13		ns
th	D hold time with respect to CK		5	1		6		ns

Note 5: Test Circuit





Parameter	SW					
t <sub>TLH</sub> , t <sub>THL</sub>	Open					
t <sub>PLZ</sub>	Closed					
t <sub>PHZ</sub>	Open					
t <sub>PZL</sub>	Closed					
t <sub>PZH</sub>	Open					

- (1) The pulse generator (PG) has the following characteristics (10%~90%) : t\_f=3ns, t\_f=3ns
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance

# OCTAL 3-STATE INVERTING D-TYPE FLIP-FLOP WITH LSTTL-COMPATIBLE INPUTS

### **TIMING DIAGRAM**





# M74HC640-1P/FP

OCTAL 3-STATE INVERTING BUS TRANSCEIVER

### DESCRIPTION

The M74HC640-1 is an integrated circuit chip consisting of eight bus transceivers with inverted outputs.

### **FEATURES**

- High-fanout 3-state output :  $(I_{OL}=24\text{mA}, I_{OH}=-24\text{mA})$
- High-speed: 8ns typ. (C<sub>L</sub>=50pF, V<sub>CC</sub>=5V)
- Low power dissipation: 25μW/package, max (V<sub>CC</sub>=5V, T<sub>a</sub>=25°C, quiescent state)
- High noise margin: 30% of V<sub>CC</sub>, min (V<sub>CC</sub>=4.5, 6V)
- Capable of driving 60 74LSTTL loads
- Wide operating voltage range: V<sub>CC</sub>=2~6V
- Wide operating temperature range:  $T_a = -40 \sim +85^{\circ}$ C

### **APPLICATION**

General purpose, for use in industrial and consumer digital equipment

### **FUNCTION**

Use of silicon gate technology allows the M74HC640-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS640. The circuit is designed to suppress the increased switching noise that normally occurs at high output currents. Two buffers with 3-state inverted outputs have their inputs and outputs connected and can be used as buffers in both directions.

The input/output direction is controlled by direction input

When DIR is high-level, the A data ports are set as input terminals and the B data ports are set as output terminals. When DIR is low-level, the B data ports are set as input terminals and the A data ports are set as output terminals. When output enable input  $\overline{\text{OE}}$  is high-level, A and B both become high impedance state and are separated.

### FUNCTION TABLE (Note 1)


Ing	outs	Data ports				
OE DIR		Α	В			
L	L L		I			
L	Н	ı	ō			
Н	X	Z	Z			


Note 1: I: Input pin

O: Output pin (inverted output)

Z: High impedance state (A and B are separated)

X: Irrelevant





### OCTAL 3-STATE INVERTING BUS TRANSCEIVER

### ABSOLUTE MAXIMUM RATINGS (Ta=-40~+85°C, unless otherise noted)

Symbol	Parameter	Conditions	Ratings	Unit	
V <sub>CC</sub>	Supply voltage		<b>−0.5~+7.0</b>	V	
Vı	Input voltage		-0.5~V <sub>cc</sub> +0.5	V	
Vo	Output voltage		-0.5~V <sub>cc</sub> +0.5	V	
	least sectories de de susset	V <sub>1</sub> < 0V	-20	4	
I <sub>IK</sub> Input protection diode current		$V_l > V_{CC}$	20	mA	
	0.1-1	V <sub>0</sub> < 0V	-20		
lok	Output parasitic diode current	$V_{o} > V_{cc}$	20	mA	
lo	Output current		±50	mA	
Icc	Supply/GND current	V <sub>CC</sub> , GND	±200	mA	
Pd	Power dissipation	(Note 2)	500	mW	
Tstg	Storage temperature		<del>-65∼+150</del>	°C	

Note 2: M74HC640-1FP:  $T_a = -40 \sim +75 ^{\circ} C$  and  $T_a = 75 \sim 85 ^{\circ} C$  are derated at  $-7 mW/^{\circ} C$ 

# **RECOMMENDED OPERATING CONDITIONS** $(T_a = -40 \sim +85 ^{\circ}C)$

Compleal	Parameter			Limits				
Symbol	Par	ameter	Min	Mın Typ Max				
V <sub>CC</sub>	Supply voltage		2		6	V		
Vı	Input voltage	Input voltage			Vcc	V		
Vo	Output voltage	Output voltage			Vcc	V		
Topr	Operating temperature		-40		+85	°C		
		$V_{CC} = 2.0V$	0		500			
t <sub>r</sub> , t <sub>f</sub>	Input rise time, fall time	$V_{CC} = 4.5V$	0		50	ns/V		
		$V_{CC} = 6.0V$	0		30			

# **ELECTRICAL CHARACTERISTICS**

							Limits			
Symbol	Parameter	Test	conditions		25℃			-40~+85℃		Unit
				V <sub>cc</sub> (V)	Mın	Тур	Max	Mın	0.5 1.35 1.8 0.1 0.1 0.1 0.53 1.0 4 -1.0 4	
		$V_0 = 0.1V, V_{00}$	-0.11/	2.0	1.5			1.5		
VIH	V <sub>IH</sub> High-level input voltage	$ V_0 = 0.1V, V_{CO} $ $ I_0  = 20\mu A$	;0.1 <b>v</b>	4.5	3.15			3.15		V
		1101 = 20µA		6.0	4.2			4.2		
		V = 0.1V V	_0.1v	2.0			0.5		0.5	
VIL	V <sub>IL</sub> Low-level input voltage $V_0 = 0.1V, V_{CC} -  I_0  = 20\mu A$	;-0.1 <b>v</b>	4. 5			1.35		1.35	V	
		1101 — 20µA		6.0			1.8		1.8	
			$I_{bH} = -20\mu A$	2.0	1.9			1.9		
1,,	High-level output voltage	$V_i = V_{iL}, V_{iH}$	$I_{OH} = -20\mu A$	4.5	4.4			4.4	ĺ	V
V <sub>OH</sub>	High-level output voltage	VI - VIL, VIH	$I_{OH} = -20\mu A$	6.0	5.9			5.9		_
_			$I_{OH} = -24mA$	4.5	3.83			3. 70		
1			$I_{OL} = 20 \mu A$	2.0			0.1		0.1	
1,,	Low-level output voltage	$V_{i} = V_{iH}, V_{iL}$	$I_{OL} = 20 \mu A$	4.5			0.1		0.1	V
V <sub>OL</sub>	Low-level output voltage	VI - VIH, VIL	$I_{OL} = 20 \mu A$	6.0			0.1		0.1	V
			$I_{OL} = 24mA$	4.5			0.44		0.53	
I <sub>IH</sub>	High-level input current	$V_I = 6V$		6.0			0.1		1.0	μΑ
I <sub>IL</sub>	Low-level input current	$V_1 = 0V$		6.0			-0.1		-1.0	μΑ
lozh	Off-state high-level output current	$V_i = V_{iH}, \ V_{iL}, \ V_{iL}$	$V_{\rm O} = V_{\rm CC}$	6.0			0.5		5.0	μΑ
lozL	Off-state low-level output current	$V_I = V_{IH}, V_{IL}, V_{IL}$	o = GND	6.0			-0.5		<b>-5.</b> 0	μΑ
Icc	Static supply current	$V_{I} = V_{CC}$ , GND	$I_{O} = 0\mu A$	6.0			5.0		50.0	μΑ

### OCTAL 3-STATE INVERTING BUS TRANSCEIVER

# **SWITCHING CHARACTERISTICS** $(v_{cc} = 5v, \tau_a = 25^{\circ}C)$


Cumbal	Parameter	Test conditions		Limits		Unit
Symbol	Parameter	rest conditions	Mın	Тур	Max	Unit
t <sub>TLH</sub>	Low-to high-level and high-to low-level output transition time				10	ns
t <sub>THL</sub>	Low-to high-lever and high-to low-lever output transition time	$C_1 = 50 pF \text{ (Note 4)}$			10	ns
t <sub>PLH</sub>	Low-to high-level and high-to low-level output propagation time	CL = SUPP (Note 4)			15	ns
t <sub>PHL</sub>	(A-B, B-A)				15	ns
t <sub>PLZ</sub>	Low-level and high-level output disable time	$C_L = 5  pF  (Note  4)$			25	ns
t <sub>PHZ</sub>	$(\overline{OE} - A, B)$	CL = 5 pr (Note 4)			25	ns
t <sub>PZL</sub>	Low-level and high-level output enable time	$C_1 = 50pF \text{ (Note 4)}$			27	ns
t <sub>PZH</sub>	(OE - A, B)	OL — John (Note 4)			27	ns

# **SWITCHING CHARACTERISTICS** $(v_{cc} = 2\sim6v, \tau_a = -40\sim+85^{\circ}C)$

	1		Limits						
Symbol	Parameter	Test conditions			25℃		-40~	+85°C	Unit
			V <sub>cc</sub> (V)	Mın	Тур	Max	Mın	Max	
			2.0		14	60		75	
$t_{TLH}$			4.5		5	12		15	ns
	Low-to high-level and high-to		6.0		4	10		13	
	low-level output transition time		2.0		21	60		75	
$t_{THL}$			4.5		5	12	ĺ	15	ns
			6.0		4	10		13	
			2.0		24	80		100	
t <sub>PLH</sub>	Low-to high-level and high-to		4.5		8	16		20	ns
	low-level output propagation time		6.0	ļ	7	14		17	
	(A-B, B-A)		2.0		23	80		100	
t <sub>PHL</sub>	(A-B, B-A)		4.5		9	16		20	ns
		$C_1 = 50 pF \text{ (Note 4)}$	6.0		7	14		17	
		CL — Supr (Note 4)	2.0		20	140		175	
t <sub>PLZ</sub>	Low-level and high-level		4.5		9	28		35	ns
	output disable time		6.0		8	24	Ì	30	
	(OE – A, B)		2.0		23	140		175	
t <sub>PHZ</sub>	(OE - A, B)		4.5		12	28		35	ns
			6.0		11	24		30	
			2.0		33	140		175	
$t_{PZL}$	Low-level and high-level		4.5	!	12	28		35	ns
	· ·		6.0		10	24		30	
	output enable time		2.0		33	140		175	
$t_{PZH}$	(OE - A, B)		4.5		12	28		35	ns
			6.0		10	24		30	
Cı	Input capacitance					10		10	pF
Со	Off-state output capacitance	ŌE = V <sub>CC</sub>				15		15	рF
C <sub>PD</sub>	Power dissipation capacitance (Note 3)				52.7				pF

Note 3: C<sub>PD</sub> is the equivalent internal capacitance of the IC calculated from operation supply current under no-load conditions (per transceiver). The power dissipated during operation under no-load condition is calculated using the following formula:  $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$ 

Note 4: Test Circuit



Parameter	SW				
t <sub>TLH</sub> , t <sub>THL</sub>	Open				
t <sub>PLZ</sub>	Closed				
t <sub>PHZ</sub>	Open				
t <sub>PZL</sub>	Closed				
t <sub>PZH</sub>	Open				


<sup>(1)</sup> The pulse generator (PG) has the following characteristics (10%~90%) :  $t_f$ =3ns,  $t_f$ =3ns


<sup>(2)</sup> The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance



# OCTAL 3-STATE INVERTING BUS TRANSCEIVER

# TIMING DIAGRAM





# M74HCT640-1P/FP

# OCTAL 3-STATE INVERTING BUS TRANSCEIVER WITH LSTTL-COMPATIBLE INPUTS

### **DESCRIPTION**

The M74HCT640-1 is an integrated circuit chip consisting of eight bus transceivers with inverted outputs.

### **FEATURES**

- TTL level input V<sub>IL</sub>=0 8V max V<sub>IH</sub>=2.0V min
- ♦ High-fanout 3-state output: (I<sub>OL</sub>=24mA, I<sub>OH</sub>=-24mA)
- High-speed: 10ns typ.  $(C_L=50pF, V_{CC}=5V)$
- Low power dissipation: 25μW/package, max (V<sub>CC</sub>=5V, T<sub>a</sub>=25°C, quiescent state)
- Capable of driving 60 74LSTTL loads
- Wide operating temperature range: T<sub>a</sub>=−40~+85°C

### APPLICATION

General purpose, for use in industrial and consumer digital equipment

### **FUNCTION**

Use of silicon gate technology allows the M74HCT640-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS640. The circuit is designed to suppress the increased switching noise that normally occurs at high output currents. As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS Used as such, no pull-up resistors are required.

Two buffers with 3-state inverted outputs have their inputs and outputs connected and can be used as buffers in both directions

The input/output direction is controlled by direction input DIR

When DIR is high-level, the A data ports are set as input terminals and the B data ports are set as output terminals. When DIR is low-level, the B data ports are set as input terminals and the A data ports are set as output terminals. When output enable input  $\overline{\text{OE}}$  is high-level, A and B both become high impedance state and are separated.

### FUNCTION TABLE (Note 1)


In	Inputs		ports	
OE	DIR	Α	В	
L	L	ō	1	
L	Н	1	Ō	
Н	X	Z	Z	


Note 1: \_I: Input pin

O: Output pin (inverted output)

Z: High impedance state (A and B are separated)

X: Irrelevant





# OCTAL 3-STATE INVERTING BUS TRANSCEIVER WITH LSTTL-COMPATIBLE INPUTS

# **ABSOLUTE MAXIMUM RATINGS** $(T_a = -40 \sim +85 \degree C$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit	
Vcc	Supply voltage		-0.5~+7.0	V	
V <sub>1</sub>	Input voltage	1	-0.5~V <sub>cc</sub> +0.5	V	
Vo	Output voltage		-0.5~V <sub>cc</sub> +0.5	V	
	langut protection divide courses	V <sub>1</sub> < 0V	-20	mA	
l <sub>IK</sub>	Input protection diode current	V <sub>I</sub> > V <sub>CC</sub>	20		
	Outside design to the design of the design o	V <sub>0</sub> < 0V	-20		
lok	Output parasitic diode current	$V_{o} > V_{cc}$	20	mA	
lo	Output current		±50 ,	mA	
Icc	Supply/GND current	V <sub>CC</sub> , GND	±200	mA	
Pd	Power dissipation	(Note 2)	500	mW	
Tstg	Storage temperature		-65∼+150	°C	

Note 2: M74HCT640-1FP: Ta=-40~+75°C and Ta=75~85°C are derated at  $-7mW/^{\circ}C$ 

# **RECOMMENDED** OPERATING CONDITIONS ( $\tau_a = -40 \sim +85^{\circ}C$ , unless otherwise noted)

0	D	Parameter		Limits			
Symbol	Parameter		Min	Тур	Max	Unit	
V <sub>CC</sub>	Supply voltage		4.5		5.5	V	
Vı	Input voltage		0		Vcc	٧	
Vo	Output voltage		0		V <sub>CC</sub>	V	
Topr	Operating temperature		-40		+85	°C	
		V <sub>CC</sub> = 4.5V	0		25		
t <sub>r</sub> , t <sub>f</sub> Inp	Input rise time, fall time	$V_{CC} = 5.5V$	0		15	ns/V	

# **ELECTRICAL CHARACTERISTICS** (V<sub>CC</sub>=5V±10%, unless otherwise noted)

		J		T		Limits			
Symbol	Symbol Parameter		Test conditions		25℃			+85℃	Unit
				Min	Тур	Max	Mın	Max	
.,	High level input veltage	$V_{\rm O} = 0.1 V, \ V_{\rm CO}$	; - 0.1V	2.0			2.0		V
ViH	High-level input voltage	$ I_0  = 20 \mu A$		2.0			2.0		V
	I am land mant values	$V_0 = 0.1V, V_{CO}$	$y = 0.1V, V_{CC} - 0.1V$			0,8		0.8	V
VIL	Low-level input voltage	$ I_0  = 20 \mu A$				0.0		0.0	, v
V	High level output veltage	V = V V	$I_{OH} = -20\mu A$	V <sub>CC</sub> -0.1			V <sub>cc</sub> -0.1		V
V <sub>OH</sub>	High-level output voltage	$V_i = V_{IH}, V_{IL}$	$I_{OH} = -24 \text{mA}, \ V_{CC} = 4.5 \text{V}$	3. 83			3.70		
	Low-level output voltage	$V_{I} = V_{IH}, V_{IL}$	$I_{OL} = 20 \mu A$			0.1		0.1	V
V <sub>OL</sub>	Low-level output voltage	VI - VIH, VIL	$I_{OL} = 24 \text{mA}, \ V_{CC} = 4.5 \text{V}$			0.44		0.53	
I <sub>IH</sub>	High-level input current	$V_I = V_{CC}$				0. 1		1.0	μA
I <sub>IL</sub>	Low-level input current	$V_1 = GND$				-0.1		-1.0	μА
l <sub>ozh</sub>	Off-state high-level output current	$V_{I} = V_{IH}, V_{IL}, V_{IL}$	$V_0 = V_{CC}$			0.5		5.0	μA
lozL	Off-state low-level output current	$V_i = V_{iH}, \ V_{iL}, \ V_{iL}$	/o = GND			-0.5		<b>-5.</b> 0	μA
Icc	Static supply current	$V_{I} = V_{CC}$ , GND	$I_0 = 0 \mu A$			5.0		50.0	μΑ
⊿lcc	Maximum static supply current	$V_1 = 2.4V, 0.4V$	/ (Note 3)			2.7		2.9	mA

Note 3: Only one input is set at this value. All other inputs are fixed at  $V_{\text{CC}}$  or GND

# **SWITCHING CHARACTERISTICS** $(v_{cc} = 5v, \tau_a = 25^{\circ}C)$

Symbol	Parameter	Test conditions	Limits			Unit
Symbol	Parameter	l est conditions	Mın	Тур	Max	Unit
t <sub>TLH</sub>	Low-to high-level and high-to low-level output transition time				10	ns
t <sub>THL</sub>	Low-to mign-level and mign-to low-level output transmon time	C <sub>L</sub> = 50pF (Note 5)			10	ns
t <sub>PLH</sub>	Low-to high-level and high-to low-level output propagation time				17	ns
t <sub>PHL</sub>	(A - B, B - A)				19	ns
t <sub>PLZ</sub>	Low-level and high-level output disable time	C = 5 pE (Note 5)			27	ns
t <sub>PHZ</sub>	(OE - A, B)	$C_L = 5  pF  (Note  5)$			27	ns
t <sub>PZL</sub>	Low-level and high-level output enable time	$C_1 = 50 pF \text{ (Note 5)}$			29	ns
t <sub>PZH</sub>	(OE - A, B)	OL — John (Note 3)			29	ns




# OCTAL 3-STATE INVERTING BUS TRANSCEIVER WITH LSTTL-COMPATIBLE INPUTS

# **SWITCHING CHARACTERISTICS** $(v_{cc} = 5v \pm 10\%, \tau_a = -40 \sim +85 \degree c)$

					Limits			
Symbol	Parameter	Test conditions	25℃			-40~+85°C		Unit
		Test conditions	Max					
t <sub>TLH</sub>	Low-to high-level and high-to			5	12		15	ns
t <sub>THL</sub>	low-level output transition time			5	12		15	ns
t <sub>PLH</sub>	Low-to high-level and high-to			8	18		23	ns
t <sub>PHL</sub>	low-level output propagation time (A - B, B - A)			11	20		25	ns
t <sub>PLZ</sub>	Low-level and high-level output disable time	$C_{L} = 50 pF \text{ (Note 5)}$		10	30		38	ns
t <sub>PHZ</sub>	(OE — A, B)			13	30		38	ns
t <sub>PZL</sub>	Low-level and high-level			17	30		38	ns
t <sub>PZH</sub>	output enable time (OE - A, B)			12	30		38	ns
Cı	Input capacitance				10		10	рF
Со	Off-state output capacitance	OE = V <sub>CC</sub>			15		15	pF
C <sub>PD</sub>	Power dissipation capacitance (Note 4)			52.0				pF

Note 4: C<sub>PD</sub> is the equivalent internal capacitance of the IC calculated from operation supply current under no-load conditions (per transceiver). The power dissipated during operation under no-load condition is calculated using the following formula:  $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$ 


Note 4: Test Circuit



Parameter	SW
t <sub>TLH</sub> , t <sub>THL</sub>	Open
t <sub>PLZ</sub>	Closed
t <sub>PHZ</sub>	Open
t <sub>PZL</sub>	Closed
t <sub>PZH</sub>	Open

- (1) The pulse generator (PG) has the following characteristics ( $10\% \sim 90\%$ ):  $t_r=3$ ns,  $t_f=3$ ns
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance

### **TIMING DIAGRAM**



# M74HC643-1P/FP

### OCTAL 3-STATE INVERTING AND NONINVERTING BUS TRANSCEIVER

### DESCRIPTION

The M74HC643-1 is an integrated circuit chip consisting of eight bus transceivers with inverted and noninverted outputs.

### **FEATURES**

- High-fanout 3-state output : (I<sub>OL</sub>=24mA, I<sub>OH</sub>=−24mA)
- High-speed: 8ns typ. (C<sub>L</sub>=50pF, V<sub>CC</sub>=5V)
- Low power dissipation :  $25\mu W/package$ , max
- (V<sub>CC</sub>=5V, T<sub>a</sub>=25°C, quiescent state)

   High noise margin: 30% of V<sub>CC</sub>, min (V<sub>CC</sub>=4.5, 6V)
- Capable of driving 60 74LSTTL loads
- Wide operating voltage range : V<sub>CC</sub>=2∼6V
- Wide operating temperature range : T<sub>a</sub>=−40~+85°C

### **APPLICATION**

General purpose, for use in industrial and consumer digital equipment

### **FUNCTION**

Use of silicon gate technology allows the M74HC643-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS643. The circuit is designed to suppress the increased switching noise that normally occurs at high output currents. Two buffers with 3-state inverted and noninverted outputs have their inputs and outputs mutually connected and can be used as buffers in both directions.

The input/output direction is controlled by direction input DIR


When DIR is high-level, the A data ports are set as input terminals and the B data ports are set as output terminals. When DIR is low-level, the B data ports are set as input terminals and the A data ports are set as output terminals. When output enable input  $\overline{\text{OE}}$  is high-level, A and B both become high impedance state and are separated.


### FUNCTION TABLE (Note 1)

Inp	outs	Data	ports
ŌE	DIR	Α	В
L	L	0	I
L	Н	ı	ō
Н	Х	Z	Z

Note 1: I: Input pin

- O: Output pin (noninverted output)
- O: Output pin (inverted output)
- Z: High impedance state (A and B are separated)
- X : Irrelevant





### OCTAL 3-STATE INVERTING AND NONINVERTING BUS TRANSCEIVER

# $\textbf{ABSOLUTE} \quad \textbf{MAXIMUM} \quad \textbf{RATINGS} \ (\textbf{T}_a = -40 \sim +85 \, \text{\^{C}}, \text{unless otherwise noted})$

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>cc</sub>	Supply voltage		-0.5~+7.0	V
Vı	Input voltage		-0.5~V <sub>cc</sub> +0.5	V
Vo	Output voltage		-0.5~V <sub>cc</sub> +0.5	V
		V <sub>1</sub> < 0V	-20	
lıк	Input protection diode current	$V_1 > V_{CC}$	20	mA
		V <sub>0</sub> < 0V	-20	
ок	Output parasitic diode current	Vo > Vcc	20	mA
lo	Output current		±50	mA
Icc	Supply/GND current	V <sub>CC</sub> , GND	±200	mA
Pd	Power dissipation	(Note 2)	500	mW
Tstg	Storage temperature		<del>-65∼+150</del>	°C

Note 2: M74HC643-1FP:  $T_a=-40\sim+75^{\circ}$ C and  $T_a=75\sim85^{\circ}$ C are derated at -7mW/°C

# **RECOMMENDED OPERATING CONDITIONS** $(\tau_a = -40 \sim +85^{\circ}C)$

Cumahaal	Doe	Parameter		Limits				
Symbol	Par	Mın	Тур	Max	Unit			
V <sub>CC</sub>	Supply voltage		2		6	٧		
Vı	Input voltage		0		Vcc	٧		
Vo	Output voltage	Output voltage			Vcc	٧		
Topr	Operating temperature		-40		+85	°C		
		$V_{CC} = 2.0V$	0		500			
t <sub>r</sub> , t <sub>f</sub>	Input rise time, fall time	$V_{CC} = 4.5V$	0		50	ns/V		
		$V_{CC} = 6.0V$	0		30			

# **ELECTRICAL CHARACTERISTICS**

					Limits					Unit
Symbol	Parameter	Parameter Test conditions $V_{CC}(V)$		25℃			-40~+85℃			
				V <sub>CC</sub> (V)	Mın	Тур	Max	Mın	Max	
		V = 0.1V V	0.11/	2.0	1.5			1.5		1
$V_{IH}$	High-level input voltage	$ V_0 - 0.1V, V_{CO} $ $ I_0  = 20\mu A$	$_{\rm O} = 0.1 \text{V}, \text{ V}_{\rm CC} = 0.1 \text{V}$		3.15			3.15		٧
		1101 — 20µA		6.0	4.2			4. 2		
		V. = 0.1V. V	= 0.1V, V <sub>CC</sub> -0.1V				0.5		0.5	
$V_{IL}$	Low-level input voltage	$ V_0 - 0.1V, V_{CO} $ $ I_0  = 20\mu A$	0.10	4.5			1.35	ĺ	1.35	٧
		1101 20μΑ		6.0			1.8	ļ	1.8	
	/ <sub>OH</sub> High-level output voltage		$I_{OH} = -20\mu A$	2.0	1.9			1.9		
v		$V_{i} = V_{iL}, V_{iH}$	$I_{OH} = -20\mu A$	4.5	4. 4			4. 4		V
<b>∨</b> он		but voltage	$I_{OH} = -20\mu A$	6.0	5.9			5.9		•
			$I_{OH} = -24mA$	4.5	3.83			3.70		
			$I_{OL} = 20 \mu A$	2.0			0.1		0.1	
VoL	Low-level output voltage	$V_{l} = V_{lH}, V_{lL}$	$I_{OL} = 20 \mu A$	4.5			0.1		0.1	V
VOL	Low-level output voltage	VI — VIH, VIL	$I_{OL} = 20 \mu A$	6.0			0.1		0.1	•
			$I_{OL} = 24mA$	4.5	,		0.44		0.53	
I <sub>IH</sub>	High-level input current	$V_I = 6V$		6.0			0.1		1.0	μA
I <sub>IL</sub>	Low-level input current	$V_i = 0V$		6.0			-0.1		-1.0	μA
lozh	Off-state high-level output current	$V_{i} = V_{iH}, \ V_{iL}, \ V_{iL}$	$v_0 = v_{CC}$	6.0			0.5		5.0	μA
lozL	Off-state low-level output current	$V_{I} = V_{IH}, \ V_{IL}, \ V_{IL}$	$V_i = V_{iH}, V_{iL}, V_0 = GND$				-0.5		-5.0	μA
Icc	Static supply current	$V_{I} = V_{CC}$ , GND	$I_0 = 0 \mu A$	6.0			.5. 0		50.0	μΑ

### OCTAL 3-STATE INVERTING AND NONINVERTING BUS TRANSCEIVER

# **SWITCHING CHARACTERISTICS** $(V_{cc} = 5V, T_a = 25\%)$

Cb.al	Davamatas	Test conditions	Limits			Unit
Symbol	Parameter	Test conditions	Mın	Тур	Max	Unit
t <sub>TLH</sub>	Low-to high-level and high-to low-level output transition time				10	ns
t <sub>THL</sub>	Low-to high-level and high-to low-level output transition time	$C_1 = 50 \text{pF} \text{ (Note 4)}$			10	ns
t <sub>PLH</sub>	Low-to high-level and high-to low-level output propagation time	C <sub>L</sub> = 50pr (Note 4)			16	ns
t <sub>PHL</sub>	(A - B, B - A)				16	ns
t <sub>PLZ</sub>	Low-level and high-level output disable time	$C_1 = 5 pF \text{ (Note 4)}$			25	ns
t <sub>PHZ</sub>	( <del>OE</del> – A, B)	C <sub>L</sub> = 5 pr (Note 4)			25	ns
t <sub>PZL</sub>	Low-level and high-level output enable time	$C_1 = 50 pF \text{ (Note 4)}$			27	ns
t <sub>PZH</sub>	( <del>OE</del> – A, B)	GL — SUPF (NOTE 4)			27	ns


# **SWITCHING CHARACTERISTICS** $(V_{cc} = 2\sim6V, T_a = -40\sim+85^{\circ}C)$

					Limits				
Symbol	Parameter	Test conditions			25℃		<b>−40</b> ~	+85°C	Unit
			V <sub>cc</sub> (V)	Mın	Тур	Max	Min	Max	
			2.0		17	60		75	
$t_{TLH}$			4.5		6	12		15	ns
	Low-to high-level and high-to		6.0		4	10		13	
	low-level output transition time		2.0		24	60		75	
t <sub>THL</sub>			4.5		6	12		15	ns
			6.0		4	10		13	
			2.0		26	85		105	
t <sub>PLH</sub>	Law to high lovel and high to		4.5		9	17		21	ns
	Low-to high-level and high-to		6.0		7	14		18	
	low-level output propagation time (A-B, B-A)		2.0		25	85		105	
t <sub>PHL</sub>	(A B, B A)		4.5	' '	9	17		21	ns
		$C_L = 50 pF \text{ (Note 4)}$	6.0		7	14		18	
		CL — SUPP (Note 4)	2.0		21	140		175	
t <sub>PLZ</sub>	Low-level andhigh-level		4.5		9	28		35	ns
	<u>.</u>		6.0		8	24		30	
	output disable time		2.0		24	140		175	
t <sub>PHZ</sub>	(OE - A, B)		4.5		12	28		35	ns
			6.0		10	24		30	
			2.0		35	140		175	
t <sub>PZL</sub>	1		4.5		12	28		35	ns
	Low-level and high-level		6.0		9	24		30	
	output enable time		2.0		36	140		175	
t <sub>PZH</sub>	(UE - A, B)		4.5		13	28		35	ns
			6.0		10	24		30	
Cı	Input capacitance					10		10	pF
Со	Off-state output capacitance	$\overline{\text{OE}} = V_{\text{CC}}$				15		15	рF
C <sub>PD</sub>	Power dissipation capacitance (Note 3)				53.5				рF

Note 3: C<sub>PD</sub> is the equivalent internal capacitance of the IC calculated from operation supply current under no-load conditions (per transceiver) The power dissipated during operation under no-load condition is calculated using the following formula:

P<sub>D</sub>=C<sub>PD</sub> · V<sub>CC</sub><sup>2</sup> · f<sub>1</sub>+I<sub>CC</sub> · V<sub>CC</sub>

Note 4: Test Circuit





Parameter	SW
t <sub>TLH</sub> , t <sub>THL</sub>	Open
t <sub>PLZ</sub>	Closed
t <sub>PHZ</sub>	Open
t <sub>PZL</sub>	Closed
t <sub>PZH</sub>	Open


- (1) The pulse generator (PG) has the following characteristics (10%~90%): t<sub>r</sub>=3ns, t<sub>f</sub>=3ns
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance.



### OCTAL 3-STATE INVERTING AND NONINVERTING BUS TRANSCEIVER







# M74HCT643-1P/FP

OCTAL 3-STATE INVERTING AND NONINVERTING BUS TRANSCEIVER
WITH LSTTL-COMPATIBLE INPUTS

### DESCRIPTION

The M74HCT643-1 is an integrated circuit chip consisting of eight bus transceivers with inverted and noninverted outputs.

### **FEATURES**

- TTL level input V<sub>IL</sub>=0.8V max V<sub>IH</sub>=2.0V min
- High-fanout 3-state output : (I<sub>OL</sub>=24mA, I<sub>OH</sub>=−24mA)
- High-speed : 10ns typ. (C<sub>L</sub>=50pF, V<sub>CC</sub>=5V)
- Low power dissipation: 25μW/package, max (V<sub>CC</sub>=5V, T<sub>a</sub>=25℃, quiescent state)
- Capable of driving 60 74LSTTL loads
- Wide operating temperature range : T<sub>a</sub>=−40~+85°C

### **APPLICATION**

General purpose, for use in industrial and consumer digital equipment

### **FUNCTION**

Use of silicon gate technology allows the M74HCT643-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS643. The circuit is designed to suppress the increased switching noise that normally occurs at high output currents. As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. Used as such, no pull-up resistors are required.

Two buffers with 3-state inverted and noninverted outputs have their inputs and outputs connected and can be used as buffers in both directions.

The input/output direction is controlled by direction input DIR.

When DIR is high-level, the A data ports are set as input terminals and the B data ports are set as output terminals. When DIR is low-level, the B are set as input terminals and the A are set as output terminals. When output enable input  $\overline{\text{OE}}$  is high-level, A and B both become high impedance state and are separated.

# FUNCTION TABLE (Note 1)

Inp	outs	Data ports			
ŌĒ	DIR	Α	В		
L	L	0	1		
L	Н	1	ō		
Н	×	Z	Z		


Note 1: I: Input pin


O: Output pin (nonverted output)

O: Output pin (inverted output)

Z: High impedance state (A and B are separated)

X: Irrelevant







# OCTAL 3-STATE INVERTING AND NONINVERTING BUS TRANSCEIVER WITH LSTTL-COMPATIBLE INPUTS

# **ABSOLUTE** MAXIMUM RATINGS ( $\tau_a = -40 \sim +85 ^{\circ}C$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
Vı	Input voltage		-0.5~V <sub>cc</sub> +0.5	٧
Vo	Output voltage		-0.5~V <sub>cc</sub> +0.5	V
		V <sub>1</sub> < 0V	-20	^
IIK	Input protection diode current	$V_{l} > V_{CC}$	20	mA
		V <sub>0</sub> < 0V	-20	
lok	Output parasitic diode current	Vo > Vcc	20	mA
lo	Output current		±50	mA
Icc	Supply/GND current	V <sub>CC</sub> , GND	±200	mA
Pd	Power dissipation	(Note 2)	500	mW
Tstg	Storage temperature		−65 <b>~</b> +150	°C

Note 2: M74HCT643-1FP:  $T_a = -40 \sim +75 ^{\circ}\text{C}$  and  $T_a = 75 \sim 85 ^{\circ}\text{C}$  are derated at  $-7 \text{mW}/^{\circ}\text{C}$ 

### **RECOMMENDED** OPERATING CONDITIONS ( $\tau_a = -40 \sim +85$ °C, unless otherwise noted)

Symbol	Parameter					
			Mın	Тур	Max	Unit
V <sub>CC</sub>	Supply voltage		4.5		5.5	V
Vı	Input voltage		0		V <sub>CC</sub>	V
Vo	Output voltage		0		Vcc	V
Topr	Operating temperature		-40		+85	℃
	Input rise time, fall time	$V_{CC} = 4.5V$	0		25	
t <sub>r</sub> , t <sub>f</sub>		$V_{CC} = 5.5V$	0		15	ns/V

### **ELECTRICAL** CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)

				Limits						
Symbol Parameter		Test conditions		25°C			-40~+85°C		Unit	
				Mın	Тур	Max	Min	Max		
VIH	High-level input voltage	$V_0 = 0.1V, V_{CO}$	c - 0.1V	2.0			2. 0		V	
- III	Thigh level input tokage	$ I_0  = 20 \mu A$		2.0	***					
VIL	Low-level input voltage	$V_0 = 0.1V$ , $V_{CC} - 0.1V$ $ I_0  = 20\mu A$				0.8		0.8	v	
	V <sub>OH</sub> High-level output voltage V <sub>I</sub> =			$I_{OH} = -20\mu A$	V <sub>cc</sub> -0.1			V <sub>cc</sub> -0.1		V
V <sub>OH</sub>		$V_1 = V_{IH}, V_{IL}$	$I_{OH} = -24 \text{mA}, \ V_{CC} = 4.5 \text{V}$	3.83			3. 70		"	
	Law law law law law law law law law law l	V - V V	$I_{OL} = 20\mu A$			0.1		0.1	V	
V <sub>OL</sub>	Low-level output voltage	$V_I = V_{IH}, V_{IL}$ $I_{OL} = 2$	$I_{OL} = 24mA, V_{CC} = 4.5V$			0.44		0.53		
l <sub>IH</sub>	High-level input current	$V_i = V_{CC}$				0.1		1.0	μА	
I <sub>1L</sub>	Low-level input current	$V_I = GND$				-0.1		-1.0	μА	
lozh	Off-state high-level output current	$V_i = V_{iH}, \ V_{iL}, \ V_{iL}$	$V_0 = V_{CC}$			0.5		5.0	μА	
lozL	Off-state low-level output current	$V_I = V_{IH}, \ V_{IL}, \ V_O = GND$				-0.5		-5.0	μА	
Icc	Static supply current	$V_{I} = V_{CC}$ , GND	$V_1 = V_{CC}$ , GND, $I_0 = 0\mu A$			5.0		50.0	μА	
⊿I <sub>CC</sub>	Maximum static supply current	$V_1 = 2.4V, 0.4V$	/ (Note 3)			2.7		2.9	mA	

Note 3: Only one input is set at this value. All other inputs are fixed at  $V_{\text{CC}}$  or GND

# **SWITCHING CHARACTERISTICS** $(v_{cc} = 5v, \tau_a = 25^{\circ}C)$

Symbol	Parameter	Test conditions		Unit		
Symbol	Parameter	rest conditions	Mın	Тур	Max	Unit
t <sub>TLH</sub>	Law to high lovel and high to low lovel outsid transition has				10	ns
t <sub>THL</sub>	Low-to high-level and high-to low-level output transition time	$C_1 = 50pF \text{ (Note 5)}$			10	ns
t <sub>PLH</sub>	Low-to high-level and high-to low-level output propagation time	CL = 50pr (Note 5)			18	ns
t <sub>PHL</sub>	(A - B, B - A)				20	ns
t <sub>PLZ</sub>	Low-level and high-level output disable time	$C_L = 5  pF  (Note  5)$			27	ns
t <sub>PHZ</sub>	( <del>OE</del> – A, B)	CL = 5 pr (Note 5)			27	ns
t <sub>PZL</sub>	Low-level and high-level output enable time	$C_1 = 50pF \text{ (Note 5)}$			29	ns
t <sub>PZH</sub>	(OE - A, B)	GL — 50PF (Note 5)			29	ns

# M74HCT643-1P/FP

### OCTAL 3-STATE INVERTING AND NONINVERTING BUS TRANSCEIVER WITH LSTTL-COMPATIBLE INPUTS

# **SWITCHING CHARACTERISTICS** $(V_{cc} = 5V \pm 10\%, T_a = -40 \sim +85^{\circ}C)$


			Limits					
Symbol	Parameter	Test conditions		25℃		-40~+85℃		Unit
			Mın	Тур	Max	Min	Max	
t <sub>TLH</sub>	Low-to high-level and high-to			5	12		15	ns
t <sub>THL</sub>	low-level output transition time			5	12		15	ns
t <sub>PLH</sub>	Low-to high-level and high-to	C <sub>L</sub> = 50pF (Note 5)		10	19		24	ns
t <sub>PHL</sub>	low-level output propagation time (A — B, B — A)			12	21		26	ns
t <sub>PLZ</sub>	Low-level and high-level			10	30		38	ns
t <sub>PHZ</sub>	output disable time (OE - A, B)			14	30		38	ns
t <sub>PZL</sub>	Low-level and high-level			17	30		38	ns
t <sub>PZH</sub>	output enable time (OE — A, B)			13	30		38	ns
Cı	Input capacitance				10		10	pF
Co	Off-state output capacitance	OE = V <sub>CC</sub>			15		15	pF
C <sub>PD</sub>	Power dissipation capacitance (Note 4)			55. 9				pF

Note 4: CPD is the equivalent internal capacitance of the IC calculated from operation supply current under no-load conditions (per transceiver). The power dissipated during operation under no-load condition is calculated using the following formula:  $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$ 

3. 0V

Note 5: Test Circuit


TIMING DIAGRAM



A —	1.3V	- 0 <b>v</b>
<b>—</b> В	90% t <sub>PhL</sub> 90% 1.3V	<b>-</b> V <sub>ОН</sub>
	10% 10% t <sub>TLH</sub>	V <sub>OL</sub>
_		- 3.0V
ŌĒ	1.3V	0 <b>v</b>
_	t <sub>PZL</sub> t <sub>PLZ</sub>	_
А, В	1.3V 10%	V <sub>OL</sub>
	t <sub>PZH</sub>	V <sub>OH</sub>

Parameter	sw
t <sub>TLH</sub> , t <sub>THL</sub>	Open
t <sub>PLH</sub> , t <sub>PHL</sub>	
t <sub>PLZ</sub>	Closed
t <sub>PHZ</sub>	Open
t <sub>PZL</sub>	Closed
t <sub>PZH</sub>	Open

- (1) The pulse generator (PG) has the following characteristics (10% $\sim$ 90%) :  $t_f$ =3ns,  $t_f$ =3ns
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance





A, B

# MT4HC645-1P/FP

### OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER

### **DESCRIPTION**

The M74HC645-1 is an integrated circuit chip consisting of eight bus transceivers with noninverted outputs.

### **FEATURES**

- High-fanout 3-state output : (I<sub>OL</sub>=24mA, I<sub>OH</sub>=−24mA)
- High-speed 9ns typ. (C<sub>L</sub>=50pF, V<sub>CC</sub>=5V)
- Low power dissipation : 25µW/package, max (V<sub>CC</sub>=5V, T<sub>a</sub>=25°C, quiescent state)
- High noise margin: 30% of V<sub>CC</sub>, min (V<sub>CC</sub>=4.5, 6V)
- Capable of driving 60 74LSTTL loads
- Wide operating voltage range : V<sub>CC</sub>=2~6V
- Wide operating temperature range: Ta=−40~+85°C

### **APPLICATION**

General purpose, for use in industrial and consumer digital equipment


### **FUNCTION**

Use of silicon gate technology allows the M74HC645-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS645. The circuit is designed to suppress the increased switching noise that normally occurs at high output currents. Two buffers with 3-state noninverted outputs have their inputs and outputs connected and can be used as buffers in both directions.

The input/output direction is controlled by direction input DIR.

When DIR is high-level, the A data ports are set as input terminals and the B data ports are set as output terminals. When DIR is low-level, B will become input terminals and A will become output terminals. When output enable input  $\overline{\text{OE}}$  is high-level, A and B will become high impedance state and they and they are separated.

### CONFIGURATION (TOP PIN DIRECTION INPUT DIR → $V_{\text{cc}}$ OUTPUT ENABLE 19 ← OE A3 ↔ 4 17 → B2 16 **↔** B3 DATA PORTS 15 + R4 DATA PORTS **↔** B5 13 **↔** B6 → B7 A8 + GND **↔** B8 Outline 20P4 20P2N



### FUNCTION TABLE (Note 1)

In	puts	Data ports		
ŌĒ	DIR	Α	В	
L	L	0	1	
L	Н	l	0	
Н	X	Z	Z	

Note 1: I : Input pin

O: Output pin (noninverted output)

Z : High impedance state (A and B are separated)

X : Irrelevant

### OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER

# $\textbf{ABSOLUTE} \quad \textbf{MAXIMUM} \quad \textbf{RATINGS} \quad (\textbf{T}_a = -40 \sim +85 \, \text{°C}, \text{ unless otherwise noted})$

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>cc</sub>	Supply voltage		-0.5~+7.0	V
Vı	Input voltage		-0.5~V <sub>cc</sub> +0.5	V
Vo	Output voltage		-0.5~V <sub>cc</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>1</sub> < 0V	-20	
		V <sub>I</sub> > V <sub>CC</sub>	20	mA
	Output parasitic diode current	V <sub>0</sub> < 0V		
lok		$V_{o} > V_{cc}$	20	mA
lo	Output current		±50	mA
Icc	Supply/GND current	V <sub>CC</sub> , GND	±200	mA
Pd	Power dissipation	(Note 2)	500	mW
Tstg	Storage temperature		<del>-65~+150</del>	°C

Note 2: M74HC645-1FP:  $T_a=-40\sim+75^{\circ}C$  and  $T_a=75\sim85^{\circ}C$  are derated at -7mW/ $^{\circ}C$ 

# **RECOMMENDED OPERATING CONDITIONS** $(T_a=-40\sim+85^{\circ}C)$

Complete	Pos			Limits		Unit
Symbol	Parameter		Min	Тур	Max	Unit
V <sub>CC</sub>	Supply voltage		2		6	V
Vı	Input voltage	Input voltage			V <sub>CC</sub>	V
Vo	Output voltage		0		Vcc	V
Topr	Operating temperature		-40		+85	င
		$V_{CC} = 2.0V$	0		500	
t <sub>r</sub> , t <sub>f</sub>	Input rise time, fall time	V <sub>CC</sub> =4.5V	0		50	ns/V
		V <sub>CC</sub> =6.0V	0		30	

# **ELECTRICAL CHARACTERISTICS**

							Limits				
Symbol	Parameter	Test	conditions			25℃		-40~	+85°C	Unit	
				V <sub>cc</sub> (v)	Mın	Тур	Max	Min	Max		
		V <sub>0</sub> =0.1V, V <sub>CC</sub> -	0.11/	2.0	1.5			1.5			
$V_{IH}$	High-level input voltage	$ V_0 = 0.1V, V_{CC} = 1$ $ I_0  = 20 \mu A$	-0.10	4.5	3.15			3.15		V	
		10   20μA		6.0	4.2			4.2			
			-0.11/	2.0			0.5		0.5		
$V_{IL}$	Low-level input voltage	$V_0 = 0.1V$ , $V_{CC} = 10$	-0.1 <b>v</b>	4.5			1.35		1.35	V	
	11 <sub>0</sub> 1 —20µA		6.0			1.8		.1.8			
		1	$I_{OH} = -20 \mu A$	2.0	1.9			1.9			
V	High-level output voltage	\	$I_{OH} = -20\mu A$	4.5	4.4			4.4		.,	
V <sub>OH</sub>	High-level output voltage	$V_i = V_{iL}, V_{iH}$	$I_{OH} = -20 \mu A$	6.0	5.9			5.9		\ \ \	
			I <sub>OH</sub> =-24mA	4.5	3.83			3. 70			
			I <sub>OL</sub> =20μA	2.0			0.1		0.1		
Vol	Low-level output current	VI=VIH, VIL	I <sub>OL</sub> =20μA	4.5			0.1		0.1	v	
VOL	·	VI-VIH, VIL	I <sub>OL</sub> =20μA	6.0			0.1		0.1	· ·	
			I <sub>OL</sub> =24mA	4.5			0.44		0.53		
I <sub>IH</sub>	High-level input current	V <sub>I</sub> =6V		6.0			0.1		1.0	μА	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> =0V		6.0			-0.1		-1.0	μА	
lozh	Off-state high-level output current	VI=VIH, VIL, VO=VCC		6.0			0.5		5.0	μА	
lozL	Off-state low-level output current	VI=VIH, VIL, V	=GND	6.0			-0.5		-5.0	μА	
Icc	Static supply current	V <sub>I</sub> =V <sub>CC</sub> , GND,	I <sub>0</sub> =0μA	6.0			5.0		50.0	μА	

### OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER

# **SWITCHING CHARACTERISTICS** $(v_{cc}=5v, \tau_a=25^{\circ}c)$


Cumbal	Parameter	Test conditions		Limits		Unit
Symbol	Farameter	Test conditions	Mın	Тур	Max	Unit
t <sub>TLH</sub>	Low-to high-level and high-to low-level output				10	ns
t <sub>THL</sub>	transition time	C <sub>1</sub> =50pF (Note 4)			10	ns
t <sub>PLH</sub>	Low-to high-level and high-to low-level output	CL—SUPP (Note 4)			16	ns
t <sub>PHL</sub>	propagation time (A-B, B-A)				16	ns
t <sub>PLZ</sub>	Low-level and high-level output	$C_1 = 5 pF \text{ (Note 4)}$			25	ns
t <sub>PHZ</sub>	disable time (OE-A, B)	CL— 5 pr (Note 4)			25	ns
t <sub>PZL</sub>	Low-level and high-level	C <sub>1</sub> =50pF (Note 4)			27	ns
t <sub>PZH</sub>	output enable time (OE-A, B)	GL—Sopr (Note 4)			27	ns

# **SWITCHING CHARACTERISTICS** $(v_{cc}=2\sim6V, \tau_a=-40\sim+85^{\circ}C)$

						Limits			
Symbol	Parameter	Test conditions			25°C		-40~	+85℃	Unit
			V <sub>cc</sub> (V)	Mın	Тур	Max	Mın	Max	
			2.0		16	60		75	
t <sub>TLH</sub>			4.5		6	12		15	ns
	Low-to high-level and high-to		6.0		4	10		13	
	low-level output transition time		2.0		23	60		75	
t <sub>THL</sub>			4.5		5	12		15	ns
			6.0		4	10		13	
			2.0		26	85		105	
t <sub>PLH</sub>	Low-to high-level and high-to		4.5		9	17		21	ns
	low-level output propagation time		6.0		7	14		18	
	(A-B, B-A)		2.0		27	85		105	
t <sub>PHL</sub>	t <sub>PHL</sub>		4.5		10	17		21	ns
l		C <sub>L</sub> =50pF (Note 4)	6.0		8	14		18	
		CL—Sope (Note 4)	2.0		21	140		175	
t <sub>PLZ</sub>	Low-level and high-level		4.5		9	28		35	ns
İ	output disable time		6.0		8	24		30	
	(OE-A, B)		2.0		24	140		175	
t <sub>PHZ</sub>	(OE-A, B)		4.5		12	28	1	35	ns
			6.0		11	24		30	
			2.0		32	140		175	
t <sub>PZL</sub>	Low-level and high-level		4.5		11	28		35	ns
	ı		6.0		10	24		30	
	output enble time		2.0		33	140		175	
t <sub>PZH</sub>	PZH (OE-A, B)		4.5		12	28		35	ns
1			6.0		9	24		30	
Cı	Input capacitance					10		10	pF
Со	Off-state output capacitance	ŌE=V <sub>CC</sub>				15		15	pF
C <sub>PD</sub>	Power dissipation capacitance (Note 3)				56.3				pF

Note 3: C<sub>PD</sub> is the equivalent internal capacitance of the IC calculated from operation supply current under no-load conditions (per transceiver). The power dissipated during operation under no-load condition is calculated using the following formula:  $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$ 

Note 4: Test Circuit




Parameter	SW			
t <sub>TLH</sub> , t <sub>THL</sub>	Open			
t <sub>PLZ</sub>	Closed			
t <sub>PHZ</sub>	Open			
t <sub>PZL</sub>	Closed			
t <sub>PZH</sub>	Open			


<sup>(1)</sup> The pulse generator (PG) has the following characteristics ( $10\% \sim 90\%$ ):  $t_f = 3$ ns,  $t_f = 3$ ns

<sup>(2)</sup> The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance

# OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER

# **TIMING DIAGRAM**





# M74HCT645-1P/FP

# OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER WITH LSTTL-COMPATIBLE INPUTS

### **DESCRIPTION**

The M74HCT645-1 is an integrated circuit chip consisting of eight bus transceivers with noninverted outputs.

### **FEATURES**

- TTL level input V<sub>IL</sub>=0.8V max V<sub>IH</sub>=2.0V min
- High-fanout 3-state output : (I<sub>OL</sub>=24mA, I<sub>OH</sub>=−24mA)
- High-speed 11ns typ. (C<sub>L</sub>=50pF, V<sub>CC</sub>=5V)
- Low power dissipation : 25µW/package, max (V<sub>CC</sub>=5V, T<sub>a</sub>=25°C, quiescent state)
- Capable of driving 60 74LSTTL loads
- Wide operating temperature range: T<sub>a</sub>=−40~+85°C

#### **APPLICATION**

General purpose, for use in industrial and consumer digital equipment.

### **FUNCTION**

Use of silicon gate technology allows the M74HCT645-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS645. The circuit is designed to suppress the increased switching noise that normally occurs at high output currents. As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. Used as such, no pull-up resistors are required.

Two buffers with 3-state noninverted outputs have their inputs and outputs mutually connected and can be used as buffers in both directions.

The input/output direction is controlled by direction input DIR

When DIR is high-level, the A data ports will become input terminals and the B data ports will become output terminals. When DIR is low-level, the data ports B are set as input terminals and the data ports A are set as output terminals. When output enable input  $\overline{\text{OE}}$  is high-level, A and B both become high impedance state and they are separated.

### FUNCTION TABLE (Note 1)


Inp	outs	Data ports				
ŌĒ	DIR	Α	В			
L	L	0				
L	Н	I	0			
Н	×	Z	Z			


Note 1: I : Input pin

O: Output pin (noninverted output)

Z : High impedance state (A and B are separated)

X : Irrelevant





# OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER WITH LSTTL-COMPATIBLE INPUTS

### **ABSOLUTE MAXIMUM RATINGS** $(T_a = -40 \sim +85^{\circ}C)$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		<b>−0.5~+7.0</b>	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>cc</sub> +0.5	V
Vo	Output voltage		-0.5~V <sub>cc</sub> +0.5	٧
	Input protection diode current	V <sub>1</sub> < 0V	-20	4
I <sub>IK</sub>	input protection diode current	$V_1 > V_{CC}$	20	mA
	Outside and a second	V <sub>0</sub> < 0V	-20	^
lok	Output parasitic diode current	$V_{o} > V_{cc}$	20	mA
lo	Output current		±50	mA
Icc	Supply/GND current	V <sub>CC</sub> , GND	±200	mA
Pd	Power dissipation	(Note 2)	500	mW
Tstg	Storage temperature		<del>-65~+150</del>	°C

Note 2: M74HCT645-1FP:  $T_a = -40 \sim +75 ^{\circ} C$  and  $T_a = 75 \sim 85 ^{\circ} C$  are derated at -7 mW/C

### RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

O b. a-l	Des			Limits			
Symbol	Para	ameter	Min	Тур	Max	V V	
V <sub>CC</sub>	Supply voltage		4.5		5.5	V	
Vı	Input voltage		0		V <sub>CC</sub>	V	
Vo	Output voltage		0		V <sub>CC</sub>	V	
Topr	Operating temperature		-40		+85	င	
t <sub>r</sub> , t <sub>f</sub>		$V_{CC} = 4.5V$	0		25	01	
	Input rise time, fall time	$V_{CC} = 5.5V$	0		15	ns/V	

# **ELECTRICAL** CHARACTERISTICS ( $V_{cc} = 5V \pm 10\%$ , unless otherwise noted)

						Limits			]	
Symbol	Symbol Parameter		Test conditions	25℃		25℃		-40~+85℃		
				Mın Typ		Max	Mın	Max		
V <sub>IH</sub>	High-level input voltage	$V_0 = 0.1V, V_{CC}$ $ I_0  = 20\mu A$	- 0.1V	2.0			2.0		, V	
VIL	Low-level input voltage	$V_{O} = 0.1V, V_{CO}$ $ I_{O}  = 20\mu A$	-0.1V			0.8		0.8	٧	
V <sub>OH</sub>	High-level output voltage	$V_{I} = V_{IH}, \ V_{IL}$	$I_{OH} = -20 \mu A$ $I_{OH} = -24 mA, V_{CC} = 4.5 V$	V <sub>cc</sub> -0.1			V <sub>cc</sub> -0.1		<b>v</b>	
V <sub>OL</sub>	Low-level output voltage	$V_I = V_{IH}, \ V_{IL}$	$I_{OL} = 20\mu A$ $I_{OL} = 24mA, V_{CC} = 4.5V$			0.1		0. 1 0. 53	v	
I <sub>IH</sub>	High-level input current	$V_1 = V_{CC}$				0.1		1.0	μА	
IIL	Low-level input current	$V_i = GND$				-0.1		-1.0	μА	
l <sub>ozh</sub>	Off-state high-level output current	$V_I = V_{IH}, \ V_{IL}, \ V$	$V_0 = V_{CC}$			0.5		5.0	μА	
lozL	Off-state low-level output current	$V_i = V_{IH}, \ V_{IL}, \ V_O = GND$				-0.5		-5.0	μА	
Icc	Static supply current	$V_i = V_{CC}$ , GND, $I_0 = 0\mu A$				5.0		50.0	μА	
⊿l <sub>cc</sub>	Maximum quiescent supply current	$V_1 = 2.4V, 0.4V$	(Note 3)			2.7		2. 9	mA	

Note 3: Only one input is set at this value. All other inputs are fixed at  $V_{\text{CC}}$  or GND.

# **SWITCHING CHARACTERISTICS** $(v_{cc} = 5v, \tau_a = 25^{\circ}C)$

Symbol	Parameter	Test conditions Limits			Unit	
Symbol	Parameter	rest conditions	Mın	Min Typ Max		
t <sub>TLH</sub>	Low-to high-level and high-to low-level output transition time				10	ns
t <sub>THL</sub>	Low-to mgn-level and mgn-to low-level output transition time	$C_1 = 50pF \text{ (Note 5)}$			10	ns
t <sub>PLH</sub>	Low-to high-level and high-to low-level output propagation time	CL = sopr (Note s)		18	ns	
t <sub>PHL</sub>	(A-B, B-A)				20	ns
t <sub>PLZ</sub>	Low-level and high-level output disable time	$C_1 = 5 pF \text{ (Note 5)}$			27	ns
t <sub>PHZ</sub>	$(\overline{OE} - A, B)$	C <sub>L</sub> = 5 pr (Note 5)		18 20	ns	
t <sub>PZL</sub>	Low-level and high-level output enable time	C = E0aE (Note E)			29	ns
t <sub>PZH</sub>	( <del>OE</del> – A, B)	$C_L = 50pF \text{ (Note 5)}$			29	ns




# OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER WITH LSTTL-COMPATIBLE INPUTS

# **SWITCHING CHARACTERISTICS** $(V_{cc} = 5V \pm 10\%, T_a = -40 \sim +85^{\circ}C)$

					Limits			
Symbol	Parameter	Test conditions		25℃		-40~	+85°C	Unit
			Min	Тур	Max	Min	Max	
t <sub>TLH</sub>	Low-to high-level and high-to			5	12		15	ns
t <sub>THL</sub>	low-level output transition time			5	12		15	ns
t <sub>PLH</sub>	Low-to high-level and high-to			9	19		24	ns
t <sub>PHL</sub>	low-level output propagation time (A — B, B — A)			12	21		26	ns
t <sub>PLZ</sub>	Low-level and high-level	$C_L = 50 pF \text{ (Note 5)}$		10	30		38	ns
t <sub>PHZ</sub>	output disable time (OE – A, B)			13	30		38	ns
t <sub>PZL</sub>	Low-level and high-level output enable time			12	30		38	ns
t <sub>PZH</sub>	(OE - A, B)			11	30		38	ns
Cı	Input capacitance				10		10	pF
Co	Off-state output capacitance	OE = V <sub>CC</sub>			15		15	рF
C <sub>PD</sub>	Power dissipation capacitance (Note 4)			62.0				pF

Note 4: C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions (per transceiver). The power dissipated during operation under no-load condition is calculated using the following formula:  $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$ 


Note 5: Test Circuit




Parameter	SW
t <sub>TLH</sub> , t <sub>THL</sub>	Open
t <sub>PLZ</sub>	Closed
t <sub>PHZ</sub>	Open
t <sub>PZL</sub>	Closed
t <sub>PZH</sub>	Open

- (1) The pulse generator (PG) has the following characteristics ( $10\% \sim 90\%$ ):  $t_r=3ns$ ,  $t_f=3ns$
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance

### TIMING DIAGRAM





# M74HC841-1P/FP

# 10-BIT 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH

### **DESCRIPTION**

The M74HC841-1 is a semiconductor integrated circuit consisting of ten 3-state output D-type latches with common latch-enable input and output-enable input.

### **FEATURES**

- High-fanout 3-state output: (I<sub>OL</sub>=24mA, I<sub>OH</sub>=−24mA)
- High-speed: 9ns typ. ( $C_L=50pF$ ,  $V_{CC}=5V$ )
- Low power dissipation: 25µW/package, max (V<sub>CC</sub>=5V, T<sub>a</sub>=25°C, quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}$ =4.5V, 6V)
- Capable of driving 60 74LSTTL loads
- Wide operating voltage range: V<sub>CC</sub>=2∼6V
- Wide operating temperature range: Ta=-40~+85℃

### APPLICATION

General purpose, for use in industrial and consumer digital equipment.

### **FUNCTIONAL DESCRIPTION**

LOGIC DIAGRAM

**LE**(13)

Use of silicon gate technology allows the M74HC841-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the


The circuit is designed to suppress the increased switching noise that normally occurs at high output currents.

The M74HC841-1 consists of ten D-type latches with latchenable input LE and output-enable input OE common to all circuits.

When LE is high, the data at input D appears at output Q through the latch and the Q state follows changes in the D state. When LE changes from high-level to low-level, the data existing immediately prior to the change at D will be stored in the latch.

Even if other inputs are changed when LE is low, the con-

3



tents stored in the latch will not be affected .

When OE is high, all outputs Q will become highimpedance state.

A version of the M74HC841-1 with the same pin connections and an inverted output, the M74HC842-1, is also available.

# FUNCTION TABLE (Note 1)

	Output		
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Х	Q°
Н	X	X	Z

Note 1: Q0: Output state Q before LE changed

9

(10)

 $\widetilde{D9}$ 

(12)

Z : High impedance X: Irrelevant

OUTPUTS Q2 Q3 Q4 Q6 Q7 Q8 (19) (17) (16) (15)(20) (18) (22 (21) OUTPUT ENABLE INPUT OE (1) LATCH ENABLE

**DATA INPUTS** 

# 10-BIT 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH

# **ABSOLUTE MAXIMUM RATINGS** $(\tau_a = -40 \sim +85^{\circ}\text{C}, \text{ unless otherwise noted})$

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.5~+7.0	V
Vi	Input voltage		-0.5~V <sub>cc</sub> +0.5	V
Vo	Output voltage		-0.5~V <sub>cc</sub> +0.5	V
	Input protection diada gurrant	$V_i < 0V$	<b>—20</b>	A
lıĸ	Input protection diode current	$V_{l} > V_{CC}$	20	mA
	Outside service displayers	V <sub>o</sub> < 0V	-20	
Іок	Output parasitic diode current	Vo > Vcc	20	mA
10	Output current per output pin		±50	mA
Icc	Supply/GND current	V <sub>CC</sub> , GND	±200	mA
Pd	Power dissipation	(Note 2)	500	mW
Tstg	Storage temperature		<del>-65∼+150</del>	°C

Note 2: M74HC841-1FP ,  $\rm T_a = -40 \sim +80 \, ^{\circ} C$  and  $\rm T_a = 80 \sim 85 \, ^{\circ} C$  are derated at  $\rm -7 mW/^{\circ} C$ 

# **RECOMMENDED OPERATING CONDITIONS** $(T_a = -40 \sim +85 \degree C)$

Cumb at	Parameter			Limits				
Symbol	Pa	Parameter			Max	Unit		
Vcc	Supply voltage		2		6	V		
Vı	Input voltage	Input voltage			Vcc	V		
Vo	Output voltage	Output voltage			Vcc	V		
Topr	Operating temperature ra	ange	-40		+85	°C		
		$V_{CC} = 2.0V$	0		500			
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	$V_{CC} = 4.5V$	0		50	ns/V		
	$V_{CC} = 6.0V$		0		30			

# **ELECTRICAL CHARACTERISTICS**

		Parameter Test conditions		Limits						
Symbol	Parameter			25°C			-40~+85°C		Unit	
				V <sub>CC</sub> (V)	Min	Тур	Max	Min	Max	
		V = 0.1V V	0.114	2.0	1.5			1.5		
VIH	High-level input voltnge	$V_0 = 0.1V, V_{CC}$	- 0.1 <b>v</b>	4.5	3. 15			3. 15		V
		$ I_0  = 20\mu A$		6.0	4.2			4.2		
	1	$V_0 = 0.1V, V_{CC}$	0.11/	2.0			0.5		0.5	
VIL	Low-level input voltage	, ,	-0.1 <b>V</b>	4.5			1.35		1.35	٧
		$ I_0  = 20\mu A$		6.0			1.8		1.8	
	$\label{eq:Vi} \text{High-level output voltage} \qquad \qquad \text{$V_{I} = V_{IL}$, $V_{IH}$}$		$I_{OH} = -20\mu A$	2.0	1.9			1.9		V
		$V_{l} = V_{lL}, V_{lH}$	$I_{OH} = -20\mu A$	4.5	4. 4		}	4.4		
$V_{OH}$			$I_{OH} = -20\mu A$	6.0	5.9			5.9		
			$I_{OH} = -24mA$	4.5	3.83			3. 70		
			$I_{OL} = 20 \mu A$	2.0			0.1	!	0.1	
	1	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	$I_{OL} = 20 \mu A$	4.5			0.1		0.1	v
$V_{OL}$	Low-level output voltnge	$V_{I} = V_{IH}, V_{IL}$	$I_{OL} = 20 \mu A$	6.0			0.1		0.1	
	1	}	$I_{OL} = 24mA$	4.5			0.44		0.53	
l <sub>iH</sub>	High-level input current	$V_1 = 6V$		6.0			0.1		1.0	μA
IIL	Low-level input current	$V_1 = 0V$	$V_1 = 0V$				-0.1		-1.0	μA
lozh	Off-state high-level output current	$V_I = V_{IH}, V_{IL}, V_O = V_{CC}$		6.0			0.5		5.0	μA
lozL	Off-state low-level output current	$V_i = V_{iH}, V_{iL}, V_{iL}$	o = GND	6.0			-0.5		-5.0	μA
Icc	Quiescent supply current	VI = VCC, GND	$I_O = 0\mu A$	6.0			5.0		50.0	μA

# 10-BIT 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH

# **SWITCHING CHARACTERISTICS** $(v_{cc} = 5v, \tau_a = 25^{\circ}C)$

Symbol	Parameter	Test conditions	Limits			Unit
Symbol	Parameter	rest conditions	Min	Тур	Max	Unit
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level				10	ns
tTHL	output transition time				10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level	$C_1 = 50 pF \text{ (Note 4)}$			17	ns
t <sub>PHL</sub>	output propagation time (D — Q)	CL = 50pr (Note 4)			17	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level				20	ns
t <sub>PHL</sub>	output propagation time (LE - Q)				20	ns
t <sub>PLZ</sub>	Output disable time from low-level and high-level	C = E pE (Note 4)			18	ns
t <sub>PHZ</sub>	(OE - Q)	$C_L = 5 pF (Note 4)$			18	ns
t <sub>PZL</sub>	Output enable time to low-level and high-level	$C_1 = 50pF (Note 4)$			20	ns
t <sub>PZH</sub>	(OE - Q)	OL — 50pr (Note 4)			20	ns

# **SWITCHING** CHARACTERISTICS ( $v_{cc} = 2\sim 6V$ , $T_a = -40\sim +85^{\circ}C$ )

Symbol	Parameter	Test conditions			25℃	Limits	-40~+85℃		Unit	
Symbol	Parameter	Test conditions	[ V (V)	Min		14			Oilit	
	<del> </del>	<del> </del>	2. 0	Min	Тур	Max	Min	Max		
	I am land to blob tond and		4.5		1	60 12		75 15		
t <sub>TLH</sub>	Low-level to high-level and		6.0		Ì	10		13	ns	
	high-level to low-level		2.0			60		75		
	output transition time	1	4.5			12		15	ns	
t <sub>THL</sub>	output transition time		6.0			10		13	ns	
		,	2.0			90		115		
t <sub>PLH</sub>	Low-level to high-level and		4.5	1	1	18		23	ns	
'PLH	high-level to low-level		6.0	Ì	}	15		20	113	
	output propagation time		2.0		<del> </del>	90		115		
t <sub>PHL</sub>	(D - Q)		4.5		}	18		23	ns	
·PHL	(5 4)		6.0		l	15		20	"	
			2. 0			105		130	-	
t <sub>PLH</sub>	Low-level to high-level and		4. 5			21		26	ns	
	high-level to low-level		6.0			18		22		
	output propagation time	$C_L = 50pF (Note 4)$	2. 0	<del> </del>		105		130		
t <sub>PHL</sub>	(LE - Q)		4.5	1		21		26	ns	
			6.0	1		18		22		
			2. 0	1		105		130		
t <sub>PLZ</sub>	Output disable time from		4.5	}		21		26	ns	
			6.0			18		22		
	low-level and high-level	ł	2.0	1	T	105		130		
t <sub>PHZ</sub>	(OE - Q)	1	4.5			21		26	ns	
			6.0			18	1	22		
			2.0			105		130	Ī	
t <sub>PZL</sub>	Output enable time to		4.5			21		26	ns	
	landered and back land		6.0			18		22		
	low-level and high-level		2.0			105		130		
t <sub>PZH</sub>	(OE - Q)		4.5			21		26	ns	
			6.0			18		22		
Cı	Input capacitance					10		10	pl	
Co	Off-state output capacitance	$\overline{OE} = V_{CC}$				15		15	pF	
C <sub>PD</sub>	Power dissipation capacitance (Note 3)								pl	

Note 3:  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. The power dissipated during operation under no-load conditions is calculated using the following formula:  $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$ 




# 10-BIT 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH

TIMING	<b>REQUIREMENTS</b> $(V_{cc} = 2\sim 6V, T_a = -40\sim +85^{\circ}C)$
--------	---

				Limits					
Symbol	Parameter	Test conditions		25°C			-40~+85℃		Unit
			V <sub>cc</sub> (V)	Min	Тур	Max	Mın	Max	
			2.0	60			75		
tw	Latch enable pulse width		4. 5	12			15		ns
			6.0	10	(		13		
	D cotus time with		2.0	50			65		
t <sub>su</sub>	D setup time with respect to LE		4.5	10			13		ns
	respect to LE		6.0	9			11	]	
	D hold time with		2.0	25			30		
th	(		4.5	5			6		ns
	respect to LE		6.0	5			6		


Note 4: Test Circuit





- (1) The pulse generator (PG) has the following characteristics (10%~90%)  $\,t_{\rm f}=$  3ns,  $t_{\rm f}=$  3ns
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance


Parameter	SW
t <sub>TLH</sub> , t <sub>THL</sub>	Open
t <sub>PLZ</sub>	Closed
t <sub>PHZ</sub>	Open
t <sub>PZL</sub>	Closed
t <sub>PZH</sub>	Open

### TIMING DIAGRAM









# M74HCT841-1P/FP

# 10-BIT 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH WITH LSTTL-COMPATIBLE INPUTS

### DESCRIPTION

The M74HCT841-1 is a semiconductor integrated circuit consisting of ten 3-state output D-type latches with common latch-enable input and output-enable input.

### **FEATURES**

- TTL level inputs V<sub>IL</sub>=0.8V max, V<sub>IH</sub>=2.0V min
- High-fanout 3-state output: (I<sub>OL</sub>=24mA, I<sub>OH</sub>=-24mA)
- High-speed: 11ns typ. (C<sub>L</sub>=50pF, V<sub>CC</sub>=5V)
- Low power dissipation: 25µW/package, max (V<sub>CC</sub>=5V, T<sub>a</sub>=25°C, quiescent state)
- Capable of driving 60 74LSTTL loads
- Wide operating temperature range: T<sub>a</sub>=−40~+85°C

### **APPLICATION**

General purpose, for use in industrial and consumer digital equipment.

### **FUNCTIONAL DESCRIPTION**


Use of silicon gate technology allows the M74HCT841-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LSTTL.

The circuit is designed to suppress the increased switching noise that normally occurs at high output currents.

As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. In that case, no pull-up resistors are required.

The M74HCT841-1 consists of ten D-type latches with latch-enable input  $\overline{\text{OE}}$  and output-enable input  $\overline{\text{OE}}$  common to all circuits.

When LE is high, the data at input D appears at output Q




through the latch and the Q state follows changes in the D state. When  $\overline{LE}$  changes from high-level to low-level, the data existing immediately prior to the change at D will be stored in the latch.

Even if other inputs are changed when  $\overline{\text{LE}}$  is low, the contents stored in the latch will not be affected .

When  $\overline{\text{OE}}$  is high, all outputs Q will become high-impedance state.

A version of the M74HCT841-1 with the same pin connections and an inverted output, the M74HCT842-1, is also available.



### **10-BIT 3-STATE NONINVERTING** D-TYPE TRANSPARENT LATCH WITH LSTTL-COMPATIBLE INPUTS

# FUNCTION TABLE (Note 1)

	Output		
OE	LE	D	Q
L	Н	Н	н
L	Н	L	L
L	L	Х	Qº
Н	X	X	Z

Note 1 : Q<sub>0</sub>: Output state Q before LE changed Z : High impedance X : Irrelevant

# **ABSOLUTE MAXIMUM RATINGS** $(T_a = -40 \sim +85 ^{\circ}C, \text{ unless otherwise noted})$

Symbol	Parameter	Conditions Ratings		
V <sub>CC</sub>	Supply voltage		<b>−0.5~+7.0</b>	V
Vı	Input voltage		-0.5~V <sub>cc</sub> +0.5	V
Vo	Output voltage		-0.5~V <sub>cc</sub> +0.5	V
	In the second second second	V <sub>1</sub> < 0V	-20	4
lıĸ	Input protection diode current	$V_{I} > V_{CC}$	20	mA
,	V <sub>0</sub> < 0V	V <sub>0</sub> < 0V	-20	
Гок	Output parasitic diode current	Vo > Vcc	20	mA
lo	Output current per output pin		±50	mA
Icc	Supply/GND current	V <sub>CC</sub> , GND	±200	mA
Pd	Power dissipation	(Not 2)	500	mW
Tstg	Storage temperature range		<del>-65~+150</del>	°C

Note 2 : M74HCT841-1FP, T\_a =  $-40 \sim +80 ^{\circ}\mathrm{C}$  and T\_a =  $80 \sim 85 ^{\circ}\mathrm{C}$  are derated at  $-7 \mathrm{mW/^{\circ}C}$ .

# **RECOMMENDED OPERATING CONDITIONS** $(T_a = -40 \sim +85\%)$

Cumb at	Do	Parameter		Limits				
Symbol	Pa			Тур	Max	Unit		
V <sub>CC</sub>	Supply voltage	Supply voltage			5.5	V		
Vı	Input voltage	Input voltage			V <sub>CC</sub>	٧		
Vo	Output voltage		0		Vcc	V		
Topr	Ambient operating temper	erature	-40		+85	°C		
		$V_{CC} = 4.5V$	0		25	01		
t <sub>r</sub> , t <sub>f</sub>	input risetime, railtime	Input risetime, falltime $V_{CC} = 5.5V$			15	ns/V		

# 10-BIT 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH WITH LSTTL-COMPATIBLE INPUTS

### **ELECTRICAL** CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)

Symbol	Parameter	Test conditions							
				25℃			-40~+85°C		Unit
				Mın	Тур	Max	Mın	Max	1
V <sub>IH</sub>	High-level input voltage	$V_{O} = 0.1V, V_{CC} - 0.1V$ $ I_{O}  = 20\mu A$		2.0			2.0		V
V <sub>IL</sub>	Low-level input voltage	$V_{O} = 0.1V, V_{CC} = 0.1V$ $ I_{O}  = 20\mu A$				0.8		0.8	V
V <sub>OH</sub>	High-level output voltage	$V_I = V_{IL}$	$I_{OH} = -20\mu A$	V <sub>cc</sub> -0.1			V <sub>cc</sub> -0.1		V
			$I_{OH} = -24 \text{mA}, \ V_{CC} = 4.5 \text{V}$ $I_{OI} = 20 \mu \text{A}$	3. 83		0, 1	3.70	0.1	-
$V_{OL}$	Low-level output voltage	$V_{I} = V_{IH}, V_{IL}$	$I_{OL} = 24 \text{mA}, \ V_{CC} = 4.5 \text{V}$	1		0.44		0.53	V
I <sub>IH</sub>	High-level input current	$V_i = V_{CC}$				0.1		1.0	μА
I <sub>IL</sub>	Low-level input current	$V_i = GND$				-0.1		-1.0	μА
l <sub>ozh</sub>	Off-state high-level output current	$V_{\rm i} = V_{\rm iH}, \ V_{\rm iL}, \ V_{\rm O} = V_{\rm CC}$				0.5		5.0	μА
lozL	Off-state low-level output current	$V_i = V_{iH}, \ V_{iL}, \ V_O = GND$				-0.5		-5.0	μА
Icc	Quiescent supply current	$V_i = V_{CC}$ , GND, $I_O = 0\mu A$				5.0		50.0	μΑ
ΔI <sub>CC</sub>	Maximum quiescent supply current	$V_1 = 2.4V, 0.4V \text{ (Note 3)}$				2.7		2.9	mA

Note  $\,3\,:\,$  Only one input is set at this value and all other inputs are fixed at  $V_{CC}$  or GND.

# **SWITCHING CHARACTERISTICS** $(v_{cc} = 5v, \tau_a = 25^{\circ}c)$

Symbol	Parameter	T4	Limits			
	Parameter	Test conditions	Mın	Тур	Max	Unit
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level				10	ns
t <sub>THL</sub>	output transition time				10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level	C <sub>L</sub> = 50pF (Note 5)			19	ns
t <sub>PHL</sub>	output propagation time (D - Q)				21	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level				22	ns
t <sub>PHL</sub>	output propagation time (LE - Q)				24	ns
t <sub>PLZ</sub>	Output disable time from low-level and high-level	$C_L = 5 pF (Note 5)$			20	ns
t <sub>PHZ</sub>	(OE - Q)	OL — 3 pr (Note 3)			20	ns
t <sub>PZL</sub>	Output enable time to low-level and high-level	C <sub>1</sub> = 50pF (Note 5)			22	ns
t <sub>PZH</sub> -	(OE - Q)	OL — John (More 3)			22	ns

# **SWITCHING** CHARACTERISTICS ( $V_{cc} = 5V \pm 10\%$ , $T_a = -40 \sim +85^{\circ}C$ )

Symbol	Parameter	Test conditions		Limits					
				25°C			-40~+85°C		
			Mın	Тур	Max	Mın	Max		
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time				12		15	ns	
t <sub>THL</sub>					12		15	ns	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (D — Q)				20		25	ns	
t <sub>PHL</sub>		C <sub>L</sub> = 50pF (Note 5)			22		28	ns	
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time $(LE-Q)$ Output disable time from low-level and high-level $(\overline{OE}-Q)$ Output enable time to low-level and high-level $(\overline{OE}-Q)$				23		29	ns	
t <sub>PHL</sub>					25		31	ns	
$t_{PLZ}$					23		29	ns	
t <sub>PHZ</sub>					23		29	ns	
t <sub>PZL</sub>					23		29	ns	
t <sub>PZH</sub>			23		29	ns			
Cı	Input capacitance				10		10	pF	
Co	Off-state output capacitance	$\overline{OE} = V_{CC}$			15		15	pF	
C <sub>PD</sub>	Power dissipation capacitance (Note 4)							pF	

Note 4: C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per latch)
The power dissipated during operation under no-load conditions is calculated using the following formula:  $P_D = C_{PD} \cdot v_{Cc}^2 \cdot f_1 + I_{Cc} \cdot v_{Cc}$ 




# M74HCT841-1P/FP

# 10-BIT 3-STATE NONINVERTING D-TYPE TRANSPARENT LATCH WITH LSTTL-COMPATIBLE INPUTS

### TIMING REQUIREMENTS ( $V_{cc} = 5V \pm 10\%$ , $T_a = -40 \sim +85^{\circ}C$ )

Symbol	Parameter	Test conditions		25°C		-40~	+85°C	Unit
			Mın	Тур	Max	Mın	Max	
t <sub>w</sub>	Latch enable pulse with		12			15		ns
t <sub>su</sub>	D setup time with respect to LE		10			13		ns
th	D hold time with respect to LE		5			6		ns


Note 4: Test Circuit





Parameter	sw
t <sub>TLH</sub> , t <sub>THL</sub>	Open
t <sub>PLZ</sub>	Closed
t <sub>PHZ</sub>	Open
t <sub>PZL</sub>	Closed
t <sub>PZH</sub>	Open


- (1) The pulse generator (PG) has the following characteristics (10%~90%)  $\,t_f=3 n s,\,t_f=3 n s$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance

# TIMING DIAGRAM









# M74HC842-1P/FP

# 10-BIT 3-STATE INVERTING D-TYPE TRANSPARENT LATCH

#### **DESCRIPTION**

The M74HC842-1 is a semiconductor integrated circuit consisting of ten 3-state output D-type latches with common latch-enable input and output-enable input.

#### **FEATURES**

- High-fanout 3-state output: (I<sub>OL</sub>=24mA, I<sub>OH</sub>=−24mA)
- High-speed: 10ns typ. (C<sub>L</sub>=50pF, V<sub>CC</sub>=5V)
- Low power dissipation: 25µW/package, max (V<sub>CC</sub>=5V, T<sub>a</sub>=25°C, quiescent state)
- High noise margin: 30% of V<sub>CC</sub>, min (V<sub>CC</sub>=4.5V, 6V)
- Capable of driving 60 74LSTTL loads
- Wide operating voltage range: V<sub>CC</sub>=2~6V
- Wide operating temperature range: T<sub>a</sub>=−40~+85°C

#### **APPLICATION**

General purpose, for use in industrial and consumer digital equipment.


#### **FUNCTIONAL DESCRIPTION**

Use of silicon gate technology allows the M74HC842-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LSTTL.

The circuit is designed to suppress the increased switching noise that normally occurs at high output currents.

The M74HC842-1 consists of ten D-type latches with latchenable input  $\overline{\text{LE}}$  and output-enable input  $\overline{\text{OE}}$  common to all circuits.

When  $\overline{LE}$  is high, the signals of data input D will go through the latch and be output to inverted output  $\overline{Q}$ . When the state of D changes, the state of  $\overline{Q}$  will also change. When




LE changes from high-level to low-level, the data existing immediately prior to the change at D will be stored in the latch.

Even if other inputs are changed when  $\overline{\text{LE}}$  is low, the contents stored in the latch will not be affected .

When  $\overline{\text{OE}}$  is high, all outputs  $\overline{\text{Q}}$  will become high-impedance state.

A version of the M74HC842-1 with the same pin connections and a noninverted output, the M74HC841-1, is also available.



### FUNCTION TABLE (Note 1)

	Inputs			
ŌĒ	LE	D	la	
L	Н	Н	Н	
L	Н	L	L	
L	L	×	Q°	
Н	Х	X	Z	

Note 1 :  $\overline{\mathbb{Q}}^0$ : Output state  $\overline{\mathbb{Q}}$  before  $\overline{\mathsf{LE}}$  changed  $\overline{\mathsf{Z}}$  : High impedance

X : Irrelevant

# **ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40 \sim +85$ °C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		<b>−0.</b> 5∼ <b>+</b> 7. 0	V
Vı	Input voltage		-0.5~V <sub>cc</sub> +0.5	V
Vo	Output voltage		-0.5~V <sub>cc</sub> +0.5	V
		V <sub>1</sub> < 0V	-20	
lik	Input protection diode current	$V_{\rm I} > V_{\rm CC}$	20	mA
1	Outside seconds divide seconds	V <sub>o</sub> < 0V	-20	mA
lok	Output parasitic diode current	Vo > Vcc	20	IIIA
lo	Output current per output pin		±50	mA
Icc	Supply/GND current	V <sub>CC</sub> , GND	±200	mA
Pd	Power dissipation	(Note 2)	500	mW
Tstg	Storage temperature		<del>-65~+150</del>	°C

Note 2: M74HC842-1FP , T\_a =  $-40 \sim +80 ^{\circ} C$  and T\_a =  $80 \sim 85 ^{\circ} C$  are derated at  $-7 mW/^{\circ} C$ 

# **RECOMMENDED OPERATING CONDITIONS** $(T_a = -40 \sim +85 \degree C)$

Symbol	Parameter			Limits				
Symbol	Pa	Mın	Тур	Max	Unit			
Vcc	Supply voltage		2		6	V		
Vı	Input voltage	Input voltage			Vcc	V		
Vo	Output voltage	Output voltage			Vcc	V		
Topr	Operating temperature ra	ange	-40		+85	°C		
		$V_{CC} = 2.0V$	0		500			
t <sub>r</sub> , t <sub>f</sub>	t <sub>r</sub> , t <sub>f</sub> Input risetime, falltime	$V_{CC} = 4.5V$	0		50	ns/V		
	$V_{CC} = 6.0V$		0		30			

# **ELECTRICAL CHARACTERISTICS**

					Limits				Unit		
Symbol	Parameter	Test conditions		25℃		-40~+85℃					
				V <sub>cc</sub> (V)	Mın	Тур	Max	Min	Max		
		V = 0.1V V	= 0.1V, V <sub>CC</sub> - 0.1V		1.5			1.5			
$V_{IH}$	High-level input voltnge	$ V_0 - 0.1V, V_{CO} $	; ··· 0.1 V	4.5	3.15			3. 15		V	
		1101 20μΑ		6.0	4.2			4.2			
		$V_{o} = 0.1V, V_{co}$	-0 1V	2.0			0.5		0.5		
VIL	Low-level input voltage	$ I_{\rm O}  = 20 \mu {\rm A}$	;0. 1 <b>v</b>	4.5			1.35		1.35	V	
	1101 — 20µA		6.0			1.8		1.8			
	$V_{OH}$ High-level output voltage $V_{I} = V_{IL}, V_{IH}$			$I_{OH} = -20\mu A$	2.0	1.9			1.9		
V		V. = V. V	$I_{OH} = -20\mu A$	4.5	4.4			4. 4		v	
∨он		VI — VIL, VIH	$I_{OH} = -20\mu A$	6.0	5.9			5.9			
			$I_{OH} = -24mA$	4.5	3.83			3. 70			
			$I_{OL} = 20\mu A$	2.0			0.1		0.1		
Vol	Low-level output voltnge	$V_{i} = V_{iH}, V_{iL}$	$I_{OL} = 20 \mu A$	4.5			0.1		0.1	v	
VOL	Low-level output voltage	VI — VIH, VIL	$I_{OL} = 20 \mu A$	6.0			0.1		0.1	•	
			$I_{OL} = 24mA$	4.5			0.44		0.53		
I <sub>IH</sub>	High-level inputcurrent	$V_I = 6V$		6.0			0.1		1.0	μA	
IIL	Low-level input current	$V_i = 0V$		6.0			-0.1		-1.0	μA	
l <sub>ozh</sub>	Off-state high-level output current	$V_{l} = V_{lH}, \ V_{lL}, \ V_{lL}$	$V_0 = V_{CC}$	6.0			0.5		5.0	μA	
lozL	Off-state low-level output current	$V_i = V_{iH}, \ V_{iL}, \ V_{iL}$	o = GND	6.0			-0.5		<b>-5.</b> 0	μA	
Icc	Quiescent supply current	$V_i = V_{CC}$ , GND	$I_0 = 0 \mu A$	6.0			5.0		50.0	μA	

# **SWITCHING CHARACTERISTICS** $(v_{cc} = 5v, T_a = 25^{\circ}C)$

Symbol	Parameter	Test conditions		Unit		
Symbol	raiametei	rest conditions	Mın	Тур	Max	Unit
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level				10	ns
t <sub>THL</sub>	output transition time				10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level	$C_1 = 50pF (Note 4)$			18	ns
t <sub>PHL</sub>	output propagation time (D $-\overline{Q}$ )	CL — Sopr (Note 4)			18	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level				20	ns
t <sub>PHL</sub>	output propagation time (LE - Q)				20	ns
t <sub>PLZ</sub>	Output disable time from low-level and high-level	C = F pE (Note 4)			18	ns
t <sub>PHZ</sub>	$(\overline{OE} - \overline{Q})$	$C_L = 5 \text{ pF (Note 4)}$			18	ns
t <sub>PZL</sub>	Output enable time to low-level and high-level	$C_1 = 50pF (Note 4)$			20	ns
t <sub>PZH</sub>	$(\overline{OE} - \overline{Q})$	CL = 50pr (Note 4)			20	ns

# **SWITCHING CHARACTERISTICS** $(V_{cc} = 2\sim 6V, T_a = -40\sim +85^{\circ}C)$

						Limits			
Symbol	Parameter	Test conditions		25℃		-40~	+85°C	Unit	
			V <sub>cc</sub> (V)	Mın	Тур	Max	Mın	Max	
			2.0			60		75	
t <sub>TLH</sub>	Low-level to high-level and		4.5			12		15	ns
	high-level to low-level		6.0			10		13	
	liigii-level to low-level		2.0			60		75	
t <sub>THL</sub>	output transition time		4.5			12		15	ns
			6.0			10		13	
			2.0			95		120	
t <sub>PLH</sub>	Low-level to high-level and		4.5			19		24	ns
	high-level to low-level		6.0			16		20	
	output propagation time		2.0			95		120	
t <sub>PHL</sub>	$(D-\overline{Q})$		4.5			19		24	ns
			6.0			16		20	
			2.0			105		130	
t <sub>PLH</sub>	Low-level to high-level and		4.5			21		26	ns
	high-level to low-level	C <sub>L</sub> = 50pF (Note 4)	6.0			18		22	
	output propagation time	CL = 50pr (Note 4)	2.0			105		130	
t <sub>PHL</sub>	$(\overline{LE} - \overline{Q})$		4.5			21		26	ns
			6.0			18		22	
			2.0			105		130	
t <sub>PLZ</sub>	Output disable time from		4.5			21		26	ns
	low-level and high-level		6.0			18		22	
			2.0			105		130	
t <sub>PHZ</sub>	$(\overline{OE} - \overline{Q})$		4.5			21		26	ns
			6.0			18		22	
			2.0			105		130	
t <sub>PZL</sub>	Output enable time to		4.5			21		26	ns
	low-level and high-level		6.0			18		22	
			2. 0			105		130	
t <sub>PZH</sub>	$(\overline{OE} - \overline{Q})$		4. 5			21		26	ns
			6.0			18		22	
Cı	Input capacitance					10		10	pF
Co	Off-state output capacitance	$\overline{OE} = V_{CC}$				15		15	pF
C <sub>PD</sub>	Power dissipation capacitance (Note 3)								pF

Note 3 : C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions (per latch)


The power dissipated during operation under no-load conditions is calculated using the following formula.

P<sub>D</sub> = C<sub>PD</sub> · V<sub>CC</sub><sup>2</sup> · f<sub>1</sub>+I<sub>CC</sub> · V<sub>CC</sub>

# **TIMING REQUIREMENTS** $(v_{cc} = 2\sim6v, T_a = -40\sim+85^{\circ}C)$

					Limits				
Symbol	Parameter	Test conditions	Test conditions	25°C			-40~+85°C		Unit
			V <sub>CC</sub> (V)	Mın	Тур	Max	Mın	Max	
			2.0	60			75		
tw	t <sub>w</sub> Latch enable pulse width		4.5	12	ļ		15		ns
			6.0	10			13		1
	D to to with		2.0	50			65		
t <sub>su</sub>	D setup time with respect to LE		4.5	10			13		ns
	respect to LE		6.0	9			11		ĺ
	D. L. L. L. L. L. L. L. L. L. L. L. L. L.		2.0	25			30		
th	D hold time with		4.5	5			6		ns
	respect to LE		6.0	5			6		


Note 4: Test Circuit





Parameter	sw
t <sub>TLH</sub> , t <sub>THL</sub>	Open
t <sub>PLZ</sub>	Closed
t <sub>PHZ</sub>	Open
t <sub>PZL</sub>	Closed
t <sub>PZH</sub>	Open


- (1) The pulse generator (PG) has the following characteristics (10%~90%): t<sub>f</sub> = 3ns, t<sub>f</sub> = 3ns
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance.

### **TIMING DIAGRAM**









# M74HCT842-1P/FP

# 10-BIT 3-STATE INVERTING D-TYPE TRANSPARENT LATCH WITH LSTTL-COMPATIBLE INPUTS

#### DESCRIPTION

The M74HCT842-1 is a semiconductor integrated circuit consisting of ten 3-state output D-type latches with common latch-enable input and output-enable input.

#### **FEATURES**

- TTL level inputs V<sub>IL</sub>=0.8V max, V<sub>IH</sub>=2.0V min
- High-fanout 3-state output: (I<sub>OL</sub>=24mA, I<sub>OH</sub>=−24mA)
- High-speed: 12ns typ. (C<sub>L</sub>=50pF, V<sub>CC</sub>=5V)
- Low power dissipation: 25µW/package, max (V<sub>CC</sub>=5V, T<sub>a</sub>=25°C, quiescent state)
- Capable of driving 60 74LSTTL loads
- Wide operating temperature range T<sub>a</sub>=−40~+85°C

#### **APPLICATION**

General purpose, for use in industrial and consumer digital equipment.

### **FUNCTIONAL DESCRIPTION**


Use of silicon gate technology allows the M74HCT842-1 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LSTTL.

The circuit is designed to suppress the increased switching noise that normally occurs at high output currents.

As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. In that case, no pull-up resistors are required.

The M74HCT842-1 contains of ten D-type latches with latch-enable input  $\overline{\text{DE}}$  and output-enable input  $\overline{\text{OE}}$  common to all circuits.

When LE is high, the signals of data input D will go through




the latch and be output to inverted output  $\overline{Q}$ . When the state of D changes, the state of  $\overline{Q}$  will also change. When  $\overline{LE}$  changes from high-level to low-level, the data existing immediatry prior to the change at D will be stored in the latch

Even if other inputs are changed when  $\overline{\text{LE}}$  is low, the contents stored in the latch will not be affected .

When  $\overline{OE}$  is high, all outputs  $\overline{Q}$  will become high-impedance state.

A version of the M74HCT842-1 with the same pin connections and a noninverted output, the M74HCT841-1, is also available.



# 10-BIT 3-STATE INVERTING D-TYPE TRANSPARENT LATCH WITH LSTTL-COMPATIBLE INPUTS

# FUNCTION TABLE (Note 1)

	Inputs					
ŌĒ	LE	D	Ια			
L	Н	Н	Н			
L	Н	L	L			
L	L	×	Q٥			
Н	X	X	Z			

Note 1 :  $\overline{Q}_0$ : Output state  $\overline{Q}$  before  $\overline{LE}$  changed

Z : High impedance X : Irrelevant

# $\textbf{ABSOLUTE} \quad \textbf{MAXIMUM} \quad \textbf{RATINGS} \ (\textbf{T}_a = -40 \sim +85 ^{\circ} \texttt{C}, \text{ unless otherwise noted})$

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>cc</sub> +0.5	V
Vo	Output voltage		-0.5~V <sub>cc</sub> +0.5	V
•		V <sub>1</sub> < 0V	-20	
lik	Input protection diode current	V <sub>I</sub> > V <sub>CC</sub>	20	mA
		V <sub>0</sub> < 0V	-20	
lok	Output parasitic diode current	$v_o > v_{cc}$	20	mA
lo	Output current per output pin		±50	mA
Icc	Supply/GND current	V <sub>CC</sub> , GND	±200	mA
Pd	Power dissipation	(Not 2)	500	mW
Tstg	Storage temperature range		<del>-65~+150</del>	°C

Note 2: M74HCT842-1FP,  $T_a = -40 \sim +80 ^{\circ}\text{C}$  and  $T_a = 80 \sim 85 ^{\circ}\text{C}$  are derated at  $-7 \text{mW}/^{\circ}\text{C}$ .

# **RECOMMENDED OPERATING CONDITIONS** $(T_a = -40 \sim +85^{\circ}C)$

Symbol	Parameter					
			Mın	Тур	Max	Unit
Vcc	Supply voltage		4.5		5.5	V
V <sub>I</sub>	Input voltage		0		Vcc	V
Vo	Output voltage	0		Vcc	V	
Topr	Ambient operating tempe	erature	-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>		$V_{CC} = 4.5V$	0		25	
	Input risetime, falltime $V_{CC} = 5.5V$		0		15	ns/\

# 10-BIT 3-STATE INVERTING D-TYPE TRANSPARENT LATCH WITH LSTTL-COMPATIBLE INPUTS

### **ELECTRICAL** CHARACTERISTICS ( $v_{cc} = 5v \pm 10\%$ , unless otherwise noted)

		Test conditions							
Symbol	Parameter			25°C			-40~+85°C		Unit
				Mın	Тур	Max	Mın	Max	
V <sub>IH</sub>	High-level input voltage	$V_0 = 0.1V, V_{CO}$ $ I_0  = 20\mu A$	;-0.1V	2.0			2.0		٧
V <sub>IL</sub>	Low-level input voltage	$V_0 = 0.1V, V_{CO}$ $ I_0  = 20\mu A$	<sub>C</sub> -0.1V			0.8		0.8	٧
V <sub>OH</sub>	High-level output voltage	$V_{I} = V_{IL}$	$I_{OH} = -20\mu A$ $I_{OH} = -24mA, V_{CC} = 4.5V$	V <sub>cc</sub> -0.1			V <sub>cc</sub> -0.1		٧
V <sub>OL</sub>	Low-level output voltage	$V_{I} = V_{IH}, \ V_{IL}$	$I_{OL} = 20\mu A$ $I_{OL} = 24mA, V_{CC} = 4.5V$			0.1		0. 1 0. 53	٧
I <sub>IH</sub>	High-level input current	$V_I = V_{CC}$				0.1		1.0	μА
I <sub>IL</sub>	Low-level input current	$V_i = GND$				-0.1		-1.0	μА
l <sub>ozh</sub>	Off-state high-level output current	$V_I = V_{IH}, \ V_{IL}, \ $	$V_0 = V_{CC}$			0.5		5.0	μА
lozL	Off-state low-level output current	$V_i = V_{IH}, \ V_{IL}, \ V_O = GND$				-0.5		-5.0	μА
Icc	Quiescent supply current	$V_I = V_{CC}$ , GND, $I_O = 0\mu A$				5.0		50.0	μА
△lcc	Maximum quiescent supply current	V <sub>1</sub> = 2.4V, 0.4	V <sub>1</sub> = 2.4V, 0.4V (Note 3)			2.7		2. 9	mA

Note  $\,3\,:\,$  Only one input is set at this value and all other inputs are fixed at  $V_{CC}$  or GND

### **SWITCHING** CHARACTERISTICS ( $V_{cc} = 5V$ , $T_a = 25^{\circ}C$ )

Symbol	Parameter	Test conditions	Limits			Unit
Syllibol	, raidilletei	rest conditions	Mın	Тур	Max	Unit
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level				10	ns
t <sub>THL</sub>	output transition time				10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level	$C_1 = 50pF (Note 5)$			20	ns
t <sub>PHL</sub>	output propagation time (D $-\overline{Q}$ )	CL = 50pr (Note 5)			22	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level				22	ns
t <sub>PHL</sub>	output propagation time ( $\overline{LE} - \overline{Q}$ )				24	ns
t <sub>PLZ</sub>	Output disable time from low-level and high-level	C <sub>1</sub> = 5 pF (Note 5)			20	ns
t <sub>PHZ</sub>	$(\overline{OE} - \overline{Q})$	CL — 5 pr (Note 5)			20	ns
t <sub>PZL</sub>	Output enable time to low-level and high-level	C <sub>1</sub> = 50pF (Note 5)			22	ns
t <sub>PZH</sub>	$(\overline{OE} - \overline{Q})$	CL = 50pr (Note 5)			22	ns

# **SWITCHING CHARACTERISTICS** $(V_{cc} = 5V \pm 10\%, T_a = -40 \sim +85^{\circ}C)$

Symbol	Parameter	Test conditions	Limits					
				25℃			-40~+85°C	
			Mın	Тур	Max	Mın	Max	1
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level				12		15	ns
t <sub>THL</sub>	output transition time	C <sub>L</sub> = 50pF (Note 5)			12		15	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (D – Q)  Low-level to high-level and high-level to low-level output propagation time (LE – Q)				21		26	ns
t <sub>PHL</sub>					23	•	29	ns
t <sub>PLH</sub>					23		29	ns
t <sub>PHL</sub>					25		31	ns
t <sub>PLZ</sub>	Output disable time from				23		29	ns
t <sub>PHZ</sub>	low-level and high-level $(\overline{OE} - \overline{Q})$				23		29	ns
t <sub>PZL</sub>	Output enable time to				23		29	ns
t <sub>PZH</sub>	low-level and high-level $(\overline{OE} - \overline{Q})$				23		29	ns
Cı	Input capacitance				10		10	pF
Co	Off-state output capacitance	OE = V <sub>CC</sub>			15		15	pF
C <sub>PD</sub>	Power dissipation capacitance (Note 4)							pF

Note 4:  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions (per latch) The power dissipated during operation under no-load conditions is calculated using the following formula:  $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$ 




# 10-BIT 3-STATE INVERTING D-TYPE TRANSPARENT LATCH WITH LSTTL-COMPATIBLE INPUTS

### TIMING REQUIREMENTS ( $v_{cc} = 5v \pm 10\%$ , $T_a = -40 \sim +85^{\circ}C$ )

	Parameter	Test conditions						
Symbol			25℃			-40~+85°C		Unit
			Min	Тур	Max	Min	Max	
t <sub>w</sub>	Latch enable pulse with		12			15		ns
t <sub>su</sub>	D setup time with respect to LE		10			13		ns
th	D hold time with respect to LE		5			6		ns


Note 5: Test Circuit





Parameter	SW				
t <sub>TLH</sub> , t <sub>THL</sub> t <sub>PLH</sub> , t <sub>PHL</sub>	Open				
t <sub>PLZ</sub>	Closed				
t <sub>PHZ</sub>	Open				
t <sub>PZL</sub>	Closed				
t <sub>PZH</sub>	Open				


- (1) The pulse generator (PG) has the following characteristics (10%  $\sim\!90\%)~t_f=3 \text{ns},~t_f=3 \text{ns}$
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance.

### **TIMING DIAGRAM**









# CONTACT ADDRESSES FOR FURTHER INFORMATION

Semiconductor Marketing Division Mitsubishi Electric Corporation 2-3. Marunouchi 2-chome Chiyoda-ku, Tokyo 100, Japan

24532 MELCO J Telex, Telephone: (03) 218-3473 (03) 218-3499 (03) 214-5570 Facsimile

Overseas Marketing Manager Kıta-Itami Works 4-1, Mızuhara, İtamı-shi,

Hyogo-ken 664, Japan Telex 526408 KMELCO J Telephone. (0727) 82-5131 Facsimile (0727) 72-2329

HONG KONG =

MITSUBISHI ELECTRIC (HK) LTD. 25 Floor, Leighton Centre, 77, Leighton Road. Causeway Bay. Hong Kong

60800 MELCO HX Telex Telephone: (5) 773901-3 Facsimile (5) 895-3104

SINGAPORE ==

MELCO SALES SINGAPORE PTE

230 Upper Bukit Timah Road # 03-01/15

Hock Soon Industrial Complex

Singapore 2158 **RS 20845 MELCO** Telex:

Telephone 4695255 Facsimile 4695347

TAIWAN =

MELCO-TAIWAN CO, Ltd 1st fl , Chung-Ling Bldg , 363, Sec 2, Fu-Hsing S Road, Taipei R O.C

Telephone (02) 735-3030 (02) 735-6771

Facsimile

25433 CHURYO "MELCO-Telex.

TAIWAN"

U.S.A. NORTHWEST

Mitsubishi Electronics America, Inc. 1050 East Arques Avenue Sunnyvale, CA 94086

Telephone (408) 730-5900 (408) 730-4972 Facsimile

SAN DIEGO

Mitsubishi Electronics America, Inc. 16980 Via Tazon, Suite 220 San Diego, CA 92128 Telephone (619) 451-9618

(619) 592-0242

Facsimile DENVER

Mitsubishi Electronics America, Inc. 4600 South Ulster Street Metropoint Building, 7th Floor Denver, CO 80237 Telephone (303) 740-6775

(303) 694-0613 Facsimile

SOUTHWEST

Mitsubishi Electronics America, Inc 991 Knox Street Torrance, CA 90502 Telephone: (213) 515-3993 Facsimile: (213) 217-5781

SOUTH CENTRAL

Mitsubishi Electronics America, Inc 1501 Luna Road, Suite 124 Carrollton, TX 75006 Telephone (214) 484-1919 Facsimile (214) 243-0207

NORTHERN

Mitsubishi Electronics America, Inc 15612 Highway 7 # 243 Minnetonka, MN 55345 Telephone. (612) 938-7779 Facsimile: (612) 938-5125

NORTH CENTRAL

Mitsubishi Electronics America, Inc 800 N Bierman Cırcle Mt Prospect, IL 60056 Telephone (312) 298-9223 Facsimile: (312) 298-0567

NORTHEAST

Mitsubishi Electronics America, Inc 200 Unicorn Park Drive Woburn, MA 01801 Telephone (617) 932-5700 Facsimile: (617) 938-1075

MID-ATLANTIC

Mitsubishi Electronics America, Inc. 800 Cottontail Lane Somerset, NJ 08873 Telephone (201) 469-8833

(201) 469-1909 Facsimile: SOUTH ATLANTIC

Mitsubishi Electronics America, Inc. 2500 Gateway Center Blvd, Suite 300 Morrisville. NC 27560 Telephone (404) 368-4850 (404) 662-5208 Facsimile:

SOUTHEAST

Mitsubishi Electronics America, Inc. Town Executive Center 6100 Glades Road #210 Boca Raton, FL 33433 Telephone (407) 487-7747 Facsimile (407) 487-2046

CANADA

Mitsubishi Electronics America, Inc. 6185 Ordan Drive, Unit #110 Mississauga, Ontario, Canada L5T 2E1 Telephone (416) 670-8711 Facsimile (416) 670-8715

Mitsubishi Electronics America, Inc. 300 March Road, Suite 302 Kanata, Ontario, Canada K2K 2E2 Telephone (416) 670-8711 Facsimile (416) 670-8715

WEST GERMANY = Mıtsubishi Electric Europe GmbH

Headquarters. Gothear Str 8 4030 Ratingen 1, West Germany

Telex 8585070 MED D Telephone (02102) 4860 Facsimile. (02102) 486-115

Munich Office: Arabellastraße 31

8000 München 81, West Germany

Telex 5214820 Telephone: (089) 919006-09 Facsimile: (089) 9101399

FRANCE =

Mitsubishi Electric Europe GmbH 55, Avenue de Colmar 92563 Rueil Malmaison Cedex

Telex. 632326 Telephone. 47087871 Facsimile<sup>-</sup> 47513622

ITALY =

Mitsubishi Electric Europe GmbH Centro Direzionale Colleoni Palazzo Cassiopea 1 20041 Agrate Brianza I-Milano Telephone (039) 636011 Facsimile: (039) 6360120 Facsimile:

SWEDEN =

Mitsubishi Electric Europe GmbH Lastbilsvagen 6B 5-19149 Sollentuna, Sweden Telex 10877 (meab S) (08) 960468 (08) 966877 Telephone Facsimile

Mitsubishi Electric (U.K.) Ltd.

Travellers Lane Hatfield Herts AL10 8XB, England, U K. Telephone (0044) 7072 76100 Facsimile (0044) 7072 78692

AUSTRALIA = Mitsubishi Electric Australia Pty. Ltd

73-75, Epping Road, North Ryde, PO Box 1567, Macquarie Centre, N.S.W, 2113, Australia MESYD AA 26614 Telex (02) (888) 5777 Telephone (02) (887) 3635 Facsimile



# MITSUBISHI DATA BOOK DIGITAL ASSP

March, First Edition 1990

Editioned by

Committee of editing of Mitsubishi Semiconductor Data Book

Published by

Mitsubishi Electric Corp., Semiconductor Division

This book, or parts there of, may not be reproduced in any form without permission of Mitsubishi Electric Corporation.

© 1990 MITSUBISHI ELECTRIC CORPORATION Printed in Japan

# MITSUBISHI SEMICONDUCTORS DIGITAL ASSP



These products or technologies are subject to Japanese and/or COCOM strategic restrictions, and diversion contrary thereto is pronibited.